[2025-05-17 16:11:13,891] Running step: step_qonnx_to_finn [1/10]
[2025-05-17 16:11:13,894] Running step: step_tidy_up [2/10]
[2025-05-17 16:11:14,018] Running step: step_streamline [3/10]
[2025-05-17 16:11:15,269] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:136: UserWarning: Assuming 2D input is NC
[2025-05-17 16:11:15,269]   warnings.warn("Assuming 2D input is NC")
[2025-05-17 16:11:15,272] Running step: step_convert_to_hw [4/10]
[2025-05-17 16:11:15,281] Running step: step_create_dataflow_partition [5/10]
[2025-05-17 16:11:15,286] Running step: step_specialize_layers [6/10]
[2025-05-17 16:11:15,291] Running step: step_target_fps_parallelization [7/10]
[2025-05-17 16:11:15,301] Running step: step_apply_folding_config [8/10]
[2025-05-17 16:11:15,302] Running step: step_minimize_bit_width [9/10]
[2025-05-17 16:11:15,307] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_0
[2025-05-17 16:11:15,307]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-05-17 16:11:15,310] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_1
[2025-05-17 16:11:15,310]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-05-17 16:11:15,312] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_2
[2025-05-17 16:11:15,312]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-05-17 16:11:15,318] Running step: step_generate_estimate_reports [10/10]
[2025-05-17 16:11:15,928] Running step: step_qonnx_to_finn [1/19]
[2025-05-17 16:11:15,929] Running step: step_tidy_up [2/19]
[2025-05-17 16:11:15,977] Running step: step_streamline [3/19]
[2025-05-17 16:11:17,248] Running step: step_convert_to_hw [4/19]
[2025-05-17 16:11:17,257] Running step: step_create_dataflow_partition [5/19]
[2025-05-17 16:11:17,262] Running step: step_specialize_layers [6/19]
[2025-05-17 16:11:17,266] Running step: step_target_fps_parallelization [7/19]
[2025-05-17 16:11:17,277] Running step: step_apply_folding_config [8/19]
[2025-05-17 16:11:17,278] Running step: step_minimize_bit_width [9/19]
[2025-05-17 16:11:17,292] Running step: step_generate_estimate_reports [10/19]
[2025-05-17 16:11:17,293] Running step: step_hw_codegen [11/19]
[2025-05-17 16:11:18,588] Running step: step_hw_ipgen [12/19]
[2025-05-17 16:14:10,344] Running step: step_set_fifo_depths [13/19]
[2025-05-17 16:14:10,513] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-05-17 16:14:10,513]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-17 16:14:10,524] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-05-17 16:14:10,525]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-17 16:14:10,534] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-05-17 16:14:10,535]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-17 16:14:10,538] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-05-17 16:14:10,539]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-17 16:14:10,601] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-05-17 16:14:10,602]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-17 16:14:10,609] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-05-17 16:14:10,610]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-17 16:14:10,613] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-05-17 16:14:10,614]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-17 16:14:10,623] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-05-17 16:14:10,623]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-17 16:15:49,444] %Warning-MODDUP: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6099:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-17 16:15:49,444]  6099 | module dwc_axi #(
[2025-05-17 16:15:49,444]       |        ^~~~~~~
[2025-05-17 16:15:49,444]                  /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5719:8: ... Location of original declaration
[2025-05-17 16:15:49,444]  5719 | module dwc_axi #(
[2025-05-17 16:15:49,444]       |        ^~~~~~~
[2025-05-17 16:15:49,444]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-05-17 16:15:49,444]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-05-17 16:15:49,444] %Warning-MODDUP: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31446:8: Duplicate declaration of module: 'dwc'
[2025-05-17 16:15:49,444] 31446 | module dwc #(
[2025-05-17 16:15:49,444]       |        ^~~
[2025-05-17 16:15:49,444]                  /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7342:8: ... Location of original declaration
[2025-05-17 16:15:49,444]  7342 | module dwc #(
[2025-05-17 16:15:49,444]       |        ^~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6642:34: Cell has missing pin: 'awready'
[2025-05-17 16:15:49,445]  6642 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6642:34: Cell has missing pin: 'wready'
[2025-05-17 16:15:49,445]  6642 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6642:34: Cell has missing pin: 'bvalid'
[2025-05-17 16:15:49,445]  6642 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6642:34: Cell has missing pin: 'bresp'
[2025-05-17 16:15:49,445]  6642 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6642:34: Cell has missing pin: 'arready'
[2025-05-17 16:15:49,445]  6642 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6642:34: Cell has missing pin: 'rvalid'
[2025-05-17 16:15:49,445]  6642 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6642:34: Cell has missing pin: 'rresp'
[2025-05-17 16:15:49,445]  6642 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6642:34: Cell has missing pin: 'rdata'
[2025-05-17 16:15:49,445]  6642 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6711:34: Cell has missing pin: 'awready'
[2025-05-17 16:15:49,445]  6711 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6711:34: Cell has missing pin: 'wready'
[2025-05-17 16:15:49,445]  6711 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6711:34: Cell has missing pin: 'bvalid'
[2025-05-17 16:15:49,445]  6711 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6711:34: Cell has missing pin: 'bresp'
[2025-05-17 16:15:49,445]  6711 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6711:34: Cell has missing pin: 'arready'
[2025-05-17 16:15:49,445]  6711 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,445] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6711:34: Cell has missing pin: 'rvalid'
[2025-05-17 16:15:49,445]  6711 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:15:49,445]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6711:34: Cell has missing pin: 'rresp'
[2025-05-17 16:15:49,446]  6711 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6711:34: Cell has missing pin: 'rdata'
[2025-05-17 16:15:49,446]  6711 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6780:34: Cell has missing pin: 'awready'
[2025-05-17 16:15:49,446]  6780 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6780:34: Cell has missing pin: 'wready'
[2025-05-17 16:15:49,446]  6780 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6780:34: Cell has missing pin: 'bvalid'
[2025-05-17 16:15:49,446]  6780 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6780:34: Cell has missing pin: 'bresp'
[2025-05-17 16:15:49,446]  6780 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6780:34: Cell has missing pin: 'arready'
[2025-05-17 16:15:49,446]  6780 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6780:34: Cell has missing pin: 'rvalid'
[2025-05-17 16:15:49,446]  6780 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6780:34: Cell has missing pin: 'rresp'
[2025-05-17 16:15:49,446]  6780 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6780:34: Cell has missing pin: 'rdata'
[2025-05-17 16:15:49,446]  6780 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6849:34: Cell has missing pin: 'awready'
[2025-05-17 16:15:49,446]  6849 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6849:34: Cell has missing pin: 'wready'
[2025-05-17 16:15:49,446]  6849 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6849:34: Cell has missing pin: 'bvalid'
[2025-05-17 16:15:49,446]  6849 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6849:34: Cell has missing pin: 'bresp'
[2025-05-17 16:15:49,446]  6849 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,446] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6849:34: Cell has missing pin: 'arready'
[2025-05-17 16:15:49,446]  6849 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:15:49,446]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6849:34: Cell has missing pin: 'rvalid'
[2025-05-17 16:15:49,447]  6849 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:15:49,447]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6849:34: Cell has missing pin: 'rresp'
[2025-05-17 16:15:49,447]  6849 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:15:49,447]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:6849:34: Cell has missing pin: 'rdata'
[2025-05-17 16:15:49,447]  6849 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:15:49,447]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7022:37: Cell has missing pin: 'count'
[2025-05-17 16:15:49,447]  7022 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-05-17 16:15:49,447]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7032:37: Cell has missing pin: 'count'
[2025-05-17 16:15:49,447]  7032 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-05-17 16:15:49,447]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7042:37: Cell has missing pin: 'count'
[2025-05-17 16:15:49,447]  7042 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-05-17 16:15:49,447]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7052:37: Cell has missing pin: 'count'
[2025-05-17 16:15:49,447]  7052 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-05-17 16:15:49,447]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7062:37: Cell has missing pin: 'count'
[2025-05-17 16:15:49,447]  7062 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-05-17 16:15:49,447]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7072:37: Cell has missing pin: 'count'
[2025-05-17 16:15:49,447]  7072 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-05-17 16:15:49,447]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7082:37: Cell has missing pin: 'count'
[2025-05-17 16:15:49,447]  7082 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-05-17 16:15:49,447]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-TIMESCALEMOD: /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-05-17 16:15:49,447]    32 | package swg;
[2025-05-17 16:15:49,447]       |         ^~~
[2025-05-17 16:15:49,447]                        /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:15:8: ... Location of module with timescale
[2025-05-17 16:15:49,447]    15 | module MVAU_hls_0 (
[2025-05-17 16:15:49,447]       |        ^~~~~~~~~~
[2025-05-17 16:15:49,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:8198:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-05-17 16:15:49,447]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:15:49,447]  8198 | assign a  = $unsigned(in0);
[2025-05-17 16:15:49,447]       |           ^
[2025-05-17 16:15:49,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:8199:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,447]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:15:49,447]  8199 | assign b  = $signed(in1);
[2025-05-17 16:15:49,447]       |           ^
[2025-05-17 16:15:49,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:8200:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,448]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:15:49,448]  8200 | assign c  = $signed(in2);
[2025-05-17 16:15:49,448]       |           ^
[2025-05-17 16:15:49,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:8203:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-05-17 16:15:49,448]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:15:49,448]  8203 | assign p  = m_reg + c;
[2025-05-17 16:15:49,448]       |                   ^
[2025-05-17 16:15:49,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:8214:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-17 16:15:49,448]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:15:49,448]  8214 | assign dout = p_reg;
[2025-05-17 16:15:49,448]       |             ^
[2025-05-17 16:15:49,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1420:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-05-17 16:15:49,448]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:15:49,448]  1420 | assign a  = $unsigned(in0);
[2025-05-17 16:15:49,448]       |           ^
[2025-05-17 16:15:49,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1421:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,448]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:15:49,448]  1421 | assign b  = $signed(in1);
[2025-05-17 16:15:49,448]       |           ^
[2025-05-17 16:15:49,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1422:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,448]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:15:49,448]  1422 | assign c  = $signed(in2);
[2025-05-17 16:15:49,448]       |           ^
[2025-05-17 16:15:49,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1425:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-05-17 16:15:49,448]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:15:49,448]  1425 | assign p  = m_reg + c;
[2025-05-17 16:15:49,448]       |                   ^
[2025-05-17 16:15:49,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1436:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-17 16:15:49,448]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:15:49,448]  1436 | assign dout = p_reg;
[2025-05-17 16:15:49,448]       |             ^
[2025-05-17 16:15:49,448] %Warning-UNPACKED: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1170:10: Unsupported: Unpacked struct/union
[2025-05-17 16:15:49,448]                                                                                                      : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-17 16:15:49,448]  1170 |  typedef struct {
[2025-05-17 16:15:49,448]       |          ^~~~~~
[2025-05-17 16:15:49,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1193:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 6 bits.
[2025-05-17 16:15:49,448]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-17 16:15:49,448]  1193 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-17 16:15:49,448]       |                                    ^
[2025-05-17 16:15:49,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1193:22: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-17 16:15:49,448]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-17 16:15:49,448]  1193 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-17 16:15:49,448]       |                      ^
[2025-05-17 16:15:49,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1198:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 6 bits.
[2025-05-17 16:15:49,448]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-17 16:15:49,449]  1198 |        ptr_eff.val == DEPTH-2;
[2025-05-17 16:15:49,449]       |                    ^~
[2025-05-17 16:15:49,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1221:19: Operator PATMEMBER expects 6 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-05-17 16:15:49,449]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-17 16:15:49,449]  1221 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-05-17 16:15:49,449]       |                   ^~~
[2025-05-17 16:15:49,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7257:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2025-05-17 16:15:49,449]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.config_if
[2025-05-17 16:15:49,449]  7257 |     assign internal_rdata = ip_rdata;
[2025-05-17 16:15:49,449]       |                           ^
[2025-05-17 16:15:49,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7263:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 128 bits.
[2025-05-17 16:15:49,449]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-05-17 16:15:49,449]  7263 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-05-17 16:15:49,449]       |                           ^
[2025-05-17 16:15:49,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7263:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 1280 bits.
[2025-05-17 16:15:49,449]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-05-17 16:15:49,449]  7263 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-05-17 16:15:49,449]       |                           ^
[2025-05-17 16:15:49,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31600:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-05-17 16:15:49,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-05-17 16:15:49,449] 31600 | assign a  = $unsigned(in0);
[2025-05-17 16:15:49,449]       |           ^
[2025-05-17 16:15:49,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31601:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-05-17 16:15:49,449] 31601 | assign b  = $signed(in1);
[2025-05-17 16:15:49,449]       |           ^
[2025-05-17 16:15:49,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31602:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-05-17 16:15:49,449] 31602 | assign c  = $signed(in2);
[2025-05-17 16:15:49,449]       |           ^
[2025-05-17 16:15:49,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31605:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-05-17 16:15:49,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-05-17 16:15:49,449] 31605 | assign p  = m_reg + c;
[2025-05-17 16:15:49,449]       |                   ^
[2025-05-17 16:15:49,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31616:13: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-17 16:15:49,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-05-17 16:15:49,449] 31616 | assign dout = p_reg;
[2025-05-17 16:15:49,449]       |             ^
[2025-05-17 16:15:49,449] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:14788:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,449]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:15:49,449] 14788 | #0 ap_loop_init_int = 1'b1;
[2025-05-17 16:15:49,449]       |  ^
[2025-05-17 16:15:49,449] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:14789:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,449]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:15:49,449] 14789 | #0 ap_done_cache = 1'b0;
[2025-05-17 16:15:49,449]       |  ^
[2025-05-17 16:15:49,449] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:10078:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,449]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:15:49,450] 10078 | #0 ap_loop_init_int = 1'b1;
[2025-05-17 16:15:49,450]       |  ^
[2025-05-17 16:15:49,450] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:10079:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,450]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:15:49,450] 10079 | #0 ap_done_cache = 1'b0;
[2025-05-17 16:15:49,450]       |  ^
[2025-05-17 16:15:49,450] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1915:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:15:49,450]  1915 | #0 ap_loop_init_int = 1'b1;
[2025-05-17 16:15:49,450]       |  ^
[2025-05-17 16:15:49,450] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1916:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:15:49,450]  1916 | #0 ap_done_cache = 1'b0;
[2025-05-17 16:15:49,450]       |  ^
[2025-05-17 16:15:49,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7370:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-05-17 16:15:49,450]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-05-17 16:15:49,450]  7370 |    if(OBITS % IBITS) begin
[2025-05-17 16:15:49,450]       |    ^~
[2025-05-17 16:15:49,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7380:32: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-17 16:15:49,450]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-05-17 16:15:49,450]  7380 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-05-17 16:15:49,450]       |                                ^
[2025-05-17 16:15:49,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7386:10: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-17 16:15:49,450]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-05-17 16:15:49,450]  7386 |     ACnt <= K-1;
[2025-05-17 16:15:49,450]       |          ^~
[2025-05-17 16:15:49,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7391:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 7 bits.
[2025-05-17 16:15:49,450]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-05-17 16:15:49,450]  7391 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-17 16:15:49,450]       |                                                ^
[2025-05-17 16:15:49,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7391:48: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-17 16:15:49,450]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-05-17 16:15:49,450]  7391 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-17 16:15:49,450]       |                                                ^
[2025-05-17 16:15:49,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7380:32: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-17 16:15:49,450]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-05-17 16:15:49,450]  7380 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-05-17 16:15:49,450]       |                                ^
[2025-05-17 16:15:49,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7386:10: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-17 16:15:49,450]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-05-17 16:15:49,450]  7386 |     ACnt <= K-1;
[2025-05-17 16:15:49,450]       |          ^~
[2025-05-17 16:15:49,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7391:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 3 bits.
[2025-05-17 16:15:49,450]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-05-17 16:15:49,450]  7391 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-17 16:15:49,450]       |                                                ^
[2025-05-17 16:15:49,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:7391:48: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-17 16:15:49,451]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-05-17 16:15:49,451]  7391 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-17 16:15:49,451]       |                                                ^
[2025-05-17 16:15:49,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:15424:4: Output port connection 'ip_addr' expects 8 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-17 16:15:49,451]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core
[2025-05-17 16:15:49,451] 15424 |   .ip_addr(config_address),
[2025-05-17 16:15:49,451]       |    ^~~~~~~
[2025-05-17 16:15:49,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:15424:4: Output port connection 'ip_addr' expects 10 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-17 16:15:49,451]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core
[2025-05-17 16:15:49,451] 15424 |   .ip_addr(config_address),
[2025-05-17 16:15:49,451]       |    ^~~~~~~
[2025-05-17 16:15:49,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:15424:4: Output port connection 'ip_addr' expects 14 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-17 16:15:49,451]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-05-17 16:15:49,451] 15424 |   .ip_addr(config_address),
[2025-05-17 16:15:49,451]       |    ^~~~~~~
[2025-05-17 16:15:49,451] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31708:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,451]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-05-17 16:15:49,451] 31708 | #0 ap_loop_init = 1'b1;
[2025-05-17 16:15:49,451]       |  ^
[2025-05-17 16:15:49,451] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31709:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,451]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-05-17 16:15:49,451] 31709 | #0 ap_done_cache = 1'b0;
[2025-05-17 16:15:49,451]       |  ^
[2025-05-17 16:15:49,451] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:20510:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,451]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,451] 20510 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-17 16:15:49,451]       |  ^
[2025-05-17 16:15:49,451] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:20511:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,451]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,451] 20511 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-17 16:15:49,451]       |  ^
[2025-05-17 16:15:49,451] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:20512:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,451]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,451] 20512 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-17 16:15:49,451]       |  ^
[2025-05-17 16:15:49,451] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:20513:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,451]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,451] 20513 | #0 ap_done_reg = 1'b0;
[2025-05-17 16:15:49,451]       |  ^
[2025-05-17 16:15:49,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:22077:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,451] 22077 |             ap_NS_iter0_fsm = 'bx;
[2025-05-17 16:15:49,451]       |                             ^
[2025-05-17 16:15:49,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:22101:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,451] 22101 |             ap_NS_iter1_fsm = 'bx;
[2025-05-17 16:15:49,451]       |                             ^
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:22125:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,452] 22125 |             ap_NS_iter2_fsm = 'bx;
[2025-05-17 16:15:49,452]       |                             ^
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:23504:49: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,452] 23504 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_2903 = 'bx;
[2025-05-17 16:15:49,452]       |                                                 ^~~
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27612:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,452] 27612 | assign sext_ln186_1000_fu_22516_p1 = $signed(select_ln90_532_fu_22508_p3);
[2025-05-17 16:15:49,452]       |                                    ^
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27614:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,452] 27614 | assign sext_ln186_1001_fu_22520_p1 = $signed(local_temp_V_1157_fu_21964_p4);
[2025-05-17 16:15:49,452]       |                                    ^
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27616:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,452] 27616 | assign sext_ln186_1002_fu_22538_p1 = $signed(select_ln90_533_fu_22530_p3);
[2025-05-17 16:15:49,452]       |                                    ^
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27618:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,452] 27618 | assign sext_ln186_1003_fu_22542_p1 = $signed(local_temp_V_1158_fu_21974_p4);
[2025-05-17 16:15:49,452]       |                                    ^
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27620:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,452] 27620 | assign sext_ln186_1004_fu_22560_p1 = $signed(select_ln90_534_fu_22552_p3);
[2025-05-17 16:15:49,452]       |                                    ^
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27622:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,452] 27622 | assign sext_ln186_1005_fu_22564_p1 = $signed(local_temp_V_1159_fu_21984_p4);
[2025-05-17 16:15:49,452]       |                                    ^
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27624:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,452] 27624 | assign sext_ln186_1006_fu_22582_p1 = $signed(select_ln90_535_fu_22574_p3);
[2025-05-17 16:15:49,452]       |                                    ^
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27626:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,452] 27626 | assign sext_ln186_1007_fu_22586_p1 = $signed(local_temp_V_1160_fu_21994_p4);
[2025-05-17 16:15:49,452]       |                                    ^
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27628:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,452] 27628 | assign sext_ln186_1008_fu_22604_p1 = $signed(select_ln90_536_fu_22596_p3);
[2025-05-17 16:15:49,452]       |                                    ^
[2025-05-17 16:15:49,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27630:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27630 | assign sext_ln186_1009_fu_22608_p1 = $signed(local_temp_V_1161_fu_22004_p4);
[2025-05-17 16:15:49,453]       |                                    ^
[2025-05-17 16:15:49,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27632:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27632 | assign sext_ln186_100_fu_5968_p1 = $signed(select_ln90_70_fu_5960_p3);
[2025-05-17 16:15:49,453]       |                                  ^
[2025-05-17 16:15:49,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27634:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27634 | assign sext_ln186_1010_fu_22626_p1 = $signed(select_ln90_537_fu_22618_p3);
[2025-05-17 16:15:49,453]       |                                    ^
[2025-05-17 16:15:49,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27636:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27636 | assign sext_ln186_1011_fu_22630_p1 = $signed(local_temp_V_1162_fu_22014_p4);
[2025-05-17 16:15:49,453]       |                                    ^
[2025-05-17 16:15:49,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27638:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27638 | assign sext_ln186_1012_fu_22648_p1 = $signed(select_ln90_538_fu_22640_p3);
[2025-05-17 16:15:49,453]       |                                    ^
[2025-05-17 16:15:49,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27640:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27640 | assign sext_ln186_1013_fu_22652_p1 = $signed(local_temp_V_1163_fu_22024_p4);
[2025-05-17 16:15:49,453]       |                                    ^
[2025-05-17 16:15:49,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27642:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27642 | assign sext_ln186_1014_fu_22670_p1 = $signed(select_ln90_539_fu_22662_p3);
[2025-05-17 16:15:49,453]       |                                    ^
[2025-05-17 16:15:49,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27644:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27644 | assign sext_ln186_1015_fu_22674_p1 = $signed(local_temp_V_1164_fu_22034_p4);
[2025-05-17 16:15:49,453]       |                                    ^
[2025-05-17 16:15:49,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27646:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27646 | assign sext_ln186_1016_fu_22692_p1 = $signed(select_ln90_540_fu_22684_p3);
[2025-05-17 16:15:49,453]       |                                    ^
[2025-05-17 16:15:49,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27648:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27648 | assign sext_ln186_1017_fu_22696_p1 = $signed(local_temp_V_1165_fu_22044_p4);
[2025-05-17 16:15:49,453]       |                                    ^
[2025-05-17 16:15:49,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27650:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27650 | assign sext_ln186_1018_fu_22714_p1 = $signed(select_ln90_541_fu_22706_p3);
[2025-05-17 16:15:49,453]       |                                    ^
[2025-05-17 16:15:49,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27652:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,453] 27652 | assign sext_ln186_1019_fu_22718_p1 = $signed(local_temp_V_1166_fu_22054_p4);
[2025-05-17 16:15:49,454]       |                                    ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27654:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,454] 27654 | assign sext_ln186_101_fu_5972_p1 = $signed(local_temp_V_695_fu_5200_p4);
[2025-05-17 16:15:49,454]       |                                  ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27656:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,454] 27656 | assign sext_ln186_1020_fu_22736_p1 = $signed(select_ln90_542_fu_22728_p3);
[2025-05-17 16:15:49,454]       |                                    ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27658:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,454] 27658 | assign sext_ln186_1021_fu_22740_p1 = $signed(local_temp_V_1167_fu_22064_p4);
[2025-05-17 16:15:49,454]       |                                    ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27660:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,454] 27660 | assign sext_ln186_1022_fu_22758_p1 = $signed(select_ln90_543_fu_22750_p3);
[2025-05-17 16:15:49,454]       |                                    ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27662:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,454] 27662 | assign sext_ln186_1023_fu_22762_p1 = $signed(local_temp_V_1168_fu_22074_p4);
[2025-05-17 16:15:49,454]       |                                    ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27664:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,454] 27664 | assign sext_ln186_1024_fu_22780_p1 = $signed(select_ln90_544_fu_22772_p3);
[2025-05-17 16:15:49,454]       |                                    ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27666:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,454] 27666 | assign sext_ln186_1025_fu_22784_p1 = $signed(local_temp_V_1169_fu_22084_p4);
[2025-05-17 16:15:49,454]       |                                    ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27668:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,454] 27668 | assign sext_ln186_1026_fu_22802_p1 = $signed(select_ln90_545_fu_22794_p3);
[2025-05-17 16:15:49,454]       |                                    ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27670:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,454] 27670 | assign sext_ln186_1027_fu_22806_p1 = $signed(local_temp_V_1170_fu_22094_p4);
[2025-05-17 16:15:49,454]       |                                    ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27672:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,454] 27672 | assign sext_ln186_1028_fu_22824_p1 = $signed(select_ln90_546_fu_22816_p3);
[2025-05-17 16:15:49,454]       |                                    ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27674:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,454] 27674 | assign sext_ln186_1029_fu_22828_p1 = $signed(local_temp_V_1171_fu_22104_p4);
[2025-05-17 16:15:49,454]       |                                    ^
[2025-05-17 16:15:49,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27676:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27676 | assign sext_ln186_102_fu_5990_p1 = $signed(select_ln90_71_fu_5982_p3);
[2025-05-17 16:15:49,455]       |                                  ^
[2025-05-17 16:15:49,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27678:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27678 | assign sext_ln186_1030_fu_22846_p1 = $signed(select_ln90_547_fu_22838_p3);
[2025-05-17 16:15:49,455]       |                                    ^
[2025-05-17 16:15:49,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27680:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27680 | assign sext_ln186_1031_fu_22850_p1 = $signed(local_temp_V_1172_fu_22114_p4);
[2025-05-17 16:15:49,455]       |                                    ^
[2025-05-17 16:15:49,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27682:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27682 | assign sext_ln186_1032_fu_22868_p1 = $signed(select_ln90_548_fu_22860_p3);
[2025-05-17 16:15:49,455]       |                                    ^
[2025-05-17 16:15:49,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27684:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27684 | assign sext_ln186_1033_fu_22872_p1 = $signed(local_temp_V_1173_fu_22124_p4);
[2025-05-17 16:15:49,455]       |                                    ^
[2025-05-17 16:15:49,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27686:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27686 | assign sext_ln186_1034_fu_22890_p1 = $signed(select_ln90_549_fu_22882_p3);
[2025-05-17 16:15:49,455]       |                                    ^
[2025-05-17 16:15:49,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27688:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27688 | assign sext_ln186_1035_fu_22894_p1 = $signed(local_temp_V_1174_fu_22134_p4);
[2025-05-17 16:15:49,455]       |                                    ^
[2025-05-17 16:15:49,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27690:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27690 | assign sext_ln186_1036_fu_22912_p1 = $signed(select_ln90_550_fu_22904_p3);
[2025-05-17 16:15:49,455]       |                                    ^
[2025-05-17 16:15:49,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27692:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27692 | assign sext_ln186_1037_fu_22916_p1 = $signed(local_temp_V_1175_fu_22144_p4);
[2025-05-17 16:15:49,455]       |                                    ^
[2025-05-17 16:15:49,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27694:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27694 | assign sext_ln186_1038_fu_22934_p1 = $signed(select_ln90_551_fu_22926_p3);
[2025-05-17 16:15:49,455]       |                                    ^
[2025-05-17 16:15:49,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27696:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27696 | assign sext_ln186_1039_fu_22938_p1 = $signed(local_temp_V_1176_fu_22154_p4);
[2025-05-17 16:15:49,455]       |                                    ^
[2025-05-17 16:15:49,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27698:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,455] 27698 | assign sext_ln186_103_fu_5994_p1 = $signed(local_temp_V_696_fu_5210_p4);
[2025-05-17 16:15:49,455]       |                                  ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27700:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27700 | assign sext_ln186_1040_fu_22956_p1 = $signed(select_ln90_552_fu_22948_p3);
[2025-05-17 16:15:49,456]       |                                    ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27702:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27702 | assign sext_ln186_1041_fu_22960_p1 = $signed(local_temp_V_1177_fu_22164_p4);
[2025-05-17 16:15:49,456]       |                                    ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27704:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27704 | assign sext_ln186_1042_fu_22978_p1 = $signed(select_ln90_553_fu_22970_p3);
[2025-05-17 16:15:49,456]       |                                    ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27706:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27706 | assign sext_ln186_1043_fu_22982_p1 = $signed(local_temp_V_1178_fu_22174_p4);
[2025-05-17 16:15:49,456]       |                                    ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27708:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27708 | assign sext_ln186_1044_fu_23000_p1 = $signed(select_ln90_554_fu_22992_p3);
[2025-05-17 16:15:49,456]       |                                    ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27710:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27710 | assign sext_ln186_1045_fu_23004_p1 = $signed(local_temp_V_1179_fu_22184_p4);
[2025-05-17 16:15:49,456]       |                                    ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27712:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27712 | assign sext_ln186_1046_fu_23022_p1 = $signed(select_ln90_555_fu_23014_p3);
[2025-05-17 16:15:49,456]       |                                    ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27714:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27714 | assign sext_ln186_1047_fu_23026_p1 = $signed(local_temp_V_1180_fu_22194_p4);
[2025-05-17 16:15:49,456]       |                                    ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27716:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27716 | assign sext_ln186_1048_fu_23044_p1 = $signed(select_ln90_556_fu_23036_p3);
[2025-05-17 16:15:49,456]       |                                    ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27718:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27718 | assign sext_ln186_1049_fu_23048_p1 = $signed(local_temp_V_1181_fu_22204_p4);
[2025-05-17 16:15:49,456]       |                                    ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27720:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27720 | assign sext_ln186_104_fu_6012_p1 = $signed(select_ln90_72_fu_6004_p3);
[2025-05-17 16:15:49,456]       |                                  ^
[2025-05-17 16:15:49,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27722:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,456] 27722 | assign sext_ln186_1050_fu_23058_p1 = $signed(local_temp_V_1182_fu_22214_p4);
[2025-05-17 16:15:49,457]       |                                    ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27724:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,457] 27724 | assign sext_ln186_1051_fu_23076_p1 = $signed(select_ln90_558_fu_23068_p3);
[2025-05-17 16:15:49,457]       |                                    ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27726:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,457] 27726 | assign sext_ln186_1052_fu_23080_p1 = $signed(local_temp_V_1183_fu_22224_p4);
[2025-05-17 16:15:49,457]       |                                    ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27728:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,457] 27728 | assign sext_ln186_1053_fu_23646_p1 = $signed(local_temp_V_1184_fu_23246_p4);
[2025-05-17 16:15:49,457]       |                                    ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27730:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,457] 27730 | assign sext_ln186_1054_fu_23664_p1 = $signed(select_ln90_560_fu_23656_p3);
[2025-05-17 16:15:49,457]       |                                    ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27732:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,457] 27732 | assign sext_ln186_1055_fu_23668_p1 = $signed(local_temp_V_1185_fu_23256_p4);
[2025-05-17 16:15:49,457]       |                                    ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27734:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,457] 27734 | assign sext_ln186_1056_fu_23686_p1 = $signed(select_ln90_561_fu_23678_p3);
[2025-05-17 16:15:49,457]       |                                    ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27736:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,457] 27736 | assign sext_ln186_1057_fu_23690_p1 = $signed(local_temp_V_1186_fu_23266_p4);
[2025-05-17 16:15:49,457]       |                                    ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27738:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,457] 27738 | assign sext_ln186_1058_fu_23708_p1 = $signed(select_ln90_562_fu_23700_p3);
[2025-05-17 16:15:49,457]       |                                    ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27740:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,457] 27740 | assign sext_ln186_1059_fu_23712_p1 = $signed(local_temp_V_1187_fu_23276_p4);
[2025-05-17 16:15:49,457]       |                                    ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27742:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,457] 27742 | assign sext_ln186_105_fu_6016_p1 = $signed(local_temp_V_697_fu_5220_p4);
[2025-05-17 16:15:49,457]       |                                  ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27744:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,457] 27744 | assign sext_ln186_1060_fu_23730_p1 = $signed(select_ln90_563_fu_23722_p3);
[2025-05-17 16:15:49,457]       |                                    ^
[2025-05-17 16:15:49,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27746:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27746 | assign sext_ln186_1061_fu_23734_p1 = $signed(local_temp_V_1188_fu_23286_p4);
[2025-05-17 16:15:49,458]       |                                    ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27748:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27748 | assign sext_ln186_1062_fu_23752_p1 = $signed(select_ln90_564_fu_23744_p3);
[2025-05-17 16:15:49,458]       |                                    ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27750:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27750 | assign sext_ln186_1063_fu_23756_p1 = $signed(local_temp_V_1189_fu_23296_p4);
[2025-05-17 16:15:49,458]       |                                    ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27752:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27752 | assign sext_ln186_1064_fu_23774_p1 = $signed(select_ln90_565_fu_23766_p3);
[2025-05-17 16:15:49,458]       |                                    ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27754:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27754 | assign sext_ln186_1065_fu_23778_p1 = $signed(local_temp_V_1190_fu_23306_p4);
[2025-05-17 16:15:49,458]       |                                    ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27756:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27756 | assign sext_ln186_1066_fu_23796_p1 = $signed(select_ln90_566_fu_23788_p3);
[2025-05-17 16:15:49,458]       |                                    ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27758:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27758 | assign sext_ln186_1067_fu_23800_p1 = $signed(local_temp_V_1191_fu_23316_p4);
[2025-05-17 16:15:49,458]       |                                    ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27760:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27760 | assign sext_ln186_1068_fu_23818_p1 = $signed(select_ln90_567_fu_23810_p3);
[2025-05-17 16:15:49,458]       |                                    ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27762:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27762 | assign sext_ln186_1069_fu_23822_p1 = $signed(local_temp_V_1192_fu_23326_p4);
[2025-05-17 16:15:49,458]       |                                    ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27764:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27764 | assign sext_ln186_106_fu_6034_p1 = $signed(select_ln90_73_fu_6026_p3);
[2025-05-17 16:15:49,458]       |                                  ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27766:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27766 | assign sext_ln186_1070_fu_23840_p1 = $signed(select_ln90_568_fu_23832_p3);
[2025-05-17 16:15:49,458]       |                                    ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27768:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,458] 27768 | assign sext_ln186_1071_fu_23844_p1 = $signed(local_temp_V_1193_fu_23336_p4);
[2025-05-17 16:15:49,458]       |                                    ^
[2025-05-17 16:15:49,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27770:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27770 | assign sext_ln186_1072_fu_23862_p1 = $signed(select_ln90_569_fu_23854_p3);
[2025-05-17 16:15:49,459]       |                                    ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27772:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27772 | assign sext_ln186_1073_fu_23866_p1 = $signed(local_temp_V_1194_fu_23346_p4);
[2025-05-17 16:15:49,459]       |                                    ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27774:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27774 | assign sext_ln186_1074_fu_23884_p1 = $signed(select_ln90_570_fu_23876_p3);
[2025-05-17 16:15:49,459]       |                                    ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27776:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27776 | assign sext_ln186_1075_fu_23888_p1 = $signed(local_temp_V_1195_fu_23356_p4);
[2025-05-17 16:15:49,459]       |                                    ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27778:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27778 | assign sext_ln186_1076_fu_23906_p1 = $signed(select_ln90_571_fu_23898_p3);
[2025-05-17 16:15:49,459]       |                                    ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27780:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27780 | assign sext_ln186_1077_fu_23910_p1 = $signed(local_temp_V_1196_fu_23366_p4);
[2025-05-17 16:15:49,459]       |                                    ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27782:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27782 | assign sext_ln186_1078_fu_23928_p1 = $signed(select_ln90_572_fu_23920_p3);
[2025-05-17 16:15:49,459]       |                                    ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27784:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27784 | assign sext_ln186_1079_fu_23932_p1 = $signed(local_temp_V_1197_fu_23376_p4);
[2025-05-17 16:15:49,459]       |                                    ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27786:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27786 | assign sext_ln186_107_fu_6038_p1 = $signed(local_temp_V_698_fu_5230_p4);
[2025-05-17 16:15:49,459]       |                                  ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27788:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27788 | assign sext_ln186_1080_fu_23950_p1 = $signed(select_ln90_573_fu_23942_p3);
[2025-05-17 16:15:49,459]       |                                    ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27790:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27790 | assign sext_ln186_1081_fu_23954_p1 = $signed(local_temp_V_1198_fu_23386_p4);
[2025-05-17 16:15:49,459]       |                                    ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27792:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,459] 27792 | assign sext_ln186_1082_fu_23972_p1 = $signed(select_ln90_574_fu_23964_p3);
[2025-05-17 16:15:49,459]       |                                    ^
[2025-05-17 16:15:49,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27794:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27794 | assign sext_ln186_1083_fu_23976_p1 = $signed(local_temp_V_1199_fu_23396_p4);
[2025-05-17 16:15:49,460]       |                                    ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27796:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27796 | assign sext_ln186_1084_fu_23994_p1 = $signed(select_ln90_575_fu_23986_p3);
[2025-05-17 16:15:49,460]       |                                    ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27798:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27798 | assign sext_ln186_1085_fu_23998_p1 = $signed(local_temp_V_1200_fu_23406_p4);
[2025-05-17 16:15:49,460]       |                                    ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27800:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27800 | assign sext_ln186_1086_fu_24016_p1 = $signed(select_ln90_576_fu_24008_p3);
[2025-05-17 16:15:49,460]       |                                    ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27802:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27802 | assign sext_ln186_1087_fu_24020_p1 = $signed(local_temp_V_1201_fu_23416_p4);
[2025-05-17 16:15:49,460]       |                                    ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27804:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27804 | assign sext_ln186_1088_fu_24038_p1 = $signed(select_ln90_577_fu_24030_p3);
[2025-05-17 16:15:49,460]       |                                    ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27806:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27806 | assign sext_ln186_1089_fu_24042_p1 = $signed(local_temp_V_1202_fu_23426_p4);
[2025-05-17 16:15:49,460]       |                                    ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27808:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27808 | assign sext_ln186_108_fu_6056_p1 = $signed(select_ln90_74_fu_6048_p3);
[2025-05-17 16:15:49,460]       |                                  ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27810:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27810 | assign sext_ln186_1090_fu_24060_p1 = $signed(select_ln90_578_fu_24052_p3);
[2025-05-17 16:15:49,460]       |                                    ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27812:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27812 | assign sext_ln186_1091_fu_24064_p1 = $signed(local_temp_V_1203_fu_23436_p4);
[2025-05-17 16:15:49,460]       |                                    ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27814:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27814 | assign sext_ln186_1092_fu_24082_p1 = $signed(select_ln90_579_fu_24074_p3);
[2025-05-17 16:15:49,460]       |                                    ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27816:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,460] 27816 | assign sext_ln186_1093_fu_24086_p1 = $signed(local_temp_V_1204_fu_23446_p4);
[2025-05-17 16:15:49,460]       |                                    ^
[2025-05-17 16:15:49,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27818:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27818 | assign sext_ln186_1094_fu_24104_p1 = $signed(select_ln90_580_fu_24096_p3);
[2025-05-17 16:15:49,461]       |                                    ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27820:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27820 | assign sext_ln186_1095_fu_24108_p1 = $signed(local_temp_V_1205_fu_23456_p4);
[2025-05-17 16:15:49,461]       |                                    ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27822:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27822 | assign sext_ln186_1096_fu_24126_p1 = $signed(select_ln90_581_fu_24118_p3);
[2025-05-17 16:15:49,461]       |                                    ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27824:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27824 | assign sext_ln186_1097_fu_24130_p1 = $signed(local_temp_V_1206_fu_23466_p4);
[2025-05-17 16:15:49,461]       |                                    ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27826:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27826 | assign sext_ln186_1098_fu_24148_p1 = $signed(select_ln90_582_fu_24140_p3);
[2025-05-17 16:15:49,461]       |                                    ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27828:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27828 | assign sext_ln186_1099_fu_24152_p1 = $signed(local_temp_V_1207_fu_23476_p4);
[2025-05-17 16:15:49,461]       |                                    ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27830:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27830 | assign sext_ln186_109_fu_6060_p1 = $signed(local_temp_V_699_fu_5240_p4);
[2025-05-17 16:15:49,461]       |                                  ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27832:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27832 | assign sext_ln186_10_fu_3896_p1 = $signed(local_temp_V_635_fu_3276_p4);
[2025-05-17 16:15:49,461]       |                                 ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27834:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27834 | assign sext_ln186_1100_fu_24170_p1 = $signed(select_ln90_583_fu_24162_p3);
[2025-05-17 16:15:49,461]       |                                    ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27836:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27836 | assign sext_ln186_1101_fu_24174_p1 = $signed(local_temp_V_1208_fu_23486_p4);
[2025-05-17 16:15:49,461]       |                                    ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27838:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27838 | assign sext_ln186_1102_fu_24192_p1 = $signed(select_ln90_584_fu_24184_p3);
[2025-05-17 16:15:49,461]       |                                    ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27840:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,461] 27840 | assign sext_ln186_1103_fu_24196_p1 = $signed(local_temp_V_1209_fu_23496_p4);
[2025-05-17 16:15:49,461]       |                                    ^
[2025-05-17 16:15:49,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27842:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27842 | assign sext_ln186_1104_fu_24214_p1 = $signed(select_ln90_585_fu_24206_p3);
[2025-05-17 16:15:49,462]       |                                    ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27844:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27844 | assign sext_ln186_1105_fu_24218_p1 = $signed(local_temp_V_1210_fu_23506_p4);
[2025-05-17 16:15:49,462]       |                                    ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27846:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27846 | assign sext_ln186_1106_fu_24236_p1 = $signed(select_ln90_586_fu_24228_p3);
[2025-05-17 16:15:49,462]       |                                    ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27848:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27848 | assign sext_ln186_1107_fu_24240_p1 = $signed(local_temp_V_1211_fu_23516_p4);
[2025-05-17 16:15:49,462]       |                                    ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27850:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27850 | assign sext_ln186_1108_fu_24258_p1 = $signed(select_ln90_587_fu_24250_p3);
[2025-05-17 16:15:49,462]       |                                    ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27852:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27852 | assign sext_ln186_1109_fu_24262_p1 = $signed(local_temp_V_1212_fu_23526_p4);
[2025-05-17 16:15:49,462]       |                                    ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27854:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27854 | assign sext_ln186_110_fu_6078_p1 = $signed(select_ln90_75_fu_6070_p3);
[2025-05-17 16:15:49,462]       |                                  ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27856:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27856 | assign sext_ln186_1110_fu_24280_p1 = $signed(select_ln90_588_fu_24272_p3);
[2025-05-17 16:15:49,462]       |                                    ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27858:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27858 | assign sext_ln186_1111_fu_24284_p1 = $signed(local_temp_V_1213_fu_23536_p4);
[2025-05-17 16:15:49,462]       |                                    ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27860:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27860 | assign sext_ln186_1112_fu_24302_p1 = $signed(select_ln90_589_fu_24294_p3);
[2025-05-17 16:15:49,462]       |                                    ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27862:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27862 | assign sext_ln186_1113_fu_24306_p1 = $signed(local_temp_V_1214_fu_23546_p4);
[2025-05-17 16:15:49,462]       |                                    ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27864:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,462] 27864 | assign sext_ln186_1114_fu_24324_p1 = $signed(select_ln90_590_fu_24316_p3);
[2025-05-17 16:15:49,462]       |                                    ^
[2025-05-17 16:15:49,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27866:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27866 | assign sext_ln186_1115_fu_24328_p1 = $signed(local_temp_V_1215_fu_23556_p4);
[2025-05-17 16:15:49,463]       |                                    ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27868:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27868 | assign sext_ln186_1116_fu_24346_p1 = $signed(select_ln90_591_fu_24338_p3);
[2025-05-17 16:15:49,463]       |                                    ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27870:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27870 | assign sext_ln186_1117_fu_24350_p1 = $signed(local_temp_V_1216_fu_23566_p4);
[2025-05-17 16:15:49,463]       |                                    ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27872:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27872 | assign sext_ln186_1118_fu_24368_p1 = $signed(select_ln90_592_fu_24360_p3);
[2025-05-17 16:15:49,463]       |                                    ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27874:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27874 | assign sext_ln186_1119_fu_24372_p1 = $signed(local_temp_V_1217_fu_23576_p4);
[2025-05-17 16:15:49,463]       |                                    ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27876:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27876 | assign sext_ln186_111_fu_6082_p1 = $signed(local_temp_V_700_fu_5250_p4);
[2025-05-17 16:15:49,463]       |                                  ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27878:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27878 | assign sext_ln186_1120_fu_24390_p1 = $signed(select_ln90_593_fu_24382_p3);
[2025-05-17 16:15:49,463]       |                                    ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27880:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27880 | assign sext_ln186_1121_fu_24394_p1 = $signed(local_temp_V_1218_fu_23586_p4);
[2025-05-17 16:15:49,463]       |                                    ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27882:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27882 | assign sext_ln186_1122_fu_24412_p1 = $signed(select_ln90_594_fu_24404_p3);
[2025-05-17 16:15:49,463]       |                                    ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27884:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27884 | assign sext_ln186_1123_fu_24416_p1 = $signed(local_temp_V_1219_fu_23596_p4);
[2025-05-17 16:15:49,463]       |                                    ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27886:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27886 | assign sext_ln186_1124_fu_24434_p1 = $signed(select_ln90_595_fu_24426_p3);
[2025-05-17 16:15:49,463]       |                                    ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27888:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,463] 27888 | assign sext_ln186_1125_fu_24438_p1 = $signed(local_temp_V_1220_fu_23606_p4);
[2025-05-17 16:15:49,463]       |                                    ^
[2025-05-17 16:15:49,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27890:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27890 | assign sext_ln186_1126_fu_24456_p1 = $signed(select_ln90_596_fu_24448_p3);
[2025-05-17 16:15:49,464]       |                                    ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27892:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27892 | assign sext_ln186_1127_fu_24460_p1 = $signed(local_temp_V_1221_fu_23616_p4);
[2025-05-17 16:15:49,464]       |                                    ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27894:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27894 | assign sext_ln186_1128_fu_24470_p1 = $signed(local_temp_V_1222_fu_23626_p4);
[2025-05-17 16:15:49,464]       |                                    ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27896:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27896 | assign sext_ln186_1129_fu_24488_p1 = $signed(select_ln90_598_fu_24480_p3);
[2025-05-17 16:15:49,464]       |                                    ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27898:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27898 | assign sext_ln186_112_fu_6100_p1 = $signed(select_ln90_76_fu_6092_p3);
[2025-05-17 16:15:49,464]       |                                  ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27900:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27900 | assign sext_ln186_1130_fu_24492_p1 = $signed(local_temp_V_1223_fu_23636_p4);
[2025-05-17 16:15:49,464]       |                                    ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27902:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27902 | assign sext_ln186_1131_fu_25058_p1 = $signed(local_temp_V_1224_fu_24658_p4);
[2025-05-17 16:15:49,464]       |                                    ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27904:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27904 | assign sext_ln186_1132_fu_25076_p1 = $signed(select_ln90_600_fu_25068_p3);
[2025-05-17 16:15:49,464]       |                                    ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27906:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27906 | assign sext_ln186_1133_fu_25080_p1 = $signed(local_temp_V_1225_fu_24668_p4);
[2025-05-17 16:15:49,464]       |                                    ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27908:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27908 | assign sext_ln186_1134_fu_25098_p1 = $signed(select_ln90_601_fu_25090_p3);
[2025-05-17 16:15:49,464]       |                                    ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27910:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27910 | assign sext_ln186_1135_fu_25102_p1 = $signed(local_temp_V_1226_fu_24678_p4);
[2025-05-17 16:15:49,464]       |                                    ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27912:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,464] 27912 | assign sext_ln186_1136_fu_25120_p1 = $signed(select_ln90_602_fu_25112_p3);
[2025-05-17 16:15:49,464]       |                                    ^
[2025-05-17 16:15:49,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27914:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27914 | assign sext_ln186_1137_fu_25124_p1 = $signed(local_temp_V_1227_fu_24688_p4);
[2025-05-17 16:15:49,465]       |                                    ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27916:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27916 | assign sext_ln186_1138_fu_25142_p1 = $signed(select_ln90_603_fu_25134_p3);
[2025-05-17 16:15:49,465]       |                                    ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27918:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27918 | assign sext_ln186_1139_fu_25146_p1 = $signed(local_temp_V_1228_fu_24698_p4);
[2025-05-17 16:15:49,465]       |                                    ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27920:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27920 | assign sext_ln186_113_fu_6104_p1 = $signed(local_temp_V_701_fu_5260_p4);
[2025-05-17 16:15:49,465]       |                                  ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27922:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27922 | assign sext_ln186_1140_fu_25164_p1 = $signed(select_ln90_604_fu_25156_p3);
[2025-05-17 16:15:49,465]       |                                    ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27924:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27924 | assign sext_ln186_1141_fu_25168_p1 = $signed(local_temp_V_1229_fu_24708_p4);
[2025-05-17 16:15:49,465]       |                                    ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27926:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27926 | assign sext_ln186_1142_fu_25186_p1 = $signed(select_ln90_605_fu_25178_p3);
[2025-05-17 16:15:49,465]       |                                    ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27928:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27928 | assign sext_ln186_1143_fu_25190_p1 = $signed(local_temp_V_1230_fu_24718_p4);
[2025-05-17 16:15:49,465]       |                                    ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27930:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27930 | assign sext_ln186_1144_fu_25208_p1 = $signed(select_ln90_606_fu_25200_p3);
[2025-05-17 16:15:49,465]       |                                    ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27932:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27932 | assign sext_ln186_1145_fu_25212_p1 = $signed(local_temp_V_1231_fu_24728_p4);
[2025-05-17 16:15:49,465]       |                                    ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27934:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27934 | assign sext_ln186_1146_fu_25230_p1 = $signed(select_ln90_607_fu_25222_p3);
[2025-05-17 16:15:49,465]       |                                    ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27936:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27936 | assign sext_ln186_1147_fu_25234_p1 = $signed(local_temp_V_1232_fu_24738_p4);
[2025-05-17 16:15:49,465]       |                                    ^
[2025-05-17 16:15:49,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27938:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,465] 27938 | assign sext_ln186_1148_fu_25252_p1 = $signed(select_ln90_608_fu_25244_p3);
[2025-05-17 16:15:49,466]       |                                    ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27940:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27940 | assign sext_ln186_1149_fu_25256_p1 = $signed(local_temp_V_1233_fu_24748_p4);
[2025-05-17 16:15:49,466]       |                                    ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27942:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27942 | assign sext_ln186_114_fu_6114_p1 = $signed(local_temp_V_702_fu_5270_p4);
[2025-05-17 16:15:49,466]       |                                  ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27944:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27944 | assign sext_ln186_1150_fu_25274_p1 = $signed(select_ln90_609_fu_25266_p3);
[2025-05-17 16:15:49,466]       |                                    ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27946:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27946 | assign sext_ln186_1151_fu_25278_p1 = $signed(local_temp_V_1234_fu_24758_p4);
[2025-05-17 16:15:49,466]       |                                    ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27948:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27948 | assign sext_ln186_1152_fu_25296_p1 = $signed(select_ln90_610_fu_25288_p3);
[2025-05-17 16:15:49,466]       |                                    ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27950:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27950 | assign sext_ln186_1153_fu_25300_p1 = $signed(local_temp_V_1235_fu_24768_p4);
[2025-05-17 16:15:49,466]       |                                    ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27952:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27952 | assign sext_ln186_1154_fu_25318_p1 = $signed(select_ln90_611_fu_25310_p3);
[2025-05-17 16:15:49,466]       |                                    ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27954:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27954 | assign sext_ln186_1155_fu_25322_p1 = $signed(local_temp_V_1236_fu_24778_p4);
[2025-05-17 16:15:49,466]       |                                    ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27956:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27956 | assign sext_ln186_1156_fu_25340_p1 = $signed(select_ln90_612_fu_25332_p3);
[2025-05-17 16:15:49,466]       |                                    ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27958:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27958 | assign sext_ln186_1157_fu_25344_p1 = $signed(local_temp_V_1237_fu_24788_p4);
[2025-05-17 16:15:49,466]       |                                    ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27960:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27960 | assign sext_ln186_1158_fu_25362_p1 = $signed(select_ln90_613_fu_25354_p3);
[2025-05-17 16:15:49,466]       |                                    ^
[2025-05-17 16:15:49,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27962:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,466] 27962 | assign sext_ln186_1159_fu_25366_p1 = $signed(local_temp_V_1238_fu_24798_p4);
[2025-05-17 16:15:49,467]       |                                    ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27964:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27964 | assign sext_ln186_115_fu_6132_p1 = $signed(select_ln90_78_fu_6124_p3);
[2025-05-17 16:15:49,467]       |                                  ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27966:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27966 | assign sext_ln186_1160_fu_25384_p1 = $signed(select_ln90_614_fu_25376_p3);
[2025-05-17 16:15:49,467]       |                                    ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27968:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27968 | assign sext_ln186_1161_fu_25388_p1 = $signed(local_temp_V_1239_fu_24808_p4);
[2025-05-17 16:15:49,467]       |                                    ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27970:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27970 | assign sext_ln186_1162_fu_25406_p1 = $signed(select_ln90_615_fu_25398_p3);
[2025-05-17 16:15:49,467]       |                                    ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27972:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27972 | assign sext_ln186_1163_fu_25410_p1 = $signed(local_temp_V_1240_fu_24818_p4);
[2025-05-17 16:15:49,467]       |                                    ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27974:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27974 | assign sext_ln186_1164_fu_25428_p1 = $signed(select_ln90_616_fu_25420_p3);
[2025-05-17 16:15:49,467]       |                                    ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27976:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27976 | assign sext_ln186_1165_fu_25432_p1 = $signed(local_temp_V_1241_fu_24828_p4);
[2025-05-17 16:15:49,467]       |                                    ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27978:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27978 | assign sext_ln186_1166_fu_25450_p1 = $signed(select_ln90_617_fu_25442_p3);
[2025-05-17 16:15:49,467]       |                                    ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27980:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27980 | assign sext_ln186_1167_fu_25454_p1 = $signed(local_temp_V_1242_fu_24838_p4);
[2025-05-17 16:15:49,467]       |                                    ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27982:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27982 | assign sext_ln186_1168_fu_25472_p1 = $signed(select_ln90_618_fu_25464_p3);
[2025-05-17 16:15:49,467]       |                                    ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27984:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27984 | assign sext_ln186_1169_fu_25476_p1 = $signed(local_temp_V_1243_fu_24848_p4);
[2025-05-17 16:15:49,467]       |                                    ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27986:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,467] 27986 | assign sext_ln186_116_fu_6136_p1 = $signed(local_temp_V_703_fu_5280_p4);
[2025-05-17 16:15:49,467]       |                                  ^
[2025-05-17 16:15:49,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27988:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 27988 | assign sext_ln186_1170_fu_25494_p1 = $signed(select_ln90_619_fu_25486_p3);
[2025-05-17 16:15:49,468]       |                                    ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27990:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 27990 | assign sext_ln186_1171_fu_25498_p1 = $signed(local_temp_V_1244_fu_24858_p4);
[2025-05-17 16:15:49,468]       |                                    ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27992:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 27992 | assign sext_ln186_1172_fu_25516_p1 = $signed(select_ln90_620_fu_25508_p3);
[2025-05-17 16:15:49,468]       |                                    ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27994:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 27994 | assign sext_ln186_1173_fu_25520_p1 = $signed(local_temp_V_1245_fu_24868_p4);
[2025-05-17 16:15:49,468]       |                                    ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27996:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 27996 | assign sext_ln186_1174_fu_25538_p1 = $signed(select_ln90_621_fu_25530_p3);
[2025-05-17 16:15:49,468]       |                                    ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:27998:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 27998 | assign sext_ln186_1175_fu_25542_p1 = $signed(local_temp_V_1246_fu_24878_p4);
[2025-05-17 16:15:49,468]       |                                    ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28000:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 28000 | assign sext_ln186_1176_fu_25560_p1 = $signed(select_ln90_622_fu_25552_p3);
[2025-05-17 16:15:49,468]       |                                    ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28002:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 28002 | assign sext_ln186_1177_fu_25564_p1 = $signed(local_temp_V_1247_fu_24888_p4);
[2025-05-17 16:15:49,468]       |                                    ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28004:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 28004 | assign sext_ln186_1178_fu_25582_p1 = $signed(select_ln90_623_fu_25574_p3);
[2025-05-17 16:15:49,468]       |                                    ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28006:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 28006 | assign sext_ln186_1179_fu_25586_p1 = $signed(local_temp_V_1248_fu_24898_p4);
[2025-05-17 16:15:49,468]       |                                    ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28008:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 28008 | assign sext_ln186_117_fu_6702_p1 = $signed(local_temp_V_704_fu_6302_p4);
[2025-05-17 16:15:49,468]       |                                  ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28010:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 28010 | assign sext_ln186_1180_fu_25604_p1 = $signed(select_ln90_624_fu_25596_p3);
[2025-05-17 16:15:49,468]       |                                    ^
[2025-05-17 16:15:49,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28012:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,468] 28012 | assign sext_ln186_1181_fu_25608_p1 = $signed(local_temp_V_1249_fu_24908_p4);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28014:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28014 | assign sext_ln186_1182_fu_25626_p1 = $signed(select_ln90_625_fu_25618_p3);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28016:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28016 | assign sext_ln186_1183_fu_25630_p1 = $signed(local_temp_V_1250_fu_24918_p4);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28018:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28018 | assign sext_ln186_1184_fu_25648_p1 = $signed(select_ln90_626_fu_25640_p3);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28020:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28020 | assign sext_ln186_1185_fu_25652_p1 = $signed(local_temp_V_1251_fu_24928_p4);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28022:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28022 | assign sext_ln186_1186_fu_25670_p1 = $signed(select_ln90_627_fu_25662_p3);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28024:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28024 | assign sext_ln186_1187_fu_25674_p1 = $signed(local_temp_V_1252_fu_24938_p4);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28026:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28026 | assign sext_ln186_1188_fu_25692_p1 = $signed(select_ln90_628_fu_25684_p3);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28028:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28028 | assign sext_ln186_1189_fu_25696_p1 = $signed(local_temp_V_1253_fu_24948_p4);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28030:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28030 | assign sext_ln186_118_fu_6720_p1 = $signed(select_ln90_80_fu_6712_p3);
[2025-05-17 16:15:49,469]       |                                  ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28032:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28032 | assign sext_ln186_1190_fu_25714_p1 = $signed(select_ln90_629_fu_25706_p3);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28034:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28034 | assign sext_ln186_1191_fu_25718_p1 = $signed(local_temp_V_1254_fu_24958_p4);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28036:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,469] 28036 | assign sext_ln186_1192_fu_25736_p1 = $signed(select_ln90_630_fu_25728_p3);
[2025-05-17 16:15:49,469]       |                                    ^
[2025-05-17 16:15:49,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28038:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28038 | assign sext_ln186_1193_fu_25740_p1 = $signed(local_temp_V_1255_fu_24968_p4);
[2025-05-17 16:15:49,470]       |                                    ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28040:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28040 | assign sext_ln186_1194_fu_25758_p1 = $signed(select_ln90_631_fu_25750_p3);
[2025-05-17 16:15:49,470]       |                                    ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28042:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28042 | assign sext_ln186_1195_fu_25762_p1 = $signed(local_temp_V_1256_fu_24978_p4);
[2025-05-17 16:15:49,470]       |                                    ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28044:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28044 | assign sext_ln186_1196_fu_25780_p1 = $signed(select_ln90_632_fu_25772_p3);
[2025-05-17 16:15:49,470]       |                                    ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28046:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28046 | assign sext_ln186_1197_fu_25784_p1 = $signed(local_temp_V_1257_fu_24988_p4);
[2025-05-17 16:15:49,470]       |                                    ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28048:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28048 | assign sext_ln186_1198_fu_25802_p1 = $signed(select_ln90_633_fu_25794_p3);
[2025-05-17 16:15:49,470]       |                                    ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28050:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28050 | assign sext_ln186_1199_fu_25806_p1 = $signed(local_temp_V_1258_fu_24998_p4);
[2025-05-17 16:15:49,470]       |                                    ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28052:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28052 | assign sext_ln186_119_fu_6724_p1 = $signed(local_temp_V_705_fu_6312_p4);
[2025-05-17 16:15:49,470]       |                                  ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28054:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28054 | assign sext_ln186_11_fu_3926_p1 = $signed(local_temp_V_636_fu_3286_p4);
[2025-05-17 16:15:49,470]       |                                 ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28056:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28056 | assign sext_ln186_1200_fu_25824_p1 = $signed(select_ln90_634_fu_25816_p3);
[2025-05-17 16:15:49,470]       |                                    ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28058:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28058 | assign sext_ln186_1201_fu_25828_p1 = $signed(local_temp_V_1259_fu_25008_p4);
[2025-05-17 16:15:49,470]       |                                    ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28060:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28060 | assign sext_ln186_1202_fu_25846_p1 = $signed(select_ln90_635_fu_25838_p3);
[2025-05-17 16:15:49,470]       |                                    ^
[2025-05-17 16:15:49,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28062:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,470] 28062 | assign sext_ln186_1203_fu_25850_p1 = $signed(local_temp_V_1260_fu_25018_p4);
[2025-05-17 16:15:49,470]       |                                    ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28064:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28064 | assign sext_ln186_1204_fu_25868_p1 = $signed(select_ln90_636_fu_25860_p3);
[2025-05-17 16:15:49,471]       |                                    ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28066:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28066 | assign sext_ln186_1205_fu_25872_p1 = $signed(local_temp_V_1261_fu_25028_p4);
[2025-05-17 16:15:49,471]       |                                    ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28068:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28068 | assign sext_ln186_1206_fu_25882_p1 = $signed(local_temp_V_1262_fu_25038_p4);
[2025-05-17 16:15:49,471]       |                                    ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28070:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28070 | assign sext_ln186_1207_fu_25900_p1 = $signed(select_ln90_638_fu_25892_p3);
[2025-05-17 16:15:49,471]       |                                    ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28072:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28072 | assign sext_ln186_1208_fu_25904_p1 = $signed(local_temp_V_1263_fu_25048_p4);
[2025-05-17 16:15:49,471]       |                                    ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28074:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28074 | assign sext_ln186_120_fu_6742_p1 = $signed(select_ln90_81_fu_6734_p3);
[2025-05-17 16:15:49,471]       |                                  ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28076:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28076 | assign sext_ln186_121_fu_6746_p1 = $signed(local_temp_V_706_fu_6322_p4);
[2025-05-17 16:15:49,471]       |                                  ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28078:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28078 | assign sext_ln186_122_fu_6764_p1 = $signed(select_ln90_82_fu_6756_p3);
[2025-05-17 16:15:49,471]       |                                  ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28080:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28080 | assign sext_ln186_123_fu_6768_p1 = $signed(local_temp_V_707_fu_6332_p4);
[2025-05-17 16:15:49,471]       |                                  ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28082:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28082 | assign sext_ln186_124_fu_6786_p1 = $signed(select_ln90_83_fu_6778_p3);
[2025-05-17 16:15:49,471]       |                                  ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28084:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28084 | assign sext_ln186_125_fu_6790_p1 = $signed(local_temp_V_708_fu_6342_p4);
[2025-05-17 16:15:49,471]       |                                  ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28086:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,471] 28086 | assign sext_ln186_126_fu_6808_p1 = $signed(select_ln90_84_fu_6800_p3);
[2025-05-17 16:15:49,471]       |                                  ^
[2025-05-17 16:15:49,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28088:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28088 | assign sext_ln186_127_fu_6812_p1 = $signed(local_temp_V_709_fu_6352_p4);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28090:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28090 | assign sext_ln186_128_fu_6830_p1 = $signed(select_ln90_85_fu_6822_p3);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28092:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28092 | assign sext_ln186_129_fu_6834_p1 = $signed(local_temp_V_710_fu_6362_p4);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28094:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28094 | assign sext_ln186_12_fu_3956_p1 = $signed(local_temp_V_637_fu_3296_p4);
[2025-05-17 16:15:49,472]       |                                 ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28096:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28096 | assign sext_ln186_130_fu_6852_p1 = $signed(select_ln90_86_fu_6844_p3);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28098:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28098 | assign sext_ln186_131_fu_6856_p1 = $signed(local_temp_V_711_fu_6372_p4);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28100:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28100 | assign sext_ln186_132_fu_6874_p1 = $signed(select_ln90_87_fu_6866_p3);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28102:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28102 | assign sext_ln186_133_fu_6878_p1 = $signed(local_temp_V_712_fu_6382_p4);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28104:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28104 | assign sext_ln186_134_fu_6896_p1 = $signed(select_ln90_88_fu_6888_p3);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28106:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28106 | assign sext_ln186_135_fu_6900_p1 = $signed(local_temp_V_713_fu_6392_p4);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28108:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28108 | assign sext_ln186_136_fu_6918_p1 = $signed(select_ln90_89_fu_6910_p3);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28110:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28110 | assign sext_ln186_137_fu_6922_p1 = $signed(local_temp_V_714_fu_6402_p4);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28112:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,472] 28112 | assign sext_ln186_138_fu_6940_p1 = $signed(select_ln90_90_fu_6932_p3);
[2025-05-17 16:15:49,472]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28114:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28114 | assign sext_ln186_139_fu_6944_p1 = $signed(local_temp_V_715_fu_6412_p4);
[2025-05-17 16:15:49,473]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28116:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28116 | assign sext_ln186_13_fu_3986_p1 = $signed(local_temp_V_638_fu_3306_p4);
[2025-05-17 16:15:49,473]       |                                 ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28118:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28118 | assign sext_ln186_140_fu_6962_p1 = $signed(select_ln90_91_fu_6954_p3);
[2025-05-17 16:15:49,473]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28120:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28120 | assign sext_ln186_141_fu_6966_p1 = $signed(local_temp_V_716_fu_6422_p4);
[2025-05-17 16:15:49,473]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28122:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28122 | assign sext_ln186_142_fu_6984_p1 = $signed(select_ln90_92_fu_6976_p3);
[2025-05-17 16:15:49,473]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28124:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28124 | assign sext_ln186_143_fu_6988_p1 = $signed(local_temp_V_717_fu_6432_p4);
[2025-05-17 16:15:49,473]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28126:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28126 | assign sext_ln186_144_fu_7006_p1 = $signed(select_ln90_93_fu_6998_p3);
[2025-05-17 16:15:49,473]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28128:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28128 | assign sext_ln186_145_fu_7010_p1 = $signed(local_temp_V_718_fu_6442_p4);
[2025-05-17 16:15:49,473]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28130:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28130 | assign sext_ln186_146_fu_7028_p1 = $signed(select_ln90_94_fu_7020_p3);
[2025-05-17 16:15:49,473]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28132:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28132 | assign sext_ln186_147_fu_7032_p1 = $signed(local_temp_V_719_fu_6452_p4);
[2025-05-17 16:15:49,473]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28134:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28134 | assign sext_ln186_148_fu_7050_p1 = $signed(select_ln90_95_fu_7042_p3);
[2025-05-17 16:15:49,473]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28136:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,473] 28136 | assign sext_ln186_149_fu_7054_p1 = $signed(local_temp_V_720_fu_6462_p4);
[2025-05-17 16:15:49,473]       |                                  ^
[2025-05-17 16:15:49,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28138:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28138 | assign sext_ln186_14_fu_4016_p1 = $signed(local_temp_V_639_fu_3316_p4);
[2025-05-17 16:15:49,474]       |                                 ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28140:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28140 | assign sext_ln186_150_fu_7072_p1 = $signed(select_ln90_96_fu_7064_p3);
[2025-05-17 16:15:49,474]       |                                  ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28142:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28142 | assign sext_ln186_151_fu_7076_p1 = $signed(local_temp_V_721_fu_6472_p4);
[2025-05-17 16:15:49,474]       |                                  ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28144:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28144 | assign sext_ln186_152_fu_7094_p1 = $signed(select_ln90_97_fu_7086_p3);
[2025-05-17 16:15:49,474]       |                                  ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28146:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28146 | assign sext_ln186_153_fu_7098_p1 = $signed(local_temp_V_722_fu_6482_p4);
[2025-05-17 16:15:49,474]       |                                  ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28148:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28148 | assign sext_ln186_154_fu_7116_p1 = $signed(select_ln90_98_fu_7108_p3);
[2025-05-17 16:15:49,474]       |                                  ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28150:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28150 | assign sext_ln186_155_fu_7120_p1 = $signed(local_temp_V_723_fu_6492_p4);
[2025-05-17 16:15:49,474]       |                                  ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28152:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28152 | assign sext_ln186_156_fu_7138_p1 = $signed(select_ln90_99_fu_7130_p3);
[2025-05-17 16:15:49,474]       |                                  ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28154:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28154 | assign sext_ln186_157_fu_7142_p1 = $signed(local_temp_V_724_fu_6502_p4);
[2025-05-17 16:15:49,474]       |                                  ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28156:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28156 | assign sext_ln186_158_fu_7160_p1 = $signed(select_ln90_100_fu_7152_p3);
[2025-05-17 16:15:49,474]       |                                  ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28158:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28158 | assign sext_ln186_159_fu_7164_p1 = $signed(local_temp_V_725_fu_6512_p4);
[2025-05-17 16:15:49,474]       |                                  ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28160:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28160 | assign sext_ln186_15_fu_4046_p1 = $signed(local_temp_V_640_fu_3326_p4);
[2025-05-17 16:15:49,474]       |                                 ^
[2025-05-17 16:15:49,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28162:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,474] 28162 | assign sext_ln186_160_fu_7182_p1 = $signed(select_ln90_101_fu_7174_p3);
[2025-05-17 16:15:49,474]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28164:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28164 | assign sext_ln186_161_fu_7186_p1 = $signed(local_temp_V_726_fu_6522_p4);
[2025-05-17 16:15:49,475]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28166:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28166 | assign sext_ln186_162_fu_7204_p1 = $signed(select_ln90_102_fu_7196_p3);
[2025-05-17 16:15:49,475]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28168:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28168 | assign sext_ln186_163_fu_7208_p1 = $signed(local_temp_V_727_fu_6532_p4);
[2025-05-17 16:15:49,475]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28170:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28170 | assign sext_ln186_164_fu_7226_p1 = $signed(select_ln90_103_fu_7218_p3);
[2025-05-17 16:15:49,475]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28172:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28172 | assign sext_ln186_165_fu_7230_p1 = $signed(local_temp_V_728_fu_6542_p4);
[2025-05-17 16:15:49,475]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28174:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28174 | assign sext_ln186_166_fu_7248_p1 = $signed(select_ln90_104_fu_7240_p3);
[2025-05-17 16:15:49,475]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28176:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28176 | assign sext_ln186_167_fu_7252_p1 = $signed(local_temp_V_729_fu_6552_p4);
[2025-05-17 16:15:49,475]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28178:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28178 | assign sext_ln186_168_fu_7270_p1 = $signed(select_ln90_105_fu_7262_p3);
[2025-05-17 16:15:49,475]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28180:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28180 | assign sext_ln186_169_fu_7274_p1 = $signed(local_temp_V_730_fu_6562_p4);
[2025-05-17 16:15:49,475]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28182:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28182 | assign sext_ln186_16_fu_4076_p1 = $signed(local_temp_V_641_fu_3336_p4);
[2025-05-17 16:15:49,475]       |                                 ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28184:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28184 | assign sext_ln186_170_fu_7292_p1 = $signed(select_ln90_106_fu_7284_p3);
[2025-05-17 16:15:49,475]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28186:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,475] 28186 | assign sext_ln186_171_fu_7296_p1 = $signed(local_temp_V_731_fu_6572_p4);
[2025-05-17 16:15:49,475]       |                                  ^
[2025-05-17 16:15:49,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28188:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28188 | assign sext_ln186_172_fu_7314_p1 = $signed(select_ln90_107_fu_7306_p3);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28190:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28190 | assign sext_ln186_173_fu_7318_p1 = $signed(local_temp_V_732_fu_6582_p4);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28192:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28192 | assign sext_ln186_174_fu_7336_p1 = $signed(select_ln90_108_fu_7328_p3);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28194:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28194 | assign sext_ln186_175_fu_7340_p1 = $signed(local_temp_V_733_fu_6592_p4);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28196:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28196 | assign sext_ln186_176_fu_7358_p1 = $signed(select_ln90_109_fu_7350_p3);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28198:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28198 | assign sext_ln186_177_fu_7362_p1 = $signed(local_temp_V_734_fu_6602_p4);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28200:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28200 | assign sext_ln186_178_fu_7380_p1 = $signed(select_ln90_110_fu_7372_p3);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28202:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28202 | assign sext_ln186_179_fu_7384_p1 = $signed(local_temp_V_735_fu_6612_p4);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28204:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28204 | assign sext_ln186_17_fu_4106_p1 = $signed(local_temp_V_642_fu_3346_p4);
[2025-05-17 16:15:49,476]       |                                 ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28206:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28206 | assign sext_ln186_180_fu_7402_p1 = $signed(select_ln90_111_fu_7394_p3);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28208:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28208 | assign sext_ln186_181_fu_7406_p1 = $signed(local_temp_V_736_fu_6622_p4);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28210:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28210 | assign sext_ln186_182_fu_7424_p1 = $signed(select_ln90_112_fu_7416_p3);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28212:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,476] 28212 | assign sext_ln186_183_fu_7428_p1 = $signed(local_temp_V_737_fu_6632_p4);
[2025-05-17 16:15:49,476]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28214:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28214 | assign sext_ln186_184_fu_7446_p1 = $signed(select_ln90_113_fu_7438_p3);
[2025-05-17 16:15:49,477]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28216:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28216 | assign sext_ln186_185_fu_7450_p1 = $signed(local_temp_V_738_fu_6642_p4);
[2025-05-17 16:15:49,477]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28218:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28218 | assign sext_ln186_186_fu_7468_p1 = $signed(select_ln90_114_fu_7460_p3);
[2025-05-17 16:15:49,477]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28220:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28220 | assign sext_ln186_187_fu_7472_p1 = $signed(local_temp_V_739_fu_6652_p4);
[2025-05-17 16:15:49,477]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28222:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28222 | assign sext_ln186_188_fu_7490_p1 = $signed(select_ln90_115_fu_7482_p3);
[2025-05-17 16:15:49,477]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28224:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28224 | assign sext_ln186_189_fu_7494_p1 = $signed(local_temp_V_740_fu_6662_p4);
[2025-05-17 16:15:49,477]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28226:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28226 | assign sext_ln186_18_fu_4136_p1 = $signed(local_temp_V_643_fu_3356_p4);
[2025-05-17 16:15:49,477]       |                                 ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28228:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28228 | assign sext_ln186_190_fu_7512_p1 = $signed(select_ln90_116_fu_7504_p3);
[2025-05-17 16:15:49,477]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28230:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28230 | assign sext_ln186_191_fu_7516_p1 = $signed(local_temp_V_741_fu_6672_p4);
[2025-05-17 16:15:49,477]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28232:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28232 | assign sext_ln186_192_fu_7526_p1 = $signed(local_temp_V_742_fu_6682_p4);
[2025-05-17 16:15:49,477]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28234:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28234 | assign sext_ln186_193_fu_7544_p1 = $signed(select_ln90_118_fu_7536_p3);
[2025-05-17 16:15:49,477]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28236:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,477] 28236 | assign sext_ln186_194_fu_7548_p1 = $signed(local_temp_V_743_fu_6692_p4);
[2025-05-17 16:15:49,477]       |                                  ^
[2025-05-17 16:15:49,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28238:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28238 | assign sext_ln186_195_fu_8114_p1 = $signed(local_temp_V_744_fu_7714_p4);
[2025-05-17 16:15:49,478]       |                                  ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28240:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28240 | assign sext_ln186_196_fu_8132_p1 = $signed(select_ln90_120_fu_8124_p3);
[2025-05-17 16:15:49,478]       |                                  ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28242:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28242 | assign sext_ln186_197_fu_8136_p1 = $signed(local_temp_V_745_fu_7724_p4);
[2025-05-17 16:15:49,478]       |                                  ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28244:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28244 | assign sext_ln186_198_fu_8154_p1 = $signed(select_ln90_121_fu_8146_p3);
[2025-05-17 16:15:49,478]       |                                  ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28246:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28246 | assign sext_ln186_199_fu_8158_p1 = $signed(local_temp_V_746_fu_7734_p4);
[2025-05-17 16:15:49,478]       |                                  ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28248:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28248 | assign sext_ln186_19_fu_4166_p1 = $signed(local_temp_V_644_fu_3366_p4);
[2025-05-17 16:15:49,478]       |                                 ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28250:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28250 | assign sext_ln186_1_fu_3626_p1 = $signed(local_temp_V_626_fu_3186_p4);
[2025-05-17 16:15:49,478]       |                                ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28252:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28252 | assign sext_ln186_200_fu_8176_p1 = $signed(select_ln90_122_fu_8168_p3);
[2025-05-17 16:15:49,478]       |                                  ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28254:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28254 | assign sext_ln186_201_fu_8180_p1 = $signed(local_temp_V_747_fu_7744_p4);
[2025-05-17 16:15:49,478]       |                                  ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28256:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28256 | assign sext_ln186_202_fu_8198_p1 = $signed(select_ln90_123_fu_8190_p3);
[2025-05-17 16:15:49,478]       |                                  ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28258:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28258 | assign sext_ln186_203_fu_8202_p1 = $signed(local_temp_V_748_fu_7754_p4);
[2025-05-17 16:15:49,478]       |                                  ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28260:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28260 | assign sext_ln186_204_fu_8220_p1 = $signed(select_ln90_124_fu_8212_p3);
[2025-05-17 16:15:49,478]       |                                  ^
[2025-05-17 16:15:49,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28262:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,478] 28262 | assign sext_ln186_205_fu_8224_p1 = $signed(local_temp_V_749_fu_7764_p4);
[2025-05-17 16:15:49,479]       |                                  ^
[2025-05-17 16:15:49,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28264:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,479] 28264 | assign sext_ln186_206_fu_8242_p1 = $signed(select_ln90_125_fu_8234_p3);
[2025-05-17 16:15:49,479]       |                                  ^
[2025-05-17 16:15:49,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28266:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,479] 28266 | assign sext_ln186_207_fu_8246_p1 = $signed(local_temp_V_750_fu_7774_p4);
[2025-05-17 16:15:49,479]       |                                  ^
[2025-05-17 16:15:49,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28268:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,479] 28268 | assign sext_ln186_208_fu_8264_p1 = $signed(select_ln90_126_fu_8256_p3);
[2025-05-17 16:15:49,479]       |                                  ^
[2025-05-17 16:15:49,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28270:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,479] 28270 | assign sext_ln186_209_fu_8268_p1 = $signed(local_temp_V_751_fu_7784_p4);
[2025-05-17 16:15:49,479]       |                                  ^
[2025-05-17 16:15:49,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28272:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,479] 28272 | assign sext_ln186_20_fu_4196_p1 = $signed(local_temp_V_645_fu_3376_p4);
[2025-05-17 16:15:49,479]       |                                 ^
[2025-05-17 16:15:49,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28274:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,479] 28274 | assign sext_ln186_210_fu_8286_p1 = $signed(select_ln90_127_fu_8278_p3);
[2025-05-17 16:15:49,479]       |                                  ^
[2025-05-17 16:15:49,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28276:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,479] 28276 | assign sext_ln186_211_fu_8290_p1 = $signed(local_temp_V_752_fu_7794_p4);
[2025-05-17 16:15:49,479]       |                                  ^
[2025-05-17 16:15:49,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28278:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,479] 28278 | assign sext_ln186_212_fu_8308_p1 = $signed(select_ln90_128_fu_8300_p3);
[2025-05-17 16:15:49,479]       |                                  ^
[2025-05-17 16:15:49,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28280:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,479] 28280 | assign sext_ln186_213_fu_8312_p1 = $signed(local_temp_V_753_fu_7804_p4);
[2025-05-17 16:15:49,479]       |                                  ^
[2025-05-17 16:15:49,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28282:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,479] 28282 | assign sext_ln186_214_fu_8330_p1 = $signed(select_ln90_129_fu_8322_p3);
[2025-05-17 16:15:49,479]       |                                  ^
[2025-05-17 16:15:49,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28284:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,479] 28284 | assign sext_ln186_215_fu_8334_p1 = $signed(local_temp_V_754_fu_7814_p4);
[2025-05-17 16:15:49,480]       |                                  ^
[2025-05-17 16:15:49,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28286:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,480] 28286 | assign sext_ln186_216_fu_8352_p1 = $signed(select_ln90_130_fu_8344_p3);
[2025-05-17 16:15:49,480]       |                                  ^
[2025-05-17 16:15:49,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28288:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,480] 28288 | assign sext_ln186_217_fu_8356_p1 = $signed(local_temp_V_755_fu_7824_p4);
[2025-05-17 16:15:49,480]       |                                  ^
[2025-05-17 16:15:49,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28290:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,480] 28290 | assign sext_ln186_218_fu_8374_p1 = $signed(select_ln90_131_fu_8366_p3);
[2025-05-17 16:15:49,480]       |                                  ^
[2025-05-17 16:15:49,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28292:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,480] 28292 | assign sext_ln186_219_fu_8378_p1 = $signed(local_temp_V_756_fu_7834_p4);
[2025-05-17 16:15:49,480]       |                                  ^
[2025-05-17 16:15:49,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28294:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,480] 28294 | assign sext_ln186_21_fu_4226_p1 = $signed(local_temp_V_646_fu_3386_p4);
[2025-05-17 16:15:49,480]       |                                 ^
[2025-05-17 16:15:49,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28296:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,480] 28296 | assign sext_ln186_220_fu_8396_p1 = $signed(select_ln90_132_fu_8388_p3);
[2025-05-17 16:15:49,480]       |                                  ^
[2025-05-17 16:15:49,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28298:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,480] 28298 | assign sext_ln186_221_fu_8400_p1 = $signed(local_temp_V_757_fu_7844_p4);
[2025-05-17 16:15:49,480]       |                                  ^
[2025-05-17 16:15:49,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28300:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,480] 28300 | assign sext_ln186_222_fu_8418_p1 = $signed(select_ln90_133_fu_8410_p3);
[2025-05-17 16:15:49,480]       |                                  ^
[2025-05-17 16:15:49,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28302:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,480] 28302 | assign sext_ln186_223_fu_8422_p1 = $signed(local_temp_V_758_fu_7854_p4);
[2025-05-17 16:15:49,480]       |                                  ^
[2025-05-17 16:15:49,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28304:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,480] 28304 | assign sext_ln186_224_fu_8440_p1 = $signed(select_ln90_134_fu_8432_p3);
[2025-05-17 16:15:49,480]       |                                  ^
[2025-05-17 16:15:49,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28306:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,480] 28306 | assign sext_ln186_225_fu_8444_p1 = $signed(local_temp_V_759_fu_7864_p4);
[2025-05-17 16:15:49,480]       |                                  ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28308:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,481] 28308 | assign sext_ln186_226_fu_8462_p1 = $signed(select_ln90_135_fu_8454_p3);
[2025-05-17 16:15:49,481]       |                                  ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28310:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,481] 28310 | assign sext_ln186_227_fu_8466_p1 = $signed(local_temp_V_760_fu_7874_p4);
[2025-05-17 16:15:49,481]       |                                  ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28312:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,481] 28312 | assign sext_ln186_228_fu_8484_p1 = $signed(select_ln90_136_fu_8476_p3);
[2025-05-17 16:15:49,481]       |                                  ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28314:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,481] 28314 | assign sext_ln186_229_fu_8488_p1 = $signed(local_temp_V_761_fu_7884_p4);
[2025-05-17 16:15:49,481]       |                                  ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28316:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,481] 28316 | assign sext_ln186_22_fu_4256_p1 = $signed(local_temp_V_647_fu_3396_p4);
[2025-05-17 16:15:49,481]       |                                 ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28318:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,481] 28318 | assign sext_ln186_230_fu_8506_p1 = $signed(select_ln90_137_fu_8498_p3);
[2025-05-17 16:15:49,481]       |                                  ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28320:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,481] 28320 | assign sext_ln186_231_fu_8510_p1 = $signed(local_temp_V_762_fu_7894_p4);
[2025-05-17 16:15:49,481]       |                                  ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28322:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,481] 28322 | assign sext_ln186_232_fu_8528_p1 = $signed(select_ln90_138_fu_8520_p3);
[2025-05-17 16:15:49,481]       |                                  ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28324:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,481] 28324 | assign sext_ln186_233_fu_8532_p1 = $signed(local_temp_V_763_fu_7904_p4);
[2025-05-17 16:15:49,481]       |                                  ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28326:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,481] 28326 | assign sext_ln186_234_fu_8550_p1 = $signed(select_ln90_139_fu_8542_p3);
[2025-05-17 16:15:49,481]       |                                  ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28328:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,481] 28328 | assign sext_ln186_235_fu_8554_p1 = $signed(local_temp_V_764_fu_7914_p4);
[2025-05-17 16:15:49,481]       |                                  ^
[2025-05-17 16:15:49,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28330:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,482] 28330 | assign sext_ln186_236_fu_8572_p1 = $signed(select_ln90_140_fu_8564_p3);
[2025-05-17 16:15:49,482]       |                                  ^
[2025-05-17 16:15:49,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28332:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,482] 28332 | assign sext_ln186_237_fu_8576_p1 = $signed(local_temp_V_765_fu_7924_p4);
[2025-05-17 16:15:49,482]       |                                  ^
[2025-05-17 16:15:49,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28334:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,482] 28334 | assign sext_ln186_238_fu_8594_p1 = $signed(select_ln90_141_fu_8586_p3);
[2025-05-17 16:15:49,482]       |                                  ^
[2025-05-17 16:15:49,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28336:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,482] 28336 | assign sext_ln186_239_fu_8598_p1 = $signed(local_temp_V_766_fu_7934_p4);
[2025-05-17 16:15:49,482]       |                                  ^
[2025-05-17 16:15:49,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28338:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,482] 28338 | assign sext_ln186_23_fu_4286_p1 = $signed(local_temp_V_648_fu_3406_p4);
[2025-05-17 16:15:49,482]       |                                 ^
[2025-05-17 16:15:49,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28340:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,482] 28340 | assign sext_ln186_240_fu_8616_p1 = $signed(select_ln90_142_fu_8608_p3);
[2025-05-17 16:15:49,482]       |                                  ^
[2025-05-17 16:15:49,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28342:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,482] 28342 | assign sext_ln186_241_fu_8620_p1 = $signed(local_temp_V_767_fu_7944_p4);
[2025-05-17 16:15:49,482]       |                                  ^
[2025-05-17 16:15:49,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28344:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,482] 28344 | assign sext_ln186_242_fu_8638_p1 = $signed(select_ln90_143_fu_8630_p3);
[2025-05-17 16:15:49,482]       |                                  ^
[2025-05-17 16:15:49,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28346:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,482] 28346 | assign sext_ln186_243_fu_8642_p1 = $signed(local_temp_V_768_fu_7954_p4);
[2025-05-17 16:15:49,482]       |                                  ^
[2025-05-17 16:15:49,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28348:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,482] 28348 | assign sext_ln186_244_fu_8660_p1 = $signed(select_ln90_144_fu_8652_p3);
[2025-05-17 16:15:49,482]       |                                  ^
[2025-05-17 16:15:49,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28350:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,482] 28350 | assign sext_ln186_245_fu_8664_p1 = $signed(local_temp_V_769_fu_7964_p4);
[2025-05-17 16:15:49,482]       |                                  ^
[2025-05-17 16:15:49,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28352:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28352 | assign sext_ln186_246_fu_8682_p1 = $signed(select_ln90_145_fu_8674_p3);
[2025-05-17 16:15:49,483]       |                                  ^
[2025-05-17 16:15:49,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28354:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28354 | assign sext_ln186_247_fu_8686_p1 = $signed(local_temp_V_770_fu_7974_p4);
[2025-05-17 16:15:49,483]       |                                  ^
[2025-05-17 16:15:49,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28356:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28356 | assign sext_ln186_248_fu_8704_p1 = $signed(select_ln90_146_fu_8696_p3);
[2025-05-17 16:15:49,483]       |                                  ^
[2025-05-17 16:15:49,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28358:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28358 | assign sext_ln186_249_fu_8708_p1 = $signed(local_temp_V_771_fu_7984_p4);
[2025-05-17 16:15:49,483]       |                                  ^
[2025-05-17 16:15:49,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28360:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28360 | assign sext_ln186_24_fu_4316_p1 = $signed(local_temp_V_649_fu_3416_p4);
[2025-05-17 16:15:49,483]       |                                 ^
[2025-05-17 16:15:49,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28362:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28362 | assign sext_ln186_250_fu_8726_p1 = $signed(select_ln90_147_fu_8718_p3);
[2025-05-17 16:15:49,483]       |                                  ^
[2025-05-17 16:15:49,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28364:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28364 | assign sext_ln186_251_fu_8730_p1 = $signed(local_temp_V_772_fu_7994_p4);
[2025-05-17 16:15:49,483]       |                                  ^
[2025-05-17 16:15:49,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28366:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28366 | assign sext_ln186_252_fu_8748_p1 = $signed(select_ln90_148_fu_8740_p3);
[2025-05-17 16:15:49,483]       |                                  ^
[2025-05-17 16:15:49,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28368:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28368 | assign sext_ln186_253_fu_8752_p1 = $signed(local_temp_V_773_fu_8004_p4);
[2025-05-17 16:15:49,483]       |                                  ^
[2025-05-17 16:15:49,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28370:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28370 | assign sext_ln186_254_fu_8770_p1 = $signed(select_ln90_149_fu_8762_p3);
[2025-05-17 16:15:49,483]       |                                  ^
[2025-05-17 16:15:49,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28372:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28372 | assign sext_ln186_255_fu_8774_p1 = $signed(local_temp_V_774_fu_8014_p4);
[2025-05-17 16:15:49,483]       |                                  ^
[2025-05-17 16:15:49,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28374:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,483] 28374 | assign sext_ln186_256_fu_8792_p1 = $signed(select_ln90_150_fu_8784_p3);
[2025-05-17 16:15:49,484]       |                                  ^
[2025-05-17 16:15:49,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28376:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,484] 28376 | assign sext_ln186_257_fu_8796_p1 = $signed(local_temp_V_775_fu_8024_p4);
[2025-05-17 16:15:49,484]       |                                  ^
[2025-05-17 16:15:49,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28378:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,484] 28378 | assign sext_ln186_258_fu_8814_p1 = $signed(select_ln90_151_fu_8806_p3);
[2025-05-17 16:15:49,484]       |                                  ^
[2025-05-17 16:15:49,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28380:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,484] 28380 | assign sext_ln186_259_fu_8818_p1 = $signed(local_temp_V_776_fu_8034_p4);
[2025-05-17 16:15:49,484]       |                                  ^
[2025-05-17 16:15:49,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28382:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,484] 28382 | assign sext_ln186_25_fu_4346_p1 = $signed(local_temp_V_650_fu_3426_p4);
[2025-05-17 16:15:49,484]       |                                 ^
[2025-05-17 16:15:49,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28384:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,484] 28384 | assign sext_ln186_260_fu_8836_p1 = $signed(select_ln90_152_fu_8828_p3);
[2025-05-17 16:15:49,484]       |                                  ^
[2025-05-17 16:15:49,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28386:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,484] 28386 | assign sext_ln186_261_fu_8840_p1 = $signed(local_temp_V_777_fu_8044_p4);
[2025-05-17 16:15:49,484]       |                                  ^
[2025-05-17 16:15:49,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28388:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,484] 28388 | assign sext_ln186_262_fu_8858_p1 = $signed(select_ln90_153_fu_8850_p3);
[2025-05-17 16:15:49,484]       |                                  ^
[2025-05-17 16:15:49,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28390:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,484] 28390 | assign sext_ln186_263_fu_8862_p1 = $signed(local_temp_V_778_fu_8054_p4);
[2025-05-17 16:15:49,484]       |                                  ^
[2025-05-17 16:15:49,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28392:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,484] 28392 | assign sext_ln186_264_fu_8880_p1 = $signed(select_ln90_154_fu_8872_p3);
[2025-05-17 16:15:49,484]       |                                  ^
[2025-05-17 16:15:49,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28394:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,484] 28394 | assign sext_ln186_265_fu_8884_p1 = $signed(local_temp_V_779_fu_8064_p4);
[2025-05-17 16:15:49,484]       |                                  ^
[2025-05-17 16:15:49,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28396:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,484] 28396 | assign sext_ln186_266_fu_8902_p1 = $signed(select_ln90_155_fu_8894_p3);
[2025-05-17 16:15:49,484]       |                                  ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28398:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,485] 28398 | assign sext_ln186_267_fu_8906_p1 = $signed(local_temp_V_780_fu_8074_p4);
[2025-05-17 16:15:49,485]       |                                  ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28400:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,485] 28400 | assign sext_ln186_268_fu_8924_p1 = $signed(select_ln90_156_fu_8916_p3);
[2025-05-17 16:15:49,485]       |                                  ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28402:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,485] 28402 | assign sext_ln186_269_fu_8928_p1 = $signed(local_temp_V_781_fu_8084_p4);
[2025-05-17 16:15:49,485]       |                                  ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28404:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,485] 28404 | assign sext_ln186_26_fu_4376_p1 = $signed(local_temp_V_651_fu_3436_p4);
[2025-05-17 16:15:49,485]       |                                 ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28406:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,485] 28406 | assign sext_ln186_270_fu_8938_p1 = $signed(local_temp_V_782_fu_8094_p4);
[2025-05-17 16:15:49,485]       |                                  ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28408:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,485] 28408 | assign sext_ln186_271_fu_8956_p1 = $signed(select_ln90_158_fu_8948_p3);
[2025-05-17 16:15:49,485]       |                                  ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28410:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,485] 28410 | assign sext_ln186_272_fu_8960_p1 = $signed(local_temp_V_783_fu_8104_p4);
[2025-05-17 16:15:49,485]       |                                  ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28412:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,485] 28412 | assign sext_ln186_273_fu_9526_p1 = $signed(local_temp_V_784_fu_9126_p4);
[2025-05-17 16:15:49,485]       |                                  ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28414:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,485] 28414 | assign sext_ln186_274_fu_9544_p1 = $signed(select_ln90_160_fu_9536_p3);
[2025-05-17 16:15:49,485]       |                                  ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28416:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,485] 28416 | assign sext_ln186_275_fu_9548_p1 = $signed(local_temp_V_785_fu_9136_p4);
[2025-05-17 16:15:49,485]       |                                  ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28418:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,485] 28418 | assign sext_ln186_276_fu_9566_p1 = $signed(select_ln90_161_fu_9558_p3);
[2025-05-17 16:15:49,485]       |                                  ^
[2025-05-17 16:15:49,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28420:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,486] 28420 | assign sext_ln186_277_fu_9570_p1 = $signed(local_temp_V_786_fu_9146_p4);
[2025-05-17 16:15:49,486]       |                                  ^
[2025-05-17 16:15:49,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28422:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,486] 28422 | assign sext_ln186_278_fu_9588_p1 = $signed(select_ln90_162_fu_9580_p3);
[2025-05-17 16:15:49,486]       |                                  ^
[2025-05-17 16:15:49,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28424:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,486] 28424 | assign sext_ln186_279_fu_9592_p1 = $signed(local_temp_V_787_fu_9156_p4);
[2025-05-17 16:15:49,486]       |                                  ^
[2025-05-17 16:15:49,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28426:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,486] 28426 | assign sext_ln186_27_fu_4406_p1 = $signed(local_temp_V_652_fu_3446_p4);
[2025-05-17 16:15:49,486]       |                                 ^
[2025-05-17 16:15:49,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28428:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,486] 28428 | assign sext_ln186_280_fu_9610_p1 = $signed(select_ln90_163_fu_9602_p3);
[2025-05-17 16:15:49,486]       |                                  ^
[2025-05-17 16:15:49,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28430:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,486] 28430 | assign sext_ln186_281_fu_9614_p1 = $signed(local_temp_V_788_fu_9166_p4);
[2025-05-17 16:15:49,486]       |                                  ^
[2025-05-17 16:15:49,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28432:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,486] 28432 | assign sext_ln186_282_fu_9632_p1 = $signed(select_ln90_164_fu_9624_p3);
[2025-05-17 16:15:49,486]       |                                  ^
[2025-05-17 16:15:49,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28434:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,486] 28434 | assign sext_ln186_283_fu_9636_p1 = $signed(local_temp_V_789_fu_9176_p4);
[2025-05-17 16:15:49,486]       |                                  ^
[2025-05-17 16:15:49,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28436:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,486] 28436 | assign sext_ln186_284_fu_9654_p1 = $signed(select_ln90_165_fu_9646_p3);
[2025-05-17 16:15:49,486]       |                                  ^
[2025-05-17 16:15:49,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28438:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,486] 28438 | assign sext_ln186_285_fu_9658_p1 = $signed(local_temp_V_790_fu_9186_p4);
[2025-05-17 16:15:49,486]       |                                  ^
[2025-05-17 16:15:49,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28440:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,486] 28440 | assign sext_ln186_286_fu_9676_p1 = $signed(select_ln90_166_fu_9668_p3);
[2025-05-17 16:15:49,486]       |                                  ^
[2025-05-17 16:15:49,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28442:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28442 | assign sext_ln186_287_fu_9680_p1 = $signed(local_temp_V_791_fu_9196_p4);
[2025-05-17 16:15:49,487]       |                                  ^
[2025-05-17 16:15:49,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28444:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28444 | assign sext_ln186_288_fu_9698_p1 = $signed(select_ln90_167_fu_9690_p3);
[2025-05-17 16:15:49,487]       |                                  ^
[2025-05-17 16:15:49,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28446:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28446 | assign sext_ln186_289_fu_9702_p1 = $signed(local_temp_V_792_fu_9206_p4);
[2025-05-17 16:15:49,487]       |                                  ^
[2025-05-17 16:15:49,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28448:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28448 | assign sext_ln186_28_fu_4436_p1 = $signed(local_temp_V_653_fu_3456_p4);
[2025-05-17 16:15:49,487]       |                                 ^
[2025-05-17 16:15:49,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28450:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28450 | assign sext_ln186_290_fu_9720_p1 = $signed(select_ln90_168_fu_9712_p3);
[2025-05-17 16:15:49,487]       |                                  ^
[2025-05-17 16:15:49,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28452:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28452 | assign sext_ln186_291_fu_9724_p1 = $signed(local_temp_V_793_fu_9216_p4);
[2025-05-17 16:15:49,487]       |                                  ^
[2025-05-17 16:15:49,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28454:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28454 | assign sext_ln186_292_fu_9742_p1 = $signed(select_ln90_169_fu_9734_p3);
[2025-05-17 16:15:49,487]       |                                  ^
[2025-05-17 16:15:49,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28456:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28456 | assign sext_ln186_293_fu_9746_p1 = $signed(local_temp_V_794_fu_9226_p4);
[2025-05-17 16:15:49,487]       |                                  ^
[2025-05-17 16:15:49,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28458:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28458 | assign sext_ln186_294_fu_9764_p1 = $signed(select_ln90_170_fu_9756_p3);
[2025-05-17 16:15:49,487]       |                                  ^
[2025-05-17 16:15:49,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28460:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28460 | assign sext_ln186_295_fu_9768_p1 = $signed(local_temp_V_795_fu_9236_p4);
[2025-05-17 16:15:49,487]       |                                  ^
[2025-05-17 16:15:49,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28462:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28462 | assign sext_ln186_296_fu_9786_p1 = $signed(select_ln90_171_fu_9778_p3);
[2025-05-17 16:15:49,487]       |                                  ^
[2025-05-17 16:15:49,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28464:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,487] 28464 | assign sext_ln186_297_fu_9790_p1 = $signed(local_temp_V_796_fu_9246_p4);
[2025-05-17 16:15:49,488]       |                                  ^
[2025-05-17 16:15:49,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28466:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,488] 28466 | assign sext_ln186_298_fu_9808_p1 = $signed(select_ln90_172_fu_9800_p3);
[2025-05-17 16:15:49,488]       |                                  ^
[2025-05-17 16:15:49,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28468:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,488] 28468 | assign sext_ln186_299_fu_9812_p1 = $signed(local_temp_V_797_fu_9256_p4);
[2025-05-17 16:15:49,488]       |                                  ^
[2025-05-17 16:15:49,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28470:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,488] 28470 | assign sext_ln186_29_fu_4466_p1 = $signed(local_temp_V_654_fu_3466_p4);
[2025-05-17 16:15:49,488]       |                                 ^
[2025-05-17 16:15:49,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28472:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,488] 28472 | assign sext_ln186_2_fu_3656_p1 = $signed(local_temp_V_627_fu_3196_p4);
[2025-05-17 16:15:49,488]       |                                ^
[2025-05-17 16:15:49,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28474:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,488] 28474 | assign sext_ln186_300_fu_9830_p1 = $signed(select_ln90_173_fu_9822_p3);
[2025-05-17 16:15:49,488]       |                                  ^
[2025-05-17 16:15:49,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28476:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,488] 28476 | assign sext_ln186_301_fu_9834_p1 = $signed(local_temp_V_798_fu_9266_p4);
[2025-05-17 16:15:49,488]       |                                  ^
[2025-05-17 16:15:49,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28478:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,488] 28478 | assign sext_ln186_302_fu_9852_p1 = $signed(select_ln90_174_fu_9844_p3);
[2025-05-17 16:15:49,488]       |                                  ^
[2025-05-17 16:15:49,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28480:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,488] 28480 | assign sext_ln186_303_fu_9856_p1 = $signed(local_temp_V_799_fu_9276_p4);
[2025-05-17 16:15:49,488]       |                                  ^
[2025-05-17 16:15:49,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28482:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,488] 28482 | assign sext_ln186_304_fu_9874_p1 = $signed(select_ln90_175_fu_9866_p3);
[2025-05-17 16:15:49,488]       |                                  ^
[2025-05-17 16:15:49,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28484:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,488] 28484 | assign sext_ln186_305_fu_9878_p1 = $signed(local_temp_V_800_fu_9286_p4);
[2025-05-17 16:15:49,488]       |                                  ^
[2025-05-17 16:15:49,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28486:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,488] 28486 | assign sext_ln186_306_fu_9896_p1 = $signed(select_ln90_176_fu_9888_p3);
[2025-05-17 16:15:49,488]       |                                  ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28488:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,489] 28488 | assign sext_ln186_307_fu_9900_p1 = $signed(local_temp_V_801_fu_9296_p4);
[2025-05-17 16:15:49,489]       |                                  ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28490:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,489] 28490 | assign sext_ln186_308_fu_9918_p1 = $signed(select_ln90_177_fu_9910_p3);
[2025-05-17 16:15:49,489]       |                                  ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28492:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,489] 28492 | assign sext_ln186_309_fu_9922_p1 = $signed(local_temp_V_802_fu_9306_p4);
[2025-05-17 16:15:49,489]       |                                  ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28494:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,489] 28494 | assign sext_ln186_30_fu_4496_p1 = $signed(local_temp_V_655_fu_3476_p4);
[2025-05-17 16:15:49,489]       |                                 ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28496:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,489] 28496 | assign sext_ln186_310_fu_9940_p1 = $signed(select_ln90_178_fu_9932_p3);
[2025-05-17 16:15:49,489]       |                                  ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28498:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,489] 28498 | assign sext_ln186_311_fu_9944_p1 = $signed(local_temp_V_803_fu_9316_p4);
[2025-05-17 16:15:49,489]       |                                  ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28500:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,489] 28500 | assign sext_ln186_312_fu_9962_p1 = $signed(select_ln90_179_fu_9954_p3);
[2025-05-17 16:15:49,489]       |                                  ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28502:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,489] 28502 | assign sext_ln186_313_fu_9966_p1 = $signed(local_temp_V_804_fu_9326_p4);
[2025-05-17 16:15:49,489]       |                                  ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28504:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,489] 28504 | assign sext_ln186_314_fu_9984_p1 = $signed(select_ln90_180_fu_9976_p3);
[2025-05-17 16:15:49,489]       |                                  ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28506:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,489] 28506 | assign sext_ln186_315_fu_9988_p1 = $signed(local_temp_V_805_fu_9336_p4);
[2025-05-17 16:15:49,489]       |                                  ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28508:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,489] 28508 | assign sext_ln186_316_fu_10006_p1 = $signed(select_ln90_181_fu_9998_p3);
[2025-05-17 16:15:49,489]       |                                   ^
[2025-05-17 16:15:49,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28510:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,490] 28510 | assign sext_ln186_317_fu_10010_p1 = $signed(local_temp_V_806_fu_9346_p4);
[2025-05-17 16:15:49,490]       |                                   ^
[2025-05-17 16:15:49,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28512:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,490] 28512 | assign sext_ln186_318_fu_10028_p1 = $signed(select_ln90_182_fu_10020_p3);
[2025-05-17 16:15:49,490]       |                                   ^
[2025-05-17 16:15:49,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28514:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,490] 28514 | assign sext_ln186_319_fu_10032_p1 = $signed(local_temp_V_807_fu_9356_p4);
[2025-05-17 16:15:49,490]       |                                   ^
[2025-05-17 16:15:49,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28516:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,490] 28516 | assign sext_ln186_31_fu_4526_p1 = $signed(local_temp_V_656_fu_3486_p4);
[2025-05-17 16:15:49,490]       |                                 ^
[2025-05-17 16:15:49,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28518:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,490] 28518 | assign sext_ln186_320_fu_10050_p1 = $signed(select_ln90_183_fu_10042_p3);
[2025-05-17 16:15:49,490]       |                                   ^
[2025-05-17 16:15:49,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28520:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,490] 28520 | assign sext_ln186_321_fu_10054_p1 = $signed(local_temp_V_808_fu_9366_p4);
[2025-05-17 16:15:49,490]       |                                   ^
[2025-05-17 16:15:49,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28522:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,490] 28522 | assign sext_ln186_322_fu_10072_p1 = $signed(select_ln90_184_fu_10064_p3);
[2025-05-17 16:15:49,490]       |                                   ^
[2025-05-17 16:15:49,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28524:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,490] 28524 | assign sext_ln186_323_fu_10076_p1 = $signed(local_temp_V_809_fu_9376_p4);
[2025-05-17 16:15:49,490]       |                                   ^
[2025-05-17 16:15:49,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28526:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,490] 28526 | assign sext_ln186_324_fu_10094_p1 = $signed(select_ln90_185_fu_10086_p3);
[2025-05-17 16:15:49,490]       |                                   ^
[2025-05-17 16:15:49,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28528:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,490] 28528 | assign sext_ln186_325_fu_10098_p1 = $signed(local_temp_V_810_fu_9386_p4);
[2025-05-17 16:15:49,490]       |                                   ^
[2025-05-17 16:15:49,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28530:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,490] 28530 | assign sext_ln186_326_fu_10116_p1 = $signed(select_ln90_186_fu_10108_p3);
[2025-05-17 16:15:49,490]       |                                   ^
[2025-05-17 16:15:49,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28532:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28532 | assign sext_ln186_327_fu_10120_p1 = $signed(local_temp_V_811_fu_9396_p4);
[2025-05-17 16:15:49,491]       |                                   ^
[2025-05-17 16:15:49,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28534:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28534 | assign sext_ln186_328_fu_10138_p1 = $signed(select_ln90_187_fu_10130_p3);
[2025-05-17 16:15:49,491]       |                                   ^
[2025-05-17 16:15:49,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28536:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28536 | assign sext_ln186_329_fu_10142_p1 = $signed(local_temp_V_812_fu_9406_p4);
[2025-05-17 16:15:49,491]       |                                   ^
[2025-05-17 16:15:49,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28538:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28538 | assign sext_ln186_32_fu_4556_p1 = $signed(local_temp_V_657_fu_3496_p4);
[2025-05-17 16:15:49,491]       |                                 ^
[2025-05-17 16:15:49,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28540:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28540 | assign sext_ln186_330_fu_10160_p1 = $signed(select_ln90_188_fu_10152_p3);
[2025-05-17 16:15:49,491]       |                                   ^
[2025-05-17 16:15:49,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28542:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28542 | assign sext_ln186_331_fu_10164_p1 = $signed(local_temp_V_813_fu_9416_p4);
[2025-05-17 16:15:49,491]       |                                   ^
[2025-05-17 16:15:49,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28544:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28544 | assign sext_ln186_332_fu_10182_p1 = $signed(select_ln90_189_fu_10174_p3);
[2025-05-17 16:15:49,491]       |                                   ^
[2025-05-17 16:15:49,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28546:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28546 | assign sext_ln186_333_fu_10186_p1 = $signed(local_temp_V_814_fu_9426_p4);
[2025-05-17 16:15:49,491]       |                                   ^
[2025-05-17 16:15:49,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28548:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28548 | assign sext_ln186_334_fu_10204_p1 = $signed(select_ln90_190_fu_10196_p3);
[2025-05-17 16:15:49,491]       |                                   ^
[2025-05-17 16:15:49,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28550:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28550 | assign sext_ln186_335_fu_10208_p1 = $signed(local_temp_V_815_fu_9436_p4);
[2025-05-17 16:15:49,491]       |                                   ^
[2025-05-17 16:15:49,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28552:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28552 | assign sext_ln186_336_fu_10226_p1 = $signed(select_ln90_191_fu_10218_p3);
[2025-05-17 16:15:49,491]       |                                   ^
[2025-05-17 16:15:49,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28554:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,491] 28554 | assign sext_ln186_337_fu_10230_p1 = $signed(local_temp_V_816_fu_9446_p4);
[2025-05-17 16:15:49,492]       |                                   ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28556:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,492] 28556 | assign sext_ln186_338_fu_10248_p1 = $signed(select_ln90_192_fu_10240_p3);
[2025-05-17 16:15:49,492]       |                                   ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28558:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,492] 28558 | assign sext_ln186_339_fu_10252_p1 = $signed(local_temp_V_817_fu_9456_p4);
[2025-05-17 16:15:49,492]       |                                   ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28560:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,492] 28560 | assign sext_ln186_33_fu_4586_p1 = $signed(local_temp_V_658_fu_3506_p4);
[2025-05-17 16:15:49,492]       |                                 ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28562:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,492] 28562 | assign sext_ln186_340_fu_10270_p1 = $signed(select_ln90_193_fu_10262_p3);
[2025-05-17 16:15:49,492]       |                                   ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28564:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,492] 28564 | assign sext_ln186_341_fu_10274_p1 = $signed(local_temp_V_818_fu_9466_p4);
[2025-05-17 16:15:49,492]       |                                   ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28566:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,492] 28566 | assign sext_ln186_342_fu_10292_p1 = $signed(select_ln90_194_fu_10284_p3);
[2025-05-17 16:15:49,492]       |                                   ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28568:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,492] 28568 | assign sext_ln186_343_fu_10296_p1 = $signed(local_temp_V_819_fu_9476_p4);
[2025-05-17 16:15:49,492]       |                                   ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28570:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,492] 28570 | assign sext_ln186_344_fu_10314_p1 = $signed(select_ln90_195_fu_10306_p3);
[2025-05-17 16:15:49,492]       |                                   ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28572:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,492] 28572 | assign sext_ln186_345_fu_10318_p1 = $signed(local_temp_V_820_fu_9486_p4);
[2025-05-17 16:15:49,492]       |                                   ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28574:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,492] 28574 | assign sext_ln186_346_fu_10336_p1 = $signed(select_ln90_196_fu_10328_p3);
[2025-05-17 16:15:49,492]       |                                   ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28576:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,492] 28576 | assign sext_ln186_347_fu_10340_p1 = $signed(local_temp_V_821_fu_9496_p4);
[2025-05-17 16:15:49,492]       |                                   ^
[2025-05-17 16:15:49,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28578:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28578 | assign sext_ln186_348_fu_10350_p1 = $signed(local_temp_V_822_fu_9506_p4);
[2025-05-17 16:15:49,493]       |                                   ^
[2025-05-17 16:15:49,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28580:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28580 | assign sext_ln186_349_fu_10368_p1 = $signed(select_ln90_198_fu_10360_p3);
[2025-05-17 16:15:49,493]       |                                   ^
[2025-05-17 16:15:49,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28582:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28582 | assign sext_ln186_34_fu_4616_p1 = $signed(local_temp_V_659_fu_3516_p4);
[2025-05-17 16:15:49,493]       |                                 ^
[2025-05-17 16:15:49,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28584:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28584 | assign sext_ln186_350_fu_10372_p1 = $signed(local_temp_V_823_fu_9516_p4);
[2025-05-17 16:15:49,493]       |                                   ^
[2025-05-17 16:15:49,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28586:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28586 | assign sext_ln186_351_fu_10938_p1 = $signed(local_temp_V_824_fu_10538_p4);
[2025-05-17 16:15:49,493]       |                                   ^
[2025-05-17 16:15:49,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28588:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28588 | assign sext_ln186_352_fu_10956_p1 = $signed(select_ln90_200_fu_10948_p3);
[2025-05-17 16:15:49,493]       |                                   ^
[2025-05-17 16:15:49,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28590 | assign sext_ln186_353_fu_10960_p1 = $signed(local_temp_V_825_fu_10548_p4);
[2025-05-17 16:15:49,493]       |                                   ^
[2025-05-17 16:15:49,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28592:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28592 | assign sext_ln186_354_fu_10978_p1 = $signed(select_ln90_201_fu_10970_p3);
[2025-05-17 16:15:49,493]       |                                   ^
[2025-05-17 16:15:49,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28594:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28594 | assign sext_ln186_355_fu_10982_p1 = $signed(local_temp_V_826_fu_10558_p4);
[2025-05-17 16:15:49,493]       |                                   ^
[2025-05-17 16:15:49,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28596:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28596 | assign sext_ln186_356_fu_11000_p1 = $signed(select_ln90_202_fu_10992_p3);
[2025-05-17 16:15:49,493]       |                                   ^
[2025-05-17 16:15:49,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28598 | assign sext_ln186_357_fu_11004_p1 = $signed(local_temp_V_827_fu_10568_p4);
[2025-05-17 16:15:49,493]       |                                   ^
[2025-05-17 16:15:49,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28600:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,493] 28600 | assign sext_ln186_358_fu_11022_p1 = $signed(select_ln90_203_fu_11014_p3);
[2025-05-17 16:15:49,494]       |                                   ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28602:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,494] 28602 | assign sext_ln186_359_fu_11026_p1 = $signed(local_temp_V_828_fu_10578_p4);
[2025-05-17 16:15:49,494]       |                                   ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28604:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,494] 28604 | assign sext_ln186_35_fu_4646_p1 = $signed(local_temp_V_660_fu_3526_p4);
[2025-05-17 16:15:49,494]       |                                 ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28606:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,494] 28606 | assign sext_ln186_360_fu_11044_p1 = $signed(select_ln90_204_fu_11036_p3);
[2025-05-17 16:15:49,494]       |                                   ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28608:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,494] 28608 | assign sext_ln186_361_fu_11048_p1 = $signed(local_temp_V_829_fu_10588_p4);
[2025-05-17 16:15:49,494]       |                                   ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28610:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,494] 28610 | assign sext_ln186_362_fu_11066_p1 = $signed(select_ln90_205_fu_11058_p3);
[2025-05-17 16:15:49,494]       |                                   ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28612:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,494] 28612 | assign sext_ln186_363_fu_11070_p1 = $signed(local_temp_V_830_fu_10598_p4);
[2025-05-17 16:15:49,494]       |                                   ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28614:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,494] 28614 | assign sext_ln186_364_fu_11088_p1 = $signed(select_ln90_206_fu_11080_p3);
[2025-05-17 16:15:49,494]       |                                   ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28616:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,494] 28616 | assign sext_ln186_365_fu_11092_p1 = $signed(local_temp_V_831_fu_10608_p4);
[2025-05-17 16:15:49,494]       |                                   ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28618:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,494] 28618 | assign sext_ln186_366_fu_11110_p1 = $signed(select_ln90_207_fu_11102_p3);
[2025-05-17 16:15:49,494]       |                                   ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28620:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,494] 28620 | assign sext_ln186_367_fu_11114_p1 = $signed(local_temp_V_832_fu_10618_p4);
[2025-05-17 16:15:49,494]       |                                   ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28622:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,494] 28622 | assign sext_ln186_368_fu_11132_p1 = $signed(select_ln90_208_fu_11124_p3);
[2025-05-17 16:15:49,494]       |                                   ^
[2025-05-17 16:15:49,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28624:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28624 | assign sext_ln186_369_fu_11136_p1 = $signed(local_temp_V_833_fu_10628_p4);
[2025-05-17 16:15:49,495]       |                                   ^
[2025-05-17 16:15:49,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28626:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28626 | assign sext_ln186_36_fu_4676_p1 = $signed(local_temp_V_661_fu_3536_p4);
[2025-05-17 16:15:49,495]       |                                 ^
[2025-05-17 16:15:49,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28628:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28628 | assign sext_ln186_370_fu_11154_p1 = $signed(select_ln90_209_fu_11146_p3);
[2025-05-17 16:15:49,495]       |                                   ^
[2025-05-17 16:15:49,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28630:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28630 | assign sext_ln186_371_fu_11158_p1 = $signed(local_temp_V_834_fu_10638_p4);
[2025-05-17 16:15:49,495]       |                                   ^
[2025-05-17 16:15:49,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28632:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28632 | assign sext_ln186_372_fu_11176_p1 = $signed(select_ln90_210_fu_11168_p3);
[2025-05-17 16:15:49,495]       |                                   ^
[2025-05-17 16:15:49,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28634:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28634 | assign sext_ln186_373_fu_11180_p1 = $signed(local_temp_V_835_fu_10648_p4);
[2025-05-17 16:15:49,495]       |                                   ^
[2025-05-17 16:15:49,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28636:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28636 | assign sext_ln186_374_fu_11198_p1 = $signed(select_ln90_211_fu_11190_p3);
[2025-05-17 16:15:49,495]       |                                   ^
[2025-05-17 16:15:49,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28638 | assign sext_ln186_375_fu_11202_p1 = $signed(local_temp_V_836_fu_10658_p4);
[2025-05-17 16:15:49,495]       |                                   ^
[2025-05-17 16:15:49,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28640:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28640 | assign sext_ln186_376_fu_11220_p1 = $signed(select_ln90_212_fu_11212_p3);
[2025-05-17 16:15:49,495]       |                                   ^
[2025-05-17 16:15:49,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28642:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28642 | assign sext_ln186_377_fu_11224_p1 = $signed(local_temp_V_837_fu_10668_p4);
[2025-05-17 16:15:49,495]       |                                   ^
[2025-05-17 16:15:49,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28644:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28644 | assign sext_ln186_378_fu_11242_p1 = $signed(select_ln90_213_fu_11234_p3);
[2025-05-17 16:15:49,495]       |                                   ^
[2025-05-17 16:15:49,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28646:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,495] 28646 | assign sext_ln186_379_fu_11246_p1 = $signed(local_temp_V_838_fu_10678_p4);
[2025-05-17 16:15:49,496]       |                                   ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28648:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,496] 28648 | assign sext_ln186_37_fu_4694_p1 = $signed(local_temp_V_662_fu_3546_p4);
[2025-05-17 16:15:49,496]       |                                 ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28650:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,496] 28650 | assign sext_ln186_380_fu_11264_p1 = $signed(select_ln90_214_fu_11256_p3);
[2025-05-17 16:15:49,496]       |                                   ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28652:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,496] 28652 | assign sext_ln186_381_fu_11268_p1 = $signed(local_temp_V_839_fu_10688_p4);
[2025-05-17 16:15:49,496]       |                                   ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28654:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,496] 28654 | assign sext_ln186_382_fu_11286_p1 = $signed(select_ln90_215_fu_11278_p3);
[2025-05-17 16:15:49,496]       |                                   ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28656:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,496] 28656 | assign sext_ln186_383_fu_11290_p1 = $signed(local_temp_V_840_fu_10698_p4);
[2025-05-17 16:15:49,496]       |                                   ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28658:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,496] 28658 | assign sext_ln186_384_fu_11308_p1 = $signed(select_ln90_216_fu_11300_p3);
[2025-05-17 16:15:49,496]       |                                   ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28660:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,496] 28660 | assign sext_ln186_385_fu_11312_p1 = $signed(local_temp_V_841_fu_10708_p4);
[2025-05-17 16:15:49,496]       |                                   ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28662:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,496] 28662 | assign sext_ln186_386_fu_11330_p1 = $signed(select_ln90_217_fu_11322_p3);
[2025-05-17 16:15:49,496]       |                                   ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28664:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,496] 28664 | assign sext_ln186_387_fu_11334_p1 = $signed(local_temp_V_842_fu_10718_p4);
[2025-05-17 16:15:49,496]       |                                   ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28666:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,496] 28666 | assign sext_ln186_388_fu_11352_p1 = $signed(select_ln90_218_fu_11344_p3);
[2025-05-17 16:15:49,496]       |                                   ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28668:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,496] 28668 | assign sext_ln186_389_fu_11356_p1 = $signed(local_temp_V_843_fu_10728_p4);
[2025-05-17 16:15:49,496]       |                                   ^
[2025-05-17 16:15:49,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28670:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,497] 28670 | assign sext_ln186_38_fu_4724_p1 = $signed(local_temp_V_663_fu_3556_p4);
[2025-05-17 16:15:49,497]       |                                 ^
[2025-05-17 16:15:49,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28672:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,497] 28672 | assign sext_ln186_390_fu_11374_p1 = $signed(select_ln90_219_fu_11366_p3);
[2025-05-17 16:15:49,497]       |                                   ^
[2025-05-17 16:15:49,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28674:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,497] 28674 | assign sext_ln186_391_fu_11378_p1 = $signed(local_temp_V_844_fu_10738_p4);
[2025-05-17 16:15:49,497]       |                                   ^
[2025-05-17 16:15:49,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28676:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,497] 28676 | assign sext_ln186_392_fu_11396_p1 = $signed(select_ln90_220_fu_11388_p3);
[2025-05-17 16:15:49,497]       |                                   ^
[2025-05-17 16:15:49,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28678:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,497] 28678 | assign sext_ln186_393_fu_11400_p1 = $signed(local_temp_V_845_fu_10748_p4);
[2025-05-17 16:15:49,497]       |                                   ^
[2025-05-17 16:15:49,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28680:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,497] 28680 | assign sext_ln186_394_fu_11418_p1 = $signed(select_ln90_221_fu_11410_p3);
[2025-05-17 16:15:49,497]       |                                   ^
[2025-05-17 16:15:49,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28682:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,497] 28682 | assign sext_ln186_395_fu_11422_p1 = $signed(local_temp_V_846_fu_10758_p4);
[2025-05-17 16:15:49,497]       |                                   ^
[2025-05-17 16:15:49,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28684:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,497] 28684 | assign sext_ln186_396_fu_11440_p1 = $signed(select_ln90_222_fu_11432_p3);
[2025-05-17 16:15:49,497]       |                                   ^
[2025-05-17 16:15:49,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28686:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,497] 28686 | assign sext_ln186_397_fu_11444_p1 = $signed(local_temp_V_847_fu_10768_p4);
[2025-05-17 16:15:49,497]       |                                   ^
[2025-05-17 16:15:49,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28688:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,497] 28688 | assign sext_ln186_398_fu_11462_p1 = $signed(select_ln90_223_fu_11454_p3);
[2025-05-17 16:15:49,497]       |                                   ^
[2025-05-17 16:15:49,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28690:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,497] 28690 | assign sext_ln186_399_fu_11466_p1 = $signed(local_temp_V_848_fu_10778_p4);
[2025-05-17 16:15:49,497]       |                                   ^
[2025-05-17 16:15:49,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28692:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28692 | assign sext_ln186_39_fu_5290_p1 = $signed(local_temp_V_664_fu_4890_p4);
[2025-05-17 16:15:49,498]       |                                 ^
[2025-05-17 16:15:49,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28694:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28694 | assign sext_ln186_3_fu_3686_p1 = $signed(local_temp_V_628_fu_3206_p4);
[2025-05-17 16:15:49,498]       |                                ^
[2025-05-17 16:15:49,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28696:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28696 | assign sext_ln186_400_fu_11484_p1 = $signed(select_ln90_224_fu_11476_p3);
[2025-05-17 16:15:49,498]       |                                   ^
[2025-05-17 16:15:49,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28698:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28698 | assign sext_ln186_401_fu_11488_p1 = $signed(local_temp_V_849_fu_10788_p4);
[2025-05-17 16:15:49,498]       |                                   ^
[2025-05-17 16:15:49,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28700:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28700 | assign sext_ln186_402_fu_11506_p1 = $signed(select_ln90_225_fu_11498_p3);
[2025-05-17 16:15:49,498]       |                                   ^
[2025-05-17 16:15:49,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28702:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28702 | assign sext_ln186_403_fu_11510_p1 = $signed(local_temp_V_850_fu_10798_p4);
[2025-05-17 16:15:49,498]       |                                   ^
[2025-05-17 16:15:49,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28704:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28704 | assign sext_ln186_404_fu_11528_p1 = $signed(select_ln90_226_fu_11520_p3);
[2025-05-17 16:15:49,498]       |                                   ^
[2025-05-17 16:15:49,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28706 | assign sext_ln186_405_fu_11532_p1 = $signed(local_temp_V_851_fu_10808_p4);
[2025-05-17 16:15:49,498]       |                                   ^
[2025-05-17 16:15:49,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28708:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28708 | assign sext_ln186_406_fu_11550_p1 = $signed(select_ln90_227_fu_11542_p3);
[2025-05-17 16:15:49,498]       |                                   ^
[2025-05-17 16:15:49,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28710:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28710 | assign sext_ln186_407_fu_11554_p1 = $signed(local_temp_V_852_fu_10818_p4);
[2025-05-17 16:15:49,498]       |                                   ^
[2025-05-17 16:15:49,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28712:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28712 | assign sext_ln186_408_fu_11572_p1 = $signed(select_ln90_228_fu_11564_p3);
[2025-05-17 16:15:49,498]       |                                   ^
[2025-05-17 16:15:49,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28714:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,498] 28714 | assign sext_ln186_409_fu_11576_p1 = $signed(local_temp_V_853_fu_10828_p4);
[2025-05-17 16:15:49,498]       |                                   ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28716:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,499] 28716 | assign sext_ln186_40_fu_5308_p1 = $signed(select_ln90_40_fu_5300_p3);
[2025-05-17 16:15:49,499]       |                                 ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28718:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,499] 28718 | assign sext_ln186_410_fu_11594_p1 = $signed(select_ln90_229_fu_11586_p3);
[2025-05-17 16:15:49,499]       |                                   ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28720:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,499] 28720 | assign sext_ln186_411_fu_11598_p1 = $signed(local_temp_V_854_fu_10838_p4);
[2025-05-17 16:15:49,499]       |                                   ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28722:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,499] 28722 | assign sext_ln186_412_fu_11616_p1 = $signed(select_ln90_230_fu_11608_p3);
[2025-05-17 16:15:49,499]       |                                   ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28724:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,499] 28724 | assign sext_ln186_413_fu_11620_p1 = $signed(local_temp_V_855_fu_10848_p4);
[2025-05-17 16:15:49,499]       |                                   ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28726:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,499] 28726 | assign sext_ln186_414_fu_11638_p1 = $signed(select_ln90_231_fu_11630_p3);
[2025-05-17 16:15:49,499]       |                                   ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,499] 28728 | assign sext_ln186_415_fu_11642_p1 = $signed(local_temp_V_856_fu_10858_p4);
[2025-05-17 16:15:49,499]       |                                   ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28730:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,499] 28730 | assign sext_ln186_416_fu_11660_p1 = $signed(select_ln90_232_fu_11652_p3);
[2025-05-17 16:15:49,499]       |                                   ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28732:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,499] 28732 | assign sext_ln186_417_fu_11664_p1 = $signed(local_temp_V_857_fu_10868_p4);
[2025-05-17 16:15:49,499]       |                                   ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28734:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,499] 28734 | assign sext_ln186_418_fu_11682_p1 = $signed(select_ln90_233_fu_11674_p3);
[2025-05-17 16:15:49,499]       |                                   ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28736:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,499] 28736 | assign sext_ln186_419_fu_11686_p1 = $signed(local_temp_V_858_fu_10878_p4);
[2025-05-17 16:15:49,499]       |                                   ^
[2025-05-17 16:15:49,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28738:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28738 | assign sext_ln186_41_fu_5312_p1 = $signed(local_temp_V_665_fu_4900_p4);
[2025-05-17 16:15:49,500]       |                                 ^
[2025-05-17 16:15:49,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28740:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28740 | assign sext_ln186_420_fu_11704_p1 = $signed(select_ln90_234_fu_11696_p3);
[2025-05-17 16:15:49,500]       |                                   ^
[2025-05-17 16:15:49,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28742:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28742 | assign sext_ln186_421_fu_11708_p1 = $signed(local_temp_V_859_fu_10888_p4);
[2025-05-17 16:15:49,500]       |                                   ^
[2025-05-17 16:15:49,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28744:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28744 | assign sext_ln186_422_fu_11726_p1 = $signed(select_ln90_235_fu_11718_p3);
[2025-05-17 16:15:49,500]       |                                   ^
[2025-05-17 16:15:49,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28746:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28746 | assign sext_ln186_423_fu_11730_p1 = $signed(local_temp_V_860_fu_10898_p4);
[2025-05-17 16:15:49,500]       |                                   ^
[2025-05-17 16:15:49,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28748:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28748 | assign sext_ln186_424_fu_11748_p1 = $signed(select_ln90_236_fu_11740_p3);
[2025-05-17 16:15:49,500]       |                                   ^
[2025-05-17 16:15:49,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28750:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28750 | assign sext_ln186_425_fu_11752_p1 = $signed(local_temp_V_861_fu_10908_p4);
[2025-05-17 16:15:49,500]       |                                   ^
[2025-05-17 16:15:49,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28752:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28752 | assign sext_ln186_426_fu_11762_p1 = $signed(local_temp_V_862_fu_10918_p4);
[2025-05-17 16:15:49,500]       |                                   ^
[2025-05-17 16:15:49,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28754:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28754 | assign sext_ln186_427_fu_11780_p1 = $signed(select_ln90_238_fu_11772_p3);
[2025-05-17 16:15:49,500]       |                                   ^
[2025-05-17 16:15:49,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28756:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28756 | assign sext_ln186_428_fu_11784_p1 = $signed(local_temp_V_863_fu_10928_p4);
[2025-05-17 16:15:49,500]       |                                   ^
[2025-05-17 16:15:49,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28758:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28758 | assign sext_ln186_429_fu_12350_p1 = $signed(local_temp_V_864_fu_11950_p4);
[2025-05-17 16:15:49,500]       |                                   ^
[2025-05-17 16:15:49,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28760:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,500] 28760 | assign sext_ln186_42_fu_5330_p1 = $signed(select_ln90_41_fu_5322_p3);
[2025-05-17 16:15:49,500]       |                                 ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28762:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,501] 28762 | assign sext_ln186_430_fu_12368_p1 = $signed(select_ln90_240_fu_12360_p3);
[2025-05-17 16:15:49,501]       |                                   ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28764:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,501] 28764 | assign sext_ln186_431_fu_12372_p1 = $signed(local_temp_V_865_fu_11960_p4);
[2025-05-17 16:15:49,501]       |                                   ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28766:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,501] 28766 | assign sext_ln186_432_fu_12390_p1 = $signed(select_ln90_241_fu_12382_p3);
[2025-05-17 16:15:49,501]       |                                   ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28768:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,501] 28768 | assign sext_ln186_433_fu_12394_p1 = $signed(local_temp_V_866_fu_11970_p4);
[2025-05-17 16:15:49,501]       |                                   ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28770:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,501] 28770 | assign sext_ln186_434_fu_12412_p1 = $signed(select_ln90_242_fu_12404_p3);
[2025-05-17 16:15:49,501]       |                                   ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28772:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,501] 28772 | assign sext_ln186_435_fu_12416_p1 = $signed(local_temp_V_867_fu_11980_p4);
[2025-05-17 16:15:49,501]       |                                   ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28774:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,501] 28774 | assign sext_ln186_436_fu_12434_p1 = $signed(select_ln90_243_fu_12426_p3);
[2025-05-17 16:15:49,501]       |                                   ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28776:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,501] 28776 | assign sext_ln186_437_fu_12438_p1 = $signed(local_temp_V_868_fu_11990_p4);
[2025-05-17 16:15:49,501]       |                                   ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28778:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,501] 28778 | assign sext_ln186_438_fu_12456_p1 = $signed(select_ln90_244_fu_12448_p3);
[2025-05-17 16:15:49,501]       |                                   ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28780:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,501] 28780 | assign sext_ln186_439_fu_12460_p1 = $signed(local_temp_V_869_fu_12000_p4);
[2025-05-17 16:15:49,501]       |                                   ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28782:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,501] 28782 | assign sext_ln186_43_fu_5334_p1 = $signed(local_temp_V_666_fu_4910_p4);
[2025-05-17 16:15:49,501]       |                                 ^
[2025-05-17 16:15:49,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28784:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28784 | assign sext_ln186_440_fu_12478_p1 = $signed(select_ln90_245_fu_12470_p3);
[2025-05-17 16:15:49,502]       |                                   ^
[2025-05-17 16:15:49,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28786:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28786 | assign sext_ln186_441_fu_12482_p1 = $signed(local_temp_V_870_fu_12010_p4);
[2025-05-17 16:15:49,502]       |                                   ^
[2025-05-17 16:15:49,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28788:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28788 | assign sext_ln186_442_fu_12500_p1 = $signed(select_ln90_246_fu_12492_p3);
[2025-05-17 16:15:49,502]       |                                   ^
[2025-05-17 16:15:49,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28790:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28790 | assign sext_ln186_443_fu_12504_p1 = $signed(local_temp_V_871_fu_12020_p4);
[2025-05-17 16:15:49,502]       |                                   ^
[2025-05-17 16:15:49,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28792:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28792 | assign sext_ln186_444_fu_12522_p1 = $signed(select_ln90_247_fu_12514_p3);
[2025-05-17 16:15:49,502]       |                                   ^
[2025-05-17 16:15:49,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28794:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28794 | assign sext_ln186_445_fu_12526_p1 = $signed(local_temp_V_872_fu_12030_p4);
[2025-05-17 16:15:49,502]       |                                   ^
[2025-05-17 16:15:49,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28796:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28796 | assign sext_ln186_446_fu_12544_p1 = $signed(select_ln90_248_fu_12536_p3);
[2025-05-17 16:15:49,502]       |                                   ^
[2025-05-17 16:15:49,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28798:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28798 | assign sext_ln186_447_fu_12548_p1 = $signed(local_temp_V_873_fu_12040_p4);
[2025-05-17 16:15:49,502]       |                                   ^
[2025-05-17 16:15:49,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28800:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28800 | assign sext_ln186_448_fu_12566_p1 = $signed(select_ln90_249_fu_12558_p3);
[2025-05-17 16:15:49,502]       |                                   ^
[2025-05-17 16:15:49,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28802:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28802 | assign sext_ln186_449_fu_12570_p1 = $signed(local_temp_V_874_fu_12050_p4);
[2025-05-17 16:15:49,502]       |                                   ^
[2025-05-17 16:15:49,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28804:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28804 | assign sext_ln186_44_fu_5352_p1 = $signed(select_ln90_42_fu_5344_p3);
[2025-05-17 16:15:49,502]       |                                 ^
[2025-05-17 16:15:49,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28806:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,502] 28806 | assign sext_ln186_450_fu_12588_p1 = $signed(select_ln90_250_fu_12580_p3);
[2025-05-17 16:15:49,502]       |                                   ^
[2025-05-17 16:15:49,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28808:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,503] 28808 | assign sext_ln186_451_fu_12592_p1 = $signed(local_temp_V_875_fu_12060_p4);
[2025-05-17 16:15:49,503]       |                                   ^
[2025-05-17 16:15:49,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28810:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,503] 28810 | assign sext_ln186_452_fu_12610_p1 = $signed(select_ln90_251_fu_12602_p3);
[2025-05-17 16:15:49,503]       |                                   ^
[2025-05-17 16:15:49,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28812:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,503] 28812 | assign sext_ln186_453_fu_12614_p1 = $signed(local_temp_V_876_fu_12070_p4);
[2025-05-17 16:15:49,503]       |                                   ^
[2025-05-17 16:15:49,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28814:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,503] 28814 | assign sext_ln186_454_fu_12632_p1 = $signed(select_ln90_252_fu_12624_p3);
[2025-05-17 16:15:49,503]       |                                   ^
[2025-05-17 16:15:49,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28816:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,503] 28816 | assign sext_ln186_455_fu_12636_p1 = $signed(local_temp_V_877_fu_12080_p4);
[2025-05-17 16:15:49,503]       |                                   ^
[2025-05-17 16:15:49,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28818:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,503] 28818 | assign sext_ln186_456_fu_12654_p1 = $signed(select_ln90_253_fu_12646_p3);
[2025-05-17 16:15:49,503]       |                                   ^
[2025-05-17 16:15:49,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28820:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,503] 28820 | assign sext_ln186_457_fu_12658_p1 = $signed(local_temp_V_878_fu_12090_p4);
[2025-05-17 16:15:49,503]       |                                   ^
[2025-05-17 16:15:49,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28822:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,503] 28822 | assign sext_ln186_458_fu_12676_p1 = $signed(select_ln90_254_fu_12668_p3);
[2025-05-17 16:15:49,503]       |                                   ^
[2025-05-17 16:15:49,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28824:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,503] 28824 | assign sext_ln186_459_fu_12680_p1 = $signed(local_temp_V_879_fu_12100_p4);
[2025-05-17 16:15:49,503]       |                                   ^
[2025-05-17 16:15:49,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28826:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,503] 28826 | assign sext_ln186_45_fu_5356_p1 = $signed(local_temp_V_667_fu_4920_p4);
[2025-05-17 16:15:49,503]       |                                 ^
[2025-05-17 16:15:49,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28828:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,503] 28828 | assign sext_ln186_460_fu_12698_p1 = $signed(select_ln90_255_fu_12690_p3);
[2025-05-17 16:15:49,504]       |                                   ^
[2025-05-17 16:15:49,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28830:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,504] 28830 | assign sext_ln186_461_fu_12702_p1 = $signed(local_temp_V_880_fu_12110_p4);
[2025-05-17 16:15:49,504]       |                                   ^
[2025-05-17 16:15:49,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28832:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,504] 28832 | assign sext_ln186_462_fu_12720_p1 = $signed(select_ln90_256_fu_12712_p3);
[2025-05-17 16:15:49,504]       |                                   ^
[2025-05-17 16:15:49,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28834:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,504] 28834 | assign sext_ln186_463_fu_12724_p1 = $signed(local_temp_V_881_fu_12120_p4);
[2025-05-17 16:15:49,504]       |                                   ^
[2025-05-17 16:15:49,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28836:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,504] 28836 | assign sext_ln186_464_fu_12742_p1 = $signed(select_ln90_257_fu_12734_p3);
[2025-05-17 16:15:49,504]       |                                   ^
[2025-05-17 16:15:49,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,504] 28838 | assign sext_ln186_465_fu_12746_p1 = $signed(local_temp_V_882_fu_12130_p4);
[2025-05-17 16:15:49,504]       |                                   ^
[2025-05-17 16:15:49,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28840:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,504] 28840 | assign sext_ln186_466_fu_12764_p1 = $signed(select_ln90_258_fu_12756_p3);
[2025-05-17 16:15:49,504]       |                                   ^
[2025-05-17 16:15:49,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28842:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,504] 28842 | assign sext_ln186_467_fu_12768_p1 = $signed(local_temp_V_883_fu_12140_p4);
[2025-05-17 16:15:49,504]       |                                   ^
[2025-05-17 16:15:49,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28844:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,504] 28844 | assign sext_ln186_468_fu_12786_p1 = $signed(select_ln90_259_fu_12778_p3);
[2025-05-17 16:15:49,504]       |                                   ^
[2025-05-17 16:15:49,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,504] 28846 | assign sext_ln186_469_fu_12790_p1 = $signed(local_temp_V_884_fu_12150_p4);
[2025-05-17 16:15:49,504]       |                                   ^
[2025-05-17 16:15:49,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28848:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,504] 28848 | assign sext_ln186_46_fu_5374_p1 = $signed(select_ln90_43_fu_5366_p3);
[2025-05-17 16:15:49,504]       |                                 ^
[2025-05-17 16:15:49,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28850:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,504] 28850 | assign sext_ln186_470_fu_12808_p1 = $signed(select_ln90_260_fu_12800_p3);
[2025-05-17 16:15:49,504]       |                                   ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28852:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,505] 28852 | assign sext_ln186_471_fu_12812_p1 = $signed(local_temp_V_885_fu_12160_p4);
[2025-05-17 16:15:49,505]       |                                   ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28854:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,505] 28854 | assign sext_ln186_472_fu_12830_p1 = $signed(select_ln90_261_fu_12822_p3);
[2025-05-17 16:15:49,505]       |                                   ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28856:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,505] 28856 | assign sext_ln186_473_fu_12834_p1 = $signed(local_temp_V_886_fu_12170_p4);
[2025-05-17 16:15:49,505]       |                                   ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28858:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,505] 28858 | assign sext_ln186_474_fu_12852_p1 = $signed(select_ln90_262_fu_12844_p3);
[2025-05-17 16:15:49,505]       |                                   ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,505] 28860 | assign sext_ln186_475_fu_12856_p1 = $signed(local_temp_V_887_fu_12180_p4);
[2025-05-17 16:15:49,505]       |                                   ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28862:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,505] 28862 | assign sext_ln186_476_fu_12874_p1 = $signed(select_ln90_263_fu_12866_p3);
[2025-05-17 16:15:49,505]       |                                   ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28864:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,505] 28864 | assign sext_ln186_477_fu_12878_p1 = $signed(local_temp_V_888_fu_12190_p4);
[2025-05-17 16:15:49,505]       |                                   ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28866:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,505] 28866 | assign sext_ln186_478_fu_12896_p1 = $signed(select_ln90_264_fu_12888_p3);
[2025-05-17 16:15:49,505]       |                                   ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28868:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,505] 28868 | assign sext_ln186_479_fu_12900_p1 = $signed(local_temp_V_889_fu_12200_p4);
[2025-05-17 16:15:49,505]       |                                   ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28870:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,505] 28870 | assign sext_ln186_47_fu_5378_p1 = $signed(local_temp_V_668_fu_4930_p4);
[2025-05-17 16:15:49,505]       |                                 ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28872:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,505] 28872 | assign sext_ln186_480_fu_12918_p1 = $signed(select_ln90_265_fu_12910_p3);
[2025-05-17 16:15:49,505]       |                                   ^
[2025-05-17 16:15:49,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28874:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,506] 28874 | assign sext_ln186_481_fu_12922_p1 = $signed(local_temp_V_890_fu_12210_p4);
[2025-05-17 16:15:49,506]       |                                   ^
[2025-05-17 16:15:49,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28876:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,506] 28876 | assign sext_ln186_482_fu_12940_p1 = $signed(select_ln90_266_fu_12932_p3);
[2025-05-17 16:15:49,506]       |                                   ^
[2025-05-17 16:15:49,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28878:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,506] 28878 | assign sext_ln186_483_fu_12944_p1 = $signed(local_temp_V_891_fu_12220_p4);
[2025-05-17 16:15:49,506]       |                                   ^
[2025-05-17 16:15:49,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28880:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,506] 28880 | assign sext_ln186_484_fu_12962_p1 = $signed(select_ln90_267_fu_12954_p3);
[2025-05-17 16:15:49,506]       |                                   ^
[2025-05-17 16:15:49,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28882:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,506] 28882 | assign sext_ln186_485_fu_12966_p1 = $signed(local_temp_V_892_fu_12230_p4);
[2025-05-17 16:15:49,506]       |                                   ^
[2025-05-17 16:15:49,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28884:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,506] 28884 | assign sext_ln186_486_fu_12984_p1 = $signed(select_ln90_268_fu_12976_p3);
[2025-05-17 16:15:49,506]       |                                   ^
[2025-05-17 16:15:49,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28886:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,506] 28886 | assign sext_ln186_487_fu_12988_p1 = $signed(local_temp_V_893_fu_12240_p4);
[2025-05-17 16:15:49,506]       |                                   ^
[2025-05-17 16:15:49,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28888:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,506] 28888 | assign sext_ln186_488_fu_13006_p1 = $signed(select_ln90_269_fu_12998_p3);
[2025-05-17 16:15:49,506]       |                                   ^
[2025-05-17 16:15:49,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28890:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,506] 28890 | assign sext_ln186_489_fu_13010_p1 = $signed(local_temp_V_894_fu_12250_p4);
[2025-05-17 16:15:49,506]       |                                   ^
[2025-05-17 16:15:49,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28892:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,506] 28892 | assign sext_ln186_48_fu_5396_p1 = $signed(select_ln90_44_fu_5388_p3);
[2025-05-17 16:15:49,506]       |                                 ^
[2025-05-17 16:15:49,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28894:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,506] 28894 | assign sext_ln186_490_fu_13028_p1 = $signed(select_ln90_270_fu_13020_p3);
[2025-05-17 16:15:49,506]       |                                   ^
[2025-05-17 16:15:49,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28896:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28896 | assign sext_ln186_491_fu_13032_p1 = $signed(local_temp_V_895_fu_12260_p4);
[2025-05-17 16:15:49,507]       |                                   ^
[2025-05-17 16:15:49,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28898:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28898 | assign sext_ln186_492_fu_13050_p1 = $signed(select_ln90_271_fu_13042_p3);
[2025-05-17 16:15:49,507]       |                                   ^
[2025-05-17 16:15:49,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28900:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28900 | assign sext_ln186_493_fu_13054_p1 = $signed(local_temp_V_896_fu_12270_p4);
[2025-05-17 16:15:49,507]       |                                   ^
[2025-05-17 16:15:49,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28902:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28902 | assign sext_ln186_494_fu_13072_p1 = $signed(select_ln90_272_fu_13064_p3);
[2025-05-17 16:15:49,507]       |                                   ^
[2025-05-17 16:15:49,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28904:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28904 | assign sext_ln186_495_fu_13076_p1 = $signed(local_temp_V_897_fu_12280_p4);
[2025-05-17 16:15:49,507]       |                                   ^
[2025-05-17 16:15:49,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28906:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28906 | assign sext_ln186_496_fu_13094_p1 = $signed(select_ln90_273_fu_13086_p3);
[2025-05-17 16:15:49,507]       |                                   ^
[2025-05-17 16:15:49,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28908:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28908 | assign sext_ln186_497_fu_13098_p1 = $signed(local_temp_V_898_fu_12290_p4);
[2025-05-17 16:15:49,507]       |                                   ^
[2025-05-17 16:15:49,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28910:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28910 | assign sext_ln186_498_fu_13116_p1 = $signed(select_ln90_274_fu_13108_p3);
[2025-05-17 16:15:49,507]       |                                   ^
[2025-05-17 16:15:49,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28912:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28912 | assign sext_ln186_499_fu_13120_p1 = $signed(local_temp_V_899_fu_12300_p4);
[2025-05-17 16:15:49,507]       |                                   ^
[2025-05-17 16:15:49,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28914:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28914 | assign sext_ln186_49_fu_5400_p1 = $signed(local_temp_V_669_fu_4940_p4);
[2025-05-17 16:15:49,507]       |                                 ^
[2025-05-17 16:15:49,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28916:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28916 | assign sext_ln186_4_fu_3716_p1 = $signed(local_temp_V_629_fu_3216_p4);
[2025-05-17 16:15:49,507]       |                                ^
[2025-05-17 16:15:49,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28918:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,507] 28918 | assign sext_ln186_500_fu_13138_p1 = $signed(select_ln90_275_fu_13130_p3);
[2025-05-17 16:15:49,507]       |                                   ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28920:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,508] 28920 | assign sext_ln186_501_fu_13142_p1 = $signed(local_temp_V_900_fu_12310_p4);
[2025-05-17 16:15:49,508]       |                                   ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28922:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,508] 28922 | assign sext_ln186_502_fu_13160_p1 = $signed(select_ln90_276_fu_13152_p3);
[2025-05-17 16:15:49,508]       |                                   ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28924:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,508] 28924 | assign sext_ln186_503_fu_13164_p1 = $signed(local_temp_V_901_fu_12320_p4);
[2025-05-17 16:15:49,508]       |                                   ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28926:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,508] 28926 | assign sext_ln186_504_fu_13174_p1 = $signed(local_temp_V_902_fu_12330_p4);
[2025-05-17 16:15:49,508]       |                                   ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28928:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,508] 28928 | assign sext_ln186_505_fu_13192_p1 = $signed(select_ln90_278_fu_13184_p3);
[2025-05-17 16:15:49,508]       |                                   ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28930:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,508] 28930 | assign sext_ln186_506_fu_13196_p1 = $signed(local_temp_V_903_fu_12340_p4);
[2025-05-17 16:15:49,508]       |                                   ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28932:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,508] 28932 | assign sext_ln186_507_fu_13762_p1 = $signed(local_temp_V_904_fu_13362_p4);
[2025-05-17 16:15:49,508]       |                                   ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28934:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,508] 28934 | assign sext_ln186_508_fu_13780_p1 = $signed(select_ln90_280_fu_13772_p3);
[2025-05-17 16:15:49,508]       |                                   ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28936:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,508] 28936 | assign sext_ln186_509_fu_13784_p1 = $signed(local_temp_V_905_fu_13372_p4);
[2025-05-17 16:15:49,508]       |                                   ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28938:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,508] 28938 | assign sext_ln186_50_fu_5418_p1 = $signed(select_ln90_45_fu_5410_p3);
[2025-05-17 16:15:49,508]       |                                 ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28940:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,508] 28940 | assign sext_ln186_510_fu_13802_p1 = $signed(select_ln90_281_fu_13794_p3);
[2025-05-17 16:15:49,508]       |                                   ^
[2025-05-17 16:15:49,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28942:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,509] 28942 | assign sext_ln186_511_fu_13806_p1 = $signed(local_temp_V_906_fu_13382_p4);
[2025-05-17 16:15:49,509]       |                                   ^
[2025-05-17 16:15:49,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28944:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,509] 28944 | assign sext_ln186_512_fu_13824_p1 = $signed(select_ln90_282_fu_13816_p3);
[2025-05-17 16:15:49,509]       |                                   ^
[2025-05-17 16:15:49,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28946:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,509] 28946 | assign sext_ln186_513_fu_13828_p1 = $signed(local_temp_V_907_fu_13392_p4);
[2025-05-17 16:15:49,509]       |                                   ^
[2025-05-17 16:15:49,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28948:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,509] 28948 | assign sext_ln186_514_fu_13846_p1 = $signed(select_ln90_283_fu_13838_p3);
[2025-05-17 16:15:49,509]       |                                   ^
[2025-05-17 16:15:49,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28950:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,509] 28950 | assign sext_ln186_515_fu_13850_p1 = $signed(local_temp_V_908_fu_13402_p4);
[2025-05-17 16:15:49,509]       |                                   ^
[2025-05-17 16:15:49,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28952:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,509] 28952 | assign sext_ln186_516_fu_13868_p1 = $signed(select_ln90_284_fu_13860_p3);
[2025-05-17 16:15:49,509]       |                                   ^
[2025-05-17 16:15:49,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28954:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,509] 28954 | assign sext_ln186_517_fu_13872_p1 = $signed(local_temp_V_909_fu_13412_p4);
[2025-05-17 16:15:49,509]       |                                   ^
[2025-05-17 16:15:49,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28956:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,509] 28956 | assign sext_ln186_518_fu_13890_p1 = $signed(select_ln90_285_fu_13882_p3);
[2025-05-17 16:15:49,509]       |                                   ^
[2025-05-17 16:15:49,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28958:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,509] 28958 | assign sext_ln186_519_fu_13894_p1 = $signed(local_temp_V_910_fu_13422_p4);
[2025-05-17 16:15:49,509]       |                                   ^
[2025-05-17 16:15:49,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28960:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,509] 28960 | assign sext_ln186_51_fu_5422_p1 = $signed(local_temp_V_670_fu_4950_p4);
[2025-05-17 16:15:49,509]       |                                 ^
[2025-05-17 16:15:49,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28962:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,509] 28962 | assign sext_ln186_520_fu_13912_p1 = $signed(select_ln90_286_fu_13904_p3);
[2025-05-17 16:15:49,509]       |                                   ^
[2025-05-17 16:15:49,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28964:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28964 | assign sext_ln186_521_fu_13916_p1 = $signed(local_temp_V_911_fu_13432_p4);
[2025-05-17 16:15:49,510]       |                                   ^
[2025-05-17 16:15:49,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28966:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28966 | assign sext_ln186_522_fu_13934_p1 = $signed(select_ln90_287_fu_13926_p3);
[2025-05-17 16:15:49,510]       |                                   ^
[2025-05-17 16:15:49,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28968:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28968 | assign sext_ln186_523_fu_13938_p1 = $signed(local_temp_V_912_fu_13442_p4);
[2025-05-17 16:15:49,510]       |                                   ^
[2025-05-17 16:15:49,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28970:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28970 | assign sext_ln186_524_fu_13956_p1 = $signed(select_ln90_288_fu_13948_p3);
[2025-05-17 16:15:49,510]       |                                   ^
[2025-05-17 16:15:49,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28972:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28972 | assign sext_ln186_525_fu_13960_p1 = $signed(local_temp_V_913_fu_13452_p4);
[2025-05-17 16:15:49,510]       |                                   ^
[2025-05-17 16:15:49,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28974:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28974 | assign sext_ln186_526_fu_13978_p1 = $signed(select_ln90_289_fu_13970_p3);
[2025-05-17 16:15:49,510]       |                                   ^
[2025-05-17 16:15:49,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28976:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28976 | assign sext_ln186_527_fu_13982_p1 = $signed(local_temp_V_914_fu_13462_p4);
[2025-05-17 16:15:49,510]       |                                   ^
[2025-05-17 16:15:49,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28978:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28978 | assign sext_ln186_528_fu_14000_p1 = $signed(select_ln90_290_fu_13992_p3);
[2025-05-17 16:15:49,510]       |                                   ^
[2025-05-17 16:15:49,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28980:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28980 | assign sext_ln186_529_fu_14004_p1 = $signed(local_temp_V_915_fu_13472_p4);
[2025-05-17 16:15:49,510]       |                                   ^
[2025-05-17 16:15:49,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28982:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28982 | assign sext_ln186_52_fu_5440_p1 = $signed(select_ln90_46_fu_5432_p3);
[2025-05-17 16:15:49,510]       |                                 ^
[2025-05-17 16:15:49,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28984:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28984 | assign sext_ln186_530_fu_14022_p1 = $signed(select_ln90_291_fu_14014_p3);
[2025-05-17 16:15:49,510]       |                                   ^
[2025-05-17 16:15:49,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28986:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,510] 28986 | assign sext_ln186_531_fu_14026_p1 = $signed(local_temp_V_916_fu_13482_p4);
[2025-05-17 16:15:49,510]       |                                   ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28988:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,511] 28988 | assign sext_ln186_532_fu_14044_p1 = $signed(select_ln90_292_fu_14036_p3);
[2025-05-17 16:15:49,511]       |                                   ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28990:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,511] 28990 | assign sext_ln186_533_fu_14048_p1 = $signed(local_temp_V_917_fu_13492_p4);
[2025-05-17 16:15:49,511]       |                                   ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28992:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,511] 28992 | assign sext_ln186_534_fu_14066_p1 = $signed(select_ln90_293_fu_14058_p3);
[2025-05-17 16:15:49,511]       |                                   ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28994:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,511] 28994 | assign sext_ln186_535_fu_14070_p1 = $signed(local_temp_V_918_fu_13502_p4);
[2025-05-17 16:15:49,511]       |                                   ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28996:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,511] 28996 | assign sext_ln186_536_fu_14088_p1 = $signed(select_ln90_294_fu_14080_p3);
[2025-05-17 16:15:49,511]       |                                   ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:28998:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,511] 28998 | assign sext_ln186_537_fu_14092_p1 = $signed(local_temp_V_919_fu_13512_p4);
[2025-05-17 16:15:49,511]       |                                   ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29000:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,511] 29000 | assign sext_ln186_538_fu_14110_p1 = $signed(select_ln90_295_fu_14102_p3);
[2025-05-17 16:15:49,511]       |                                   ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29002:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,511] 29002 | assign sext_ln186_539_fu_14114_p1 = $signed(local_temp_V_920_fu_13522_p4);
[2025-05-17 16:15:49,511]       |                                   ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29004:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,511] 29004 | assign sext_ln186_53_fu_5444_p1 = $signed(local_temp_V_671_fu_4960_p4);
[2025-05-17 16:15:49,511]       |                                 ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29006:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,511] 29006 | assign sext_ln186_540_fu_14132_p1 = $signed(select_ln90_296_fu_14124_p3);
[2025-05-17 16:15:49,511]       |                                   ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29008:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,511] 29008 | assign sext_ln186_541_fu_14136_p1 = $signed(local_temp_V_921_fu_13532_p4);
[2025-05-17 16:15:49,511]       |                                   ^
[2025-05-17 16:15:49,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29010:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29010 | assign sext_ln186_542_fu_14154_p1 = $signed(select_ln90_297_fu_14146_p3);
[2025-05-17 16:15:49,512]       |                                   ^
[2025-05-17 16:15:49,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29012:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29012 | assign sext_ln186_543_fu_14158_p1 = $signed(local_temp_V_922_fu_13542_p4);
[2025-05-17 16:15:49,512]       |                                   ^
[2025-05-17 16:15:49,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29014:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29014 | assign sext_ln186_544_fu_14176_p1 = $signed(select_ln90_298_fu_14168_p3);
[2025-05-17 16:15:49,512]       |                                   ^
[2025-05-17 16:15:49,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29016:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29016 | assign sext_ln186_545_fu_14180_p1 = $signed(local_temp_V_923_fu_13552_p4);
[2025-05-17 16:15:49,512]       |                                   ^
[2025-05-17 16:15:49,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29018:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29018 | assign sext_ln186_546_fu_14198_p1 = $signed(select_ln90_299_fu_14190_p3);
[2025-05-17 16:15:49,512]       |                                   ^
[2025-05-17 16:15:49,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29020:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29020 | assign sext_ln186_547_fu_14202_p1 = $signed(local_temp_V_924_fu_13562_p4);
[2025-05-17 16:15:49,512]       |                                   ^
[2025-05-17 16:15:49,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29022:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29022 | assign sext_ln186_548_fu_14220_p1 = $signed(select_ln90_300_fu_14212_p3);
[2025-05-17 16:15:49,512]       |                                   ^
[2025-05-17 16:15:49,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29024:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29024 | assign sext_ln186_549_fu_14224_p1 = $signed(local_temp_V_925_fu_13572_p4);
[2025-05-17 16:15:49,512]       |                                   ^
[2025-05-17 16:15:49,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29026:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29026 | assign sext_ln186_54_fu_5462_p1 = $signed(select_ln90_47_fu_5454_p3);
[2025-05-17 16:15:49,512]       |                                 ^
[2025-05-17 16:15:49,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29028:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29028 | assign sext_ln186_550_fu_14242_p1 = $signed(select_ln90_301_fu_14234_p3);
[2025-05-17 16:15:49,512]       |                                   ^
[2025-05-17 16:15:49,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29030:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29030 | assign sext_ln186_551_fu_14246_p1 = $signed(local_temp_V_926_fu_13582_p4);
[2025-05-17 16:15:49,512]       |                                   ^
[2025-05-17 16:15:49,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29032:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,512] 29032 | assign sext_ln186_552_fu_14264_p1 = $signed(select_ln90_302_fu_14256_p3);
[2025-05-17 16:15:49,513]       |                                   ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29034:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,513] 29034 | assign sext_ln186_553_fu_14268_p1 = $signed(local_temp_V_927_fu_13592_p4);
[2025-05-17 16:15:49,513]       |                                   ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29036:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,513] 29036 | assign sext_ln186_554_fu_14286_p1 = $signed(select_ln90_303_fu_14278_p3);
[2025-05-17 16:15:49,513]       |                                   ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29038:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,513] 29038 | assign sext_ln186_555_fu_14290_p1 = $signed(local_temp_V_928_fu_13602_p4);
[2025-05-17 16:15:49,513]       |                                   ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29040:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,513] 29040 | assign sext_ln186_556_fu_14308_p1 = $signed(select_ln90_304_fu_14300_p3);
[2025-05-17 16:15:49,513]       |                                   ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29042:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,513] 29042 | assign sext_ln186_557_fu_14312_p1 = $signed(local_temp_V_929_fu_13612_p4);
[2025-05-17 16:15:49,513]       |                                   ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29044:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,513] 29044 | assign sext_ln186_558_fu_14330_p1 = $signed(select_ln90_305_fu_14322_p3);
[2025-05-17 16:15:49,513]       |                                   ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29046:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,513] 29046 | assign sext_ln186_559_fu_14334_p1 = $signed(local_temp_V_930_fu_13622_p4);
[2025-05-17 16:15:49,513]       |                                   ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29048:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,513] 29048 | assign sext_ln186_55_fu_5466_p1 = $signed(local_temp_V_672_fu_4970_p4);
[2025-05-17 16:15:49,513]       |                                 ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29050:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,513] 29050 | assign sext_ln186_560_fu_14352_p1 = $signed(select_ln90_306_fu_14344_p3);
[2025-05-17 16:15:49,513]       |                                   ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29052:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,513] 29052 | assign sext_ln186_561_fu_14356_p1 = $signed(local_temp_V_931_fu_13632_p4);
[2025-05-17 16:15:49,513]       |                                   ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29054:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,513] 29054 | assign sext_ln186_562_fu_14374_p1 = $signed(select_ln90_307_fu_14366_p3);
[2025-05-17 16:15:49,513]       |                                   ^
[2025-05-17 16:15:49,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29056:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29056 | assign sext_ln186_563_fu_14378_p1 = $signed(local_temp_V_932_fu_13642_p4);
[2025-05-17 16:15:49,514]       |                                   ^
[2025-05-17 16:15:49,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29058:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29058 | assign sext_ln186_564_fu_14396_p1 = $signed(select_ln90_308_fu_14388_p3);
[2025-05-17 16:15:49,514]       |                                   ^
[2025-05-17 16:15:49,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29060:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29060 | assign sext_ln186_565_fu_14400_p1 = $signed(local_temp_V_933_fu_13652_p4);
[2025-05-17 16:15:49,514]       |                                   ^
[2025-05-17 16:15:49,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29062:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29062 | assign sext_ln186_566_fu_14418_p1 = $signed(select_ln90_309_fu_14410_p3);
[2025-05-17 16:15:49,514]       |                                   ^
[2025-05-17 16:15:49,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29064 | assign sext_ln186_567_fu_14422_p1 = $signed(local_temp_V_934_fu_13662_p4);
[2025-05-17 16:15:49,514]       |                                   ^
[2025-05-17 16:15:49,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29066:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29066 | assign sext_ln186_568_fu_14440_p1 = $signed(select_ln90_310_fu_14432_p3);
[2025-05-17 16:15:49,514]       |                                   ^
[2025-05-17 16:15:49,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29068:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29068 | assign sext_ln186_569_fu_14444_p1 = $signed(local_temp_V_935_fu_13672_p4);
[2025-05-17 16:15:49,514]       |                                   ^
[2025-05-17 16:15:49,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29070:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29070 | assign sext_ln186_56_fu_5484_p1 = $signed(select_ln90_48_fu_5476_p3);
[2025-05-17 16:15:49,514]       |                                 ^
[2025-05-17 16:15:49,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29072:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29072 | assign sext_ln186_570_fu_14462_p1 = $signed(select_ln90_311_fu_14454_p3);
[2025-05-17 16:15:49,514]       |                                   ^
[2025-05-17 16:15:49,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29074:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29074 | assign sext_ln186_571_fu_14466_p1 = $signed(local_temp_V_936_fu_13682_p4);
[2025-05-17 16:15:49,514]       |                                   ^
[2025-05-17 16:15:49,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29076:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29076 | assign sext_ln186_572_fu_14484_p1 = $signed(select_ln90_312_fu_14476_p3);
[2025-05-17 16:15:49,514]       |                                   ^
[2025-05-17 16:15:49,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29078:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,514] 29078 | assign sext_ln186_573_fu_14488_p1 = $signed(local_temp_V_937_fu_13692_p4);
[2025-05-17 16:15:49,514]       |                                   ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29080:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,515] 29080 | assign sext_ln186_574_fu_14506_p1 = $signed(select_ln90_313_fu_14498_p3);
[2025-05-17 16:15:49,515]       |                                   ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29082:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,515] 29082 | assign sext_ln186_575_fu_14510_p1 = $signed(local_temp_V_938_fu_13702_p4);
[2025-05-17 16:15:49,515]       |                                   ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29084:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,515] 29084 | assign sext_ln186_576_fu_14528_p1 = $signed(select_ln90_314_fu_14520_p3);
[2025-05-17 16:15:49,515]       |                                   ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,515] 29086 | assign sext_ln186_577_fu_14532_p1 = $signed(local_temp_V_939_fu_13712_p4);
[2025-05-17 16:15:49,515]       |                                   ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29088:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,515] 29088 | assign sext_ln186_578_fu_14550_p1 = $signed(select_ln90_315_fu_14542_p3);
[2025-05-17 16:15:49,515]       |                                   ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29090:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,515] 29090 | assign sext_ln186_579_fu_14554_p1 = $signed(local_temp_V_940_fu_13722_p4);
[2025-05-17 16:15:49,515]       |                                   ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29092:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,515] 29092 | assign sext_ln186_57_fu_5488_p1 = $signed(local_temp_V_673_fu_4980_p4);
[2025-05-17 16:15:49,515]       |                                 ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29094:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,515] 29094 | assign sext_ln186_580_fu_14572_p1 = $signed(select_ln90_316_fu_14564_p3);
[2025-05-17 16:15:49,515]       |                                   ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29096:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,515] 29096 | assign sext_ln186_581_fu_14576_p1 = $signed(local_temp_V_941_fu_13732_p4);
[2025-05-17 16:15:49,515]       |                                   ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29098:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,515] 29098 | assign sext_ln186_582_fu_14586_p1 = $signed(local_temp_V_942_fu_13742_p4);
[2025-05-17 16:15:49,515]       |                                   ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29100:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,515] 29100 | assign sext_ln186_583_fu_14604_p1 = $signed(select_ln90_318_fu_14596_p3);
[2025-05-17 16:15:49,515]       |                                   ^
[2025-05-17 16:15:49,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29102 | assign sext_ln186_584_fu_14608_p1 = $signed(local_temp_V_943_fu_13752_p4);
[2025-05-17 16:15:49,516]       |                                   ^
[2025-05-17 16:15:49,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29104:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29104 | assign sext_ln186_585_fu_15174_p1 = $signed(local_temp_V_944_fu_14774_p4);
[2025-05-17 16:15:49,516]       |                                   ^
[2025-05-17 16:15:49,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29106:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29106 | assign sext_ln186_586_fu_15192_p1 = $signed(select_ln90_320_fu_15184_p3);
[2025-05-17 16:15:49,516]       |                                   ^
[2025-05-17 16:15:49,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29108:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29108 | assign sext_ln186_587_fu_15196_p1 = $signed(local_temp_V_945_fu_14784_p4);
[2025-05-17 16:15:49,516]       |                                   ^
[2025-05-17 16:15:49,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29110:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29110 | assign sext_ln186_588_fu_15214_p1 = $signed(select_ln90_321_fu_15206_p3);
[2025-05-17 16:15:49,516]       |                                   ^
[2025-05-17 16:15:49,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29112 | assign sext_ln186_589_fu_15218_p1 = $signed(local_temp_V_946_fu_14794_p4);
[2025-05-17 16:15:49,516]       |                                   ^
[2025-05-17 16:15:49,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29114:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29114 | assign sext_ln186_58_fu_5506_p1 = $signed(select_ln90_49_fu_5498_p3);
[2025-05-17 16:15:49,516]       |                                 ^
[2025-05-17 16:15:49,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29116:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29116 | assign sext_ln186_590_fu_15236_p1 = $signed(select_ln90_322_fu_15228_p3);
[2025-05-17 16:15:49,516]       |                                   ^
[2025-05-17 16:15:49,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29118:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29118 | assign sext_ln186_591_fu_15240_p1 = $signed(local_temp_V_947_fu_14804_p4);
[2025-05-17 16:15:49,516]       |                                   ^
[2025-05-17 16:15:49,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29120:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29120 | assign sext_ln186_592_fu_15258_p1 = $signed(select_ln90_323_fu_15250_p3);
[2025-05-17 16:15:49,516]       |                                   ^
[2025-05-17 16:15:49,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29122:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29122 | assign sext_ln186_593_fu_15262_p1 = $signed(local_temp_V_948_fu_14814_p4);
[2025-05-17 16:15:49,516]       |                                   ^
[2025-05-17 16:15:49,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29124:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,516] 29124 | assign sext_ln186_594_fu_15280_p1 = $signed(select_ln90_324_fu_15272_p3);
[2025-05-17 16:15:49,516]       |                                   ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29126:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,517] 29126 | assign sext_ln186_595_fu_15284_p1 = $signed(local_temp_V_949_fu_14824_p4);
[2025-05-17 16:15:49,517]       |                                   ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29128:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,517] 29128 | assign sext_ln186_596_fu_15302_p1 = $signed(select_ln90_325_fu_15294_p3);
[2025-05-17 16:15:49,517]       |                                   ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29130:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,517] 29130 | assign sext_ln186_597_fu_15306_p1 = $signed(local_temp_V_950_fu_14834_p4);
[2025-05-17 16:15:49,517]       |                                   ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29132:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,517] 29132 | assign sext_ln186_598_fu_15324_p1 = $signed(select_ln90_326_fu_15316_p3);
[2025-05-17 16:15:49,517]       |                                   ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29134:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,517] 29134 | assign sext_ln186_599_fu_15328_p1 = $signed(local_temp_V_951_fu_14844_p4);
[2025-05-17 16:15:49,517]       |                                   ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29136:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,517] 29136 | assign sext_ln186_59_fu_5510_p1 = $signed(local_temp_V_674_fu_4990_p4);
[2025-05-17 16:15:49,517]       |                                 ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29138:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,517] 29138 | assign sext_ln186_5_fu_3746_p1 = $signed(local_temp_V_630_fu_3226_p4);
[2025-05-17 16:15:49,517]       |                                ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29140:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,517] 29140 | assign sext_ln186_600_fu_15346_p1 = $signed(select_ln90_327_fu_15338_p3);
[2025-05-17 16:15:49,517]       |                                   ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29142:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,517] 29142 | assign sext_ln186_601_fu_15350_p1 = $signed(local_temp_V_952_fu_14854_p4);
[2025-05-17 16:15:49,517]       |                                   ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29144:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,517] 29144 | assign sext_ln186_602_fu_15368_p1 = $signed(select_ln90_328_fu_15360_p3);
[2025-05-17 16:15:49,517]       |                                   ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29146:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,517] 29146 | assign sext_ln186_603_fu_15372_p1 = $signed(local_temp_V_953_fu_14864_p4);
[2025-05-17 16:15:49,517]       |                                   ^
[2025-05-17 16:15:49,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29148:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29148 | assign sext_ln186_604_fu_15390_p1 = $signed(select_ln90_329_fu_15382_p3);
[2025-05-17 16:15:49,518]       |                                   ^
[2025-05-17 16:15:49,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29150:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29150 | assign sext_ln186_605_fu_15394_p1 = $signed(local_temp_V_954_fu_14874_p4);
[2025-05-17 16:15:49,518]       |                                   ^
[2025-05-17 16:15:49,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29152:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29152 | assign sext_ln186_606_fu_15412_p1 = $signed(select_ln90_330_fu_15404_p3);
[2025-05-17 16:15:49,518]       |                                   ^
[2025-05-17 16:15:49,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29154:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29154 | assign sext_ln186_607_fu_15416_p1 = $signed(local_temp_V_955_fu_14884_p4);
[2025-05-17 16:15:49,518]       |                                   ^
[2025-05-17 16:15:49,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29156:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29156 | assign sext_ln186_608_fu_15434_p1 = $signed(select_ln90_331_fu_15426_p3);
[2025-05-17 16:15:49,518]       |                                   ^
[2025-05-17 16:15:49,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29158:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29158 | assign sext_ln186_609_fu_15438_p1 = $signed(local_temp_V_956_fu_14894_p4);
[2025-05-17 16:15:49,518]       |                                   ^
[2025-05-17 16:15:49,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29160:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29160 | assign sext_ln186_60_fu_5528_p1 = $signed(select_ln90_50_fu_5520_p3);
[2025-05-17 16:15:49,518]       |                                 ^
[2025-05-17 16:15:49,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29162:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29162 | assign sext_ln186_610_fu_15456_p1 = $signed(select_ln90_332_fu_15448_p3);
[2025-05-17 16:15:49,518]       |                                   ^
[2025-05-17 16:15:49,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29164:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29164 | assign sext_ln186_611_fu_15460_p1 = $signed(local_temp_V_957_fu_14904_p4);
[2025-05-17 16:15:49,518]       |                                   ^
[2025-05-17 16:15:49,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29166:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29166 | assign sext_ln186_612_fu_15478_p1 = $signed(select_ln90_333_fu_15470_p3);
[2025-05-17 16:15:49,518]       |                                   ^
[2025-05-17 16:15:49,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29168:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29168 | assign sext_ln186_613_fu_15482_p1 = $signed(local_temp_V_958_fu_14914_p4);
[2025-05-17 16:15:49,518]       |                                   ^
[2025-05-17 16:15:49,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29170:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,518] 29170 | assign sext_ln186_614_fu_15500_p1 = $signed(select_ln90_334_fu_15492_p3);
[2025-05-17 16:15:49,519]       |                                   ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29172:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,519] 29172 | assign sext_ln186_615_fu_15504_p1 = $signed(local_temp_V_959_fu_14924_p4);
[2025-05-17 16:15:49,519]       |                                   ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29174:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,519] 29174 | assign sext_ln186_616_fu_15522_p1 = $signed(select_ln90_335_fu_15514_p3);
[2025-05-17 16:15:49,519]       |                                   ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29176:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,519] 29176 | assign sext_ln186_617_fu_15526_p1 = $signed(local_temp_V_960_fu_14934_p4);
[2025-05-17 16:15:49,519]       |                                   ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29178:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,519] 29178 | assign sext_ln186_618_fu_15544_p1 = $signed(select_ln90_336_fu_15536_p3);
[2025-05-17 16:15:49,519]       |                                   ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,519] 29180 | assign sext_ln186_619_fu_15548_p1 = $signed(local_temp_V_961_fu_14944_p4);
[2025-05-17 16:15:49,519]       |                                   ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29182:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,519] 29182 | assign sext_ln186_61_fu_5532_p1 = $signed(local_temp_V_675_fu_5000_p4);
[2025-05-17 16:15:49,519]       |                                 ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29184:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,519] 29184 | assign sext_ln186_620_fu_15566_p1 = $signed(select_ln90_337_fu_15558_p3);
[2025-05-17 16:15:49,519]       |                                   ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29186:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,519] 29186 | assign sext_ln186_621_fu_15570_p1 = $signed(local_temp_V_962_fu_14954_p4);
[2025-05-17 16:15:49,519]       |                                   ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29188:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,519] 29188 | assign sext_ln186_622_fu_15588_p1 = $signed(select_ln90_338_fu_15580_p3);
[2025-05-17 16:15:49,519]       |                                   ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29190:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,519] 29190 | assign sext_ln186_623_fu_15592_p1 = $signed(local_temp_V_963_fu_14964_p4);
[2025-05-17 16:15:49,519]       |                                   ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29192:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,519] 29192 | assign sext_ln186_624_fu_15610_p1 = $signed(select_ln90_339_fu_15602_p3);
[2025-05-17 16:15:49,519]       |                                   ^
[2025-05-17 16:15:49,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29194 | assign sext_ln186_625_fu_15614_p1 = $signed(local_temp_V_964_fu_14974_p4);
[2025-05-17 16:15:49,520]       |                                   ^
[2025-05-17 16:15:49,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29196:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29196 | assign sext_ln186_626_fu_15632_p1 = $signed(select_ln90_340_fu_15624_p3);
[2025-05-17 16:15:49,520]       |                                   ^
[2025-05-17 16:15:49,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29198:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29198 | assign sext_ln186_627_fu_15636_p1 = $signed(local_temp_V_965_fu_14984_p4);
[2025-05-17 16:15:49,520]       |                                   ^
[2025-05-17 16:15:49,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29200:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29200 | assign sext_ln186_628_fu_15654_p1 = $signed(select_ln90_341_fu_15646_p3);
[2025-05-17 16:15:49,520]       |                                   ^
[2025-05-17 16:15:49,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29202:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29202 | assign sext_ln186_629_fu_15658_p1 = $signed(local_temp_V_966_fu_14994_p4);
[2025-05-17 16:15:49,520]       |                                   ^
[2025-05-17 16:15:49,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29204:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29204 | assign sext_ln186_62_fu_5550_p1 = $signed(select_ln90_51_fu_5542_p3);
[2025-05-17 16:15:49,520]       |                                 ^
[2025-05-17 16:15:49,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29206:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29206 | assign sext_ln186_630_fu_15676_p1 = $signed(select_ln90_342_fu_15668_p3);
[2025-05-17 16:15:49,520]       |                                   ^
[2025-05-17 16:15:49,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29208:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29208 | assign sext_ln186_631_fu_15680_p1 = $signed(local_temp_V_967_fu_15004_p4);
[2025-05-17 16:15:49,520]       |                                   ^
[2025-05-17 16:15:49,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29210:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29210 | assign sext_ln186_632_fu_15698_p1 = $signed(select_ln90_343_fu_15690_p3);
[2025-05-17 16:15:49,520]       |                                   ^
[2025-05-17 16:15:49,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29212:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29212 | assign sext_ln186_633_fu_15702_p1 = $signed(local_temp_V_968_fu_15014_p4);
[2025-05-17 16:15:49,520]       |                                   ^
[2025-05-17 16:15:49,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29214:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29214 | assign sext_ln186_634_fu_15720_p1 = $signed(select_ln90_344_fu_15712_p3);
[2025-05-17 16:15:49,520]       |                                   ^
[2025-05-17 16:15:49,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,520] 29216 | assign sext_ln186_635_fu_15724_p1 = $signed(local_temp_V_969_fu_15024_p4);
[2025-05-17 16:15:49,521]       |                                   ^
[2025-05-17 16:15:49,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29218:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,521] 29218 | assign sext_ln186_636_fu_15742_p1 = $signed(select_ln90_345_fu_15734_p3);
[2025-05-17 16:15:49,521]       |                                   ^
[2025-05-17 16:15:49,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29220:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,521] 29220 | assign sext_ln186_637_fu_15746_p1 = $signed(local_temp_V_970_fu_15034_p4);
[2025-05-17 16:15:49,521]       |                                   ^
[2025-05-17 16:15:49,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29222:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,521] 29222 | assign sext_ln186_638_fu_15764_p1 = $signed(select_ln90_346_fu_15756_p3);
[2025-05-17 16:15:49,521]       |                                   ^
[2025-05-17 16:15:49,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29224:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,521] 29224 | assign sext_ln186_639_fu_15768_p1 = $signed(local_temp_V_971_fu_15044_p4);
[2025-05-17 16:15:49,521]       |                                   ^
[2025-05-17 16:15:49,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29226:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,521] 29226 | assign sext_ln186_63_fu_5554_p1 = $signed(local_temp_V_676_fu_5010_p4);
[2025-05-17 16:15:49,521]       |                                 ^
[2025-05-17 16:15:49,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29228:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,521] 29228 | assign sext_ln186_640_fu_15786_p1 = $signed(select_ln90_347_fu_15778_p3);
[2025-05-17 16:15:49,521]       |                                   ^
[2025-05-17 16:15:49,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29230:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,521] 29230 | assign sext_ln186_641_fu_15790_p1 = $signed(local_temp_V_972_fu_15054_p4);
[2025-05-17 16:15:49,521]       |                                   ^
[2025-05-17 16:15:49,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29232:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,521] 29232 | assign sext_ln186_642_fu_15808_p1 = $signed(select_ln90_348_fu_15800_p3);
[2025-05-17 16:15:49,521]       |                                   ^
[2025-05-17 16:15:49,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29234:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,521] 29234 | assign sext_ln186_643_fu_15812_p1 = $signed(local_temp_V_973_fu_15064_p4);
[2025-05-17 16:15:49,521]       |                                   ^
[2025-05-17 16:15:49,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29236:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,521] 29236 | assign sext_ln186_644_fu_15830_p1 = $signed(select_ln90_349_fu_15822_p3);
[2025-05-17 16:15:49,521]       |                                   ^
[2025-05-17 16:15:49,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29238:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,521] 29238 | assign sext_ln186_645_fu_15834_p1 = $signed(local_temp_V_974_fu_15074_p4);
[2025-05-17 16:15:49,521]       |                                   ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29240:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,522] 29240 | assign sext_ln186_646_fu_15852_p1 = $signed(select_ln90_350_fu_15844_p3);
[2025-05-17 16:15:49,522]       |                                   ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29242:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,522] 29242 | assign sext_ln186_647_fu_15856_p1 = $signed(local_temp_V_975_fu_15084_p4);
[2025-05-17 16:15:49,522]       |                                   ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29244:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,522] 29244 | assign sext_ln186_648_fu_15874_p1 = $signed(select_ln90_351_fu_15866_p3);
[2025-05-17 16:15:49,522]       |                                   ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29246:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,522] 29246 | assign sext_ln186_649_fu_15878_p1 = $signed(local_temp_V_976_fu_15094_p4);
[2025-05-17 16:15:49,522]       |                                   ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29248:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,522] 29248 | assign sext_ln186_64_fu_5572_p1 = $signed(select_ln90_52_fu_5564_p3);
[2025-05-17 16:15:49,522]       |                                 ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29250:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,522] 29250 | assign sext_ln186_650_fu_15896_p1 = $signed(select_ln90_352_fu_15888_p3);
[2025-05-17 16:15:49,522]       |                                   ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29252:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,522] 29252 | assign sext_ln186_651_fu_15900_p1 = $signed(local_temp_V_977_fu_15104_p4);
[2025-05-17 16:15:49,522]       |                                   ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29254:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,522] 29254 | assign sext_ln186_652_fu_15918_p1 = $signed(select_ln90_353_fu_15910_p3);
[2025-05-17 16:15:49,522]       |                                   ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29256:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,522] 29256 | assign sext_ln186_653_fu_15922_p1 = $signed(local_temp_V_978_fu_15114_p4);
[2025-05-17 16:15:49,522]       |                                   ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29258:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,522] 29258 | assign sext_ln186_654_fu_15940_p1 = $signed(select_ln90_354_fu_15932_p3);
[2025-05-17 16:15:49,522]       |                                   ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29260:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,522] 29260 | assign sext_ln186_655_fu_15944_p1 = $signed(local_temp_V_979_fu_15124_p4);
[2025-05-17 16:15:49,522]       |                                   ^
[2025-05-17 16:15:49,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29262:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29262 | assign sext_ln186_656_fu_15962_p1 = $signed(select_ln90_355_fu_15954_p3);
[2025-05-17 16:15:49,523]       |                                   ^
[2025-05-17 16:15:49,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29264:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29264 | assign sext_ln186_657_fu_15966_p1 = $signed(local_temp_V_980_fu_15134_p4);
[2025-05-17 16:15:49,523]       |                                   ^
[2025-05-17 16:15:49,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29266:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29266 | assign sext_ln186_658_fu_15984_p1 = $signed(select_ln90_356_fu_15976_p3);
[2025-05-17 16:15:49,523]       |                                   ^
[2025-05-17 16:15:49,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29268:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29268 | assign sext_ln186_659_fu_15988_p1 = $signed(local_temp_V_981_fu_15144_p4);
[2025-05-17 16:15:49,523]       |                                   ^
[2025-05-17 16:15:49,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29270:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29270 | assign sext_ln186_65_fu_5576_p1 = $signed(local_temp_V_677_fu_5020_p4);
[2025-05-17 16:15:49,523]       |                                 ^
[2025-05-17 16:15:49,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29272:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29272 | assign sext_ln186_660_fu_15998_p1 = $signed(local_temp_V_982_fu_15154_p4);
[2025-05-17 16:15:49,523]       |                                   ^
[2025-05-17 16:15:49,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29274:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29274 | assign sext_ln186_661_fu_16016_p1 = $signed(select_ln90_358_fu_16008_p3);
[2025-05-17 16:15:49,523]       |                                   ^
[2025-05-17 16:15:49,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29276:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29276 | assign sext_ln186_662_fu_16020_p1 = $signed(local_temp_V_983_fu_15164_p4);
[2025-05-17 16:15:49,523]       |                                   ^
[2025-05-17 16:15:49,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29278:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29278 | assign sext_ln186_663_fu_16586_p1 = $signed(local_temp_V_984_fu_16186_p4);
[2025-05-17 16:15:49,523]       |                                   ^
[2025-05-17 16:15:49,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29280:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29280 | assign sext_ln186_664_fu_16604_p1 = $signed(select_ln90_360_fu_16596_p3);
[2025-05-17 16:15:49,523]       |                                   ^
[2025-05-17 16:15:49,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29282:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29282 | assign sext_ln186_665_fu_16608_p1 = $signed(local_temp_V_985_fu_16196_p4);
[2025-05-17 16:15:49,523]       |                                   ^
[2025-05-17 16:15:49,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29284:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,523] 29284 | assign sext_ln186_666_fu_16626_p1 = $signed(select_ln90_361_fu_16618_p3);
[2025-05-17 16:15:49,523]       |                                   ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29286:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,524] 29286 | assign sext_ln186_667_fu_16630_p1 = $signed(local_temp_V_986_fu_16206_p4);
[2025-05-17 16:15:49,524]       |                                   ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29288:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,524] 29288 | assign sext_ln186_668_fu_16648_p1 = $signed(select_ln90_362_fu_16640_p3);
[2025-05-17 16:15:49,524]       |                                   ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29290:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,524] 29290 | assign sext_ln186_669_fu_16652_p1 = $signed(local_temp_V_987_fu_16216_p4);
[2025-05-17 16:15:49,524]       |                                   ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29292:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,524] 29292 | assign sext_ln186_66_fu_5594_p1 = $signed(select_ln90_53_fu_5586_p3);
[2025-05-17 16:15:49,524]       |                                 ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29294:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,524] 29294 | assign sext_ln186_670_fu_16670_p1 = $signed(select_ln90_363_fu_16662_p3);
[2025-05-17 16:15:49,524]       |                                   ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29296:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,524] 29296 | assign sext_ln186_671_fu_16674_p1 = $signed(local_temp_V_988_fu_16226_p4);
[2025-05-17 16:15:49,524]       |                                   ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29298:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,524] 29298 | assign sext_ln186_672_fu_16692_p1 = $signed(select_ln90_364_fu_16684_p3);
[2025-05-17 16:15:49,524]       |                                   ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29300:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,524] 29300 | assign sext_ln186_673_fu_16696_p1 = $signed(local_temp_V_989_fu_16236_p4);
[2025-05-17 16:15:49,524]       |                                   ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29302:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,524] 29302 | assign sext_ln186_674_fu_16714_p1 = $signed(select_ln90_365_fu_16706_p3);
[2025-05-17 16:15:49,524]       |                                   ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29304:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,524] 29304 | assign sext_ln186_675_fu_16718_p1 = $signed(local_temp_V_990_fu_16246_p4);
[2025-05-17 16:15:49,524]       |                                   ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29306:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,524] 29306 | assign sext_ln186_676_fu_16736_p1 = $signed(select_ln90_366_fu_16728_p3);
[2025-05-17 16:15:49,524]       |                                   ^
[2025-05-17 16:15:49,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29308:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29308 | assign sext_ln186_677_fu_16740_p1 = $signed(local_temp_V_991_fu_16256_p4);
[2025-05-17 16:15:49,525]       |                                   ^
[2025-05-17 16:15:49,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29310:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29310 | assign sext_ln186_678_fu_16758_p1 = $signed(select_ln90_367_fu_16750_p3);
[2025-05-17 16:15:49,525]       |                                   ^
[2025-05-17 16:15:49,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29312:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29312 | assign sext_ln186_679_fu_16762_p1 = $signed(local_temp_V_992_fu_16266_p4);
[2025-05-17 16:15:49,525]       |                                   ^
[2025-05-17 16:15:49,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29314:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29314 | assign sext_ln186_67_fu_5598_p1 = $signed(local_temp_V_678_fu_5030_p4);
[2025-05-17 16:15:49,525]       |                                 ^
[2025-05-17 16:15:49,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29316:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29316 | assign sext_ln186_680_fu_16780_p1 = $signed(select_ln90_368_fu_16772_p3);
[2025-05-17 16:15:49,525]       |                                   ^
[2025-05-17 16:15:49,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29318:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29318 | assign sext_ln186_681_fu_16784_p1 = $signed(local_temp_V_993_fu_16276_p4);
[2025-05-17 16:15:49,525]       |                                   ^
[2025-05-17 16:15:49,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29320:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29320 | assign sext_ln186_682_fu_16802_p1 = $signed(select_ln90_369_fu_16794_p3);
[2025-05-17 16:15:49,525]       |                                   ^
[2025-05-17 16:15:49,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29322:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29322 | assign sext_ln186_683_fu_16806_p1 = $signed(local_temp_V_994_fu_16286_p4);
[2025-05-17 16:15:49,525]       |                                   ^
[2025-05-17 16:15:49,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29324:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29324 | assign sext_ln186_684_fu_16824_p1 = $signed(select_ln90_370_fu_16816_p3);
[2025-05-17 16:15:49,525]       |                                   ^
[2025-05-17 16:15:49,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29326:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29326 | assign sext_ln186_685_fu_16828_p1 = $signed(local_temp_V_995_fu_16296_p4);
[2025-05-17 16:15:49,525]       |                                   ^
[2025-05-17 16:15:49,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29328:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29328 | assign sext_ln186_686_fu_16846_p1 = $signed(select_ln90_371_fu_16838_p3);
[2025-05-17 16:15:49,525]       |                                   ^
[2025-05-17 16:15:49,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29330:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,525] 29330 | assign sext_ln186_687_fu_16850_p1 = $signed(local_temp_V_996_fu_16306_p4);
[2025-05-17 16:15:49,525]       |                                   ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29332:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,526] 29332 | assign sext_ln186_688_fu_16868_p1 = $signed(select_ln90_372_fu_16860_p3);
[2025-05-17 16:15:49,526]       |                                   ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29334:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,526] 29334 | assign sext_ln186_689_fu_16872_p1 = $signed(local_temp_V_997_fu_16316_p4);
[2025-05-17 16:15:49,526]       |                                   ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29336:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,526] 29336 | assign sext_ln186_68_fu_5616_p1 = $signed(select_ln90_54_fu_5608_p3);
[2025-05-17 16:15:49,526]       |                                 ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29338:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,526] 29338 | assign sext_ln186_690_fu_16890_p1 = $signed(select_ln90_373_fu_16882_p3);
[2025-05-17 16:15:49,526]       |                                   ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29340:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,526] 29340 | assign sext_ln186_691_fu_16894_p1 = $signed(local_temp_V_998_fu_16326_p4);
[2025-05-17 16:15:49,526]       |                                   ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29342:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,526] 29342 | assign sext_ln186_692_fu_16912_p1 = $signed(select_ln90_374_fu_16904_p3);
[2025-05-17 16:15:49,526]       |                                   ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29344:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,526] 29344 | assign sext_ln186_693_fu_16916_p1 = $signed(local_temp_V_999_fu_16336_p4);
[2025-05-17 16:15:49,526]       |                                   ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29346:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,526] 29346 | assign sext_ln186_694_fu_16934_p1 = $signed(select_ln90_375_fu_16926_p3);
[2025-05-17 16:15:49,526]       |                                   ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29348:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,526] 29348 | assign sext_ln186_695_fu_16938_p1 = $signed(local_temp_V_1000_fu_16346_p4);
[2025-05-17 16:15:49,526]       |                                   ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29350:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,526] 29350 | assign sext_ln186_696_fu_16956_p1 = $signed(select_ln90_376_fu_16948_p3);
[2025-05-17 16:15:49,526]       |                                   ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29352:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,526] 29352 | assign sext_ln186_697_fu_16960_p1 = $signed(local_temp_V_1001_fu_16356_p4);
[2025-05-17 16:15:49,526]       |                                   ^
[2025-05-17 16:15:49,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29354:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,527] 29354 | assign sext_ln186_698_fu_16978_p1 = $signed(select_ln90_377_fu_16970_p3);
[2025-05-17 16:15:49,527]       |                                   ^
[2025-05-17 16:15:49,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29356:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,527] 29356 | assign sext_ln186_699_fu_16982_p1 = $signed(local_temp_V_1002_fu_16366_p4);
[2025-05-17 16:15:49,527]       |                                   ^
[2025-05-17 16:15:49,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29358:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,527] 29358 | assign sext_ln186_69_fu_5620_p1 = $signed(local_temp_V_679_fu_5040_p4);
[2025-05-17 16:15:49,527]       |                                 ^
[2025-05-17 16:15:49,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29360:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,527] 29360 | assign sext_ln186_6_fu_3776_p1 = $signed(local_temp_V_631_fu_3236_p4);
[2025-05-17 16:15:49,527]       |                                ^
[2025-05-17 16:15:49,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29362:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,527] 29362 | assign sext_ln186_700_fu_17000_p1 = $signed(select_ln90_378_fu_16992_p3);
[2025-05-17 16:15:49,527]       |                                   ^
[2025-05-17 16:15:49,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29364:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,527] 29364 | assign sext_ln186_701_fu_17004_p1 = $signed(local_temp_V_1003_fu_16376_p4);
[2025-05-17 16:15:49,527]       |                                   ^
[2025-05-17 16:15:49,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29366:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,527] 29366 | assign sext_ln186_702_fu_17022_p1 = $signed(select_ln90_379_fu_17014_p3);
[2025-05-17 16:15:49,527]       |                                   ^
[2025-05-17 16:15:49,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29368:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,527] 29368 | assign sext_ln186_703_fu_17026_p1 = $signed(local_temp_V_1004_fu_16386_p4);
[2025-05-17 16:15:49,527]       |                                   ^
[2025-05-17 16:15:49,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29370:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,527] 29370 | assign sext_ln186_704_fu_17044_p1 = $signed(select_ln90_380_fu_17036_p3);
[2025-05-17 16:15:49,527]       |                                   ^
[2025-05-17 16:15:49,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29372:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,527] 29372 | assign sext_ln186_705_fu_17048_p1 = $signed(local_temp_V_1005_fu_16396_p4);
[2025-05-17 16:15:49,527]       |                                   ^
[2025-05-17 16:15:49,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29374:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,527] 29374 | assign sext_ln186_706_fu_17066_p1 = $signed(select_ln90_381_fu_17058_p3);
[2025-05-17 16:15:49,527]       |                                   ^
[2025-05-17 16:15:49,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29376:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29376 | assign sext_ln186_707_fu_17070_p1 = $signed(local_temp_V_1006_fu_16406_p4);
[2025-05-17 16:15:49,528]       |                                   ^
[2025-05-17 16:15:49,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29378:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29378 | assign sext_ln186_708_fu_17088_p1 = $signed(select_ln90_382_fu_17080_p3);
[2025-05-17 16:15:49,528]       |                                   ^
[2025-05-17 16:15:49,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29380:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29380 | assign sext_ln186_709_fu_17092_p1 = $signed(local_temp_V_1007_fu_16416_p4);
[2025-05-17 16:15:49,528]       |                                   ^
[2025-05-17 16:15:49,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29382:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29382 | assign sext_ln186_70_fu_5638_p1 = $signed(select_ln90_55_fu_5630_p3);
[2025-05-17 16:15:49,528]       |                                 ^
[2025-05-17 16:15:49,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29384:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29384 | assign sext_ln186_710_fu_17110_p1 = $signed(select_ln90_383_fu_17102_p3);
[2025-05-17 16:15:49,528]       |                                   ^
[2025-05-17 16:15:49,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29386:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29386 | assign sext_ln186_711_fu_17114_p1 = $signed(local_temp_V_1008_fu_16426_p4);
[2025-05-17 16:15:49,528]       |                                   ^
[2025-05-17 16:15:49,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29388:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29388 | assign sext_ln186_712_fu_17132_p1 = $signed(select_ln90_384_fu_17124_p3);
[2025-05-17 16:15:49,528]       |                                   ^
[2025-05-17 16:15:49,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29390:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29390 | assign sext_ln186_713_fu_17136_p1 = $signed(local_temp_V_1009_fu_16436_p4);
[2025-05-17 16:15:49,528]       |                                   ^
[2025-05-17 16:15:49,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29392:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29392 | assign sext_ln186_714_fu_17154_p1 = $signed(select_ln90_385_fu_17146_p3);
[2025-05-17 16:15:49,528]       |                                   ^
[2025-05-17 16:15:49,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29394:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29394 | assign sext_ln186_715_fu_17158_p1 = $signed(local_temp_V_1010_fu_16446_p4);
[2025-05-17 16:15:49,528]       |                                   ^
[2025-05-17 16:15:49,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29396:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29396 | assign sext_ln186_716_fu_17176_p1 = $signed(select_ln90_386_fu_17168_p3);
[2025-05-17 16:15:49,528]       |                                   ^
[2025-05-17 16:15:49,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29398:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,528] 29398 | assign sext_ln186_717_fu_17180_p1 = $signed(local_temp_V_1011_fu_16456_p4);
[2025-05-17 16:15:49,529]       |                                   ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29400:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,529] 29400 | assign sext_ln186_718_fu_17198_p1 = $signed(select_ln90_387_fu_17190_p3);
[2025-05-17 16:15:49,529]       |                                   ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29402:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,529] 29402 | assign sext_ln186_719_fu_17202_p1 = $signed(local_temp_V_1012_fu_16466_p4);
[2025-05-17 16:15:49,529]       |                                   ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29404:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,529] 29404 | assign sext_ln186_71_fu_5642_p1 = $signed(local_temp_V_680_fu_5050_p4);
[2025-05-17 16:15:49,529]       |                                 ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29406:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,529] 29406 | assign sext_ln186_720_fu_17220_p1 = $signed(select_ln90_388_fu_17212_p3);
[2025-05-17 16:15:49,529]       |                                   ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29408:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,529] 29408 | assign sext_ln186_721_fu_17224_p1 = $signed(local_temp_V_1013_fu_16476_p4);
[2025-05-17 16:15:49,529]       |                                   ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29410:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,529] 29410 | assign sext_ln186_722_fu_17242_p1 = $signed(select_ln90_389_fu_17234_p3);
[2025-05-17 16:15:49,529]       |                                   ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29412:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,529] 29412 | assign sext_ln186_723_fu_17246_p1 = $signed(local_temp_V_1014_fu_16486_p4);
[2025-05-17 16:15:49,529]       |                                   ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29414:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,529] 29414 | assign sext_ln186_724_fu_17264_p1 = $signed(select_ln90_390_fu_17256_p3);
[2025-05-17 16:15:49,529]       |                                   ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29416:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,529] 29416 | assign sext_ln186_725_fu_17268_p1 = $signed(local_temp_V_1015_fu_16496_p4);
[2025-05-17 16:15:49,529]       |                                   ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29418:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,529] 29418 | assign sext_ln186_726_fu_17286_p1 = $signed(select_ln90_391_fu_17278_p3);
[2025-05-17 16:15:49,529]       |                                   ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29420:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,529] 29420 | assign sext_ln186_727_fu_17290_p1 = $signed(local_temp_V_1016_fu_16506_p4);
[2025-05-17 16:15:49,529]       |                                   ^
[2025-05-17 16:15:49,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29422:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,530] 29422 | assign sext_ln186_728_fu_17308_p1 = $signed(select_ln90_392_fu_17300_p3);
[2025-05-17 16:15:49,530]       |                                   ^
[2025-05-17 16:15:49,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29424:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,530] 29424 | assign sext_ln186_729_fu_17312_p1 = $signed(local_temp_V_1017_fu_16516_p4);
[2025-05-17 16:15:49,530]       |                                   ^
[2025-05-17 16:15:49,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29426:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,530] 29426 | assign sext_ln186_72_fu_5660_p1 = $signed(select_ln90_56_fu_5652_p3);
[2025-05-17 16:15:49,530]       |                                 ^
[2025-05-17 16:15:49,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29428:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,530] 29428 | assign sext_ln186_730_fu_17330_p1 = $signed(select_ln90_393_fu_17322_p3);
[2025-05-17 16:15:49,530]       |                                   ^
[2025-05-17 16:15:49,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29430:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,530] 29430 | assign sext_ln186_731_fu_17334_p1 = $signed(local_temp_V_1018_fu_16526_p4);
[2025-05-17 16:15:49,530]       |                                   ^
[2025-05-17 16:15:49,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29432:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,530] 29432 | assign sext_ln186_732_fu_17352_p1 = $signed(select_ln90_394_fu_17344_p3);
[2025-05-17 16:15:49,530]       |                                   ^
[2025-05-17 16:15:49,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29434:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,530] 29434 | assign sext_ln186_733_fu_17356_p1 = $signed(local_temp_V_1019_fu_16536_p4);
[2025-05-17 16:15:49,530]       |                                   ^
[2025-05-17 16:15:49,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29436:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,530] 29436 | assign sext_ln186_734_fu_17374_p1 = $signed(select_ln90_395_fu_17366_p3);
[2025-05-17 16:15:49,530]       |                                   ^
[2025-05-17 16:15:49,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29438:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,530] 29438 | assign sext_ln186_735_fu_17378_p1 = $signed(local_temp_V_1020_fu_16546_p4);
[2025-05-17 16:15:49,530]       |                                   ^
[2025-05-17 16:15:49,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29440:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,530] 29440 | assign sext_ln186_736_fu_17396_p1 = $signed(select_ln90_396_fu_17388_p3);
[2025-05-17 16:15:49,530]       |                                   ^
[2025-05-17 16:15:49,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29442:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,530] 29442 | assign sext_ln186_737_fu_17400_p1 = $signed(local_temp_V_1021_fu_16556_p4);
[2025-05-17 16:15:49,530]       |                                   ^
[2025-05-17 16:15:49,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29444:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29444 | assign sext_ln186_738_fu_17410_p1 = $signed(local_temp_V_1022_fu_16566_p4);
[2025-05-17 16:15:49,531]       |                                   ^
[2025-05-17 16:15:49,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29446:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29446 | assign sext_ln186_739_fu_17428_p1 = $signed(select_ln90_398_fu_17420_p3);
[2025-05-17 16:15:49,531]       |                                   ^
[2025-05-17 16:15:49,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29448:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29448 | assign sext_ln186_73_fu_5664_p1 = $signed(local_temp_V_681_fu_5060_p4);
[2025-05-17 16:15:49,531]       |                                 ^
[2025-05-17 16:15:49,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29450:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29450 | assign sext_ln186_740_fu_17432_p1 = $signed(local_temp_V_1023_fu_16576_p4);
[2025-05-17 16:15:49,531]       |                                   ^
[2025-05-17 16:15:49,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29452:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29452 | assign sext_ln186_741_fu_17998_p1 = $signed(local_temp_V_1024_fu_17598_p4);
[2025-05-17 16:15:49,531]       |                                   ^
[2025-05-17 16:15:49,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29454:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29454 | assign sext_ln186_742_fu_18016_p1 = $signed(select_ln90_400_fu_18008_p3);
[2025-05-17 16:15:49,531]       |                                   ^
[2025-05-17 16:15:49,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29456:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29456 | assign sext_ln186_743_fu_18020_p1 = $signed(local_temp_V_1025_fu_17608_p4);
[2025-05-17 16:15:49,531]       |                                   ^
[2025-05-17 16:15:49,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29458:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29458 | assign sext_ln186_744_fu_18038_p1 = $signed(select_ln90_401_fu_18030_p3);
[2025-05-17 16:15:49,531]       |                                   ^
[2025-05-17 16:15:49,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29460:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29460 | assign sext_ln186_745_fu_18042_p1 = $signed(local_temp_V_1026_fu_17618_p4);
[2025-05-17 16:15:49,531]       |                                   ^
[2025-05-17 16:15:49,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29462:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29462 | assign sext_ln186_746_fu_18060_p1 = $signed(select_ln90_402_fu_18052_p3);
[2025-05-17 16:15:49,531]       |                                   ^
[2025-05-17 16:15:49,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29464:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29464 | assign sext_ln186_747_fu_18064_p1 = $signed(local_temp_V_1027_fu_17628_p4);
[2025-05-17 16:15:49,531]       |                                   ^
[2025-05-17 16:15:49,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29466:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,531] 29466 | assign sext_ln186_748_fu_18082_p1 = $signed(select_ln90_403_fu_18074_p3);
[2025-05-17 16:15:49,532]       |                                   ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29468:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,532] 29468 | assign sext_ln186_749_fu_18086_p1 = $signed(local_temp_V_1028_fu_17638_p4);
[2025-05-17 16:15:49,532]       |                                   ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29470:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,532] 29470 | assign sext_ln186_74_fu_5682_p1 = $signed(select_ln90_57_fu_5674_p3);
[2025-05-17 16:15:49,532]       |                                 ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29472:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,532] 29472 | assign sext_ln186_750_fu_18104_p1 = $signed(select_ln90_404_fu_18096_p3);
[2025-05-17 16:15:49,532]       |                                   ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29474:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,532] 29474 | assign sext_ln186_751_fu_18108_p1 = $signed(local_temp_V_1029_fu_17648_p4);
[2025-05-17 16:15:49,532]       |                                   ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29476:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,532] 29476 | assign sext_ln186_752_fu_18126_p1 = $signed(select_ln90_405_fu_18118_p3);
[2025-05-17 16:15:49,532]       |                                   ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29478:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,532] 29478 | assign sext_ln186_753_fu_18130_p1 = $signed(local_temp_V_1030_fu_17658_p4);
[2025-05-17 16:15:49,532]       |                                   ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29480:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,532] 29480 | assign sext_ln186_754_fu_18148_p1 = $signed(select_ln90_406_fu_18140_p3);
[2025-05-17 16:15:49,532]       |                                   ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29482:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,532] 29482 | assign sext_ln186_755_fu_18152_p1 = $signed(local_temp_V_1031_fu_17668_p4);
[2025-05-17 16:15:49,532]       |                                   ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29484:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,532] 29484 | assign sext_ln186_756_fu_18170_p1 = $signed(select_ln90_407_fu_18162_p3);
[2025-05-17 16:15:49,532]       |                                   ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29486:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,532] 29486 | assign sext_ln186_757_fu_18174_p1 = $signed(local_temp_V_1032_fu_17678_p4);
[2025-05-17 16:15:49,532]       |                                   ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29488:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,532] 29488 | assign sext_ln186_758_fu_18192_p1 = $signed(select_ln90_408_fu_18184_p3);
[2025-05-17 16:15:49,532]       |                                   ^
[2025-05-17 16:15:49,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29490:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,533] 29490 | assign sext_ln186_759_fu_18196_p1 = $signed(local_temp_V_1033_fu_17688_p4);
[2025-05-17 16:15:49,533]       |                                   ^
[2025-05-17 16:15:49,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29492:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,533] 29492 | assign sext_ln186_75_fu_5686_p1 = $signed(local_temp_V_682_fu_5070_p4);
[2025-05-17 16:15:49,533]       |                                 ^
[2025-05-17 16:15:49,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29494:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,533] 29494 | assign sext_ln186_760_fu_18214_p1 = $signed(select_ln90_409_fu_18206_p3);
[2025-05-17 16:15:49,533]       |                                   ^
[2025-05-17 16:15:49,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29496:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,533] 29496 | assign sext_ln186_761_fu_18218_p1 = $signed(local_temp_V_1034_fu_17698_p4);
[2025-05-17 16:15:49,533]       |                                   ^
[2025-05-17 16:15:49,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29498:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,533] 29498 | assign sext_ln186_762_fu_18236_p1 = $signed(select_ln90_410_fu_18228_p3);
[2025-05-17 16:15:49,533]       |                                   ^
[2025-05-17 16:15:49,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29500:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,533] 29500 | assign sext_ln186_763_fu_18240_p1 = $signed(local_temp_V_1035_fu_17708_p4);
[2025-05-17 16:15:49,533]       |                                   ^
[2025-05-17 16:15:49,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29502:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,533] 29502 | assign sext_ln186_764_fu_18258_p1 = $signed(select_ln90_411_fu_18250_p3);
[2025-05-17 16:15:49,533]       |                                   ^
[2025-05-17 16:15:49,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29504:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,533] 29504 | assign sext_ln186_765_fu_18262_p1 = $signed(local_temp_V_1036_fu_17718_p4);
[2025-05-17 16:15:49,533]       |                                   ^
[2025-05-17 16:15:49,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29506:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,533] 29506 | assign sext_ln186_766_fu_18280_p1 = $signed(select_ln90_412_fu_18272_p3);
[2025-05-17 16:15:49,533]       |                                   ^
[2025-05-17 16:15:49,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29508:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,533] 29508 | assign sext_ln186_767_fu_18284_p1 = $signed(local_temp_V_1037_fu_17728_p4);
[2025-05-17 16:15:49,533]       |                                   ^
[2025-05-17 16:15:49,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29510:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,533] 29510 | assign sext_ln186_768_fu_18302_p1 = $signed(select_ln90_413_fu_18294_p3);
[2025-05-17 16:15:49,533]       |                                   ^
[2025-05-17 16:15:49,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29512:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29512 | assign sext_ln186_769_fu_18306_p1 = $signed(local_temp_V_1038_fu_17738_p4);
[2025-05-17 16:15:49,534]       |                                   ^
[2025-05-17 16:15:49,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29514:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29514 | assign sext_ln186_76_fu_5704_p1 = $signed(select_ln90_58_fu_5696_p3);
[2025-05-17 16:15:49,534]       |                                 ^
[2025-05-17 16:15:49,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29516:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29516 | assign sext_ln186_770_fu_18324_p1 = $signed(select_ln90_414_fu_18316_p3);
[2025-05-17 16:15:49,534]       |                                   ^
[2025-05-17 16:15:49,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29518:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29518 | assign sext_ln186_771_fu_18328_p1 = $signed(local_temp_V_1039_fu_17748_p4);
[2025-05-17 16:15:49,534]       |                                   ^
[2025-05-17 16:15:49,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29520:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29520 | assign sext_ln186_772_fu_18346_p1 = $signed(select_ln90_415_fu_18338_p3);
[2025-05-17 16:15:49,534]       |                                   ^
[2025-05-17 16:15:49,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29522:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29522 | assign sext_ln186_773_fu_18350_p1 = $signed(local_temp_V_1040_fu_17758_p4);
[2025-05-17 16:15:49,534]       |                                   ^
[2025-05-17 16:15:49,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29524:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29524 | assign sext_ln186_774_fu_18368_p1 = $signed(select_ln90_416_fu_18360_p3);
[2025-05-17 16:15:49,534]       |                                   ^
[2025-05-17 16:15:49,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29526:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29526 | assign sext_ln186_775_fu_18372_p1 = $signed(local_temp_V_1041_fu_17768_p4);
[2025-05-17 16:15:49,534]       |                                   ^
[2025-05-17 16:15:49,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29528:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29528 | assign sext_ln186_776_fu_18390_p1 = $signed(select_ln90_417_fu_18382_p3);
[2025-05-17 16:15:49,534]       |                                   ^
[2025-05-17 16:15:49,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29530:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29530 | assign sext_ln186_777_fu_18394_p1 = $signed(local_temp_V_1042_fu_17778_p4);
[2025-05-17 16:15:49,534]       |                                   ^
[2025-05-17 16:15:49,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29532:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29532 | assign sext_ln186_778_fu_18412_p1 = $signed(select_ln90_418_fu_18404_p3);
[2025-05-17 16:15:49,534]       |                                   ^
[2025-05-17 16:15:49,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29534:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,534] 29534 | assign sext_ln186_779_fu_18416_p1 = $signed(local_temp_V_1043_fu_17788_p4);
[2025-05-17 16:15:49,534]       |                                   ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29536:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,535] 29536 | assign sext_ln186_77_fu_5708_p1 = $signed(local_temp_V_683_fu_5080_p4);
[2025-05-17 16:15:49,535]       |                                 ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29538:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,535] 29538 | assign sext_ln186_780_fu_18434_p1 = $signed(select_ln90_419_fu_18426_p3);
[2025-05-17 16:15:49,535]       |                                   ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29540:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,535] 29540 | assign sext_ln186_781_fu_18438_p1 = $signed(local_temp_V_1044_fu_17798_p4);
[2025-05-17 16:15:49,535]       |                                   ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29542:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,535] 29542 | assign sext_ln186_782_fu_18456_p1 = $signed(select_ln90_420_fu_18448_p3);
[2025-05-17 16:15:49,535]       |                                   ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29544:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,535] 29544 | assign sext_ln186_783_fu_18460_p1 = $signed(local_temp_V_1045_fu_17808_p4);
[2025-05-17 16:15:49,535]       |                                   ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29546:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,535] 29546 | assign sext_ln186_784_fu_18478_p1 = $signed(select_ln90_421_fu_18470_p3);
[2025-05-17 16:15:49,535]       |                                   ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29548:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,535] 29548 | assign sext_ln186_785_fu_18482_p1 = $signed(local_temp_V_1046_fu_17818_p4);
[2025-05-17 16:15:49,535]       |                                   ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29550:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,535] 29550 | assign sext_ln186_786_fu_18500_p1 = $signed(select_ln90_422_fu_18492_p3);
[2025-05-17 16:15:49,535]       |                                   ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29552:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,535] 29552 | assign sext_ln186_787_fu_18504_p1 = $signed(local_temp_V_1047_fu_17828_p4);
[2025-05-17 16:15:49,535]       |                                   ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29554:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,535] 29554 | assign sext_ln186_788_fu_18522_p1 = $signed(select_ln90_423_fu_18514_p3);
[2025-05-17 16:15:49,535]       |                                   ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29556:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,535] 29556 | assign sext_ln186_789_fu_18526_p1 = $signed(local_temp_V_1048_fu_17838_p4);
[2025-05-17 16:15:49,535]       |                                   ^
[2025-05-17 16:15:49,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29558:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29558 | assign sext_ln186_78_fu_5726_p1 = $signed(select_ln90_59_fu_5718_p3);
[2025-05-17 16:15:49,536]       |                                 ^
[2025-05-17 16:15:49,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29560:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29560 | assign sext_ln186_790_fu_18544_p1 = $signed(select_ln90_424_fu_18536_p3);
[2025-05-17 16:15:49,536]       |                                   ^
[2025-05-17 16:15:49,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29562:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29562 | assign sext_ln186_791_fu_18548_p1 = $signed(local_temp_V_1049_fu_17848_p4);
[2025-05-17 16:15:49,536]       |                                   ^
[2025-05-17 16:15:49,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29564:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29564 | assign sext_ln186_792_fu_18566_p1 = $signed(select_ln90_425_fu_18558_p3);
[2025-05-17 16:15:49,536]       |                                   ^
[2025-05-17 16:15:49,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29566:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29566 | assign sext_ln186_793_fu_18570_p1 = $signed(local_temp_V_1050_fu_17858_p4);
[2025-05-17 16:15:49,536]       |                                   ^
[2025-05-17 16:15:49,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29568:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29568 | assign sext_ln186_794_fu_18588_p1 = $signed(select_ln90_426_fu_18580_p3);
[2025-05-17 16:15:49,536]       |                                   ^
[2025-05-17 16:15:49,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29570:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29570 | assign sext_ln186_795_fu_18592_p1 = $signed(local_temp_V_1051_fu_17868_p4);
[2025-05-17 16:15:49,536]       |                                   ^
[2025-05-17 16:15:49,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29572:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29572 | assign sext_ln186_796_fu_18610_p1 = $signed(select_ln90_427_fu_18602_p3);
[2025-05-17 16:15:49,536]       |                                   ^
[2025-05-17 16:15:49,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29574:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29574 | assign sext_ln186_797_fu_18614_p1 = $signed(local_temp_V_1052_fu_17878_p4);
[2025-05-17 16:15:49,536]       |                                   ^
[2025-05-17 16:15:49,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29576:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29576 | assign sext_ln186_798_fu_18632_p1 = $signed(select_ln90_428_fu_18624_p3);
[2025-05-17 16:15:49,536]       |                                   ^
[2025-05-17 16:15:49,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29578:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29578 | assign sext_ln186_799_fu_18636_p1 = $signed(local_temp_V_1053_fu_17888_p4);
[2025-05-17 16:15:49,536]       |                                   ^
[2025-05-17 16:15:49,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29580:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,536] 29580 | assign sext_ln186_79_fu_5730_p1 = $signed(local_temp_V_684_fu_5090_p4);
[2025-05-17 16:15:49,537]       |                                 ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29582:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,537] 29582 | assign sext_ln186_7_fu_3806_p1 = $signed(local_temp_V_632_fu_3246_p4);
[2025-05-17 16:15:49,537]       |                                ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29584:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,537] 29584 | assign sext_ln186_800_fu_18654_p1 = $signed(select_ln90_429_fu_18646_p3);
[2025-05-17 16:15:49,537]       |                                   ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29586:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,537] 29586 | assign sext_ln186_801_fu_18658_p1 = $signed(local_temp_V_1054_fu_17898_p4);
[2025-05-17 16:15:49,537]       |                                   ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29588:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,537] 29588 | assign sext_ln186_802_fu_18676_p1 = $signed(select_ln90_430_fu_18668_p3);
[2025-05-17 16:15:49,537]       |                                   ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,537] 29590 | assign sext_ln186_803_fu_18680_p1 = $signed(local_temp_V_1055_fu_17908_p4);
[2025-05-17 16:15:49,537]       |                                   ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29592:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,537] 29592 | assign sext_ln186_804_fu_18698_p1 = $signed(select_ln90_431_fu_18690_p3);
[2025-05-17 16:15:49,537]       |                                   ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29594:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,537] 29594 | assign sext_ln186_805_fu_18702_p1 = $signed(local_temp_V_1056_fu_17918_p4);
[2025-05-17 16:15:49,537]       |                                   ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29596:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,537] 29596 | assign sext_ln186_806_fu_18720_p1 = $signed(select_ln90_432_fu_18712_p3);
[2025-05-17 16:15:49,537]       |                                   ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,537] 29598 | assign sext_ln186_807_fu_18724_p1 = $signed(local_temp_V_1057_fu_17928_p4);
[2025-05-17 16:15:49,537]       |                                   ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29600:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,537] 29600 | assign sext_ln186_808_fu_18742_p1 = $signed(select_ln90_433_fu_18734_p3);
[2025-05-17 16:15:49,537]       |                                   ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29602:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,537] 29602 | assign sext_ln186_809_fu_18746_p1 = $signed(local_temp_V_1058_fu_17938_p4);
[2025-05-17 16:15:49,537]       |                                   ^
[2025-05-17 16:15:49,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29604:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,538] 29604 | assign sext_ln186_80_fu_5748_p1 = $signed(select_ln90_60_fu_5740_p3);
[2025-05-17 16:15:49,538]       |                                 ^
[2025-05-17 16:15:49,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29606:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,538] 29606 | assign sext_ln186_810_fu_18764_p1 = $signed(select_ln90_434_fu_18756_p3);
[2025-05-17 16:15:49,538]       |                                   ^
[2025-05-17 16:15:49,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29608:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,538] 29608 | assign sext_ln186_811_fu_18768_p1 = $signed(local_temp_V_1059_fu_17948_p4);
[2025-05-17 16:15:49,538]       |                                   ^
[2025-05-17 16:15:49,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29610:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,538] 29610 | assign sext_ln186_812_fu_18786_p1 = $signed(select_ln90_435_fu_18778_p3);
[2025-05-17 16:15:49,538]       |                                   ^
[2025-05-17 16:15:49,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29612:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,538] 29612 | assign sext_ln186_813_fu_18790_p1 = $signed(local_temp_V_1060_fu_17958_p4);
[2025-05-17 16:15:49,538]       |                                   ^
[2025-05-17 16:15:49,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29614:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,538] 29614 | assign sext_ln186_814_fu_18808_p1 = $signed(select_ln90_436_fu_18800_p3);
[2025-05-17 16:15:49,538]       |                                   ^
[2025-05-17 16:15:49,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29616:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,538] 29616 | assign sext_ln186_815_fu_18812_p1 = $signed(local_temp_V_1061_fu_17968_p4);
[2025-05-17 16:15:49,538]       |                                   ^
[2025-05-17 16:15:49,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29618:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,538] 29618 | assign sext_ln186_816_fu_18822_p1 = $signed(local_temp_V_1062_fu_17978_p4);
[2025-05-17 16:15:49,538]       |                                   ^
[2025-05-17 16:15:49,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29620:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,538] 29620 | assign sext_ln186_817_fu_18840_p1 = $signed(select_ln90_438_fu_18832_p3);
[2025-05-17 16:15:49,538]       |                                   ^
[2025-05-17 16:15:49,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29622:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,538] 29622 | assign sext_ln186_818_fu_18844_p1 = $signed(local_temp_V_1063_fu_17988_p4);
[2025-05-17 16:15:49,538]       |                                   ^
[2025-05-17 16:15:49,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29624:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,538] 29624 | assign sext_ln186_819_fu_19410_p1 = $signed(local_temp_V_1064_fu_19010_p4);
[2025-05-17 16:15:49,538]       |                                   ^
[2025-05-17 16:15:49,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29626:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29626 | assign sext_ln186_81_fu_5752_p1 = $signed(local_temp_V_685_fu_5100_p4);
[2025-05-17 16:15:49,539]       |                                 ^
[2025-05-17 16:15:49,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29628:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29628 | assign sext_ln186_820_fu_19428_p1 = $signed(select_ln90_440_fu_19420_p3);
[2025-05-17 16:15:49,539]       |                                   ^
[2025-05-17 16:15:49,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29630:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29630 | assign sext_ln186_821_fu_19432_p1 = $signed(local_temp_V_1065_fu_19020_p4);
[2025-05-17 16:15:49,539]       |                                   ^
[2025-05-17 16:15:49,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29632:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29632 | assign sext_ln186_822_fu_19450_p1 = $signed(select_ln90_441_fu_19442_p3);
[2025-05-17 16:15:49,539]       |                                   ^
[2025-05-17 16:15:49,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29634:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29634 | assign sext_ln186_823_fu_19454_p1 = $signed(local_temp_V_1066_fu_19030_p4);
[2025-05-17 16:15:49,539]       |                                   ^
[2025-05-17 16:15:49,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29636:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29636 | assign sext_ln186_824_fu_19472_p1 = $signed(select_ln90_442_fu_19464_p3);
[2025-05-17 16:15:49,539]       |                                   ^
[2025-05-17 16:15:49,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29638 | assign sext_ln186_825_fu_19476_p1 = $signed(local_temp_V_1067_fu_19040_p4);
[2025-05-17 16:15:49,539]       |                                   ^
[2025-05-17 16:15:49,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29640:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29640 | assign sext_ln186_826_fu_19494_p1 = $signed(select_ln90_443_fu_19486_p3);
[2025-05-17 16:15:49,539]       |                                   ^
[2025-05-17 16:15:49,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29642:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29642 | assign sext_ln186_827_fu_19498_p1 = $signed(local_temp_V_1068_fu_19050_p4);
[2025-05-17 16:15:49,539]       |                                   ^
[2025-05-17 16:15:49,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29644:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29644 | assign sext_ln186_828_fu_19516_p1 = $signed(select_ln90_444_fu_19508_p3);
[2025-05-17 16:15:49,539]       |                                   ^
[2025-05-17 16:15:49,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29646:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29646 | assign sext_ln186_829_fu_19520_p1 = $signed(local_temp_V_1069_fu_19060_p4);
[2025-05-17 16:15:49,539]       |                                   ^
[2025-05-17 16:15:49,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29648:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,539] 29648 | assign sext_ln186_82_fu_5770_p1 = $signed(select_ln90_61_fu_5762_p3);
[2025-05-17 16:15:49,539]       |                                 ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29650:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,540] 29650 | assign sext_ln186_830_fu_19538_p1 = $signed(select_ln90_445_fu_19530_p3);
[2025-05-17 16:15:49,540]       |                                   ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29652:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,540] 29652 | assign sext_ln186_831_fu_19542_p1 = $signed(local_temp_V_1070_fu_19070_p4);
[2025-05-17 16:15:49,540]       |                                   ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29654:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,540] 29654 | assign sext_ln186_832_fu_19560_p1 = $signed(select_ln90_446_fu_19552_p3);
[2025-05-17 16:15:49,540]       |                                   ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29656:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,540] 29656 | assign sext_ln186_833_fu_19564_p1 = $signed(local_temp_V_1071_fu_19080_p4);
[2025-05-17 16:15:49,540]       |                                   ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29658:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,540] 29658 | assign sext_ln186_834_fu_19582_p1 = $signed(select_ln90_447_fu_19574_p3);
[2025-05-17 16:15:49,540]       |                                   ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29660:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,540] 29660 | assign sext_ln186_835_fu_19586_p1 = $signed(local_temp_V_1072_fu_19090_p4);
[2025-05-17 16:15:49,540]       |                                   ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29662:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,540] 29662 | assign sext_ln186_836_fu_19604_p1 = $signed(select_ln90_448_fu_19596_p3);
[2025-05-17 16:15:49,540]       |                                   ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29664:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,540] 29664 | assign sext_ln186_837_fu_19608_p1 = $signed(local_temp_V_1073_fu_19100_p4);
[2025-05-17 16:15:49,540]       |                                   ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29666:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,540] 29666 | assign sext_ln186_838_fu_19626_p1 = $signed(select_ln90_449_fu_19618_p3);
[2025-05-17 16:15:49,540]       |                                   ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29668:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,540] 29668 | assign sext_ln186_839_fu_19630_p1 = $signed(local_temp_V_1074_fu_19110_p4);
[2025-05-17 16:15:49,540]       |                                   ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29670:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,540] 29670 | assign sext_ln186_83_fu_5774_p1 = $signed(local_temp_V_686_fu_5110_p4);
[2025-05-17 16:15:49,540]       |                                 ^
[2025-05-17 16:15:49,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29672:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29672 | assign sext_ln186_840_fu_19648_p1 = $signed(select_ln90_450_fu_19640_p3);
[2025-05-17 16:15:49,541]       |                                   ^
[2025-05-17 16:15:49,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29674:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29674 | assign sext_ln186_841_fu_19652_p1 = $signed(local_temp_V_1075_fu_19120_p4);
[2025-05-17 16:15:49,541]       |                                   ^
[2025-05-17 16:15:49,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29676:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29676 | assign sext_ln186_842_fu_19670_p1 = $signed(select_ln90_451_fu_19662_p3);
[2025-05-17 16:15:49,541]       |                                   ^
[2025-05-17 16:15:49,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29678:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29678 | assign sext_ln186_843_fu_19674_p1 = $signed(local_temp_V_1076_fu_19130_p4);
[2025-05-17 16:15:49,541]       |                                   ^
[2025-05-17 16:15:49,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29680:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29680 | assign sext_ln186_844_fu_19692_p1 = $signed(select_ln90_452_fu_19684_p3);
[2025-05-17 16:15:49,541]       |                                   ^
[2025-05-17 16:15:49,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29682:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29682 | assign sext_ln186_845_fu_19696_p1 = $signed(local_temp_V_1077_fu_19140_p4);
[2025-05-17 16:15:49,541]       |                                   ^
[2025-05-17 16:15:49,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29684:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29684 | assign sext_ln186_846_fu_19714_p1 = $signed(select_ln90_453_fu_19706_p3);
[2025-05-17 16:15:49,541]       |                                   ^
[2025-05-17 16:15:49,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29686:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29686 | assign sext_ln186_847_fu_19718_p1 = $signed(local_temp_V_1078_fu_19150_p4);
[2025-05-17 16:15:49,541]       |                                   ^
[2025-05-17 16:15:49,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29688:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29688 | assign sext_ln186_848_fu_19736_p1 = $signed(select_ln90_454_fu_19728_p3);
[2025-05-17 16:15:49,541]       |                                   ^
[2025-05-17 16:15:49,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29690:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29690 | assign sext_ln186_849_fu_19740_p1 = $signed(local_temp_V_1079_fu_19160_p4);
[2025-05-17 16:15:49,541]       |                                   ^
[2025-05-17 16:15:49,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29692:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29692 | assign sext_ln186_84_fu_5792_p1 = $signed(select_ln90_62_fu_5784_p3);
[2025-05-17 16:15:49,541]       |                                 ^
[2025-05-17 16:15:49,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29694:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,541] 29694 | assign sext_ln186_850_fu_19758_p1 = $signed(select_ln90_455_fu_19750_p3);
[2025-05-17 16:15:49,541]       |                                   ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29696:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,542] 29696 | assign sext_ln186_851_fu_19762_p1 = $signed(local_temp_V_1080_fu_19170_p4);
[2025-05-17 16:15:49,542]       |                                   ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29698:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,542] 29698 | assign sext_ln186_852_fu_19780_p1 = $signed(select_ln90_456_fu_19772_p3);
[2025-05-17 16:15:49,542]       |                                   ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29700:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,542] 29700 | assign sext_ln186_853_fu_19784_p1 = $signed(local_temp_V_1081_fu_19180_p4);
[2025-05-17 16:15:49,542]       |                                   ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29702:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,542] 29702 | assign sext_ln186_854_fu_19802_p1 = $signed(select_ln90_457_fu_19794_p3);
[2025-05-17 16:15:49,542]       |                                   ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29704:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,542] 29704 | assign sext_ln186_855_fu_19806_p1 = $signed(local_temp_V_1082_fu_19190_p4);
[2025-05-17 16:15:49,542]       |                                   ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29706:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,542] 29706 | assign sext_ln186_856_fu_19824_p1 = $signed(select_ln90_458_fu_19816_p3);
[2025-05-17 16:15:49,542]       |                                   ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29708:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,542] 29708 | assign sext_ln186_857_fu_19828_p1 = $signed(local_temp_V_1083_fu_19200_p4);
[2025-05-17 16:15:49,542]       |                                   ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29710:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,542] 29710 | assign sext_ln186_858_fu_19846_p1 = $signed(select_ln90_459_fu_19838_p3);
[2025-05-17 16:15:49,542]       |                                   ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29712:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,542] 29712 | assign sext_ln186_859_fu_19850_p1 = $signed(local_temp_V_1084_fu_19210_p4);
[2025-05-17 16:15:49,542]       |                                   ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29714:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,542] 29714 | assign sext_ln186_85_fu_5796_p1 = $signed(local_temp_V_687_fu_5120_p4);
[2025-05-17 16:15:49,542]       |                                 ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29716:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,542] 29716 | assign sext_ln186_860_fu_19868_p1 = $signed(select_ln90_460_fu_19860_p3);
[2025-05-17 16:15:49,542]       |                                   ^
[2025-05-17 16:15:49,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29718:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29718 | assign sext_ln186_861_fu_19872_p1 = $signed(local_temp_V_1085_fu_19220_p4);
[2025-05-17 16:15:49,543]       |                                   ^
[2025-05-17 16:15:49,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29720:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29720 | assign sext_ln186_862_fu_19890_p1 = $signed(select_ln90_461_fu_19882_p3);
[2025-05-17 16:15:49,543]       |                                   ^
[2025-05-17 16:15:49,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29722:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29722 | assign sext_ln186_863_fu_19894_p1 = $signed(local_temp_V_1086_fu_19230_p4);
[2025-05-17 16:15:49,543]       |                                   ^
[2025-05-17 16:15:49,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29724:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29724 | assign sext_ln186_864_fu_19912_p1 = $signed(select_ln90_462_fu_19904_p3);
[2025-05-17 16:15:49,543]       |                                   ^
[2025-05-17 16:15:49,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29726:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29726 | assign sext_ln186_865_fu_19916_p1 = $signed(local_temp_V_1087_fu_19240_p4);
[2025-05-17 16:15:49,543]       |                                   ^
[2025-05-17 16:15:49,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29728:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29728 | assign sext_ln186_866_fu_19934_p1 = $signed(select_ln90_463_fu_19926_p3);
[2025-05-17 16:15:49,543]       |                                   ^
[2025-05-17 16:15:49,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29730:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29730 | assign sext_ln186_867_fu_19938_p1 = $signed(local_temp_V_1088_fu_19250_p4);
[2025-05-17 16:15:49,543]       |                                   ^
[2025-05-17 16:15:49,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29732:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29732 | assign sext_ln186_868_fu_19956_p1 = $signed(select_ln90_464_fu_19948_p3);
[2025-05-17 16:15:49,543]       |                                   ^
[2025-05-17 16:15:49,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29734:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29734 | assign sext_ln186_869_fu_19960_p1 = $signed(local_temp_V_1089_fu_19260_p4);
[2025-05-17 16:15:49,543]       |                                   ^
[2025-05-17 16:15:49,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29736:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29736 | assign sext_ln186_86_fu_5814_p1 = $signed(select_ln90_63_fu_5806_p3);
[2025-05-17 16:15:49,543]       |                                 ^
[2025-05-17 16:15:49,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29738:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29738 | assign sext_ln186_870_fu_19978_p1 = $signed(select_ln90_465_fu_19970_p3);
[2025-05-17 16:15:49,543]       |                                   ^
[2025-05-17 16:15:49,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29740:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,543] 29740 | assign sext_ln186_871_fu_19982_p1 = $signed(local_temp_V_1090_fu_19270_p4);
[2025-05-17 16:15:49,543]       |                                   ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29742:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,544] 29742 | assign sext_ln186_872_fu_20000_p1 = $signed(select_ln90_466_fu_19992_p3);
[2025-05-17 16:15:49,544]       |                                   ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29744:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,544] 29744 | assign sext_ln186_873_fu_20004_p1 = $signed(local_temp_V_1091_fu_19280_p4);
[2025-05-17 16:15:49,544]       |                                   ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29746:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,544] 29746 | assign sext_ln186_874_fu_20022_p1 = $signed(select_ln90_467_fu_20014_p3);
[2025-05-17 16:15:49,544]       |                                   ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29748:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,544] 29748 | assign sext_ln186_875_fu_20026_p1 = $signed(local_temp_V_1092_fu_19290_p4);
[2025-05-17 16:15:49,544]       |                                   ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29750:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,544] 29750 | assign sext_ln186_876_fu_20044_p1 = $signed(select_ln90_468_fu_20036_p3);
[2025-05-17 16:15:49,544]       |                                   ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29752:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,544] 29752 | assign sext_ln186_877_fu_20048_p1 = $signed(local_temp_V_1093_fu_19300_p4);
[2025-05-17 16:15:49,544]       |                                   ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29754:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,544] 29754 | assign sext_ln186_878_fu_20066_p1 = $signed(select_ln90_469_fu_20058_p3);
[2025-05-17 16:15:49,544]       |                                   ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29756:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,544] 29756 | assign sext_ln186_879_fu_20070_p1 = $signed(local_temp_V_1094_fu_19310_p4);
[2025-05-17 16:15:49,544]       |                                   ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29758:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,544] 29758 | assign sext_ln186_87_fu_5818_p1 = $signed(local_temp_V_688_fu_5130_p4);
[2025-05-17 16:15:49,544]       |                                 ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29760:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,544] 29760 | assign sext_ln186_880_fu_20088_p1 = $signed(select_ln90_470_fu_20080_p3);
[2025-05-17 16:15:49,544]       |                                   ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29762:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,544] 29762 | assign sext_ln186_881_fu_20092_p1 = $signed(local_temp_V_1095_fu_19320_p4);
[2025-05-17 16:15:49,544]       |                                   ^
[2025-05-17 16:15:49,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29764:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29764 | assign sext_ln186_882_fu_20110_p1 = $signed(select_ln90_471_fu_20102_p3);
[2025-05-17 16:15:49,545]       |                                   ^
[2025-05-17 16:15:49,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29766:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29766 | assign sext_ln186_883_fu_20114_p1 = $signed(local_temp_V_1096_fu_19330_p4);
[2025-05-17 16:15:49,545]       |                                   ^
[2025-05-17 16:15:49,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29768:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29768 | assign sext_ln186_884_fu_20132_p1 = $signed(select_ln90_472_fu_20124_p3);
[2025-05-17 16:15:49,545]       |                                   ^
[2025-05-17 16:15:49,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29770:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29770 | assign sext_ln186_885_fu_20136_p1 = $signed(local_temp_V_1097_fu_19340_p4);
[2025-05-17 16:15:49,545]       |                                   ^
[2025-05-17 16:15:49,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29772:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29772 | assign sext_ln186_886_fu_20154_p1 = $signed(select_ln90_473_fu_20146_p3);
[2025-05-17 16:15:49,545]       |                                   ^
[2025-05-17 16:15:49,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29774:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29774 | assign sext_ln186_887_fu_20158_p1 = $signed(local_temp_V_1098_fu_19350_p4);
[2025-05-17 16:15:49,545]       |                                   ^
[2025-05-17 16:15:49,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29776:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29776 | assign sext_ln186_888_fu_20176_p1 = $signed(select_ln90_474_fu_20168_p3);
[2025-05-17 16:15:49,545]       |                                   ^
[2025-05-17 16:15:49,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29778:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29778 | assign sext_ln186_889_fu_20180_p1 = $signed(local_temp_V_1099_fu_19360_p4);
[2025-05-17 16:15:49,545]       |                                   ^
[2025-05-17 16:15:49,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29780:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29780 | assign sext_ln186_88_fu_5836_p1 = $signed(select_ln90_64_fu_5828_p3);
[2025-05-17 16:15:49,545]       |                                 ^
[2025-05-17 16:15:49,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29782:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29782 | assign sext_ln186_890_fu_20198_p1 = $signed(select_ln90_475_fu_20190_p3);
[2025-05-17 16:15:49,545]       |                                   ^
[2025-05-17 16:15:49,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29784:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29784 | assign sext_ln186_891_fu_20202_p1 = $signed(local_temp_V_1100_fu_19370_p4);
[2025-05-17 16:15:49,545]       |                                   ^
[2025-05-17 16:15:49,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29786:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,545] 29786 | assign sext_ln186_892_fu_20220_p1 = $signed(select_ln90_476_fu_20212_p3);
[2025-05-17 16:15:49,545]       |                                   ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29788:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,546] 29788 | assign sext_ln186_893_fu_20224_p1 = $signed(local_temp_V_1101_fu_19380_p4);
[2025-05-17 16:15:49,546]       |                                   ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29790:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,546] 29790 | assign sext_ln186_894_fu_20234_p1 = $signed(local_temp_V_1102_fu_19390_p4);
[2025-05-17 16:15:49,546]       |                                   ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29792:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,546] 29792 | assign sext_ln186_895_fu_20252_p1 = $signed(select_ln90_478_fu_20244_p3);
[2025-05-17 16:15:49,546]       |                                   ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29794:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,546] 29794 | assign sext_ln186_896_fu_20256_p1 = $signed(local_temp_V_1103_fu_19400_p4);
[2025-05-17 16:15:49,546]       |                                   ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29796:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,546] 29796 | assign sext_ln186_897_fu_20822_p1 = $signed(local_temp_V_1104_fu_20422_p4);
[2025-05-17 16:15:49,546]       |                                   ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29798:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,546] 29798 | assign sext_ln186_898_fu_20840_p1 = $signed(select_ln90_480_fu_20832_p3);
[2025-05-17 16:15:49,546]       |                                   ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29800:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,546] 29800 | assign sext_ln186_899_fu_20844_p1 = $signed(local_temp_V_1105_fu_20432_p4);
[2025-05-17 16:15:49,546]       |                                   ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29802:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,546] 29802 | assign sext_ln186_89_fu_5840_p1 = $signed(local_temp_V_689_fu_5140_p4);
[2025-05-17 16:15:49,546]       |                                 ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29804:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,546] 29804 | assign sext_ln186_8_fu_3836_p1 = $signed(local_temp_V_633_fu_3256_p4);
[2025-05-17 16:15:49,546]       |                                ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29806:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,546] 29806 | assign sext_ln186_900_fu_20862_p1 = $signed(select_ln90_481_fu_20854_p3);
[2025-05-17 16:15:49,546]       |                                   ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29808:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,546] 29808 | assign sext_ln186_901_fu_20866_p1 = $signed(local_temp_V_1106_fu_20442_p4);
[2025-05-17 16:15:49,546]       |                                   ^
[2025-05-17 16:15:49,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29810:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29810 | assign sext_ln186_902_fu_20884_p1 = $signed(select_ln90_482_fu_20876_p3);
[2025-05-17 16:15:49,547]       |                                   ^
[2025-05-17 16:15:49,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29812:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29812 | assign sext_ln186_903_fu_20888_p1 = $signed(local_temp_V_1107_fu_20452_p4);
[2025-05-17 16:15:49,547]       |                                   ^
[2025-05-17 16:15:49,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29814:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29814 | assign sext_ln186_904_fu_20906_p1 = $signed(select_ln90_483_fu_20898_p3);
[2025-05-17 16:15:49,547]       |                                   ^
[2025-05-17 16:15:49,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29816:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29816 | assign sext_ln186_905_fu_20910_p1 = $signed(local_temp_V_1108_fu_20462_p4);
[2025-05-17 16:15:49,547]       |                                   ^
[2025-05-17 16:15:49,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29818:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29818 | assign sext_ln186_906_fu_20928_p1 = $signed(select_ln90_484_fu_20920_p3);
[2025-05-17 16:15:49,547]       |                                   ^
[2025-05-17 16:15:49,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29820:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29820 | assign sext_ln186_907_fu_20932_p1 = $signed(local_temp_V_1109_fu_20472_p4);
[2025-05-17 16:15:49,547]       |                                   ^
[2025-05-17 16:15:49,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29822:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29822 | assign sext_ln186_908_fu_20950_p1 = $signed(select_ln90_485_fu_20942_p3);
[2025-05-17 16:15:49,547]       |                                   ^
[2025-05-17 16:15:49,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29824:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29824 | assign sext_ln186_909_fu_20954_p1 = $signed(local_temp_V_1110_fu_20482_p4);
[2025-05-17 16:15:49,547]       |                                   ^
[2025-05-17 16:15:49,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29826:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29826 | assign sext_ln186_90_fu_5858_p1 = $signed(select_ln90_65_fu_5850_p3);
[2025-05-17 16:15:49,547]       |                                 ^
[2025-05-17 16:15:49,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29828:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29828 | assign sext_ln186_910_fu_20972_p1 = $signed(select_ln90_486_fu_20964_p3);
[2025-05-17 16:15:49,547]       |                                   ^
[2025-05-17 16:15:49,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29830:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29830 | assign sext_ln186_911_fu_20976_p1 = $signed(local_temp_V_1111_fu_20492_p4);
[2025-05-17 16:15:49,547]       |                                   ^
[2025-05-17 16:15:49,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29832:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,547] 29832 | assign sext_ln186_912_fu_20994_p1 = $signed(select_ln90_487_fu_20986_p3);
[2025-05-17 16:15:49,547]       |                                   ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29834:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,548] 29834 | assign sext_ln186_913_fu_20998_p1 = $signed(local_temp_V_1112_fu_20502_p4);
[2025-05-17 16:15:49,548]       |                                   ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29836:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,548] 29836 | assign sext_ln186_914_fu_21016_p1 = $signed(select_ln90_488_fu_21008_p3);
[2025-05-17 16:15:49,548]       |                                   ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,548] 29838 | assign sext_ln186_915_fu_21020_p1 = $signed(local_temp_V_1113_fu_20512_p4);
[2025-05-17 16:15:49,548]       |                                   ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29840:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,548] 29840 | assign sext_ln186_916_fu_21038_p1 = $signed(select_ln90_489_fu_21030_p3);
[2025-05-17 16:15:49,548]       |                                   ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29842:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,548] 29842 | assign sext_ln186_917_fu_21042_p1 = $signed(local_temp_V_1114_fu_20522_p4);
[2025-05-17 16:15:49,548]       |                                   ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29844:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,548] 29844 | assign sext_ln186_918_fu_21060_p1 = $signed(select_ln90_490_fu_21052_p3);
[2025-05-17 16:15:49,548]       |                                   ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,548] 29846 | assign sext_ln186_919_fu_21064_p1 = $signed(local_temp_V_1115_fu_20532_p4);
[2025-05-17 16:15:49,548]       |                                   ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29848:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,548] 29848 | assign sext_ln186_91_fu_5862_p1 = $signed(local_temp_V_690_fu_5150_p4);
[2025-05-17 16:15:49,548]       |                                 ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29850:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,548] 29850 | assign sext_ln186_920_fu_21082_p1 = $signed(select_ln90_491_fu_21074_p3);
[2025-05-17 16:15:49,548]       |                                   ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29852:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,548] 29852 | assign sext_ln186_921_fu_21086_p1 = $signed(local_temp_V_1116_fu_20542_p4);
[2025-05-17 16:15:49,548]       |                                   ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29854:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,548] 29854 | assign sext_ln186_922_fu_21104_p1 = $signed(select_ln90_492_fu_21096_p3);
[2025-05-17 16:15:49,548]       |                                   ^
[2025-05-17 16:15:49,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29856:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29856 | assign sext_ln186_923_fu_21108_p1 = $signed(local_temp_V_1117_fu_20552_p4);
[2025-05-17 16:15:49,549]       |                                   ^
[2025-05-17 16:15:49,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29858:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29858 | assign sext_ln186_924_fu_21126_p1 = $signed(select_ln90_493_fu_21118_p3);
[2025-05-17 16:15:49,549]       |                                   ^
[2025-05-17 16:15:49,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29860 | assign sext_ln186_925_fu_21130_p1 = $signed(local_temp_V_1118_fu_20562_p4);
[2025-05-17 16:15:49,549]       |                                   ^
[2025-05-17 16:15:49,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29862:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29862 | assign sext_ln186_926_fu_21148_p1 = $signed(select_ln90_494_fu_21140_p3);
[2025-05-17 16:15:49,549]       |                                   ^
[2025-05-17 16:15:49,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29864:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29864 | assign sext_ln186_927_fu_21152_p1 = $signed(local_temp_V_1119_fu_20572_p4);
[2025-05-17 16:15:49,549]       |                                   ^
[2025-05-17 16:15:49,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29866:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29866 | assign sext_ln186_928_fu_21170_p1 = $signed(select_ln90_495_fu_21162_p3);
[2025-05-17 16:15:49,549]       |                                   ^
[2025-05-17 16:15:49,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29868:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29868 | assign sext_ln186_929_fu_21174_p1 = $signed(local_temp_V_1120_fu_20582_p4);
[2025-05-17 16:15:49,549]       |                                   ^
[2025-05-17 16:15:49,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29870:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29870 | assign sext_ln186_92_fu_5880_p1 = $signed(select_ln90_66_fu_5872_p3);
[2025-05-17 16:15:49,549]       |                                 ^
[2025-05-17 16:15:49,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29872:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29872 | assign sext_ln186_930_fu_21192_p1 = $signed(select_ln90_496_fu_21184_p3);
[2025-05-17 16:15:49,549]       |                                   ^
[2025-05-17 16:15:49,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29874:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29874 | assign sext_ln186_931_fu_21196_p1 = $signed(local_temp_V_1121_fu_20592_p4);
[2025-05-17 16:15:49,549]       |                                   ^
[2025-05-17 16:15:49,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29876:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29876 | assign sext_ln186_932_fu_21214_p1 = $signed(select_ln90_497_fu_21206_p3);
[2025-05-17 16:15:49,549]       |                                   ^
[2025-05-17 16:15:49,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29878:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,549] 29878 | assign sext_ln186_933_fu_21218_p1 = $signed(local_temp_V_1122_fu_20602_p4);
[2025-05-17 16:15:49,549]       |                                   ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29880:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,550] 29880 | assign sext_ln186_934_fu_21236_p1 = $signed(select_ln90_498_fu_21228_p3);
[2025-05-17 16:15:49,550]       |                                   ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29882:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,550] 29882 | assign sext_ln186_935_fu_21240_p1 = $signed(local_temp_V_1123_fu_20612_p4);
[2025-05-17 16:15:49,550]       |                                   ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29884:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,550] 29884 | assign sext_ln186_936_fu_21258_p1 = $signed(select_ln90_499_fu_21250_p3);
[2025-05-17 16:15:49,550]       |                                   ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29886:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,550] 29886 | assign sext_ln186_937_fu_21262_p1 = $signed(local_temp_V_1124_fu_20622_p4);
[2025-05-17 16:15:49,550]       |                                   ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29888:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,550] 29888 | assign sext_ln186_938_fu_21280_p1 = $signed(select_ln90_500_fu_21272_p3);
[2025-05-17 16:15:49,550]       |                                   ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29890:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,550] 29890 | assign sext_ln186_939_fu_21284_p1 = $signed(local_temp_V_1125_fu_20632_p4);
[2025-05-17 16:15:49,550]       |                                   ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29892:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,550] 29892 | assign sext_ln186_93_fu_5884_p1 = $signed(local_temp_V_691_fu_5160_p4);
[2025-05-17 16:15:49,550]       |                                 ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29894:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,550] 29894 | assign sext_ln186_940_fu_21302_p1 = $signed(select_ln90_501_fu_21294_p3);
[2025-05-17 16:15:49,550]       |                                   ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29896:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,550] 29896 | assign sext_ln186_941_fu_21306_p1 = $signed(local_temp_V_1126_fu_20642_p4);
[2025-05-17 16:15:49,550]       |                                   ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29898:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,550] 29898 | assign sext_ln186_942_fu_21324_p1 = $signed(select_ln90_502_fu_21316_p3);
[2025-05-17 16:15:49,550]       |                                   ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29900:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,550] 29900 | assign sext_ln186_943_fu_21328_p1 = $signed(local_temp_V_1127_fu_20652_p4);
[2025-05-17 16:15:49,550]       |                                   ^
[2025-05-17 16:15:49,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29902:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29902 | assign sext_ln186_944_fu_21346_p1 = $signed(select_ln90_503_fu_21338_p3);
[2025-05-17 16:15:49,551]       |                                   ^
[2025-05-17 16:15:49,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29904:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29904 | assign sext_ln186_945_fu_21350_p1 = $signed(local_temp_V_1128_fu_20662_p4);
[2025-05-17 16:15:49,551]       |                                   ^
[2025-05-17 16:15:49,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29906:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29906 | assign sext_ln186_946_fu_21368_p1 = $signed(select_ln90_504_fu_21360_p3);
[2025-05-17 16:15:49,551]       |                                   ^
[2025-05-17 16:15:49,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29908:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29908 | assign sext_ln186_947_fu_21372_p1 = $signed(local_temp_V_1129_fu_20672_p4);
[2025-05-17 16:15:49,551]       |                                   ^
[2025-05-17 16:15:49,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29910:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29910 | assign sext_ln186_948_fu_21390_p1 = $signed(select_ln90_505_fu_21382_p3);
[2025-05-17 16:15:49,551]       |                                   ^
[2025-05-17 16:15:49,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29912:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29912 | assign sext_ln186_949_fu_21394_p1 = $signed(local_temp_V_1130_fu_20682_p4);
[2025-05-17 16:15:49,551]       |                                   ^
[2025-05-17 16:15:49,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29914:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29914 | assign sext_ln186_94_fu_5902_p1 = $signed(select_ln90_67_fu_5894_p3);
[2025-05-17 16:15:49,551]       |                                 ^
[2025-05-17 16:15:49,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29916:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29916 | assign sext_ln186_950_fu_21412_p1 = $signed(select_ln90_506_fu_21404_p3);
[2025-05-17 16:15:49,551]       |                                   ^
[2025-05-17 16:15:49,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29918:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29918 | assign sext_ln186_951_fu_21416_p1 = $signed(local_temp_V_1131_fu_20692_p4);
[2025-05-17 16:15:49,551]       |                                   ^
[2025-05-17 16:15:49,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29920:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29920 | assign sext_ln186_952_fu_21434_p1 = $signed(select_ln90_507_fu_21426_p3);
[2025-05-17 16:15:49,551]       |                                   ^
[2025-05-17 16:15:49,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29922:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29922 | assign sext_ln186_953_fu_21438_p1 = $signed(local_temp_V_1132_fu_20702_p4);
[2025-05-17 16:15:49,551]       |                                   ^
[2025-05-17 16:15:49,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29924:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,551] 29924 | assign sext_ln186_954_fu_21456_p1 = $signed(select_ln90_508_fu_21448_p3);
[2025-05-17 16:15:49,551]       |                                   ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29926:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,552] 29926 | assign sext_ln186_955_fu_21460_p1 = $signed(local_temp_V_1133_fu_20712_p4);
[2025-05-17 16:15:49,552]       |                                   ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29928:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,552] 29928 | assign sext_ln186_956_fu_21478_p1 = $signed(select_ln90_509_fu_21470_p3);
[2025-05-17 16:15:49,552]       |                                   ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29930:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,552] 29930 | assign sext_ln186_957_fu_21482_p1 = $signed(local_temp_V_1134_fu_20722_p4);
[2025-05-17 16:15:49,552]       |                                   ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29932:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,552] 29932 | assign sext_ln186_958_fu_21500_p1 = $signed(select_ln90_510_fu_21492_p3);
[2025-05-17 16:15:49,552]       |                                   ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29934:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,552] 29934 | assign sext_ln186_959_fu_21504_p1 = $signed(local_temp_V_1135_fu_20732_p4);
[2025-05-17 16:15:49,552]       |                                   ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29936:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,552] 29936 | assign sext_ln186_95_fu_5906_p1 = $signed(local_temp_V_692_fu_5170_p4);
[2025-05-17 16:15:49,552]       |                                 ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29938:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,552] 29938 | assign sext_ln186_960_fu_21522_p1 = $signed(select_ln90_511_fu_21514_p3);
[2025-05-17 16:15:49,552]       |                                   ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29940:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,552] 29940 | assign sext_ln186_961_fu_21526_p1 = $signed(local_temp_V_1136_fu_20742_p4);
[2025-05-17 16:15:49,552]       |                                   ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29942:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,552] 29942 | assign sext_ln186_962_fu_21544_p1 = $signed(select_ln90_512_fu_21536_p3);
[2025-05-17 16:15:49,552]       |                                   ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29944:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,552] 29944 | assign sext_ln186_963_fu_21548_p1 = $signed(local_temp_V_1137_fu_20752_p4);
[2025-05-17 16:15:49,552]       |                                   ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29946:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,552] 29946 | assign sext_ln186_964_fu_21566_p1 = $signed(select_ln90_513_fu_21558_p3);
[2025-05-17 16:15:49,552]       |                                   ^
[2025-05-17 16:15:49,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29948:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29948 | assign sext_ln186_965_fu_21570_p1 = $signed(local_temp_V_1138_fu_20762_p4);
[2025-05-17 16:15:49,553]       |                                   ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29950:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29950 | assign sext_ln186_966_fu_21588_p1 = $signed(select_ln90_514_fu_21580_p3);
[2025-05-17 16:15:49,553]       |                                   ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29952:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29952 | assign sext_ln186_967_fu_21592_p1 = $signed(local_temp_V_1139_fu_20772_p4);
[2025-05-17 16:15:49,553]       |                                   ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29954:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29954 | assign sext_ln186_968_fu_21610_p1 = $signed(select_ln90_515_fu_21602_p3);
[2025-05-17 16:15:49,553]       |                                   ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29956:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29956 | assign sext_ln186_969_fu_21614_p1 = $signed(local_temp_V_1140_fu_20782_p4);
[2025-05-17 16:15:49,553]       |                                   ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29958:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29958 | assign sext_ln186_96_fu_5924_p1 = $signed(select_ln90_68_fu_5916_p3);
[2025-05-17 16:15:49,553]       |                                 ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29960:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29960 | assign sext_ln186_970_fu_21632_p1 = $signed(select_ln90_516_fu_21624_p3);
[2025-05-17 16:15:49,553]       |                                   ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29962:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29962 | assign sext_ln186_971_fu_21636_p1 = $signed(local_temp_V_1141_fu_20792_p4);
[2025-05-17 16:15:49,553]       |                                   ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29964:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29964 | assign sext_ln186_972_fu_21646_p1 = $signed(local_temp_V_1142_fu_20802_p4);
[2025-05-17 16:15:49,553]       |                                   ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29966:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29966 | assign sext_ln186_973_fu_21664_p1 = $signed(select_ln90_518_fu_21656_p3);
[2025-05-17 16:15:49,553]       |                                   ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29968:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29968 | assign sext_ln186_974_fu_21668_p1 = $signed(local_temp_V_1143_fu_20812_p4);
[2025-05-17 16:15:49,553]       |                                   ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29970:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,553] 29970 | assign sext_ln186_975_fu_22234_p1 = $signed(local_temp_V_1144_fu_21834_p4);
[2025-05-17 16:15:49,553]       |                                   ^
[2025-05-17 16:15:49,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29972:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29972 | assign sext_ln186_976_fu_22252_p1 = $signed(select_ln90_520_fu_22244_p3);
[2025-05-17 16:15:49,554]       |                                   ^
[2025-05-17 16:15:49,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29974:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29974 | assign sext_ln186_977_fu_22256_p1 = $signed(local_temp_V_1145_fu_21844_p4);
[2025-05-17 16:15:49,554]       |                                   ^
[2025-05-17 16:15:49,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29976:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29976 | assign sext_ln186_978_fu_22274_p1 = $signed(select_ln90_521_fu_22266_p3);
[2025-05-17 16:15:49,554]       |                                   ^
[2025-05-17 16:15:49,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29978:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29978 | assign sext_ln186_979_fu_22278_p1 = $signed(local_temp_V_1146_fu_21854_p4);
[2025-05-17 16:15:49,554]       |                                   ^
[2025-05-17 16:15:49,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29980:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29980 | assign sext_ln186_97_fu_5928_p1 = $signed(local_temp_V_693_fu_5180_p4);
[2025-05-17 16:15:49,554]       |                                 ^
[2025-05-17 16:15:49,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29982:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29982 | assign sext_ln186_980_fu_22296_p1 = $signed(select_ln90_522_fu_22288_p3);
[2025-05-17 16:15:49,554]       |                                   ^
[2025-05-17 16:15:49,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29984:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29984 | assign sext_ln186_981_fu_22300_p1 = $signed(local_temp_V_1147_fu_21864_p4);
[2025-05-17 16:15:49,554]       |                                   ^
[2025-05-17 16:15:49,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29986:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29986 | assign sext_ln186_982_fu_22318_p1 = $signed(select_ln90_523_fu_22310_p3);
[2025-05-17 16:15:49,554]       |                                   ^
[2025-05-17 16:15:49,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29988:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29988 | assign sext_ln186_983_fu_22322_p1 = $signed(local_temp_V_1148_fu_21874_p4);
[2025-05-17 16:15:49,554]       |                                   ^
[2025-05-17 16:15:49,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29990:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29990 | assign sext_ln186_984_fu_22340_p1 = $signed(select_ln90_524_fu_22332_p3);
[2025-05-17 16:15:49,554]       |                                   ^
[2025-05-17 16:15:49,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29992:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29992 | assign sext_ln186_985_fu_22344_p1 = $signed(local_temp_V_1149_fu_21884_p4);
[2025-05-17 16:15:49,554]       |                                   ^
[2025-05-17 16:15:49,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29994:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,554] 29994 | assign sext_ln186_986_fu_22362_p1 = $signed(select_ln90_525_fu_22354_p3);
[2025-05-17 16:15:49,555]       |                                   ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29996:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,555] 29996 | assign sext_ln186_987_fu_22366_p1 = $signed(local_temp_V_1150_fu_21894_p4);
[2025-05-17 16:15:49,555]       |                                   ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:29998:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,555] 29998 | assign sext_ln186_988_fu_22384_p1 = $signed(select_ln90_526_fu_22376_p3);
[2025-05-17 16:15:49,555]       |                                   ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30000:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,555] 30000 | assign sext_ln186_989_fu_22388_p1 = $signed(local_temp_V_1151_fu_21904_p4);
[2025-05-17 16:15:49,555]       |                                   ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30002:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,555] 30002 | assign sext_ln186_98_fu_5946_p1 = $signed(select_ln90_69_fu_5938_p3);
[2025-05-17 16:15:49,555]       |                                 ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30004:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,555] 30004 | assign sext_ln186_990_fu_22406_p1 = $signed(select_ln90_527_fu_22398_p3);
[2025-05-17 16:15:49,555]       |                                   ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30006:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,555] 30006 | assign sext_ln186_991_fu_22410_p1 = $signed(local_temp_V_1152_fu_21914_p4);
[2025-05-17 16:15:49,555]       |                                   ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30008:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,555] 30008 | assign sext_ln186_992_fu_22428_p1 = $signed(select_ln90_528_fu_22420_p3);
[2025-05-17 16:15:49,555]       |                                   ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30010:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,555] 30010 | assign sext_ln186_993_fu_22432_p1 = $signed(local_temp_V_1153_fu_21924_p4);
[2025-05-17 16:15:49,555]       |                                   ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30012:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,555] 30012 | assign sext_ln186_994_fu_22450_p1 = $signed(select_ln90_529_fu_22442_p3);
[2025-05-17 16:15:49,555]       |                                   ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30014:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,555] 30014 | assign sext_ln186_995_fu_22454_p1 = $signed(local_temp_V_1154_fu_21934_p4);
[2025-05-17 16:15:49,555]       |                                   ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30016:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,555] 30016 | assign sext_ln186_996_fu_22472_p1 = $signed(select_ln90_530_fu_22464_p3);
[2025-05-17 16:15:49,555]       |                                   ^
[2025-05-17 16:15:49,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30018:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30018 | assign sext_ln186_997_fu_22476_p1 = $signed(local_temp_V_1155_fu_21944_p4);
[2025-05-17 16:15:49,556]       |                                   ^
[2025-05-17 16:15:49,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30020:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30020 | assign sext_ln186_998_fu_22494_p1 = $signed(select_ln90_531_fu_22486_p3);
[2025-05-17 16:15:49,556]       |                                   ^
[2025-05-17 16:15:49,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30022:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30022 | assign sext_ln186_999_fu_22498_p1 = $signed(local_temp_V_1156_fu_21954_p4);
[2025-05-17 16:15:49,556]       |                                   ^
[2025-05-17 16:15:49,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30024:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30024 | assign sext_ln186_99_fu_5950_p1 = $signed(local_temp_V_694_fu_5190_p4);
[2025-05-17 16:15:49,556]       |                                 ^
[2025-05-17 16:15:49,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30026:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30026 | assign sext_ln186_9_fu_3866_p1 = $signed(local_temp_V_634_fu_3266_p4);
[2025-05-17 16:15:49,556]       |                                ^
[2025-05-17 16:15:49,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30028:30: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30028 | assign sext_ln186_fu_3596_p1 = $signed(local_temp_V_625_fu_3176_p4);
[2025-05-17 16:15:49,556]       |                              ^
[2025-05-17 16:15:49,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30030:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30030 | assign sext_ln780_10_fu_3884_p1 = $signed(select_ln90_10_fu_3876_p3);
[2025-05-17 16:15:49,556]       |                                 ^
[2025-05-17 16:15:49,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30032:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30032 | assign sext_ln780_11_fu_3914_p1 = $signed(select_ln90_11_fu_3906_p3);
[2025-05-17 16:15:49,556]       |                                 ^
[2025-05-17 16:15:49,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30034:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30034 | assign sext_ln780_12_fu_3944_p1 = $signed(select_ln90_12_fu_3936_p3);
[2025-05-17 16:15:49,556]       |                                 ^
[2025-05-17 16:15:49,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30036:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30036 | assign sext_ln780_13_fu_3974_p1 = $signed(select_ln90_13_fu_3966_p3);
[2025-05-17 16:15:49,556]       |                                 ^
[2025-05-17 16:15:49,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30038:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30038 | assign sext_ln780_14_fu_4004_p1 = $signed(select_ln90_14_fu_3996_p3);
[2025-05-17 16:15:49,556]       |                                 ^
[2025-05-17 16:15:49,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30040:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,556] 30040 | assign sext_ln780_15_fu_4034_p1 = $signed(select_ln90_15_fu_4026_p3);
[2025-05-17 16:15:49,557]       |                                 ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30042:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,557] 30042 | assign sext_ln780_16_fu_4064_p1 = $signed(select_ln90_16_fu_4056_p3);
[2025-05-17 16:15:49,557]       |                                 ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30044:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,557] 30044 | assign sext_ln780_17_fu_4094_p1 = $signed(select_ln90_17_fu_4086_p3);
[2025-05-17 16:15:49,557]       |                                 ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30046:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,557] 30046 | assign sext_ln780_18_fu_4124_p1 = $signed(select_ln90_18_fu_4116_p3);
[2025-05-17 16:15:49,557]       |                                 ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30048:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,557] 30048 | assign sext_ln780_19_fu_4154_p1 = $signed(select_ln90_19_fu_4146_p3);
[2025-05-17 16:15:49,557]       |                                 ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30050:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,557] 30050 | assign sext_ln780_1_fu_3614_p1 = $signed(select_ln90_1_fu_3606_p3);
[2025-05-17 16:15:49,557]       |                                ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30052:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,557] 30052 | assign sext_ln780_20_fu_4184_p1 = $signed(select_ln90_20_fu_4176_p3);
[2025-05-17 16:15:49,557]       |                                 ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30054:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,557] 30054 | assign sext_ln780_21_fu_4214_p1 = $signed(select_ln90_21_fu_4206_p3);
[2025-05-17 16:15:49,557]       |                                 ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30056:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,557] 30056 | assign sext_ln780_22_fu_4244_p1 = $signed(select_ln90_22_fu_4236_p3);
[2025-05-17 16:15:49,557]       |                                 ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30058:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,557] 30058 | assign sext_ln780_23_fu_4274_p1 = $signed(select_ln90_23_fu_4266_p3);
[2025-05-17 16:15:49,557]       |                                 ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30060:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,557] 30060 | assign sext_ln780_24_fu_4304_p1 = $signed(select_ln90_24_fu_4296_p3);
[2025-05-17 16:15:49,557]       |                                 ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30062:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,557] 30062 | assign sext_ln780_25_fu_4334_p1 = $signed(select_ln90_25_fu_4326_p3);
[2025-05-17 16:15:49,557]       |                                 ^
[2025-05-17 16:15:49,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30064:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30064 | assign sext_ln780_26_fu_4364_p1 = $signed(select_ln90_26_fu_4356_p3);
[2025-05-17 16:15:49,558]       |                                 ^
[2025-05-17 16:15:49,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30066:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30066 | assign sext_ln780_27_fu_4394_p1 = $signed(select_ln90_27_fu_4386_p3);
[2025-05-17 16:15:49,558]       |                                 ^
[2025-05-17 16:15:49,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30068:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30068 | assign sext_ln780_28_fu_4424_p1 = $signed(select_ln90_28_fu_4416_p3);
[2025-05-17 16:15:49,558]       |                                 ^
[2025-05-17 16:15:49,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30070:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30070 | assign sext_ln780_29_fu_4454_p1 = $signed(select_ln90_29_fu_4446_p3);
[2025-05-17 16:15:49,558]       |                                 ^
[2025-05-17 16:15:49,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30072:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30072 | assign sext_ln780_2_fu_3644_p1 = $signed(select_ln90_2_fu_3636_p3);
[2025-05-17 16:15:49,558]       |                                ^
[2025-05-17 16:15:49,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30074:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30074 | assign sext_ln780_30_fu_4484_p1 = $signed(select_ln90_30_fu_4476_p3);
[2025-05-17 16:15:49,558]       |                                 ^
[2025-05-17 16:15:49,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30076:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30076 | assign sext_ln780_31_fu_4514_p1 = $signed(select_ln90_31_fu_4506_p3);
[2025-05-17 16:15:49,558]       |                                 ^
[2025-05-17 16:15:49,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30078:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30078 | assign sext_ln780_32_fu_4544_p1 = $signed(select_ln90_32_fu_4536_p3);
[2025-05-17 16:15:49,558]       |                                 ^
[2025-05-17 16:15:49,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30080:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30080 | assign sext_ln780_33_fu_4574_p1 = $signed(select_ln90_33_fu_4566_p3);
[2025-05-17 16:15:49,558]       |                                 ^
[2025-05-17 16:15:49,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30082:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30082 | assign sext_ln780_34_fu_4604_p1 = $signed(select_ln90_34_fu_4596_p3);
[2025-05-17 16:15:49,558]       |                                 ^
[2025-05-17 16:15:49,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30084:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30084 | assign sext_ln780_35_fu_4634_p1 = $signed(select_ln90_35_fu_4626_p3);
[2025-05-17 16:15:49,558]       |                                 ^
[2025-05-17 16:15:49,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30086:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,558] 30086 | assign sext_ln780_36_fu_4664_p1 = $signed(select_ln90_36_fu_4656_p3);
[2025-05-17 16:15:49,559]       |                                 ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30088:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,559] 30088 | assign sext_ln780_37_fu_4712_p1 = $signed(select_ln90_38_fu_4704_p3);
[2025-05-17 16:15:49,559]       |                                 ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30090:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,559] 30090 | assign sext_ln780_3_fu_3674_p1 = $signed(select_ln90_3_fu_3666_p3);
[2025-05-17 16:15:49,559]       |                                ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30092:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,559] 30092 | assign sext_ln780_4_fu_3704_p1 = $signed(select_ln90_4_fu_3696_p3);
[2025-05-17 16:15:49,559]       |                                ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30094:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,559] 30094 | assign sext_ln780_5_fu_3734_p1 = $signed(select_ln90_5_fu_3726_p3);
[2025-05-17 16:15:49,559]       |                                ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30096:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,559] 30096 | assign sext_ln780_6_fu_3764_p1 = $signed(select_ln90_6_fu_3756_p3);
[2025-05-17 16:15:49,559]       |                                ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30098:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,559] 30098 | assign sext_ln780_7_fu_3794_p1 = $signed(select_ln90_7_fu_3786_p3);
[2025-05-17 16:15:49,559]       |                                ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30100:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,559] 30100 | assign sext_ln780_8_fu_3824_p1 = $signed(select_ln90_8_fu_3816_p3);
[2025-05-17 16:15:49,559]       |                                ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30102:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,559] 30102 | assign sext_ln780_9_fu_3854_p1 = $signed(select_ln90_9_fu_3846_p3);
[2025-05-17 16:15:49,559]       |                                ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30104:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,559] 30104 | assign sext_ln780_fu_3584_p1 = $signed(select_ln90_fu_3576_p3);
[2025-05-17 16:15:49,559]       |                              ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30106:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,559] 30106 | assign sext_ln840_100_fu_26978_p1 = $signed(add_ln840_143_reg_31613);
[2025-05-17 16:15:49,559]       |                                   ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30108:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,559] 30108 | assign sext_ln840_101_fu_26981_p1 = $signed(add_ln840_145_reg_31618);
[2025-05-17 16:15:49,559]       |                                   ^
[2025-05-17 16:15:49,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30110:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30110 | assign sext_ln840_102_fu_26990_p1 = $signed(add_ln840_146_fu_26984_p2);
[2025-05-17 16:15:49,560]       |                                   ^
[2025-05-17 16:15:49,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30112:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30112 | assign sext_ln840_103_fu_27000_p1 = $signed(add_ln840_147_fu_26994_p2);
[2025-05-17 16:15:49,560]       |                                   ^
[2025-05-17 16:15:49,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30114:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30114 | assign sext_ln840_104_fu_27004_p1 = $signed(add_ln840_148_reg_31623);
[2025-05-17 16:15:49,560]       |                                   ^
[2025-05-17 16:15:49,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30116:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30116 | assign sext_ln840_105_fu_27007_p1 = $signed(add_ln840_150_reg_31628);
[2025-05-17 16:15:49,560]       |                                   ^
[2025-05-17 16:15:49,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30118:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30118 | assign sext_ln840_106_fu_27016_p1 = $signed(add_ln840_151_fu_27010_p2);
[2025-05-17 16:15:49,560]       |                                   ^
[2025-05-17 16:15:49,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30120:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30120 | assign sext_ln840_107_fu_27020_p1 = $signed(add_ln840_153_reg_31633);
[2025-05-17 16:15:49,560]       |                                   ^
[2025-05-17 16:15:49,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30122:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30122 | assign sext_ln840_108_fu_27023_p1 = $signed(add_ln840_155_reg_31638);
[2025-05-17 16:15:49,560]       |                                   ^
[2025-05-17 16:15:49,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30124:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30124 | assign sext_ln840_109_fu_27032_p1 = $signed(add_ln840_156_fu_27026_p2);
[2025-05-17 16:15:49,560]       |                                   ^
[2025-05-17 16:15:49,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30126:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30126 | assign sext_ln840_10_fu_26351_p1 = $signed(add_ln840_15_reg_31343);
[2025-05-17 16:15:49,560]       |                                  ^
[2025-05-17 16:15:49,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30128:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30128 | assign sext_ln840_110_fu_27042_p1 = $signed(add_ln840_157_fu_27036_p2);
[2025-05-17 16:15:49,560]       |                                   ^
[2025-05-17 16:15:49,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30130:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30130 | assign sext_ln840_111_fu_27052_p1 = $signed(add_ln840_158_fu_27046_p2);
[2025-05-17 16:15:49,560]       |                                   ^
[2025-05-17 16:15:49,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30132:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,560] 30132 | assign sext_ln840_112_fu_27067_p1 = $signed(select_ln90_197_fu_27062_p3);
[2025-05-17 16:15:49,561]       |                                   ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30134:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,561] 30134 | assign sext_ln840_113_fu_10390_p1 = $signed(select_ln90_199_fu_10382_p3);
[2025-05-17 16:15:49,561]       |                                   ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30136:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,561] 30136 | assign sext_ln840_114_fu_27077_p1 = $signed(add_ln840_162_reg_31653);
[2025-05-17 16:15:49,561]       |                                   ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30138:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,561] 30138 | assign sext_ln840_115_fu_27086_p1 = $signed(add_ln840_164_reg_31658);
[2025-05-17 16:15:49,561]       |                                   ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30140:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,561] 30140 | assign sext_ln840_116_fu_27089_p1 = $signed(add_ln840_166_reg_31663);
[2025-05-17 16:15:49,561]       |                                   ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30142:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,561] 30142 | assign sext_ln840_117_fu_27098_p1 = $signed(add_ln840_167_fu_27092_p2);
[2025-05-17 16:15:49,561]       |                                   ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30144:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,561] 30144 | assign sext_ln840_118_fu_27108_p1 = $signed(add_ln840_169_reg_31668);
[2025-05-17 16:15:49,561]       |                                   ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30146:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,561] 30146 | assign sext_ln840_119_fu_27111_p1 = $signed(add_ln840_171_reg_31673);
[2025-05-17 16:15:49,561]       |                                   ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30148:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,561] 30148 | assign sext_ln840_11_fu_26360_p1 = $signed(add_ln840_16_fu_26354_p2);
[2025-05-17 16:15:49,561]       |                                  ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30150:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,561] 30150 | assign sext_ln840_120_fu_27120_p1 = $signed(add_ln840_172_fu_27114_p2);
[2025-05-17 16:15:49,561]       |                                   ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30152:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,561] 30152 | assign sext_ln840_121_fu_27124_p1 = $signed(add_ln840_173_reg_31678);
[2025-05-17 16:15:49,561]       |                                   ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30154:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,561] 30154 | assign sext_ln840_122_fu_27127_p1 = $signed(add_ln840_175_reg_31683);
[2025-05-17 16:15:49,561]       |                                   ^
[2025-05-17 16:15:49,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30156:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30156 | assign sext_ln840_123_fu_27136_p1 = $signed(add_ln840_176_fu_27130_p2);
[2025-05-17 16:15:49,562]       |                                   ^
[2025-05-17 16:15:49,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30158:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30158 | assign sext_ln840_124_fu_27146_p1 = $signed(add_ln840_177_fu_27140_p2);
[2025-05-17 16:15:49,562]       |                                   ^
[2025-05-17 16:15:49,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30160:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30160 | assign sext_ln840_125_fu_27156_p1 = $signed(add_ln840_179_reg_31688);
[2025-05-17 16:15:49,562]       |                                   ^
[2025-05-17 16:15:49,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30162:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30162 | assign sext_ln840_126_fu_27159_p1 = $signed(add_ln840_181_reg_31693);
[2025-05-17 16:15:49,562]       |                                   ^
[2025-05-17 16:15:49,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30164:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30164 | assign sext_ln840_127_fu_27168_p1 = $signed(add_ln840_182_fu_27162_p2);
[2025-05-17 16:15:49,562]       |                                   ^
[2025-05-17 16:15:49,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30166:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30166 | assign sext_ln840_128_fu_27172_p1 = $signed(add_ln840_183_reg_31698);
[2025-05-17 16:15:49,562]       |                                   ^
[2025-05-17 16:15:49,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30168:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30168 | assign sext_ln840_129_fu_27175_p1 = $signed(add_ln840_185_reg_31703);
[2025-05-17 16:15:49,562]       |                                   ^
[2025-05-17 16:15:49,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30170:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30170 | assign sext_ln840_12_fu_26370_p1 = $signed(add_ln840_17_fu_26364_p2);
[2025-05-17 16:15:49,562]       |                                  ^
[2025-05-17 16:15:49,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30172:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30172 | assign sext_ln840_130_fu_27184_p1 = $signed(add_ln840_186_fu_27178_p2);
[2025-05-17 16:15:49,562]       |                                   ^
[2025-05-17 16:15:49,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30174:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30174 | assign sext_ln840_131_fu_27194_p1 = $signed(add_ln840_187_fu_27188_p2);
[2025-05-17 16:15:49,562]       |                                   ^
[2025-05-17 16:15:49,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30176:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30176 | assign sext_ln840_132_fu_27198_p1 = $signed(add_ln840_188_reg_31708);
[2025-05-17 16:15:49,562]       |                                   ^
[2025-05-17 16:15:49,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30178:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,562] 30178 | assign sext_ln840_133_fu_27201_p1 = $signed(add_ln840_190_reg_31713);
[2025-05-17 16:15:49,563]       |                                   ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30180:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,563] 30180 | assign sext_ln840_134_fu_27210_p1 = $signed(add_ln840_191_fu_27204_p2);
[2025-05-17 16:15:49,563]       |                                   ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30182:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,563] 30182 | assign sext_ln840_135_fu_27214_p1 = $signed(add_ln840_193_reg_31718);
[2025-05-17 16:15:49,563]       |                                   ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30184:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,563] 30184 | assign sext_ln840_136_fu_27217_p1 = $signed(add_ln840_195_reg_31723);
[2025-05-17 16:15:49,563]       |                                   ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30186:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,563] 30186 | assign sext_ln840_137_fu_27226_p1 = $signed(add_ln840_196_fu_27220_p2);
[2025-05-17 16:15:49,563]       |                                   ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30188:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,563] 30188 | assign sext_ln840_138_fu_27236_p1 = $signed(add_ln840_197_fu_27230_p2);
[2025-05-17 16:15:49,563]       |                                   ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30190:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,563] 30190 | assign sext_ln840_139_fu_27246_p1 = $signed(add_ln840_198_fu_27240_p2);
[2025-05-17 16:15:49,563]       |                                   ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30192:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,563] 30192 | assign sext_ln840_13_fu_26380_p1 = $signed(add_ln840_19_reg_31348);
[2025-05-17 16:15:49,563]       |                                  ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30194:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,563] 30194 | assign sext_ln840_140_fu_27261_p1 = $signed(select_ln90_237_fu_27256_p3);
[2025-05-17 16:15:49,563]       |                                   ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30196:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,563] 30196 | assign sext_ln840_141_fu_11802_p1 = $signed(select_ln90_239_fu_11794_p3);
[2025-05-17 16:15:49,563]       |                                   ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30198:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,563] 30198 | assign sext_ln840_142_fu_27271_p1 = $signed(add_ln840_202_reg_31738);
[2025-05-17 16:15:49,563]       |                                   ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30200:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,563] 30200 | assign sext_ln840_143_fu_27280_p1 = $signed(add_ln840_204_reg_31743);
[2025-05-17 16:15:49,563]       |                                   ^
[2025-05-17 16:15:49,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30202:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30202 | assign sext_ln840_144_fu_27283_p1 = $signed(add_ln840_206_reg_31748);
[2025-05-17 16:15:49,564]       |                                   ^
[2025-05-17 16:15:49,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30204:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30204 | assign sext_ln840_145_fu_27292_p1 = $signed(add_ln840_207_fu_27286_p2);
[2025-05-17 16:15:49,564]       |                                   ^
[2025-05-17 16:15:49,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30206:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30206 | assign sext_ln840_146_fu_27302_p1 = $signed(add_ln840_209_reg_31753);
[2025-05-17 16:15:49,564]       |                                   ^
[2025-05-17 16:15:49,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30208:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30208 | assign sext_ln840_147_fu_27305_p1 = $signed(add_ln840_211_reg_31758);
[2025-05-17 16:15:49,564]       |                                   ^
[2025-05-17 16:15:49,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30210:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30210 | assign sext_ln840_148_fu_27314_p1 = $signed(add_ln840_212_fu_27308_p2);
[2025-05-17 16:15:49,564]       |                                   ^
[2025-05-17 16:15:49,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30212:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30212 | assign sext_ln840_149_fu_27318_p1 = $signed(add_ln840_213_reg_31763);
[2025-05-17 16:15:49,564]       |                                   ^
[2025-05-17 16:15:49,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30214:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30214 | assign sext_ln840_14_fu_26383_p1 = $signed(add_ln840_21_reg_31353);
[2025-05-17 16:15:49,564]       |                                  ^
[2025-05-17 16:15:49,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30216:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30216 | assign sext_ln840_150_fu_27321_p1 = $signed(add_ln840_215_reg_31768);
[2025-05-17 16:15:49,564]       |                                   ^
[2025-05-17 16:15:49,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30218:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30218 | assign sext_ln840_151_fu_27330_p1 = $signed(add_ln840_216_fu_27324_p2);
[2025-05-17 16:15:49,564]       |                                   ^
[2025-05-17 16:15:49,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30220:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30220 | assign sext_ln840_152_fu_27340_p1 = $signed(add_ln840_217_fu_27334_p2);
[2025-05-17 16:15:49,564]       |                                   ^
[2025-05-17 16:15:49,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30222:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30222 | assign sext_ln840_153_fu_27350_p1 = $signed(add_ln840_219_reg_31773);
[2025-05-17 16:15:49,564]       |                                   ^
[2025-05-17 16:15:49,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30224:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,564] 30224 | assign sext_ln840_154_fu_27353_p1 = $signed(add_ln840_221_reg_31778);
[2025-05-17 16:15:49,564]       |                                   ^
[2025-05-17 16:15:49,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30226:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,565] 30226 | assign sext_ln840_155_fu_27362_p1 = $signed(add_ln840_222_fu_27356_p2);
[2025-05-17 16:15:49,565]       |                                   ^
[2025-05-17 16:15:49,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30228:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,565] 30228 | assign sext_ln840_156_fu_27366_p1 = $signed(add_ln840_223_reg_31783);
[2025-05-17 16:15:49,565]       |                                   ^
[2025-05-17 16:15:49,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30230:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,565] 30230 | assign sext_ln840_157_fu_27369_p1 = $signed(add_ln840_225_reg_31788);
[2025-05-17 16:15:49,565]       |                                   ^
[2025-05-17 16:15:49,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30232:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,565] 30232 | assign sext_ln840_158_fu_27378_p1 = $signed(add_ln840_226_fu_27372_p2);
[2025-05-17 16:15:49,565]       |                                   ^
[2025-05-17 16:15:49,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30234:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,565] 30234 | assign sext_ln840_159_fu_27388_p1 = $signed(add_ln840_227_fu_27382_p2);
[2025-05-17 16:15:49,565]       |                                   ^
[2025-05-17 16:15:49,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30236:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,565] 30236 | assign sext_ln840_15_fu_26392_p1 = $signed(add_ln840_22_fu_26386_p2);
[2025-05-17 16:15:49,565]       |                                  ^
[2025-05-17 16:15:49,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30238:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,565] 30238 | assign sext_ln840_160_fu_27392_p1 = $signed(add_ln840_228_reg_31793);
[2025-05-17 16:15:49,565]       |                                   ^
[2025-05-17 16:15:49,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30240:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,565] 30240 | assign sext_ln840_161_fu_27395_p1 = $signed(add_ln840_230_reg_31798);
[2025-05-17 16:15:49,565]       |                                   ^
[2025-05-17 16:15:49,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30242:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,565] 30242 | assign sext_ln840_162_fu_27404_p1 = $signed(add_ln840_231_fu_27398_p2);
[2025-05-17 16:15:49,565]       |                                   ^
[2025-05-17 16:15:49,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30244:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,565] 30244 | assign sext_ln840_163_fu_27408_p1 = $signed(add_ln840_233_reg_31803);
[2025-05-17 16:15:49,565]       |                                   ^
[2025-05-17 16:15:49,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30246:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,566] 30246 | assign sext_ln840_164_fu_27411_p1 = $signed(add_ln840_235_reg_31808);
[2025-05-17 16:15:49,566]       |                                   ^
[2025-05-17 16:15:49,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30248:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,566] 30248 | assign sext_ln840_165_fu_27420_p1 = $signed(add_ln840_236_fu_27414_p2);
[2025-05-17 16:15:49,566]       |                                   ^
[2025-05-17 16:15:49,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30250:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,566] 30250 | assign sext_ln840_166_fu_27430_p1 = $signed(add_ln840_237_fu_27424_p2);
[2025-05-17 16:15:49,566]       |                                   ^
[2025-05-17 16:15:49,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30252:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,566] 30252 | assign sext_ln840_167_fu_27440_p1 = $signed(add_ln840_238_fu_27434_p2);
[2025-05-17 16:15:49,566]       |                                   ^
[2025-05-17 16:15:49,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30254:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,566] 30254 | assign sext_ln840_168_fu_27455_p1 = $signed(select_ln90_277_fu_27450_p3);
[2025-05-17 16:15:49,566]       |                                   ^
[2025-05-17 16:15:49,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30256:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,567] 30256 | assign sext_ln840_169_fu_13214_p1 = $signed(select_ln90_279_fu_13206_p3);
[2025-05-17 16:15:49,567]       |                                   ^
[2025-05-17 16:15:49,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30258:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,567] 30258 | assign sext_ln840_16_fu_26396_p1 = $signed(add_ln840_23_reg_31358);
[2025-05-17 16:15:49,567]       |                                  ^
[2025-05-17 16:15:49,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30260:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,567] 30260 | assign sext_ln840_170_fu_27465_p1 = $signed(add_ln840_242_reg_31823);
[2025-05-17 16:15:49,567]       |                                   ^
[2025-05-17 16:15:49,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30262:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,567] 30262 | assign sext_ln840_171_fu_27474_p1 = $signed(add_ln840_244_reg_31828);
[2025-05-17 16:15:49,567]       |                                   ^
[2025-05-17 16:15:49,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30264:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,567] 30264 | assign sext_ln840_172_fu_27477_p1 = $signed(add_ln840_246_reg_31833);
[2025-05-17 16:15:49,567]       |                                   ^
[2025-05-17 16:15:49,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30266:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,567] 30266 | assign sext_ln840_173_fu_27486_p1 = $signed(add_ln840_247_fu_27480_p2);
[2025-05-17 16:15:49,567]       |                                   ^
[2025-05-17 16:15:49,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30268:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,568] 30268 | assign sext_ln840_174_fu_27496_p1 = $signed(add_ln840_249_reg_31838);
[2025-05-17 16:15:49,568]       |                                   ^
[2025-05-17 16:15:49,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30270:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,568] 30270 | assign sext_ln840_175_fu_27499_p1 = $signed(add_ln840_251_reg_31843);
[2025-05-17 16:15:49,568]       |                                   ^
[2025-05-17 16:15:49,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30272:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,568] 30272 | assign sext_ln840_176_fu_27508_p1 = $signed(add_ln840_252_fu_27502_p2);
[2025-05-17 16:15:49,568]       |                                   ^
[2025-05-17 16:15:49,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30274:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,568] 30274 | assign sext_ln840_177_fu_27512_p1 = $signed(add_ln840_253_reg_31848);
[2025-05-17 16:15:49,568]       |                                   ^
[2025-05-17 16:15:49,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30276:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,568] 30276 | assign sext_ln840_178_fu_27515_p1 = $signed(add_ln840_255_reg_31853);
[2025-05-17 16:15:49,568]       |                                   ^
[2025-05-17 16:15:49,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30278:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,568] 30278 | assign sext_ln840_179_fu_27524_p1 = $signed(add_ln840_256_fu_27518_p2);
[2025-05-17 16:15:49,568]       |                                   ^
[2025-05-17 16:15:49,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30280:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,569] 30280 | assign sext_ln840_17_fu_26399_p1 = $signed(add_ln840_25_reg_31363);
[2025-05-17 16:15:49,569]       |                                  ^
[2025-05-17 16:15:49,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30282:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,569] 30282 | assign sext_ln840_180_fu_27534_p1 = $signed(add_ln840_257_fu_27528_p2);
[2025-05-17 16:15:49,569]       |                                   ^
[2025-05-17 16:15:49,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30284:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,569] 30284 | assign sext_ln840_181_fu_27544_p1 = $signed(add_ln840_259_reg_31858);
[2025-05-17 16:15:49,569]       |                                   ^
[2025-05-17 16:15:49,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30286:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,569] 30286 | assign sext_ln840_182_fu_27547_p1 = $signed(add_ln840_261_reg_31863);
[2025-05-17 16:15:49,569]       |                                   ^
[2025-05-17 16:15:49,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30288:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,569] 30288 | assign sext_ln840_183_fu_27556_p1 = $signed(add_ln840_262_fu_27550_p2);
[2025-05-17 16:15:49,569]       |                                   ^
[2025-05-17 16:15:49,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30290:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,569] 30290 | assign sext_ln840_184_fu_27560_p1 = $signed(add_ln840_263_reg_31868);
[2025-05-17 16:15:49,569]       |                                   ^
[2025-05-17 16:15:49,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30292:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,569] 30292 | assign sext_ln840_185_fu_27563_p1 = $signed(add_ln840_265_reg_31873);
[2025-05-17 16:15:49,569]       |                                   ^
[2025-05-17 16:15:49,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30294:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,570] 30294 | assign sext_ln840_186_fu_27572_p1 = $signed(add_ln840_266_fu_27566_p2);
[2025-05-17 16:15:49,570]       |                                   ^
[2025-05-17 16:15:49,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30296:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,570] 30296 | assign sext_ln840_187_fu_27582_p1 = $signed(add_ln840_267_fu_27576_p2);
[2025-05-17 16:15:49,570]       |                                   ^
[2025-05-17 16:15:49,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30298:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,570] 30298 | assign sext_ln840_188_fu_27586_p1 = $signed(add_ln840_268_reg_31878);
[2025-05-17 16:15:49,570]       |                                   ^
[2025-05-17 16:15:49,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30300:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,570] 30300 | assign sext_ln840_189_fu_27589_p1 = $signed(add_ln840_270_reg_31883);
[2025-05-17 16:15:49,570]       |                                   ^
[2025-05-17 16:15:49,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30302:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,570] 30302 | assign sext_ln840_18_fu_26408_p1 = $signed(add_ln840_26_fu_26402_p2);
[2025-05-17 16:15:49,570]       |                                  ^
[2025-05-17 16:15:49,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30304:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,570] 30304 | assign sext_ln840_190_fu_27598_p1 = $signed(add_ln840_271_fu_27592_p2);
[2025-05-17 16:15:49,570]       |                                   ^
[2025-05-17 16:15:49,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30306:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,570] 30306 | assign sext_ln840_191_fu_27602_p1 = $signed(add_ln840_273_reg_31888);
[2025-05-17 16:15:49,570]       |                                   ^
[2025-05-17 16:15:49,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30308:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,571] 30308 | assign sext_ln840_192_fu_27605_p1 = $signed(add_ln840_275_reg_31893);
[2025-05-17 16:15:49,571]       |                                   ^
[2025-05-17 16:15:49,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30310:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,571] 30310 | assign sext_ln840_193_fu_27614_p1 = $signed(add_ln840_276_fu_27608_p2);
[2025-05-17 16:15:49,571]       |                                   ^
[2025-05-17 16:15:49,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30312:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,571] 30312 | assign sext_ln840_194_fu_27624_p1 = $signed(add_ln840_277_fu_27618_p2);
[2025-05-17 16:15:49,571]       |                                   ^
[2025-05-17 16:15:49,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30314:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,571] 30314 | assign sext_ln840_195_fu_27634_p1 = $signed(add_ln840_278_fu_27628_p2);
[2025-05-17 16:15:49,571]       |                                   ^
[2025-05-17 16:15:49,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30316:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,571] 30316 | assign sext_ln840_196_fu_27649_p1 = $signed(select_ln90_317_fu_27644_p3);
[2025-05-17 16:15:49,571]       |                                   ^
[2025-05-17 16:15:49,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30318:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,571] 30318 | assign sext_ln840_197_fu_14626_p1 = $signed(select_ln90_319_fu_14618_p3);
[2025-05-17 16:15:49,571]       |                                   ^
[2025-05-17 16:15:49,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30320:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,571] 30320 | assign sext_ln840_198_fu_27659_p1 = $signed(add_ln840_282_reg_31908);
[2025-05-17 16:15:49,571]       |                                   ^
[2025-05-17 16:15:49,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30322:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,572] 30322 | assign sext_ln840_199_fu_27668_p1 = $signed(add_ln840_284_reg_31913);
[2025-05-17 16:15:49,572]       |                                   ^
[2025-05-17 16:15:49,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30324:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,572] 30324 | assign sext_ln840_19_fu_26418_p1 = $signed(add_ln840_27_fu_26412_p2);
[2025-05-17 16:15:49,572]       |                                  ^
[2025-05-17 16:15:49,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30326:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,572] 30326 | assign sext_ln840_1_fu_4742_p1 = $signed(select_ln90_39_fu_4734_p3);
[2025-05-17 16:15:49,572]       |                                ^
[2025-05-17 16:15:49,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30328:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,572] 30328 | assign sext_ln840_200_fu_27671_p1 = $signed(add_ln840_286_reg_31918);
[2025-05-17 16:15:49,572]       |                                   ^
[2025-05-17 16:15:49,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30330:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,572] 30330 | assign sext_ln840_201_fu_27680_p1 = $signed(add_ln840_287_fu_27674_p2);
[2025-05-17 16:15:49,572]       |                                   ^
[2025-05-17 16:15:49,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30332:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,572] 30332 | assign sext_ln840_202_fu_27690_p1 = $signed(add_ln840_289_reg_31923);
[2025-05-17 16:15:49,572]       |                                   ^
[2025-05-17 16:15:49,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30334:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,572] 30334 | assign sext_ln840_203_fu_27693_p1 = $signed(add_ln840_291_reg_31928);
[2025-05-17 16:15:49,572]       |                                   ^
[2025-05-17 16:15:49,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30336:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,573] 30336 | assign sext_ln840_204_fu_27702_p1 = $signed(add_ln840_292_fu_27696_p2);
[2025-05-17 16:15:49,573]       |                                   ^
[2025-05-17 16:15:49,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30338:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,573] 30338 | assign sext_ln840_205_fu_27706_p1 = $signed(add_ln840_293_reg_31933);
[2025-05-17 16:15:49,573]       |                                   ^
[2025-05-17 16:15:49,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30340:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,573] 30340 | assign sext_ln840_206_fu_27709_p1 = $signed(add_ln840_295_reg_31938);
[2025-05-17 16:15:49,573]       |                                   ^
[2025-05-17 16:15:49,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30342:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,573] 30342 | assign sext_ln840_207_fu_27718_p1 = $signed(add_ln840_296_fu_27712_p2);
[2025-05-17 16:15:49,573]       |                                   ^
[2025-05-17 16:15:49,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30344:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,573] 30344 | assign sext_ln840_208_fu_27728_p1 = $signed(add_ln840_297_fu_27722_p2);
[2025-05-17 16:15:49,573]       |                                   ^
[2025-05-17 16:15:49,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30346:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,573] 30346 | assign sext_ln840_209_fu_27738_p1 = $signed(add_ln840_299_reg_31943);
[2025-05-17 16:15:49,573]       |                                   ^
[2025-05-17 16:15:49,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30348:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,573] 30348 | assign sext_ln840_20_fu_26422_p1 = $signed(add_ln840_28_reg_31368);
[2025-05-17 16:15:49,573]       |                                  ^
[2025-05-17 16:15:49,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30350:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,574] 30350 | assign sext_ln840_210_fu_27741_p1 = $signed(add_ln840_301_reg_31948);
[2025-05-17 16:15:49,574]       |                                   ^
[2025-05-17 16:15:49,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30352:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,574] 30352 | assign sext_ln840_211_fu_27750_p1 = $signed(add_ln840_302_fu_27744_p2);
[2025-05-17 16:15:49,574]       |                                   ^
[2025-05-17 16:15:49,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30354:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,574] 30354 | assign sext_ln840_212_fu_27754_p1 = $signed(add_ln840_303_reg_31953);
[2025-05-17 16:15:49,574]       |                                   ^
[2025-05-17 16:15:49,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30356:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,574] 30356 | assign sext_ln840_213_fu_27757_p1 = $signed(add_ln840_305_reg_31958);
[2025-05-17 16:15:49,574]       |                                   ^
[2025-05-17 16:15:49,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30358:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,574] 30358 | assign sext_ln840_214_fu_27766_p1 = $signed(add_ln840_306_fu_27760_p2);
[2025-05-17 16:15:49,574]       |                                   ^
[2025-05-17 16:15:49,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30360:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,574] 30360 | assign sext_ln840_215_fu_27776_p1 = $signed(add_ln840_307_fu_27770_p2);
[2025-05-17 16:15:49,574]       |                                   ^
[2025-05-17 16:15:49,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30362:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,574] 30362 | assign sext_ln840_216_fu_27780_p1 = $signed(add_ln840_308_reg_31963);
[2025-05-17 16:15:49,574]       |                                   ^
[2025-05-17 16:15:49,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30364:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,575] 30364 | assign sext_ln840_217_fu_27783_p1 = $signed(add_ln840_310_reg_31968);
[2025-05-17 16:15:49,575]       |                                   ^
[2025-05-17 16:15:49,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30366:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,575] 30366 | assign sext_ln840_218_fu_27792_p1 = $signed(add_ln840_311_fu_27786_p2);
[2025-05-17 16:15:49,575]       |                                   ^
[2025-05-17 16:15:49,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30368:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,575] 30368 | assign sext_ln840_219_fu_27796_p1 = $signed(add_ln840_313_reg_31973);
[2025-05-17 16:15:49,575]       |                                   ^
[2025-05-17 16:15:49,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30370:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,575] 30370 | assign sext_ln840_21_fu_26425_p1 = $signed(add_ln840_30_reg_31373);
[2025-05-17 16:15:49,575]       |                                  ^
[2025-05-17 16:15:49,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30372:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,575] 30372 | assign sext_ln840_220_fu_27799_p1 = $signed(add_ln840_315_reg_31978);
[2025-05-17 16:15:49,575]       |                                   ^
[2025-05-17 16:15:49,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30374:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,575] 30374 | assign sext_ln840_221_fu_27808_p1 = $signed(add_ln840_316_fu_27802_p2);
[2025-05-17 16:15:49,575]       |                                   ^
[2025-05-17 16:15:49,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30376:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,575] 30376 | assign sext_ln840_222_fu_27818_p1 = $signed(add_ln840_317_fu_27812_p2);
[2025-05-17 16:15:49,575]       |                                   ^
[2025-05-17 16:15:49,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30378:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,575] 30378 | assign sext_ln840_223_fu_27828_p1 = $signed(add_ln840_318_fu_27822_p2);
[2025-05-17 16:15:49,575]       |                                   ^
[2025-05-17 16:15:49,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30380:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,575] 30380 | assign sext_ln840_224_fu_27843_p1 = $signed(select_ln90_357_fu_27838_p3);
[2025-05-17 16:15:49,575]       |                                   ^
[2025-05-17 16:15:49,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30382:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30382 | assign sext_ln840_225_fu_16038_p1 = $signed(select_ln90_359_fu_16030_p3);
[2025-05-17 16:15:49,576]       |                                   ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30384:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30384 | assign sext_ln840_226_fu_27853_p1 = $signed(add_ln840_322_reg_31993);
[2025-05-17 16:15:49,576]       |                                   ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30386:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30386 | assign sext_ln840_227_fu_27862_p1 = $signed(add_ln840_324_reg_31998);
[2025-05-17 16:15:49,576]       |                                   ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30388:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30388 | assign sext_ln840_228_fu_27865_p1 = $signed(add_ln840_326_reg_32003);
[2025-05-17 16:15:49,576]       |                                   ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30390:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30390 | assign sext_ln840_229_fu_27874_p1 = $signed(add_ln840_327_fu_27868_p2);
[2025-05-17 16:15:49,576]       |                                   ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30392:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30392 | assign sext_ln840_22_fu_26434_p1 = $signed(add_ln840_31_fu_26428_p2);
[2025-05-17 16:15:49,576]       |                                  ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30394:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30394 | assign sext_ln840_230_fu_27884_p1 = $signed(add_ln840_329_reg_32008);
[2025-05-17 16:15:49,576]       |                                   ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30396:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30396 | assign sext_ln840_231_fu_27887_p1 = $signed(add_ln840_331_reg_32013);
[2025-05-17 16:15:49,576]       |                                   ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30398:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30398 | assign sext_ln840_232_fu_27896_p1 = $signed(add_ln840_332_fu_27890_p2);
[2025-05-17 16:15:49,576]       |                                   ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30400:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30400 | assign sext_ln840_233_fu_27900_p1 = $signed(add_ln840_333_reg_32018);
[2025-05-17 16:15:49,576]       |                                   ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30402:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30402 | assign sext_ln840_234_fu_27903_p1 = $signed(add_ln840_335_reg_32023);
[2025-05-17 16:15:49,576]       |                                   ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30404:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,576] 30404 | assign sext_ln840_235_fu_27912_p1 = $signed(add_ln840_336_fu_27906_p2);
[2025-05-17 16:15:49,576]       |                                   ^
[2025-05-17 16:15:49,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30406:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30406 | assign sext_ln840_236_fu_27922_p1 = $signed(add_ln840_337_fu_27916_p2);
[2025-05-17 16:15:49,577]       |                                   ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30408:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30408 | assign sext_ln840_237_fu_27932_p1 = $signed(add_ln840_339_reg_32028);
[2025-05-17 16:15:49,577]       |                                   ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30410:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30410 | assign sext_ln840_238_fu_27935_p1 = $signed(add_ln840_341_reg_32033);
[2025-05-17 16:15:49,577]       |                                   ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30412:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30412 | assign sext_ln840_239_fu_27944_p1 = $signed(add_ln840_342_fu_27938_p2);
[2025-05-17 16:15:49,577]       |                                   ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30414:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30414 | assign sext_ln840_23_fu_26438_p1 = $signed(add_ln840_33_reg_31378);
[2025-05-17 16:15:49,577]       |                                  ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30416:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30416 | assign sext_ln840_240_fu_27948_p1 = $signed(add_ln840_343_reg_32038);
[2025-05-17 16:15:49,577]       |                                   ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30418:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30418 | assign sext_ln840_241_fu_27951_p1 = $signed(add_ln840_345_reg_32043);
[2025-05-17 16:15:49,577]       |                                   ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30420:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30420 | assign sext_ln840_242_fu_27960_p1 = $signed(add_ln840_346_fu_27954_p2);
[2025-05-17 16:15:49,577]       |                                   ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30422:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30422 | assign sext_ln840_243_fu_27970_p1 = $signed(add_ln840_347_fu_27964_p2);
[2025-05-17 16:15:49,577]       |                                   ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30424:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30424 | assign sext_ln840_244_fu_27974_p1 = $signed(add_ln840_348_reg_32048);
[2025-05-17 16:15:49,577]       |                                   ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30426:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30426 | assign sext_ln840_245_fu_27977_p1 = $signed(add_ln840_350_reg_32053);
[2025-05-17 16:15:49,577]       |                                   ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30428:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30428 | assign sext_ln840_246_fu_27986_p1 = $signed(add_ln840_351_fu_27980_p2);
[2025-05-17 16:15:49,577]       |                                   ^
[2025-05-17 16:15:49,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30430:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,577] 30430 | assign sext_ln840_247_fu_27990_p1 = $signed(add_ln840_353_reg_32058);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30432:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30432 | assign sext_ln840_248_fu_27993_p1 = $signed(add_ln840_355_reg_32063);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30434:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30434 | assign sext_ln840_249_fu_28002_p1 = $signed(add_ln840_356_fu_27996_p2);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30436:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30436 | assign sext_ln840_24_fu_26441_p1 = $signed(add_ln840_35_reg_31383);
[2025-05-17 16:15:49,578]       |                                  ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30438:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30438 | assign sext_ln840_250_fu_28012_p1 = $signed(add_ln840_357_fu_28006_p2);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30440:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30440 | assign sext_ln840_251_fu_28022_p1 = $signed(add_ln840_358_fu_28016_p2);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30442:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30442 | assign sext_ln840_252_fu_28037_p1 = $signed(select_ln90_397_fu_28032_p3);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30444:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30444 | assign sext_ln840_253_fu_17450_p1 = $signed(select_ln90_399_fu_17442_p3);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30446:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30446 | assign sext_ln840_254_fu_28047_p1 = $signed(add_ln840_362_reg_32078);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30448:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30448 | assign sext_ln840_255_fu_28056_p1 = $signed(add_ln840_364_reg_32083);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30450:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30450 | assign sext_ln840_256_fu_28059_p1 = $signed(add_ln840_366_reg_32088);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30452:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30452 | assign sext_ln840_257_fu_28068_p1 = $signed(add_ln840_367_fu_28062_p2);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30454:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,578] 30454 | assign sext_ln840_258_fu_28078_p1 = $signed(add_ln840_369_reg_32093);
[2025-05-17 16:15:49,578]       |                                   ^
[2025-05-17 16:15:49,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30456:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30456 | assign sext_ln840_259_fu_28081_p1 = $signed(add_ln840_371_reg_32098);
[2025-05-17 16:15:49,579]       |                                   ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30458:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30458 | assign sext_ln840_25_fu_26450_p1 = $signed(add_ln840_36_fu_26444_p2);
[2025-05-17 16:15:49,579]       |                                  ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30460:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30460 | assign sext_ln840_260_fu_28090_p1 = $signed(add_ln840_372_fu_28084_p2);
[2025-05-17 16:15:49,579]       |                                   ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30462:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30462 | assign sext_ln840_261_fu_28094_p1 = $signed(add_ln840_373_reg_32103);
[2025-05-17 16:15:49,579]       |                                   ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30464:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30464 | assign sext_ln840_262_fu_28097_p1 = $signed(add_ln840_375_reg_32108);
[2025-05-17 16:15:49,579]       |                                   ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30466:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30466 | assign sext_ln840_263_fu_28106_p1 = $signed(add_ln840_376_fu_28100_p2);
[2025-05-17 16:15:49,579]       |                                   ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30468:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30468 | assign sext_ln840_264_fu_28116_p1 = $signed(add_ln840_377_fu_28110_p2);
[2025-05-17 16:15:49,579]       |                                   ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30470:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30470 | assign sext_ln840_265_fu_28126_p1 = $signed(add_ln840_379_reg_32113);
[2025-05-17 16:15:49,579]       |                                   ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30472:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30472 | assign sext_ln840_266_fu_28129_p1 = $signed(add_ln840_381_reg_32118);
[2025-05-17 16:15:49,579]       |                                   ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30474:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30474 | assign sext_ln840_267_fu_28138_p1 = $signed(add_ln840_382_fu_28132_p2);
[2025-05-17 16:15:49,579]       |                                   ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30476:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30476 | assign sext_ln840_268_fu_28142_p1 = $signed(add_ln840_383_reg_32123);
[2025-05-17 16:15:49,579]       |                                   ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30478:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,579] 30478 | assign sext_ln840_269_fu_28145_p1 = $signed(add_ln840_385_reg_32128);
[2025-05-17 16:15:49,579]       |                                   ^
[2025-05-17 16:15:49,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30480:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30480 | assign sext_ln840_26_fu_26460_p1 = $signed(add_ln840_37_fu_26454_p2);
[2025-05-17 16:15:49,580]       |                                  ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30482:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30482 | assign sext_ln840_270_fu_28154_p1 = $signed(add_ln840_386_fu_28148_p2);
[2025-05-17 16:15:49,580]       |                                   ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30484:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30484 | assign sext_ln840_271_fu_28164_p1 = $signed(add_ln840_387_fu_28158_p2);
[2025-05-17 16:15:49,580]       |                                   ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30486:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30486 | assign sext_ln840_272_fu_28168_p1 = $signed(add_ln840_388_reg_32133);
[2025-05-17 16:15:49,580]       |                                   ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30488:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30488 | assign sext_ln840_273_fu_28171_p1 = $signed(add_ln840_390_reg_32138);
[2025-05-17 16:15:49,580]       |                                   ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30490:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30490 | assign sext_ln840_274_fu_28180_p1 = $signed(add_ln840_391_fu_28174_p2);
[2025-05-17 16:15:49,580]       |                                   ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30492:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30492 | assign sext_ln840_275_fu_28184_p1 = $signed(add_ln840_393_reg_32143);
[2025-05-17 16:15:49,580]       |                                   ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30494:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30494 | assign sext_ln840_276_fu_28187_p1 = $signed(add_ln840_395_reg_32148);
[2025-05-17 16:15:49,580]       |                                   ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30496:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30496 | assign sext_ln840_277_fu_28196_p1 = $signed(add_ln840_396_fu_28190_p2);
[2025-05-17 16:15:49,580]       |                                   ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30498:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30498 | assign sext_ln840_278_fu_28206_p1 = $signed(add_ln840_397_fu_28200_p2);
[2025-05-17 16:15:49,580]       |                                   ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30500:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30500 | assign sext_ln840_279_fu_28216_p1 = $signed(add_ln840_398_fu_28210_p2);
[2025-05-17 16:15:49,580]       |                                   ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30502:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30502 | assign sext_ln840_27_fu_26470_p1 = $signed(add_ln840_38_fu_26464_p2);
[2025-05-17 16:15:49,580]       |                                  ^
[2025-05-17 16:15:49,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30504:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,580] 30504 | assign sext_ln840_280_fu_28231_p1 = $signed(select_ln90_437_fu_28226_p3);
[2025-05-17 16:15:49,580]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30506:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30506 | assign sext_ln840_281_fu_18862_p1 = $signed(select_ln90_439_fu_18854_p3);
[2025-05-17 16:15:49,581]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30508:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30508 | assign sext_ln840_282_fu_28241_p1 = $signed(add_ln840_402_reg_32163);
[2025-05-17 16:15:49,581]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30510:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30510 | assign sext_ln840_283_fu_28250_p1 = $signed(add_ln840_404_reg_32168);
[2025-05-17 16:15:49,581]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30512:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30512 | assign sext_ln840_284_fu_28253_p1 = $signed(add_ln840_406_reg_32173);
[2025-05-17 16:15:49,581]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30514:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30514 | assign sext_ln840_285_fu_28262_p1 = $signed(add_ln840_407_fu_28256_p2);
[2025-05-17 16:15:49,581]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30516:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30516 | assign sext_ln840_286_fu_28272_p1 = $signed(add_ln840_409_reg_32178);
[2025-05-17 16:15:49,581]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30518:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30518 | assign sext_ln840_287_fu_28275_p1 = $signed(add_ln840_411_reg_32183);
[2025-05-17 16:15:49,581]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30520:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30520 | assign sext_ln840_288_fu_28284_p1 = $signed(add_ln840_412_fu_28278_p2);
[2025-05-17 16:15:49,581]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30522:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30522 | assign sext_ln840_289_fu_28288_p1 = $signed(add_ln840_413_reg_32188);
[2025-05-17 16:15:49,581]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30524:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30524 | assign sext_ln840_28_fu_26485_p1 = $signed(select_ln90_77_fu_26480_p3);
[2025-05-17 16:15:49,581]       |                                  ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30526:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30526 | assign sext_ln840_290_fu_28291_p1 = $signed(add_ln840_415_reg_32193);
[2025-05-17 16:15:49,581]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30528:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,581] 30528 | assign sext_ln840_291_fu_28300_p1 = $signed(add_ln840_416_fu_28294_p2);
[2025-05-17 16:15:49,581]       |                                   ^
[2025-05-17 16:15:49,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30530:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30530 | assign sext_ln840_292_fu_28310_p1 = $signed(add_ln840_417_fu_28304_p2);
[2025-05-17 16:15:49,582]       |                                   ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30532:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30532 | assign sext_ln840_293_fu_28320_p1 = $signed(add_ln840_419_reg_32198);
[2025-05-17 16:15:49,582]       |                                   ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30534:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30534 | assign sext_ln840_294_fu_28323_p1 = $signed(add_ln840_421_reg_32203);
[2025-05-17 16:15:49,582]       |                                   ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30536:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30536 | assign sext_ln840_295_fu_28332_p1 = $signed(add_ln840_422_fu_28326_p2);
[2025-05-17 16:15:49,582]       |                                   ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30538:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30538 | assign sext_ln840_296_fu_28336_p1 = $signed(add_ln840_423_reg_32208);
[2025-05-17 16:15:49,582]       |                                   ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30540:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30540 | assign sext_ln840_297_fu_28339_p1 = $signed(add_ln840_425_reg_32213);
[2025-05-17 16:15:49,582]       |                                   ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30542:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30542 | assign sext_ln840_298_fu_28348_p1 = $signed(add_ln840_426_fu_28342_p2);
[2025-05-17 16:15:49,582]       |                                   ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30544:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30544 | assign sext_ln840_299_fu_28358_p1 = $signed(add_ln840_427_fu_28352_p2);
[2025-05-17 16:15:49,582]       |                                   ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30546:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30546 | assign sext_ln840_29_fu_6154_p1 = $signed(select_ln90_79_fu_6146_p3);
[2025-05-17 16:15:49,582]       |                                 ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30548:33: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30548 | assign sext_ln840_2_fu_26301_p1 = $signed(add_ln840_2_reg_31313);
[2025-05-17 16:15:49,582]       |                                 ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30550:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30550 | assign sext_ln840_300_fu_28362_p1 = $signed(add_ln840_428_reg_32218);
[2025-05-17 16:15:49,582]       |                                   ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30552:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30552 | assign sext_ln840_301_fu_28365_p1 = $signed(add_ln840_430_reg_32223);
[2025-05-17 16:15:49,582]       |                                   ^
[2025-05-17 16:15:49,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30554:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,582] 30554 | assign sext_ln840_302_fu_28374_p1 = $signed(add_ln840_431_fu_28368_p2);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30556:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30556 | assign sext_ln840_303_fu_28378_p1 = $signed(add_ln840_433_reg_32228);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30558:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30558 | assign sext_ln840_304_fu_28381_p1 = $signed(add_ln840_435_reg_32233);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30560:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30560 | assign sext_ln840_305_fu_28390_p1 = $signed(add_ln840_436_fu_28384_p2);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30562:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30562 | assign sext_ln840_306_fu_28400_p1 = $signed(add_ln840_437_fu_28394_p2);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30564:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30564 | assign sext_ln840_307_fu_28410_p1 = $signed(add_ln840_438_fu_28404_p2);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30566:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30566 | assign sext_ln840_308_fu_28425_p1 = $signed(select_ln90_477_fu_28420_p3);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30568:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30568 | assign sext_ln840_309_fu_20274_p1 = $signed(select_ln90_479_fu_20266_p3);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30570:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30570 | assign sext_ln840_30_fu_26495_p1 = $signed(add_ln840_42_reg_31398);
[2025-05-17 16:15:49,583]       |                                  ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30572:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30572 | assign sext_ln840_310_fu_28435_p1 = $signed(add_ln840_442_reg_32248);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30574:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30574 | assign sext_ln840_311_fu_28444_p1 = $signed(add_ln840_444_reg_32253);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30576:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30576 | assign sext_ln840_312_fu_28447_p1 = $signed(add_ln840_446_reg_32258);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30578:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,583] 30578 | assign sext_ln840_313_fu_28456_p1 = $signed(add_ln840_447_fu_28450_p2);
[2025-05-17 16:15:49,583]       |                                   ^
[2025-05-17 16:15:49,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30580:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30580 | assign sext_ln840_314_fu_28466_p1 = $signed(add_ln840_449_reg_32263);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30582:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30582 | assign sext_ln840_315_fu_28469_p1 = $signed(add_ln840_451_reg_32268);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30584:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30584 | assign sext_ln840_316_fu_28478_p1 = $signed(add_ln840_452_fu_28472_p2);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30586:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30586 | assign sext_ln840_317_fu_28482_p1 = $signed(add_ln840_453_reg_32273);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30588:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30588 | assign sext_ln840_318_fu_28485_p1 = $signed(add_ln840_455_reg_32278);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30590:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30590 | assign sext_ln840_319_fu_28494_p1 = $signed(add_ln840_456_fu_28488_p2);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30592:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30592 | assign sext_ln840_31_fu_26504_p1 = $signed(add_ln840_44_reg_31403);
[2025-05-17 16:15:49,584]       |                                  ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30594:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30594 | assign sext_ln840_320_fu_28504_p1 = $signed(add_ln840_457_fu_28498_p2);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30596:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30596 | assign sext_ln840_321_fu_28514_p1 = $signed(add_ln840_459_reg_32283);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30598:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30598 | assign sext_ln840_322_fu_28517_p1 = $signed(add_ln840_461_reg_32288);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30600:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30600 | assign sext_ln840_323_fu_28526_p1 = $signed(add_ln840_462_fu_28520_p2);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30602:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30602 | assign sext_ln840_324_fu_28530_p1 = $signed(add_ln840_463_reg_32293);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30604:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,584] 30604 | assign sext_ln840_325_fu_28533_p1 = $signed(add_ln840_465_reg_32298);
[2025-05-17 16:15:49,584]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30606:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30606 | assign sext_ln840_326_fu_28542_p1 = $signed(add_ln840_466_fu_28536_p2);
[2025-05-17 16:15:49,585]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30608:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30608 | assign sext_ln840_327_fu_28552_p1 = $signed(add_ln840_467_fu_28546_p2);
[2025-05-17 16:15:49,585]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30610:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30610 | assign sext_ln840_328_fu_28556_p1 = $signed(add_ln840_468_reg_32303);
[2025-05-17 16:15:49,585]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30612:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30612 | assign sext_ln840_329_fu_28559_p1 = $signed(add_ln840_470_reg_32308);
[2025-05-17 16:15:49,585]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30614:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30614 | assign sext_ln840_32_fu_26507_p1 = $signed(add_ln840_46_reg_31408);
[2025-05-17 16:15:49,585]       |                                  ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30616:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30616 | assign sext_ln840_330_fu_28568_p1 = $signed(add_ln840_471_fu_28562_p2);
[2025-05-17 16:15:49,585]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30618:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30618 | assign sext_ln840_331_fu_28572_p1 = $signed(add_ln840_473_reg_32313);
[2025-05-17 16:15:49,585]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30620:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30620 | assign sext_ln840_332_fu_28575_p1 = $signed(add_ln840_475_reg_32318);
[2025-05-17 16:15:49,585]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30622:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30622 | assign sext_ln840_333_fu_28584_p1 = $signed(add_ln840_476_fu_28578_p2);
[2025-05-17 16:15:49,585]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30624:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30624 | assign sext_ln840_334_fu_28594_p1 = $signed(add_ln840_477_fu_28588_p2);
[2025-05-17 16:15:49,585]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30626:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30626 | assign sext_ln840_335_fu_28604_p1 = $signed(add_ln840_478_fu_28598_p2);
[2025-05-17 16:15:49,585]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30628:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,585] 30628 | assign sext_ln840_336_fu_28619_p1 = $signed(select_ln90_517_fu_28614_p3);
[2025-05-17 16:15:49,585]       |                                   ^
[2025-05-17 16:15:49,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30630:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30630 | assign sext_ln840_337_fu_21686_p1 = $signed(select_ln90_519_fu_21678_p3);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30632:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30632 | assign sext_ln840_338_fu_28629_p1 = $signed(add_ln840_482_reg_32333);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30634:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30634 | assign sext_ln840_339_fu_28638_p1 = $signed(add_ln840_484_reg_32338);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30636:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30636 | assign sext_ln840_33_fu_26516_p1 = $signed(add_ln840_47_fu_26510_p2);
[2025-05-17 16:15:49,586]       |                                  ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30638:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30638 | assign sext_ln840_340_fu_28641_p1 = $signed(add_ln840_486_reg_32343);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30640:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30640 | assign sext_ln840_341_fu_28650_p1 = $signed(add_ln840_487_fu_28644_p2);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30642:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30642 | assign sext_ln840_342_fu_28660_p1 = $signed(add_ln840_489_reg_32348);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30644:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30644 | assign sext_ln840_343_fu_28663_p1 = $signed(add_ln840_491_reg_32353);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30646:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30646 | assign sext_ln840_344_fu_28672_p1 = $signed(add_ln840_492_fu_28666_p2);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30648:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30648 | assign sext_ln840_345_fu_28676_p1 = $signed(add_ln840_493_reg_32358);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30650:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30650 | assign sext_ln840_346_fu_28679_p1 = $signed(add_ln840_495_reg_32363);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30652:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30652 | assign sext_ln840_347_fu_28688_p1 = $signed(add_ln840_496_fu_28682_p2);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30654:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,586] 30654 | assign sext_ln840_348_fu_28698_p1 = $signed(add_ln840_497_fu_28692_p2);
[2025-05-17 16:15:49,586]       |                                   ^
[2025-05-17 16:15:49,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30656:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30656 | assign sext_ln840_349_fu_28708_p1 = $signed(add_ln840_499_reg_32368);
[2025-05-17 16:15:49,587]       |                                   ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30658:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30658 | assign sext_ln840_34_fu_26526_p1 = $signed(add_ln840_49_reg_31413);
[2025-05-17 16:15:49,587]       |                                  ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30660:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30660 | assign sext_ln840_350_fu_28711_p1 = $signed(add_ln840_501_reg_32373);
[2025-05-17 16:15:49,587]       |                                   ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30662:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30662 | assign sext_ln840_351_fu_28720_p1 = $signed(add_ln840_502_fu_28714_p2);
[2025-05-17 16:15:49,587]       |                                   ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30664:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30664 | assign sext_ln840_352_fu_28724_p1 = $signed(add_ln840_503_reg_32378);
[2025-05-17 16:15:49,587]       |                                   ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30666:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30666 | assign sext_ln840_353_fu_28727_p1 = $signed(add_ln840_505_reg_32383);
[2025-05-17 16:15:49,587]       |                                   ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30668:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30668 | assign sext_ln840_354_fu_28736_p1 = $signed(add_ln840_506_fu_28730_p2);
[2025-05-17 16:15:49,587]       |                                   ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30670:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30670 | assign sext_ln840_355_fu_28746_p1 = $signed(add_ln840_507_fu_28740_p2);
[2025-05-17 16:15:49,587]       |                                   ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30672:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30672 | assign sext_ln840_356_fu_28750_p1 = $signed(add_ln840_508_reg_32388);
[2025-05-17 16:15:49,587]       |                                   ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30674:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30674 | assign sext_ln840_357_fu_28753_p1 = $signed(add_ln840_510_reg_32393);
[2025-05-17 16:15:49,587]       |                                   ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30676:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30676 | assign sext_ln840_358_fu_28762_p1 = $signed(add_ln840_511_fu_28756_p2);
[2025-05-17 16:15:49,587]       |                                   ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30678:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30678 | assign sext_ln840_359_fu_28766_p1 = $signed(add_ln840_513_reg_32398);
[2025-05-17 16:15:49,587]       |                                   ^
[2025-05-17 16:15:49,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30680:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,587] 30680 | assign sext_ln840_35_fu_26529_p1 = $signed(add_ln840_51_reg_31418);
[2025-05-17 16:15:49,588]       |                                  ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30682:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30682 | assign sext_ln840_360_fu_28769_p1 = $signed(add_ln840_515_reg_32403);
[2025-05-17 16:15:49,588]       |                                   ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30684:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30684 | assign sext_ln840_361_fu_28778_p1 = $signed(add_ln840_516_fu_28772_p2);
[2025-05-17 16:15:49,588]       |                                   ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30686:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30686 | assign sext_ln840_362_fu_28788_p1 = $signed(add_ln840_517_fu_28782_p2);
[2025-05-17 16:15:49,588]       |                                   ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30688:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30688 | assign sext_ln840_363_fu_28798_p1 = $signed(add_ln840_518_fu_28792_p2);
[2025-05-17 16:15:49,588]       |                                   ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30690:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30690 | assign sext_ln840_364_fu_28813_p1 = $signed(select_ln90_557_fu_28808_p3);
[2025-05-17 16:15:49,588]       |                                   ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30692:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30692 | assign sext_ln840_365_fu_23098_p1 = $signed(select_ln90_559_fu_23090_p3);
[2025-05-17 16:15:49,588]       |                                   ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30694:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30694 | assign sext_ln840_366_fu_28823_p1 = $signed(add_ln840_522_reg_32418);
[2025-05-17 16:15:49,588]       |                                   ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30696:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30696 | assign sext_ln840_367_fu_28832_p1 = $signed(add_ln840_524_reg_32423);
[2025-05-17 16:15:49,588]       |                                   ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30698:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30698 | assign sext_ln840_368_fu_28835_p1 = $signed(add_ln840_526_reg_32428);
[2025-05-17 16:15:49,588]       |                                   ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30700:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30700 | assign sext_ln840_369_fu_28844_p1 = $signed(add_ln840_527_fu_28838_p2);
[2025-05-17 16:15:49,588]       |                                   ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30702:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30702 | assign sext_ln840_36_fu_26538_p1 = $signed(add_ln840_52_fu_26532_p2);
[2025-05-17 16:15:49,588]       |                                  ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30704:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,588] 30704 | assign sext_ln840_370_fu_28854_p1 = $signed(add_ln840_529_reg_32433);
[2025-05-17 16:15:49,588]       |                                   ^
[2025-05-17 16:15:49,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30706:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30706 | assign sext_ln840_371_fu_28857_p1 = $signed(add_ln840_531_reg_32438);
[2025-05-17 16:15:49,589]       |                                   ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30708:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30708 | assign sext_ln840_372_fu_28866_p1 = $signed(add_ln840_532_fu_28860_p2);
[2025-05-17 16:15:49,589]       |                                   ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30710:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30710 | assign sext_ln840_373_fu_28870_p1 = $signed(add_ln840_533_reg_32443);
[2025-05-17 16:15:49,589]       |                                   ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30712:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30712 | assign sext_ln840_374_fu_28873_p1 = $signed(add_ln840_535_reg_32448);
[2025-05-17 16:15:49,589]       |                                   ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30714:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30714 | assign sext_ln840_375_fu_28882_p1 = $signed(add_ln840_536_fu_28876_p2);
[2025-05-17 16:15:49,589]       |                                   ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30716:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30716 | assign sext_ln840_376_fu_28892_p1 = $signed(add_ln840_537_fu_28886_p2);
[2025-05-17 16:15:49,589]       |                                   ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30718:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30718 | assign sext_ln840_377_fu_28902_p1 = $signed(add_ln840_539_reg_32453);
[2025-05-17 16:15:49,589]       |                                   ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30720:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30720 | assign sext_ln840_378_fu_28905_p1 = $signed(add_ln840_541_reg_32458);
[2025-05-17 16:15:49,589]       |                                   ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30722:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30722 | assign sext_ln840_379_fu_28914_p1 = $signed(add_ln840_542_fu_28908_p2);
[2025-05-17 16:15:49,589]       |                                   ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30724:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30724 | assign sext_ln840_37_fu_26542_p1 = $signed(add_ln840_53_reg_31423);
[2025-05-17 16:15:49,589]       |                                  ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30726:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30726 | assign sext_ln840_380_fu_28918_p1 = $signed(add_ln840_543_reg_32463);
[2025-05-17 16:15:49,589]       |                                   ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30728:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30728 | assign sext_ln840_381_fu_28921_p1 = $signed(add_ln840_545_reg_32468);
[2025-05-17 16:15:49,589]       |                                   ^
[2025-05-17 16:15:49,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30730:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,589] 30730 | assign sext_ln840_382_fu_28930_p1 = $signed(add_ln840_546_fu_28924_p2);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30732:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30732 | assign sext_ln840_383_fu_28940_p1 = $signed(add_ln840_547_fu_28934_p2);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30734:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30734 | assign sext_ln840_384_fu_28944_p1 = $signed(add_ln840_548_reg_32473);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30736:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30736 | assign sext_ln840_385_fu_28947_p1 = $signed(add_ln840_550_reg_32478);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30738:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30738 | assign sext_ln840_386_fu_28956_p1 = $signed(add_ln840_551_fu_28950_p2);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30740:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30740 | assign sext_ln840_387_fu_28960_p1 = $signed(add_ln840_553_reg_32483);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30742:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30742 | assign sext_ln840_388_fu_28963_p1 = $signed(add_ln840_555_reg_32488);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30744:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30744 | assign sext_ln840_389_fu_28972_p1 = $signed(add_ln840_556_fu_28966_p2);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30746:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30746 | assign sext_ln840_38_fu_26545_p1 = $signed(add_ln840_55_reg_31428);
[2025-05-17 16:15:49,590]       |                                  ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30748:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30748 | assign sext_ln840_390_fu_28982_p1 = $signed(add_ln840_557_fu_28976_p2);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30750:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30750 | assign sext_ln840_391_fu_28992_p1 = $signed(add_ln840_558_fu_28986_p2);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30752:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30752 | assign sext_ln840_392_fu_29007_p1 = $signed(select_ln90_597_fu_29002_p3);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30754:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,590] 30754 | assign sext_ln840_393_fu_24510_p1 = $signed(select_ln90_599_fu_24502_p3);
[2025-05-17 16:15:49,590]       |                                   ^
[2025-05-17 16:15:49,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30756:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30756 | assign sext_ln840_394_fu_29017_p1 = $signed(add_ln840_562_reg_32503);
[2025-05-17 16:15:49,591]       |                                   ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30758:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30758 | assign sext_ln840_395_fu_29026_p1 = $signed(add_ln840_564_reg_32508);
[2025-05-17 16:15:49,591]       |                                   ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30760:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30760 | assign sext_ln840_396_fu_29029_p1 = $signed(add_ln840_566_reg_32513);
[2025-05-17 16:15:49,591]       |                                   ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30762:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30762 | assign sext_ln840_397_fu_29038_p1 = $signed(add_ln840_567_fu_29032_p2);
[2025-05-17 16:15:49,591]       |                                   ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30764:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30764 | assign sext_ln840_398_fu_29048_p1 = $signed(add_ln840_569_reg_32518);
[2025-05-17 16:15:49,591]       |                                   ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30766:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30766 | assign sext_ln840_399_fu_29051_p1 = $signed(add_ln840_571_reg_32523);
[2025-05-17 16:15:49,591]       |                                   ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30768:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30768 | assign sext_ln840_39_fu_26554_p1 = $signed(add_ln840_56_fu_26548_p2);
[2025-05-17 16:15:49,591]       |                                  ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30770:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30770 | assign sext_ln840_3_fu_26310_p1 = $signed(add_ln840_4_reg_31318);
[2025-05-17 16:15:49,591]       |                                 ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30772:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30772 | assign sext_ln840_400_fu_29060_p1 = $signed(add_ln840_572_fu_29054_p2);
[2025-05-17 16:15:49,591]       |                                   ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30774:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30774 | assign sext_ln840_401_fu_29064_p1 = $signed(add_ln840_573_reg_32528);
[2025-05-17 16:15:49,591]       |                                   ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30776:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30776 | assign sext_ln840_402_fu_29067_p1 = $signed(add_ln840_575_reg_32533);
[2025-05-17 16:15:49,591]       |                                   ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30778:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30778 | assign sext_ln840_403_fu_29076_p1 = $signed(add_ln840_576_fu_29070_p2);
[2025-05-17 16:15:49,591]       |                                   ^
[2025-05-17 16:15:49,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30780:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,591] 30780 | assign sext_ln840_404_fu_29086_p1 = $signed(add_ln840_577_fu_29080_p2);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30782:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30782 | assign sext_ln840_405_fu_29096_p1 = $signed(add_ln840_579_reg_32538);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30784:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30784 | assign sext_ln840_406_fu_29099_p1 = $signed(add_ln840_581_reg_32543);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30786:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30786 | assign sext_ln840_407_fu_29108_p1 = $signed(add_ln840_582_fu_29102_p2);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30788:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30788 | assign sext_ln840_408_fu_29112_p1 = $signed(add_ln840_583_reg_32548);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30790:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30790 | assign sext_ln840_409_fu_29115_p1 = $signed(add_ln840_585_reg_32553);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30792:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30792 | assign sext_ln840_40_fu_26564_p1 = $signed(add_ln840_57_fu_26558_p2);
[2025-05-17 16:15:49,592]       |                                  ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30794:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30794 | assign sext_ln840_410_fu_29124_p1 = $signed(add_ln840_586_fu_29118_p2);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30796:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30796 | assign sext_ln840_411_fu_29134_p1 = $signed(add_ln840_587_fu_29128_p2);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30798:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30798 | assign sext_ln840_412_fu_29138_p1 = $signed(add_ln840_588_reg_32558);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30800:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30800 | assign sext_ln840_413_fu_29141_p1 = $signed(add_ln840_590_reg_32563);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30802:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30802 | assign sext_ln840_414_fu_29150_p1 = $signed(add_ln840_591_fu_29144_p2);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30804:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,592] 30804 | assign sext_ln840_415_fu_29154_p1 = $signed(add_ln840_593_reg_32568);
[2025-05-17 16:15:49,592]       |                                   ^
[2025-05-17 16:15:49,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30806:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30806 | assign sext_ln840_416_fu_29157_p1 = $signed(add_ln840_595_reg_32573);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30808:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30808 | assign sext_ln840_417_fu_29166_p1 = $signed(add_ln840_596_fu_29160_p2);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30810:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30810 | assign sext_ln840_418_fu_29176_p1 = $signed(add_ln840_597_fu_29170_p2);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30812:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30812 | assign sext_ln840_419_fu_29186_p1 = $signed(add_ln840_598_fu_29180_p2);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30814:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30814 | assign sext_ln840_41_fu_26574_p1 = $signed(add_ln840_59_reg_31433);
[2025-05-17 16:15:49,593]       |                                  ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30816:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30816 | assign sext_ln840_420_fu_29201_p1 = $signed(select_ln90_637_fu_29196_p3);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30818:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30818 | assign sext_ln840_421_fu_25922_p1 = $signed(select_ln90_639_fu_25914_p3);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30820:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30820 | assign sext_ln840_422_fu_29211_p1 = $signed(add_ln840_602_reg_32588);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30822:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30822 | assign sext_ln840_423_fu_29220_p1 = $signed(add_ln840_604_reg_32593);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30824:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30824 | assign sext_ln840_424_fu_29223_p1 = $signed(add_ln840_606_reg_32598);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30826:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30826 | assign sext_ln840_425_fu_29232_p1 = $signed(add_ln840_607_fu_29226_p2);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30828:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30828 | assign sext_ln840_426_fu_29242_p1 = $signed(add_ln840_609_reg_32603);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30830:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,593] 30830 | assign sext_ln840_427_fu_29245_p1 = $signed(add_ln840_611_reg_32608);
[2025-05-17 16:15:49,593]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30832:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30832 | assign sext_ln840_428_fu_29254_p1 = $signed(add_ln840_612_fu_29248_p2);
[2025-05-17 16:15:49,594]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30834:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30834 | assign sext_ln840_429_fu_29258_p1 = $signed(add_ln840_613_reg_32613);
[2025-05-17 16:15:49,594]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30836:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30836 | assign sext_ln840_42_fu_26577_p1 = $signed(add_ln840_61_reg_31438);
[2025-05-17 16:15:49,594]       |                                  ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30838:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30838 | assign sext_ln840_430_fu_29261_p1 = $signed(add_ln840_615_reg_32618);
[2025-05-17 16:15:49,594]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30840:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30840 | assign sext_ln840_431_fu_29270_p1 = $signed(add_ln840_616_fu_29264_p2);
[2025-05-17 16:15:49,594]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30842:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30842 | assign sext_ln840_432_fu_29280_p1 = $signed(add_ln840_617_fu_29274_p2);
[2025-05-17 16:15:49,594]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30844:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30844 | assign sext_ln840_433_fu_29290_p1 = $signed(add_ln840_619_reg_32623);
[2025-05-17 16:15:49,594]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30846:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30846 | assign sext_ln840_434_fu_29293_p1 = $signed(add_ln840_621_reg_32628);
[2025-05-17 16:15:49,594]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30848:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30848 | assign sext_ln840_435_fu_29302_p1 = $signed(add_ln840_622_fu_29296_p2);
[2025-05-17 16:15:49,594]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30850:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30850 | assign sext_ln840_436_fu_29306_p1 = $signed(add_ln840_623_reg_32633);
[2025-05-17 16:15:49,594]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30852:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30852 | assign sext_ln840_437_fu_29309_p1 = $signed(add_ln840_625_reg_32638);
[2025-05-17 16:15:49,594]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30854:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30854 | assign sext_ln840_438_fu_29318_p1 = $signed(add_ln840_626_fu_29312_p2);
[2025-05-17 16:15:49,594]       |                                   ^
[2025-05-17 16:15:49,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30856:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,594] 30856 | assign sext_ln840_439_fu_29328_p1 = $signed(add_ln840_627_fu_29322_p2);
[2025-05-17 16:15:49,595]       |                                   ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30858:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30858 | assign sext_ln840_43_fu_26586_p1 = $signed(add_ln840_62_fu_26580_p2);
[2025-05-17 16:15:49,595]       |                                  ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30860:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30860 | assign sext_ln840_440_fu_29332_p1 = $signed(add_ln840_628_reg_32643);
[2025-05-17 16:15:49,595]       |                                   ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30862:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30862 | assign sext_ln840_441_fu_29335_p1 = $signed(add_ln840_630_reg_32648);
[2025-05-17 16:15:49,595]       |                                   ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30864:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30864 | assign sext_ln840_442_fu_29344_p1 = $signed(add_ln840_631_fu_29338_p2);
[2025-05-17 16:15:49,595]       |                                   ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30866:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30866 | assign sext_ln840_443_fu_29348_p1 = $signed(add_ln840_633_reg_32653);
[2025-05-17 16:15:49,595]       |                                   ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30868:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30868 | assign sext_ln840_444_fu_29351_p1 = $signed(add_ln840_635_reg_32658);
[2025-05-17 16:15:49,595]       |                                   ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30870:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30870 | assign sext_ln840_445_fu_29360_p1 = $signed(add_ln840_636_fu_29354_p2);
[2025-05-17 16:15:49,595]       |                                   ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30872:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30872 | assign sext_ln840_446_fu_29370_p1 = $signed(add_ln840_637_fu_29364_p2);
[2025-05-17 16:15:49,595]       |                                   ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30874:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30874 | assign sext_ln840_447_fu_29380_p1 = $signed(add_ln840_638_fu_29374_p2);
[2025-05-17 16:15:49,595]       |                                   ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30876:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30876 | assign sext_ln840_44_fu_26590_p1 = $signed(add_ln840_63_reg_31443);
[2025-05-17 16:15:49,595]       |                                  ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30878:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30878 | assign sext_ln840_45_fu_26593_p1 = $signed(add_ln840_65_reg_31448);
[2025-05-17 16:15:49,595]       |                                  ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30880:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,595] 30880 | assign sext_ln840_46_fu_26602_p1 = $signed(add_ln840_66_fu_26596_p2);
[2025-05-17 16:15:49,595]       |                                  ^
[2025-05-17 16:15:49,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30882:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30882 | assign sext_ln840_47_fu_26612_p1 = $signed(add_ln840_67_fu_26606_p2);
[2025-05-17 16:15:49,596]       |                                  ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30884:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30884 | assign sext_ln840_48_fu_26616_p1 = $signed(add_ln840_68_reg_31453);
[2025-05-17 16:15:49,596]       |                                  ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30886:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30886 | assign sext_ln840_49_fu_26619_p1 = $signed(add_ln840_70_reg_31458);
[2025-05-17 16:15:49,596]       |                                  ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30888:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30888 | assign sext_ln840_4_fu_26313_p1 = $signed(add_ln840_6_reg_31323);
[2025-05-17 16:15:49,596]       |                                 ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30890:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30890 | assign sext_ln840_50_fu_26628_p1 = $signed(add_ln840_71_fu_26622_p2);
[2025-05-17 16:15:49,596]       |                                  ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30892:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30892 | assign sext_ln840_51_fu_26632_p1 = $signed(add_ln840_73_reg_31463);
[2025-05-17 16:15:49,596]       |                                  ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30894:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30894 | assign sext_ln840_52_fu_26635_p1 = $signed(add_ln840_75_reg_31468);
[2025-05-17 16:15:49,596]       |                                  ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30896:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30896 | assign sext_ln840_53_fu_26644_p1 = $signed(add_ln840_76_fu_26638_p2);
[2025-05-17 16:15:49,596]       |                                  ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30898:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30898 | assign sext_ln840_54_fu_26654_p1 = $signed(add_ln840_77_fu_26648_p2);
[2025-05-17 16:15:49,596]       |                                  ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30900:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30900 | assign sext_ln840_55_fu_26664_p1 = $signed(add_ln840_78_fu_26658_p2);
[2025-05-17 16:15:49,596]       |                                  ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30902:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30902 | assign sext_ln840_56_fu_26679_p1 = $signed(select_ln90_117_fu_26674_p3);
[2025-05-17 16:15:49,596]       |                                  ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30904:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30904 | assign sext_ln840_57_fu_7566_p1 = $signed(select_ln90_119_fu_7558_p3);
[2025-05-17 16:15:49,596]       |                                 ^
[2025-05-17 16:15:49,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30906:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,596] 30906 | assign sext_ln840_58_fu_26689_p1 = $signed(add_ln840_82_reg_31483);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30908:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30908 | assign sext_ln840_59_fu_26698_p1 = $signed(add_ln840_84_reg_31488);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30910:33: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30910 | assign sext_ln840_5_fu_26322_p1 = $signed(add_ln840_7_fu_26316_p2);
[2025-05-17 16:15:49,597]       |                                 ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30912:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30912 | assign sext_ln840_60_fu_26701_p1 = $signed(add_ln840_86_reg_31493);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30914:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30914 | assign sext_ln840_61_fu_26710_p1 = $signed(add_ln840_87_fu_26704_p2);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30916:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30916 | assign sext_ln840_62_fu_26720_p1 = $signed(add_ln840_89_reg_31498);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30918:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30918 | assign sext_ln840_63_fu_26723_p1 = $signed(add_ln840_91_reg_31503);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30920:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30920 | assign sext_ln840_64_fu_26732_p1 = $signed(add_ln840_92_fu_26726_p2);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30922:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30922 | assign sext_ln840_65_fu_26736_p1 = $signed(add_ln840_93_reg_31508);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30924:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30924 | assign sext_ln840_66_fu_26739_p1 = $signed(add_ln840_95_reg_31513);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30926:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30926 | assign sext_ln840_67_fu_26748_p1 = $signed(add_ln840_96_fu_26742_p2);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30928:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30928 | assign sext_ln840_68_fu_26758_p1 = $signed(add_ln840_97_fu_26752_p2);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30930:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,597] 30930 | assign sext_ln840_69_fu_26768_p1 = $signed(add_ln840_99_reg_31518);
[2025-05-17 16:15:49,597]       |                                  ^
[2025-05-17 16:15:49,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30932:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30932 | assign sext_ln840_6_fu_26332_p1 = $signed(add_ln840_9_reg_31328);
[2025-05-17 16:15:49,598]       |                                 ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30934:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30934 | assign sext_ln840_70_fu_26771_p1 = $signed(add_ln840_101_reg_31523);
[2025-05-17 16:15:49,598]       |                                  ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30936:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30936 | assign sext_ln840_71_fu_26780_p1 = $signed(add_ln840_102_fu_26774_p2);
[2025-05-17 16:15:49,598]       |                                  ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30938:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30938 | assign sext_ln840_72_fu_26784_p1 = $signed(add_ln840_103_reg_31528);
[2025-05-17 16:15:49,598]       |                                  ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30940:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30940 | assign sext_ln840_73_fu_26787_p1 = $signed(add_ln840_105_reg_31533);
[2025-05-17 16:15:49,598]       |                                  ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30942:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30942 | assign sext_ln840_74_fu_26796_p1 = $signed(add_ln840_106_fu_26790_p2);
[2025-05-17 16:15:49,598]       |                                  ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30944:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30944 | assign sext_ln840_75_fu_26806_p1 = $signed(add_ln840_107_fu_26800_p2);
[2025-05-17 16:15:49,598]       |                                  ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30946:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30946 | assign sext_ln840_76_fu_26810_p1 = $signed(add_ln840_108_reg_31538);
[2025-05-17 16:15:49,598]       |                                  ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30948:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30948 | assign sext_ln840_77_fu_26813_p1 = $signed(add_ln840_110_reg_31543);
[2025-05-17 16:15:49,598]       |                                  ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30950:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30950 | assign sext_ln840_78_fu_26822_p1 = $signed(add_ln840_111_fu_26816_p2);
[2025-05-17 16:15:49,598]       |                                  ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30952:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30952 | assign sext_ln840_79_fu_26826_p1 = $signed(add_ln840_113_reg_31548);
[2025-05-17 16:15:49,598]       |                                  ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30954:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30954 | assign sext_ln840_7_fu_26335_p1 = $signed(add_ln840_11_reg_31333);
[2025-05-17 16:15:49,598]       |                                 ^
[2025-05-17 16:15:49,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30956:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,598] 30956 | assign sext_ln840_80_fu_26829_p1 = $signed(add_ln840_115_reg_31553);
[2025-05-17 16:15:49,598]       |                                  ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30958:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30958 | assign sext_ln840_81_fu_26838_p1 = $signed(add_ln840_116_fu_26832_p2);
[2025-05-17 16:15:49,599]       |                                  ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30960:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30960 | assign sext_ln840_82_fu_26848_p1 = $signed(add_ln840_117_fu_26842_p2);
[2025-05-17 16:15:49,599]       |                                  ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30962:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30962 | assign sext_ln840_83_fu_26858_p1 = $signed(add_ln840_118_fu_26852_p2);
[2025-05-17 16:15:49,599]       |                                  ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30964:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30964 | assign sext_ln840_84_fu_26873_p1 = $signed(select_ln90_157_fu_26868_p3);
[2025-05-17 16:15:49,599]       |                                  ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30966:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30966 | assign sext_ln840_85_fu_8978_p1 = $signed(select_ln90_159_fu_8970_p3);
[2025-05-17 16:15:49,599]       |                                 ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30968:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30968 | assign sext_ln840_86_fu_26883_p1 = $signed(add_ln840_122_reg_31568);
[2025-05-17 16:15:49,599]       |                                  ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30970:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30970 | assign sext_ln840_87_fu_26892_p1 = $signed(add_ln840_124_reg_31573);
[2025-05-17 16:15:49,599]       |                                  ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30972:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30972 | assign sext_ln840_88_fu_26895_p1 = $signed(add_ln840_126_reg_31578);
[2025-05-17 16:15:49,599]       |                                  ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30974:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30974 | assign sext_ln840_89_fu_26904_p1 = $signed(add_ln840_127_fu_26898_p2);
[2025-05-17 16:15:49,599]       |                                  ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30976:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30976 | assign sext_ln840_8_fu_26344_p1 = $signed(add_ln840_12_fu_26338_p2);
[2025-05-17 16:15:49,599]       |                                 ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30978:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30978 | assign sext_ln840_90_fu_26914_p1 = $signed(add_ln840_129_reg_31583);
[2025-05-17 16:15:49,599]       |                                  ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30980:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,599] 30980 | assign sext_ln840_91_fu_26917_p1 = $signed(add_ln840_131_reg_31588);
[2025-05-17 16:15:49,599]       |                                  ^
[2025-05-17 16:15:49,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30982:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 30982 | assign sext_ln840_92_fu_26926_p1 = $signed(add_ln840_132_fu_26920_p2);
[2025-05-17 16:15:49,600]       |                                  ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30984:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 30984 | assign sext_ln840_93_fu_26930_p1 = $signed(add_ln840_133_reg_31593);
[2025-05-17 16:15:49,600]       |                                  ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30986:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 30986 | assign sext_ln840_94_fu_26933_p1 = $signed(add_ln840_135_reg_31598);
[2025-05-17 16:15:49,600]       |                                  ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30988:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 30988 | assign sext_ln840_95_fu_26942_p1 = $signed(add_ln840_136_fu_26936_p2);
[2025-05-17 16:15:49,600]       |                                  ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30990:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 30990 | assign sext_ln840_96_fu_26952_p1 = $signed(add_ln840_137_fu_26946_p2);
[2025-05-17 16:15:49,600]       |                                  ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30992:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 30992 | assign sext_ln840_97_fu_26962_p1 = $signed(add_ln840_139_reg_31603);
[2025-05-17 16:15:49,600]       |                                  ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30994:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 30994 | assign sext_ln840_98_fu_26965_p1 = $signed(add_ln840_141_reg_31608);
[2025-05-17 16:15:49,600]       |                                  ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30996:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 30996 | assign sext_ln840_99_fu_26974_p1 = $signed(add_ln840_142_fu_26968_p2);
[2025-05-17 16:15:49,600]       |                                  ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:30998:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 30998 | assign sext_ln840_9_fu_26348_p1 = $signed(add_ln840_13_reg_31338);
[2025-05-17 16:15:49,600]       |                                 ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31000:31: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 31000 | assign sext_ln840_fu_26291_p1 = $signed(select_ln90_37_fu_26286_p3);
[2025-05-17 16:15:49,600]       |                               ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31002:29: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 31002 | assign sext_ln90_fu_3566_p1 = $signed(local_temp_V_fu_3172_p1);
[2025-05-17 16:15:49,600]       |                             ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31076:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_29832_p2' generates 1 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 31076 | assign zext_ln840_10_fu_29838_p1 = xor_ln1039_10_fu_29832_p2;
[2025-05-17 16:15:49,600]       |                                  ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31078:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_29776_p2' generates 1 bits.
[2025-05-17 16:15:49,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,600] 31078 | assign zext_ln840_11_fu_29782_p1 = result_V_6_fu_29776_p2;
[2025-05-17 16:15:49,600]       |                                  ^
[2025-05-17 16:15:49,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31080:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_29900_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31080 | assign zext_ln840_12_fu_29906_p1 = xor_ln1039_12_fu_29900_p2;
[2025-05-17 16:15:49,601]       |                                  ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31082:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_29928_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31082 | assign zext_ln840_13_fu_29934_p1 = xor_ln1039_13_fu_29928_p2;
[2025-05-17 16:15:49,601]       |                                  ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31084:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_29872_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31084 | assign zext_ln840_14_fu_29878_p1 = result_V_8_fu_29872_p2;
[2025-05-17 16:15:49,601]       |                                  ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31086:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_29996_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31086 | assign zext_ln840_15_fu_30002_p1 = xor_ln1039_15_fu_29996_p2;
[2025-05-17 16:15:49,601]       |                                  ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31088:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_30024_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31088 | assign zext_ln840_16_fu_30030_p1 = xor_ln1039_16_fu_30024_p2;
[2025-05-17 16:15:49,601]       |                                  ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31090:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_29968_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31090 | assign zext_ln840_17_fu_29974_p1 = result_V_10_fu_29968_p2;
[2025-05-17 16:15:49,601]       |                                  ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_30092_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31092 | assign zext_ln840_18_fu_30098_p1 = xor_ln1039_18_fu_30092_p2;
[2025-05-17 16:15:49,601]       |                                  ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_30120_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31094 | assign zext_ln840_19_fu_30126_p1 = xor_ln1039_19_fu_30120_p2;
[2025-05-17 16:15:49,601]       |                                  ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31096:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_29544_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31096 | assign zext_ln840_1_fu_29550_p1 = xor_ln1039_1_fu_29544_p2;
[2025-05-17 16:15:49,601]       |                                 ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_30064_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31098 | assign zext_ln840_20_fu_30070_p1 = result_V_12_fu_30064_p2;
[2025-05-17 16:15:49,601]       |                                  ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31100:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_30188_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31100 | assign zext_ln840_21_fu_30194_p1 = xor_ln1039_21_fu_30188_p2;
[2025-05-17 16:15:49,601]       |                                  ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31102:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_30216_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31102 | assign zext_ln840_22_fu_30222_p1 = xor_ln1039_22_fu_30216_p2;
[2025-05-17 16:15:49,601]       |                                  ^
[2025-05-17 16:15:49,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31104:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_30160_p2' generates 1 bits.
[2025-05-17 16:15:49,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,601] 31104 | assign zext_ln840_23_fu_30166_p1 = result_V_14_fu_30160_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31106:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_30284_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31106 | assign zext_ln840_24_fu_30290_p1 = xor_ln1039_24_fu_30284_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31108:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_30312_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31108 | assign zext_ln840_25_fu_30318_p1 = xor_ln1039_25_fu_30312_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31110:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_16_fu_30256_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31110 | assign zext_ln840_26_fu_30262_p1 = result_V_16_fu_30256_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31112:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_30380_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31112 | assign zext_ln840_27_fu_30386_p1 = xor_ln1039_27_fu_30380_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_30408_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31114 | assign zext_ln840_28_fu_30414_p1 = xor_ln1039_28_fu_30408_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31116:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_18_fu_30352_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31116 | assign zext_ln840_29_fu_30358_p1 = result_V_18_fu_30352_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31118:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_29488_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31118 | assign zext_ln840_2_fu_29494_p1 = result_V_fu_29488_p2;
[2025-05-17 16:15:49,602]       |                                 ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31120:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_30476_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31120 | assign zext_ln840_30_fu_30482_p1 = xor_ln1039_30_fu_30476_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31122:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_30504_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31122 | assign zext_ln840_31_fu_30510_p1 = xor_ln1039_31_fu_30504_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31124:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_20_fu_30448_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31124 | assign zext_ln840_32_fu_30454_p1 = result_V_20_fu_30448_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31126:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_30572_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31126 | assign zext_ln840_33_fu_30578_p1 = xor_ln1039_33_fu_30572_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31128:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_30600_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,602] 31128 | assign zext_ln840_34_fu_30606_p1 = xor_ln1039_34_fu_30600_p2;
[2025-05-17 16:15:49,602]       |                                  ^
[2025-05-17 16:15:49,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31130:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_22_fu_30544_p2' generates 1 bits.
[2025-05-17 16:15:49,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31130 | assign zext_ln840_35_fu_30550_p1 = result_V_22_fu_30544_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31132:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_30668_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31132 | assign zext_ln840_36_fu_30674_p1 = xor_ln1039_36_fu_30668_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31134:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_30696_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31134 | assign zext_ln840_37_fu_30702_p1 = xor_ln1039_37_fu_30696_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_24_fu_30640_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31136 | assign zext_ln840_38_fu_30646_p1 = result_V_24_fu_30640_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_30764_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31138 | assign zext_ln840_39_fu_30770_p1 = xor_ln1039_39_fu_30764_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31140:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_29612_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31140 | assign zext_ln840_3_fu_29618_p1 = xor_ln1039_3_fu_29612_p2;
[2025-05-17 16:15:49,603]       |                                 ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31142:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_30792_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31142 | assign zext_ln840_40_fu_30798_p1 = xor_ln1039_40_fu_30792_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31144:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_26_fu_30736_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31144 | assign zext_ln840_41_fu_30742_p1 = result_V_26_fu_30736_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31146:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_30860_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31146 | assign zext_ln840_42_fu_30866_p1 = xor_ln1039_42_fu_30860_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31148:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_30888_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31148 | assign zext_ln840_43_fu_30894_p1 = xor_ln1039_43_fu_30888_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31150:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_28_fu_30832_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31150 | assign zext_ln840_44_fu_30838_p1 = result_V_28_fu_30832_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31152:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_30956_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31152 | assign zext_ln840_45_fu_30962_p1 = xor_ln1039_45_fu_30956_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31154:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_30984_p2' generates 1 bits.
[2025-05-17 16:15:49,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,603] 31154 | assign zext_ln840_46_fu_30990_p1 = xor_ln1039_46_fu_30984_p2;
[2025-05-17 16:15:49,603]       |                                  ^
[2025-05-17 16:15:49,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31156:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_30_fu_30928_p2' generates 1 bits.
[2025-05-17 16:15:49,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,604] 31156 | assign zext_ln840_47_fu_30934_p1 = result_V_30_fu_30928_p2;
[2025-05-17 16:15:49,604]       |                                  ^
[2025-05-17 16:15:49,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31158:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_29640_p2' generates 1 bits.
[2025-05-17 16:15:49,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,604] 31158 | assign zext_ln840_4_fu_29646_p1 = xor_ln1039_4_fu_29640_p2;
[2025-05-17 16:15:49,604]       |                                 ^
[2025-05-17 16:15:49,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31160:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_29584_p2' generates 1 bits.
[2025-05-17 16:15:49,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,604] 31160 | assign zext_ln840_5_fu_29590_p1 = result_V_2_fu_29584_p2;
[2025-05-17 16:15:49,604]       |                                 ^
[2025-05-17 16:15:49,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31162:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_29708_p2' generates 1 bits.
[2025-05-17 16:15:49,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,604] 31162 | assign zext_ln840_6_fu_29714_p1 = xor_ln1039_6_fu_29708_p2;
[2025-05-17 16:15:49,604]       |                                 ^
[2025-05-17 16:15:49,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31164:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_29736_p2' generates 1 bits.
[2025-05-17 16:15:49,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,604] 31164 | assign zext_ln840_7_fu_29742_p1 = xor_ln1039_7_fu_29736_p2;
[2025-05-17 16:15:49,604]       |                                 ^
[2025-05-17 16:15:49,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31166:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_29680_p2' generates 1 bits.
[2025-05-17 16:15:49,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,604] 31166 | assign zext_ln840_8_fu_29686_p1 = result_V_4_fu_29680_p2;
[2025-05-17 16:15:49,604]       |                                 ^
[2025-05-17 16:15:49,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31168:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_29804_p2' generates 1 bits.
[2025-05-17 16:15:49,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,604] 31168 | assign zext_ln840_9_fu_29810_p1 = xor_ln1039_9_fu_29804_p2;
[2025-05-17 16:15:49,604]       |                                 ^
[2025-05-17 16:15:49,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:31170:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_29516_p2' generates 1 bits.
[2025-05-17 16:15:49,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:15:49,604] 31170 | assign zext_ln840_fu_29522_p1 = xor_ln1039_fu_29516_p2;
[2025-05-17 16:15:49,604]       |                               ^
[2025-05-17 16:15:49,604] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:10999:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,604]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,604] 10999 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-17 16:15:49,604]       |  ^
[2025-05-17 16:15:49,604] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:11000:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,604]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,604] 11000 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-17 16:15:49,604]       |  ^
[2025-05-17 16:15:49,604] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:11001:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,604]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,604] 11001 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-17 16:15:49,604]       |  ^
[2025-05-17 16:15:49,604] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:11002:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,604]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,604] 11002 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-17 16:15:49,604]       |  ^
[2025-05-17 16:15:49,604] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:11003:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,604]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,604] 11003 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-17 16:15:49,605]       |  ^
[2025-05-17 16:15:49,605] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:11004:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,605]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 11004 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-05-17 16:15:49,605]       |  ^
[2025-05-17 16:15:49,605] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:11005:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,605]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 11005 | #0 ap_CS_iter6_fsm = 2'd1;
[2025-05-17 16:15:49,605]       |  ^
[2025-05-17 16:15:49,605] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:11006:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,605]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 11006 | #0 ap_CS_iter7_fsm = 2'd1;
[2025-05-17 16:15:49,605]       |  ^
[2025-05-17 16:15:49,605] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:11007:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,605]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 11007 | #0 ap_done_reg = 1'b0;
[2025-05-17 16:15:49,605]       |  ^
[2025-05-17 16:15:49,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:12806:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 12806 |             ap_NS_iter0_fsm = 'bx;
[2025-05-17 16:15:49,605]       |                             ^
[2025-05-17 16:15:49,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:12830:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 12830 |             ap_NS_iter1_fsm = 'bx;
[2025-05-17 16:15:49,605]       |                             ^
[2025-05-17 16:15:49,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:12854:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 12854 |             ap_NS_iter2_fsm = 'bx;
[2025-05-17 16:15:49,605]       |                             ^
[2025-05-17 16:15:49,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:12878:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 12878 |             ap_NS_iter3_fsm = 'bx;
[2025-05-17 16:15:49,605]       |                             ^
[2025-05-17 16:15:49,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:12902:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 12902 |             ap_NS_iter4_fsm = 'bx;
[2025-05-17 16:15:49,605]       |                             ^
[2025-05-17 16:15:49,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:12926:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 12926 |             ap_NS_iter5_fsm = 'bx;
[2025-05-17 16:15:49,605]       |                             ^
[2025-05-17 16:15:49,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:12950:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 12950 |             ap_NS_iter6_fsm = 'bx;
[2025-05-17 16:15:49,605]       |                             ^
[2025-05-17 16:15:49,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:12974:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,605] 12974 |             ap_NS_iter7_fsm = 'bx;
[2025-05-17 16:15:49,605]       |                             ^
[2025-05-17 16:15:49,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13107:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2894_p00' generates 4 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13107 | assign grp_fu_2894_p0 = grp_fu_2894_p00;
[2025-05-17 16:15:49,606]       |                       ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13109:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_1094_p4' generates 2 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13109 | assign grp_fu_2894_p00 = r_V_2_fu_1094_p4;
[2025-05-17 16:15:49,606]       |                        ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13111:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2903_p00' generates 4 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13111 | assign grp_fu_2903_p0 = grp_fu_2903_p00;
[2025-05-17 16:15:49,606]       |                       ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13113:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_1121_p4' generates 2 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13113 | assign grp_fu_2903_p00 = r_V_4_fu_1121_p4;
[2025-05-17 16:15:49,606]       |                        ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13115:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2912_p00' generates 4 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13115 | assign grp_fu_2912_p0 = grp_fu_2912_p00;
[2025-05-17 16:15:49,606]       |                       ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13117:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_1148_p4' generates 2 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13117 | assign grp_fu_2912_p00 = r_V_6_fu_1148_p4;
[2025-05-17 16:15:49,606]       |                        ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13119:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2921_p00' generates 4 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13119 | assign grp_fu_2921_p0 = grp_fu_2921_p00;
[2025-05-17 16:15:49,606]       |                       ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13121:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_fu_1175_p4' generates 2 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13121 | assign grp_fu_2921_p00 = r_V_8_fu_1175_p4;
[2025-05-17 16:15:49,606]       |                        ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13123:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2930_p00' generates 4 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13123 | assign grp_fu_2930_p0 = grp_fu_2930_p00;
[2025-05-17 16:15:49,606]       |                       ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13125:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_1202_p4' generates 2 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13125 | assign grp_fu_2930_p00 = r_V_10_fu_1202_p4;
[2025-05-17 16:15:49,606]       |                        ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13127:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2939_p00' generates 4 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13127 | assign grp_fu_2939_p0 = grp_fu_2939_p00;
[2025-05-17 16:15:49,606]       |                       ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13129:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_fu_1229_p4' generates 2 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13129 | assign grp_fu_2939_p00 = r_V_12_fu_1229_p4;
[2025-05-17 16:15:49,606]       |                        ^
[2025-05-17 16:15:49,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13131:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2948_p00' generates 4 bits.
[2025-05-17 16:15:49,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,606] 13131 | assign grp_fu_2948_p0 = grp_fu_2948_p00;
[2025-05-17 16:15:49,606]       |                       ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13133:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_1256_p4' generates 2 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13133 | assign grp_fu_2948_p00 = r_V_14_fu_1256_p4;
[2025-05-17 16:15:49,607]       |                        ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13135:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2957_p00' generates 4 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13135 | assign grp_fu_2957_p0 = grp_fu_2957_p00;
[2025-05-17 16:15:49,607]       |                       ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13137:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_fu_1283_p4' generates 2 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13137 | assign grp_fu_2957_p00 = r_V_16_fu_1283_p4;
[2025-05-17 16:15:49,607]       |                        ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13139:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2966_p00' generates 4 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13139 | assign grp_fu_2966_p0 = grp_fu_2966_p00;
[2025-05-17 16:15:49,607]       |                       ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13141:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_fu_1310_p4' generates 2 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13141 | assign grp_fu_2966_p00 = r_V_18_fu_1310_p4;
[2025-05-17 16:15:49,607]       |                        ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13143:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2975_p00' generates 4 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13143 | assign grp_fu_2975_p0 = grp_fu_2975_p00;
[2025-05-17 16:15:49,607]       |                       ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13145:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_fu_1337_p4' generates 2 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13145 | assign grp_fu_2975_p00 = r_V_20_fu_1337_p4;
[2025-05-17 16:15:49,607]       |                        ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13147:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2984_p00' generates 4 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13147 | assign grp_fu_2984_p0 = grp_fu_2984_p00;
[2025-05-17 16:15:49,607]       |                       ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13149:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_fu_1364_p4' generates 2 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13149 | assign grp_fu_2984_p00 = r_V_22_fu_1364_p4;
[2025-05-17 16:15:49,607]       |                        ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13151:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2993_p00' generates 4 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13151 | assign grp_fu_2993_p0 = grp_fu_2993_p00;
[2025-05-17 16:15:49,607]       |                       ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13153:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_fu_1391_p4' generates 2 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13153 | assign grp_fu_2993_p00 = r_V_24_fu_1391_p4;
[2025-05-17 16:15:49,607]       |                        ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13155:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3002_p00' generates 4 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,607] 13155 | assign grp_fu_3002_p0 = grp_fu_3002_p00;
[2025-05-17 16:15:49,607]       |                       ^
[2025-05-17 16:15:49,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13157:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_fu_1418_p4' generates 2 bits.
[2025-05-17 16:15:49,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13157 | assign grp_fu_3002_p00 = r_V_26_fu_1418_p4;
[2025-05-17 16:15:49,608]       |                        ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13159:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3011_p00' generates 4 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13159 | assign grp_fu_3011_p0 = grp_fu_3011_p00;
[2025-05-17 16:15:49,608]       |                       ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13161:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_fu_1445_p4' generates 2 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13161 | assign grp_fu_3011_p00 = r_V_28_fu_1445_p4;
[2025-05-17 16:15:49,608]       |                        ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13163:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3020_p00' generates 4 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13163 | assign grp_fu_3020_p0 = grp_fu_3020_p00;
[2025-05-17 16:15:49,608]       |                       ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13165:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_1472_p4' generates 2 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13165 | assign grp_fu_3020_p00 = r_V_30_fu_1472_p4;
[2025-05-17 16:15:49,608]       |                        ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13167:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3029_p00' generates 4 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13167 | assign grp_fu_3029_p0 = grp_fu_3029_p00;
[2025-05-17 16:15:49,608]       |                       ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13169:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_fu_1489_p4' generates 2 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13169 | assign grp_fu_3029_p00 = r_V_31_fu_1489_p4;
[2025-05-17 16:15:49,608]       |                        ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13171:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3038_p00' generates 4 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13171 | assign grp_fu_3038_p0 = grp_fu_3038_p00;
[2025-05-17 16:15:49,608]       |                       ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13173:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_fu_1516_p4' generates 2 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13173 | assign grp_fu_3038_p00 = r_V_33_fu_1516_p4;
[2025-05-17 16:15:49,608]       |                        ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13175:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3047_p00' generates 4 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13175 | assign grp_fu_3047_p0 = grp_fu_3047_p00;
[2025-05-17 16:15:49,608]       |                       ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13177:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_1543_p4' generates 2 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13177 | assign grp_fu_3047_p00 = r_V_35_fu_1543_p4;
[2025-05-17 16:15:49,608]       |                        ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13179:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3056_p00' generates 4 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13179 | assign grp_fu_3056_p0 = grp_fu_3056_p00;
[2025-05-17 16:15:49,608]       |                       ^
[2025-05-17 16:15:49,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13181:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_fu_1570_p4' generates 2 bits.
[2025-05-17 16:15:49,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,608] 13181 | assign grp_fu_3056_p00 = r_V_37_fu_1570_p4;
[2025-05-17 16:15:49,609]       |                        ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13183:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3065_p00' generates 4 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13183 | assign grp_fu_3065_p0 = grp_fu_3065_p00;
[2025-05-17 16:15:49,609]       |                       ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13185:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_1597_p4' generates 2 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13185 | assign grp_fu_3065_p00 = r_V_39_fu_1597_p4;
[2025-05-17 16:15:49,609]       |                        ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13187:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3074_p00' generates 4 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13187 | assign grp_fu_3074_p0 = grp_fu_3074_p00;
[2025-05-17 16:15:49,609]       |                       ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13189:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_fu_1624_p4' generates 2 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13189 | assign grp_fu_3074_p00 = r_V_41_fu_1624_p4;
[2025-05-17 16:15:49,609]       |                        ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13191:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3083_p00' generates 4 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13191 | assign grp_fu_3083_p0 = grp_fu_3083_p00;
[2025-05-17 16:15:49,609]       |                       ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13193:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_fu_1651_p4' generates 2 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13193 | assign grp_fu_3083_p00 = r_V_43_fu_1651_p4;
[2025-05-17 16:15:49,609]       |                        ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13195:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3092_p00' generates 4 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13195 | assign grp_fu_3092_p0 = grp_fu_3092_p00;
[2025-05-17 16:15:49,609]       |                       ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13197:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_fu_1678_p4' generates 2 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13197 | assign grp_fu_3092_p00 = r_V_45_fu_1678_p4;
[2025-05-17 16:15:49,609]       |                        ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13199:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3101_p00' generates 4 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13199 | assign grp_fu_3101_p0 = grp_fu_3101_p00;
[2025-05-17 16:15:49,609]       |                       ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13201:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_fu_1705_p4' generates 2 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13201 | assign grp_fu_3101_p00 = r_V_47_fu_1705_p4;
[2025-05-17 16:15:49,609]       |                        ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13203:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3110_p00' generates 4 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13203 | assign grp_fu_3110_p0 = grp_fu_3110_p00;
[2025-05-17 16:15:49,609]       |                       ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13205:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_fu_1732_p4' generates 2 bits.
[2025-05-17 16:15:49,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,609] 13205 | assign grp_fu_3110_p00 = r_V_49_fu_1732_p4;
[2025-05-17 16:15:49,609]       |                        ^
[2025-05-17 16:15:49,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13207:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3119_p00' generates 4 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13207 | assign grp_fu_3119_p0 = grp_fu_3119_p00;
[2025-05-17 16:15:49,610]       |                       ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13209:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_51_fu_1759_p4' generates 2 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13209 | assign grp_fu_3119_p00 = r_V_51_fu_1759_p4;
[2025-05-17 16:15:49,610]       |                        ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13211:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3128_p00' generates 4 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13211 | assign grp_fu_3128_p0 = grp_fu_3128_p00;
[2025-05-17 16:15:49,610]       |                       ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13213:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_53_fu_1786_p4' generates 2 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13213 | assign grp_fu_3128_p00 = r_V_53_fu_1786_p4;
[2025-05-17 16:15:49,610]       |                        ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13215:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3137_p00' generates 4 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13215 | assign grp_fu_3137_p0 = grp_fu_3137_p00;
[2025-05-17 16:15:49,610]       |                       ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13217:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_55_fu_1813_p4' generates 2 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13217 | assign grp_fu_3137_p00 = r_V_55_fu_1813_p4;
[2025-05-17 16:15:49,610]       |                        ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13219:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3146_p00' generates 4 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13219 | assign grp_fu_3146_p0 = grp_fu_3146_p00;
[2025-05-17 16:15:49,610]       |                       ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13221:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_57_fu_1840_p4' generates 2 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13221 | assign grp_fu_3146_p00 = r_V_57_fu_1840_p4;
[2025-05-17 16:15:49,610]       |                        ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13223:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3155_p00' generates 4 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13223 | assign grp_fu_3155_p0 = grp_fu_3155_p00;
[2025-05-17 16:15:49,610]       |                       ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13225:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_59_fu_1867_p4' generates 2 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13225 | assign grp_fu_3155_p00 = r_V_59_fu_1867_p4;
[2025-05-17 16:15:49,610]       |                        ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13227:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3164_p00' generates 4 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13227 | assign grp_fu_3164_p0 = grp_fu_3164_p00;
[2025-05-17 16:15:49,610]       |                       ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13229:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_62_fu_1904_p4' generates 2 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13229 | assign grp_fu_3164_p00 = r_V_62_fu_1904_p4;
[2025-05-17 16:15:49,610]       |                        ^
[2025-05-17 16:15:49,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13231:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3173_p00' generates 4 bits.
[2025-05-17 16:15:49,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,610] 13231 | assign grp_fu_3173_p0 = grp_fu_3173_p00;
[2025-05-17 16:15:49,610]       |                       ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13233:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_63_fu_1921_p4' generates 2 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13233 | assign grp_fu_3173_p00 = r_V_63_fu_1921_p4;
[2025-05-17 16:15:49,611]       |                        ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13251:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_3202' generates 32 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13251 | assign idxprom2_i_fu_1938_p1 = nf_3_reg_3202;
[2025-05-17 16:15:49,611]       |                              ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13259:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2883_p2' generates 2 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13259 | assign out_V_TDATA = result_V_2_fu_2883_p2;
[2025-05-17 16:15:49,611]       |                    ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13261:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13261 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:15:49,611]       |                                ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13263:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13263 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:15:49,611]       |                                ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13265:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13265 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:15:49,611]       |                                ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13337:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_2046_p00' generates 4 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13337 | assign ret_V_11_fu_2046_p0 = ret_V_11_fu_2046_p00;
[2025-05-17 16:15:49,611]       |                            ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13339:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_3614_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13339 | assign ret_V_11_fu_2046_p00 = r_V_11_reg_3614_pp0_iter2_reg;
[2025-05-17 16:15:49,611]       |                             ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13341:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_2062_p00' generates 4 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13341 | assign ret_V_13_fu_2062_p0 = ret_V_13_fu_2062_p00;
[2025-05-17 16:15:49,611]       |                            ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13343:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_3629_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13343 | assign ret_V_13_fu_2062_p00 = r_V_13_reg_3629_pp0_iter2_reg;
[2025-05-17 16:15:49,611]       |                             ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13345:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_2078_p00' generates 4 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13345 | assign ret_V_15_fu_2078_p0 = ret_V_15_fu_2078_p00;
[2025-05-17 16:15:49,611]       |                            ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13347:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_3644_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13347 | assign ret_V_15_fu_2078_p00 = r_V_15_reg_3644_pp0_iter2_reg;
[2025-05-17 16:15:49,611]       |                             ^
[2025-05-17 16:15:49,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13349:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_17_fu_2094_p00' generates 4 bits.
[2025-05-17 16:15:49,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,611] 13349 | assign ret_V_17_fu_2094_p0 = ret_V_17_fu_2094_p00;
[2025-05-17 16:15:49,612]       |                            ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13351:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_reg_3659_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13351 | assign ret_V_17_fu_2094_p00 = r_V_17_reg_3659_pp0_iter2_reg;
[2025-05-17 16:15:49,612]       |                             ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13353:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_19_fu_2110_p00' generates 4 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13353 | assign ret_V_19_fu_2110_p0 = ret_V_19_fu_2110_p00;
[2025-05-17 16:15:49,612]       |                            ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13355:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_3674_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13355 | assign ret_V_19_fu_2110_p00 = r_V_19_reg_3674_pp0_iter2_reg;
[2025-05-17 16:15:49,612]       |                             ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13357:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_1966_p00' generates 4 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13357 | assign ret_V_1_fu_1966_p0 = ret_V_1_fu_1966_p00;
[2025-05-17 16:15:49,612]       |                           ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13359:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_3539_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13359 | assign ret_V_1_fu_1966_p00 = r_V_1_reg_3539_pp0_iter2_reg;
[2025-05-17 16:15:49,612]       |                            ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13361:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_21_fu_2126_p00' generates 4 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13361 | assign ret_V_21_fu_2126_p0 = ret_V_21_fu_2126_p00;
[2025-05-17 16:15:49,612]       |                            ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13363:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_reg_3689_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13363 | assign ret_V_21_fu_2126_p00 = r_V_21_reg_3689_pp0_iter2_reg;
[2025-05-17 16:15:49,612]       |                             ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13365:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_23_fu_2142_p00' generates 4 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13365 | assign ret_V_23_fu_2142_p0 = ret_V_23_fu_2142_p00;
[2025-05-17 16:15:49,612]       |                            ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13367:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_reg_3704_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13367 | assign ret_V_23_fu_2142_p00 = r_V_23_reg_3704_pp0_iter2_reg;
[2025-05-17 16:15:49,612]       |                             ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13369:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_25_fu_2158_p00' generates 4 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13369 | assign ret_V_25_fu_2158_p0 = ret_V_25_fu_2158_p00;
[2025-05-17 16:15:49,612]       |                            ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13371:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_reg_3719_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13371 | assign ret_V_25_fu_2158_p00 = r_V_25_reg_3719_pp0_iter2_reg;
[2025-05-17 16:15:49,612]       |                             ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13373:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_27_fu_2174_p00' generates 4 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,612] 13373 | assign ret_V_27_fu_2174_p0 = ret_V_27_fu_2174_p00;
[2025-05-17 16:15:49,612]       |                            ^
[2025-05-17 16:15:49,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13375:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_reg_3734_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13375 | assign ret_V_27_fu_2174_p00 = r_V_27_reg_3734_pp0_iter2_reg;
[2025-05-17 16:15:49,613]       |                             ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13377:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_29_fu_2190_p00' generates 4 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13377 | assign ret_V_29_fu_2190_p0 = ret_V_29_fu_2190_p00;
[2025-05-17 16:15:49,613]       |                            ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13379:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_3749_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13379 | assign ret_V_29_fu_2190_p00 = r_V_29_reg_3749_pp0_iter2_reg;
[2025-05-17 16:15:49,613]       |                             ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13381:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_32_fu_2206_p00' generates 4 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13381 | assign ret_V_32_fu_2206_p0 = ret_V_32_fu_2206_p00;
[2025-05-17 16:15:49,613]       |                            ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13383:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_reg_3774_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13383 | assign ret_V_32_fu_2206_p00 = r_V_32_reg_3774_pp0_iter2_reg;
[2025-05-17 16:15:49,613]       |                             ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13385:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_34_fu_2222_p00' generates 4 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13385 | assign ret_V_34_fu_2222_p0 = ret_V_34_fu_2222_p00;
[2025-05-17 16:15:49,613]       |                            ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13387:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_3789_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13387 | assign ret_V_34_fu_2222_p00 = r_V_34_reg_3789_pp0_iter2_reg;
[2025-05-17 16:15:49,613]       |                             ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13389:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_36_fu_2238_p00' generates 4 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13389 | assign ret_V_36_fu_2238_p0 = ret_V_36_fu_2238_p00;
[2025-05-17 16:15:49,613]       |                            ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13391:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_reg_3804_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13391 | assign ret_V_36_fu_2238_p00 = r_V_36_reg_3804_pp0_iter2_reg;
[2025-05-17 16:15:49,613]       |                             ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13393:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_38_fu_2254_p00' generates 4 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13393 | assign ret_V_38_fu_2254_p0 = ret_V_38_fu_2254_p00;
[2025-05-17 16:15:49,613]       |                            ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13395:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_3819_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13395 | assign ret_V_38_fu_2254_p00 = r_V_38_reg_3819_pp0_iter2_reg;
[2025-05-17 16:15:49,613]       |                             ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13397:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_1982_p00' generates 4 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13397 | assign ret_V_3_fu_1982_p0 = ret_V_3_fu_1982_p00;
[2025-05-17 16:15:49,613]       |                           ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13399:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_3554_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,613] 13399 | assign ret_V_3_fu_1982_p00 = r_V_3_reg_3554_pp0_iter2_reg;
[2025-05-17 16:15:49,613]       |                            ^
[2025-05-17 16:15:49,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13401:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_40_fu_2270_p00' generates 4 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13401 | assign ret_V_40_fu_2270_p0 = ret_V_40_fu_2270_p00;
[2025-05-17 16:15:49,614]       |                            ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13403:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_3834_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13403 | assign ret_V_40_fu_2270_p00 = r_V_40_reg_3834_pp0_iter2_reg;
[2025-05-17 16:15:49,614]       |                             ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13405:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_42_fu_2286_p00' generates 4 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13405 | assign ret_V_42_fu_2286_p0 = ret_V_42_fu_2286_p00;
[2025-05-17 16:15:49,614]       |                            ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13407:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_reg_3849_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13407 | assign ret_V_42_fu_2286_p00 = r_V_42_reg_3849_pp0_iter2_reg;
[2025-05-17 16:15:49,614]       |                             ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13409:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_44_fu_2302_p00' generates 4 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13409 | assign ret_V_44_fu_2302_p0 = ret_V_44_fu_2302_p00;
[2025-05-17 16:15:49,614]       |                            ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13411:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_reg_3864_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13411 | assign ret_V_44_fu_2302_p00 = r_V_44_reg_3864_pp0_iter2_reg;
[2025-05-17 16:15:49,614]       |                             ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13413:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_46_fu_2318_p00' generates 4 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13413 | assign ret_V_46_fu_2318_p0 = ret_V_46_fu_2318_p00;
[2025-05-17 16:15:49,614]       |                            ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13415:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_reg_3879_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13415 | assign ret_V_46_fu_2318_p00 = r_V_46_reg_3879_pp0_iter2_reg;
[2025-05-17 16:15:49,614]       |                             ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13417:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_48_fu_2334_p00' generates 4 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13417 | assign ret_V_48_fu_2334_p0 = ret_V_48_fu_2334_p00;
[2025-05-17 16:15:49,614]       |                            ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13419:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_reg_3894_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13419 | assign ret_V_48_fu_2334_p00 = r_V_48_reg_3894_pp0_iter2_reg;
[2025-05-17 16:15:49,614]       |                             ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13421:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_50_fu_2350_p00' generates 4 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13421 | assign ret_V_50_fu_2350_p0 = ret_V_50_fu_2350_p00;
[2025-05-17 16:15:49,614]       |                            ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13423:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_50_reg_3909_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13423 | assign ret_V_50_fu_2350_p00 = r_V_50_reg_3909_pp0_iter2_reg;
[2025-05-17 16:15:49,614]       |                             ^
[2025-05-17 16:15:49,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13425:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_52_fu_2366_p00' generates 4 bits.
[2025-05-17 16:15:49,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,614] 13425 | assign ret_V_52_fu_2366_p0 = ret_V_52_fu_2366_p00;
[2025-05-17 16:15:49,614]       |                            ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13427:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_52_reg_3924_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13427 | assign ret_V_52_fu_2366_p00 = r_V_52_reg_3924_pp0_iter2_reg;
[2025-05-17 16:15:49,615]       |                             ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13429:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_54_fu_2382_p00' generates 4 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13429 | assign ret_V_54_fu_2382_p0 = ret_V_54_fu_2382_p00;
[2025-05-17 16:15:49,615]       |                            ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13431:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_54_reg_3939_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13431 | assign ret_V_54_fu_2382_p00 = r_V_54_reg_3939_pp0_iter2_reg;
[2025-05-17 16:15:49,615]       |                             ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13433:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_56_fu_2398_p00' generates 4 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13433 | assign ret_V_56_fu_2398_p0 = ret_V_56_fu_2398_p00;
[2025-05-17 16:15:49,615]       |                            ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13435:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_56_reg_3954_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13435 | assign ret_V_56_fu_2398_p00 = r_V_56_reg_3954_pp0_iter2_reg;
[2025-05-17 16:15:49,615]       |                             ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13437:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_58_fu_2414_p00' generates 4 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13437 | assign ret_V_58_fu_2414_p0 = ret_V_58_fu_2414_p00;
[2025-05-17 16:15:49,615]       |                            ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13439:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_58_reg_3969_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13439 | assign ret_V_58_fu_2414_p00 = r_V_58_reg_3969_pp0_iter2_reg;
[2025-05-17 16:15:49,615]       |                             ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13441:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_1998_p00' generates 4 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13441 | assign ret_V_5_fu_1998_p0 = ret_V_5_fu_1998_p00;
[2025-05-17 16:15:49,615]       |                           ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13443:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_3569_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13443 | assign ret_V_5_fu_1998_p00 = r_V_5_reg_3569_pp0_iter2_reg;
[2025-05-17 16:15:49,615]       |                            ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13445:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_60_fu_2430_p00' generates 4 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13445 | assign ret_V_60_fu_2430_p0 = ret_V_60_fu_2430_p00;
[2025-05-17 16:15:49,615]       |                            ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13447:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_60_reg_3984_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13447 | assign ret_V_60_fu_2430_p00 = r_V_60_reg_3984_pp0_iter2_reg;
[2025-05-17 16:15:49,615]       |                             ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13449:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_61_fu_2446_p00' generates 4 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13449 | assign ret_V_61_fu_2446_p0 = ret_V_61_fu_2446_p00;
[2025-05-17 16:15:49,615]       |                            ^
[2025-05-17 16:15:49,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13451:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_61_reg_3989_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,615] 13451 | assign ret_V_61_fu_2446_p00 = r_V_61_reg_3989_pp0_iter2_reg;
[2025-05-17 16:15:49,616]       |                             ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13453:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_2014_p00' generates 4 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13453 | assign ret_V_7_fu_2014_p0 = ret_V_7_fu_2014_p00;
[2025-05-17 16:15:49,616]       |                           ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13455:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_3584_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13455 | assign ret_V_7_fu_2014_p00 = r_V_7_reg_3584_pp0_iter2_reg;
[2025-05-17 16:15:49,616]       |                            ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13457:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_2030_p00' generates 4 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13457 | assign ret_V_9_fu_2030_p0 = ret_V_9_fu_2030_p00;
[2025-05-17 16:15:49,616]       |                           ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13459:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_3599_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13459 | assign ret_V_9_fu_2030_p00 = r_V_9_reg_3599_pp0_iter2_reg;
[2025-05-17 16:15:49,616]       |                            ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13461:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1950_p00' generates 4 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13461 | assign ret_V_fu_1950_p0 = ret_V_fu_1950_p00;
[2025-05-17 16:15:49,616]       |                         ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13463:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_3534_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13463 | assign ret_V_fu_1950_p00 = r_V_reg_3534_pp0_iter2_reg;
[2025-05-17 16:15:49,616]       |                          ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13465:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13465 | assign sext_ln840_10_fu_2506_p1 = $signed(add_ln840_9_fu_2500_p2);
[2025-05-17 16:15:49,616]       |                                 ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13467:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3119_p3' generates 5 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13467 | assign sext_ln840_11_fu_2510_p1 = grp_fu_3119_p3;
[2025-05-17 16:15:49,616]       |                                 ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13469:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3128_p3' generates 5 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13469 | assign sext_ln840_12_fu_2513_p1 = grp_fu_3128_p3;
[2025-05-17 16:15:49,616]       |                                 ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13471:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13471 | assign sext_ln840_13_fu_2522_p1 = $signed(add_ln840_12_fu_2516_p2);
[2025-05-17 16:15:49,616]       |                                 ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13473:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13473 | assign sext_ln840_14_fu_2763_p1 = $signed(add_ln840_13_reg_4209);
[2025-05-17 16:15:49,616]       |                                 ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13475:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3029_p3' generates 5 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,616] 13475 | assign sext_ln840_15_fu_2532_p1 = grp_fu_3029_p3;
[2025-05-17 16:15:49,616]       |                                 ^
[2025-05-17 16:15:49,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13477:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3038_p3' generates 5 bits.
[2025-05-17 16:15:49,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13477 | assign sext_ln840_16_fu_2535_p1 = grp_fu_3038_p3;
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13479:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13479 | assign sext_ln840_17_fu_2544_p1 = $signed(add_ln840_17_fu_2538_p2);
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13481:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3047_p3' generates 5 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13481 | assign sext_ln840_18_fu_2548_p1 = grp_fu_3047_p3;
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13483:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3056_p3' generates 5 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13483 | assign sext_ln840_19_fu_2551_p1 = grp_fu_3056_p3;
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13485:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3164_p3' generates 5 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13485 | assign sext_ln840_1_fu_2456_p1 = grp_fu_3164_p3;
[2025-05-17 16:15:49,617]       |                                ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13487:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13487 | assign sext_ln840_20_fu_2560_p1 = $signed(add_ln840_20_fu_2554_p2);
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13489:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13489 | assign sext_ln840_21_fu_2772_p1 = $signed(add_ln840_21_reg_4214);
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13491:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3065_p3' generates 5 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13491 | assign sext_ln840_22_fu_2570_p1 = grp_fu_3065_p3;
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13493:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3074_p3' generates 5 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13493 | assign sext_ln840_23_fu_2573_p1 = grp_fu_3074_p3;
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13495:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13495 | assign sext_ln840_24_fu_2582_p1 = $signed(add_ln840_24_fu_2576_p2);
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13497:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3083_p3' generates 5 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13497 | assign sext_ln840_25_fu_2586_p1 = grp_fu_3083_p3;
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13499:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3092_p3' generates 5 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13499 | assign sext_ln840_26_fu_2589_p1 = grp_fu_3092_p3;
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13501:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,617] 13501 | assign sext_ln840_27_fu_2598_p1 = $signed(add_ln840_27_fu_2592_p2);
[2025-05-17 16:15:49,617]       |                                 ^
[2025-05-17 16:15:49,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13503:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13503 | assign sext_ln840_28_fu_2775_p1 = $signed(add_ln840_28_reg_4219);
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13505:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2894_p3' generates 5 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13505 | assign sext_ln840_29_fu_2608_p1 = grp_fu_2894_p3;
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13507:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3155_p3' generates 5 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13507 | assign sext_ln840_2_fu_2459_p1 = grp_fu_3155_p3;
[2025-05-17 16:15:49,618]       |                                ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13509:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2903_p3' generates 5 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13509 | assign sext_ln840_30_fu_2611_p1 = grp_fu_2903_p3;
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13511:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13511 | assign sext_ln840_31_fu_2620_p1 = $signed(add_ln840_33_fu_2614_p2);
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13513:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2912_p3' generates 5 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13513 | assign sext_ln840_32_fu_2624_p1 = grp_fu_2912_p3;
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13515:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2921_p3' generates 5 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13515 | assign sext_ln840_33_fu_2627_p1 = grp_fu_2921_p3;
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13517:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13517 | assign sext_ln840_34_fu_2636_p1 = $signed(add_ln840_36_fu_2630_p2);
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13519:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13519 | assign sext_ln840_35_fu_2784_p1 = $signed(add_ln840_37_reg_4224);
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13521:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2930_p3' generates 5 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13521 | assign sext_ln840_36_fu_2646_p1 = grp_fu_2930_p3;
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13523:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2939_p3' generates 5 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13523 | assign sext_ln840_37_fu_2649_p1 = grp_fu_2939_p3;
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13525:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13525 | assign sext_ln840_38_fu_2658_p1 = $signed(add_ln840_40_fu_2652_p2);
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13527:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2948_p3' generates 5 bits.
[2025-05-17 16:15:49,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,618] 13527 | assign sext_ln840_39_fu_2662_p1 = grp_fu_2948_p3;
[2025-05-17 16:15:49,618]       |                                 ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13529:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13529 | assign sext_ln840_3_fu_2468_p1 = $signed(add_ln840_2_fu_2462_p2);
[2025-05-17 16:15:49,619]       |                                ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13531:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2957_p3' generates 5 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13531 | assign sext_ln840_40_fu_2665_p1 = grp_fu_2957_p3;
[2025-05-17 16:15:49,619]       |                                 ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13533:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13533 | assign sext_ln840_41_fu_2674_p1 = $signed(add_ln840_43_fu_2668_p2);
[2025-05-17 16:15:49,619]       |                                 ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13535:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13535 | assign sext_ln840_42_fu_2787_p1 = $signed(add_ln840_44_reg_4229);
[2025-05-17 16:15:49,619]       |                                 ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13537:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2966_p3' generates 5 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13537 | assign sext_ln840_43_fu_2684_p1 = grp_fu_2966_p3;
[2025-05-17 16:15:49,619]       |                                 ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13539:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2975_p3' generates 5 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13539 | assign sext_ln840_44_fu_2687_p1 = grp_fu_2975_p3;
[2025-05-17 16:15:49,619]       |                                 ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13541:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13541 | assign sext_ln840_45_fu_2696_p1 = $signed(add_ln840_48_fu_2690_p2);
[2025-05-17 16:15:49,619]       |                                 ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13543:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2984_p3' generates 5 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13543 | assign sext_ln840_46_fu_2700_p1 = grp_fu_2984_p3;
[2025-05-17 16:15:49,619]       |                                 ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13545:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2993_p3' generates 5 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13545 | assign sext_ln840_47_fu_2703_p1 = grp_fu_2993_p3;
[2025-05-17 16:15:49,619]       |                                 ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13547:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13547 | assign sext_ln840_48_fu_2712_p1 = $signed(add_ln840_51_fu_2706_p2);
[2025-05-17 16:15:49,619]       |                                 ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13549:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13549 | assign sext_ln840_49_fu_2796_p1 = $signed(add_ln840_52_reg_4234);
[2025-05-17 16:15:49,619]       |                                 ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13551:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3137_p3' generates 5 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,619] 13551 | assign sext_ln840_4_fu_2472_p1 = grp_fu_3137_p3;
[2025-05-17 16:15:49,619]       |                                ^
[2025-05-17 16:15:49,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13553:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3002_p3' generates 5 bits.
[2025-05-17 16:15:49,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13553 | assign sext_ln840_50_fu_2722_p1 = grp_fu_3002_p3;
[2025-05-17 16:15:49,620]       |                                 ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13555:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3011_p3' generates 5 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13555 | assign sext_ln840_51_fu_2725_p1 = grp_fu_3011_p3;
[2025-05-17 16:15:49,620]       |                                 ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13557:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13557 | assign sext_ln840_52_fu_2734_p1 = $signed(add_ln840_55_fu_2728_p2);
[2025-05-17 16:15:49,620]       |                                 ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13559:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3020_p3' generates 5 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13559 | assign sext_ln840_53_fu_2738_p1 = grp_fu_3020_p3;
[2025-05-17 16:15:49,620]       |                                 ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13561:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3173_p3' generates 5 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13561 | assign sext_ln840_54_fu_2741_p1 = grp_fu_3173_p3;
[2025-05-17 16:15:49,620]       |                                 ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13563:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13563 | assign sext_ln840_55_fu_2750_p1 = $signed(add_ln840_58_fu_2744_p2);
[2025-05-17 16:15:49,620]       |                                 ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13565:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13565 | assign sext_ln840_56_fu_2799_p1 = $signed(add_ln840_59_reg_4239);
[2025-05-17 16:15:49,620]       |                                 ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13567:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3146_p3' generates 5 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13567 | assign sext_ln840_5_fu_2475_p1 = grp_fu_3146_p3;
[2025-05-17 16:15:49,620]       |                                ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13569:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13569 | assign sext_ln840_6_fu_2484_p1 = $signed(add_ln840_5_fu_2478_p2);
[2025-05-17 16:15:49,620]       |                                ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13571:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13571 | assign sext_ln840_7_fu_2760_p1 = $signed(add_ln840_6_reg_4204);
[2025-05-17 16:15:49,620]       |                                ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13573:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3101_p3' generates 5 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13573 | assign sext_ln840_8_fu_2494_p1 = grp_fu_3101_p3;
[2025-05-17 16:15:49,620]       |                                ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13575:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3110_p3' generates 5 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13575 | assign sext_ln840_9_fu_2497_p1 = grp_fu_3110_p3;
[2025-05-17 16:15:49,620]       |                                ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13581:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_4034_pp0_iter5_reg' generates 7 bits.
[2025-05-17 16:15:49,620]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,620] 13581 | assign zext_ln1039_1_fu_2832_p1 = p_ZL7threshs_1_load_reg_4034_pp0_iter5_reg;
[2025-05-17 16:15:49,620]       |                                 ^
[2025-05-17 16:15:49,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13583:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_load_reg_4039_pp0_iter5_reg' generates 7 bits.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621] 13583 | assign zext_ln1039_2_fu_2841_p1 = p_ZL7threshs_2_load_reg_4039_pp0_iter5_reg;
[2025-05-17 16:15:49,621]       |                                 ^
[2025-05-17 16:15:49,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13585:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_4029_pp0_iter5_reg' generates 6 bits.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621] 13585 | assign zext_ln1039_fu_2823_p1 = p_ZL7threshs_0_load_reg_4029_pp0_iter5_reg;
[2025-05-17 16:15:49,621]       |                               ^
[2025-05-17 16:15:49,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13587:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2868_p2' generates 1 bits.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621] 13587 | assign zext_ln840_1_fu_2873_p1 = xor_ln1039_1_fu_2868_p2;
[2025-05-17 16:15:49,621]       |                                ^
[2025-05-17 16:15:49,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13589:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_2850_p2' generates 1 bits.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621] 13589 | assign zext_ln840_2_fu_2855_p1 = result_V_fu_2850_p2;
[2025-05-17 16:15:49,621]       |                                ^
[2025-05-17 16:15:49,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13591:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_2859_p2' generates 1 bits.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621] 13591 | assign zext_ln840_fu_2864_p1 = xor_ln1039_fu_2859_p2;
[2025-05-17 16:15:49,621]       |                              ^
[2025-05-17 16:15:49,621] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:3011:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621]  3011 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-17 16:15:49,621]       |  ^
[2025-05-17 16:15:49,621] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:3012:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621]  3012 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-17 16:15:49,621]       |  ^
[2025-05-17 16:15:49,621] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:3013:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621]  3013 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-17 16:15:49,621]       |  ^
[2025-05-17 16:15:49,621] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:3014:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621]  3014 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-17 16:15:49,621]       |  ^
[2025-05-17 16:15:49,621] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:3015:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621]  3015 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-17 16:15:49,621]       |  ^
[2025-05-17 16:15:49,621] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:3016:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621]  3016 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-05-17 16:15:49,621]       |  ^
[2025-05-17 16:15:49,621] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:3017:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621]  3017 | #0 ap_CS_iter6_fsm = 2'd1;
[2025-05-17 16:15:49,621]       |  ^
[2025-05-17 16:15:49,621] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:3018:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,621]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,621]  3018 | #0 ap_CS_iter7_fsm = 2'd1;
[2025-05-17 16:15:49,622]       |  ^
[2025-05-17 16:15:49,622] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:3019:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,622]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  3019 | #0 ap_done_reg = 1'b0;
[2025-05-17 16:15:49,622]       |  ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:4821:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  4821 |             ap_NS_iter0_fsm = 'bx;
[2025-05-17 16:15:49,622]       |                             ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:4845:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  4845 |             ap_NS_iter1_fsm = 'bx;
[2025-05-17 16:15:49,622]       |                             ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:4869:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  4869 |             ap_NS_iter2_fsm = 'bx;
[2025-05-17 16:15:49,622]       |                             ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:4893:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  4893 |             ap_NS_iter3_fsm = 'bx;
[2025-05-17 16:15:49,622]       |                             ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:4917:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  4917 |             ap_NS_iter4_fsm = 'bx;
[2025-05-17 16:15:49,622]       |                             ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:4941:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  4941 |             ap_NS_iter5_fsm = 'bx;
[2025-05-17 16:15:49,622]       |                             ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:4965:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  4965 |             ap_NS_iter6_fsm = 'bx;
[2025-05-17 16:15:49,622]       |                             ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:4989:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  4989 |             ap_NS_iter7_fsm = 'bx;
[2025-05-17 16:15:49,622]       |                             ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5122:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2859_p00' generates 4 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  5122 | assign grp_fu_2859_p0 = grp_fu_2859_p00;
[2025-05-17 16:15:49,622]       |                       ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5124:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_1094_p4' generates 2 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  5124 | assign grp_fu_2859_p00 = r_V_2_fu_1094_p4;
[2025-05-17 16:15:49,622]       |                        ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5126:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2868_p00' generates 4 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,622]  5126 | assign grp_fu_2868_p0 = grp_fu_2868_p00;
[2025-05-17 16:15:49,622]       |                       ^
[2025-05-17 16:15:49,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5128:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_1121_p4' generates 2 bits.
[2025-05-17 16:15:49,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5128 | assign grp_fu_2868_p00 = r_V_4_fu_1121_p4;
[2025-05-17 16:15:49,623]       |                        ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5130:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2877_p00' generates 4 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5130 | assign grp_fu_2877_p0 = grp_fu_2877_p00;
[2025-05-17 16:15:49,623]       |                       ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5132:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_1148_p4' generates 2 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5132 | assign grp_fu_2877_p00 = r_V_6_fu_1148_p4;
[2025-05-17 16:15:49,623]       |                        ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5134:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2886_p00' generates 4 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5134 | assign grp_fu_2886_p0 = grp_fu_2886_p00;
[2025-05-17 16:15:49,623]       |                       ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5136:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_fu_1175_p4' generates 2 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5136 | assign grp_fu_2886_p00 = r_V_8_fu_1175_p4;
[2025-05-17 16:15:49,623]       |                        ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5138:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2895_p00' generates 4 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5138 | assign grp_fu_2895_p0 = grp_fu_2895_p00;
[2025-05-17 16:15:49,623]       |                       ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5140:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_1202_p4' generates 2 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5140 | assign grp_fu_2895_p00 = r_V_10_fu_1202_p4;
[2025-05-17 16:15:49,623]       |                        ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5142:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2904_p00' generates 4 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5142 | assign grp_fu_2904_p0 = grp_fu_2904_p00;
[2025-05-17 16:15:49,623]       |                       ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5144:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_fu_1229_p4' generates 2 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5144 | assign grp_fu_2904_p00 = r_V_12_fu_1229_p4;
[2025-05-17 16:15:49,623]       |                        ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5146:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2913_p00' generates 4 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5146 | assign grp_fu_2913_p0 = grp_fu_2913_p00;
[2025-05-17 16:15:49,623]       |                       ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5148:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_1256_p4' generates 2 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5148 | assign grp_fu_2913_p00 = r_V_14_fu_1256_p4;
[2025-05-17 16:15:49,623]       |                        ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5150:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2922_p00' generates 4 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5150 | assign grp_fu_2922_p0 = grp_fu_2922_p00;
[2025-05-17 16:15:49,623]       |                       ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5152:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_fu_1283_p4' generates 2 bits.
[2025-05-17 16:15:49,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,623]  5152 | assign grp_fu_2922_p00 = r_V_16_fu_1283_p4;
[2025-05-17 16:15:49,623]       |                        ^
[2025-05-17 16:15:49,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5154:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2931_p00' generates 4 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5154 | assign grp_fu_2931_p0 = grp_fu_2931_p00;
[2025-05-17 16:15:49,624]       |                       ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5156:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_fu_1310_p4' generates 2 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5156 | assign grp_fu_2931_p00 = r_V_18_fu_1310_p4;
[2025-05-17 16:15:49,624]       |                        ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5158:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2940_p00' generates 4 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5158 | assign grp_fu_2940_p0 = grp_fu_2940_p00;
[2025-05-17 16:15:49,624]       |                       ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5160:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_fu_1337_p4' generates 2 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5160 | assign grp_fu_2940_p00 = r_V_20_fu_1337_p4;
[2025-05-17 16:15:49,624]       |                        ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5162:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2949_p00' generates 4 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5162 | assign grp_fu_2949_p0 = grp_fu_2949_p00;
[2025-05-17 16:15:49,624]       |                       ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5164:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_fu_1364_p4' generates 2 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5164 | assign grp_fu_2949_p00 = r_V_22_fu_1364_p4;
[2025-05-17 16:15:49,624]       |                        ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5166:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2958_p00' generates 4 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5166 | assign grp_fu_2958_p0 = grp_fu_2958_p00;
[2025-05-17 16:15:49,624]       |                       ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5168:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_fu_1391_p4' generates 2 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5168 | assign grp_fu_2958_p00 = r_V_24_fu_1391_p4;
[2025-05-17 16:15:49,624]       |                        ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5170:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2967_p00' generates 4 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5170 | assign grp_fu_2967_p0 = grp_fu_2967_p00;
[2025-05-17 16:15:49,624]       |                       ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5172:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_fu_1418_p4' generates 2 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5172 | assign grp_fu_2967_p00 = r_V_26_fu_1418_p4;
[2025-05-17 16:15:49,624]       |                        ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5174:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2976_p00' generates 4 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5174 | assign grp_fu_2976_p0 = grp_fu_2976_p00;
[2025-05-17 16:15:49,624]       |                       ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5176:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_fu_1445_p4' generates 2 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5176 | assign grp_fu_2976_p00 = r_V_28_fu_1445_p4;
[2025-05-17 16:15:49,624]       |                        ^
[2025-05-17 16:15:49,624] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5178:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2985_p00' generates 4 bits.
[2025-05-17 16:15:49,624]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,624]  5178 | assign grp_fu_2985_p0 = grp_fu_2985_p00;
[2025-05-17 16:15:49,624]       |                       ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5180:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_1472_p4' generates 2 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5180 | assign grp_fu_2985_p00 = r_V_30_fu_1472_p4;
[2025-05-17 16:15:49,625]       |                        ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5182:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2994_p00' generates 4 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5182 | assign grp_fu_2994_p0 = grp_fu_2994_p00;
[2025-05-17 16:15:49,625]       |                       ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5184:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_fu_1489_p4' generates 2 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5184 | assign grp_fu_2994_p00 = r_V_31_fu_1489_p4;
[2025-05-17 16:15:49,625]       |                        ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5186:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3003_p00' generates 4 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5186 | assign grp_fu_3003_p0 = grp_fu_3003_p00;
[2025-05-17 16:15:49,625]       |                       ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5188:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_fu_1516_p4' generates 2 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5188 | assign grp_fu_3003_p00 = r_V_33_fu_1516_p4;
[2025-05-17 16:15:49,625]       |                        ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5190:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3012_p00' generates 4 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5190 | assign grp_fu_3012_p0 = grp_fu_3012_p00;
[2025-05-17 16:15:49,625]       |                       ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5192:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_1543_p4' generates 2 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5192 | assign grp_fu_3012_p00 = r_V_35_fu_1543_p4;
[2025-05-17 16:15:49,625]       |                        ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5194:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3021_p00' generates 4 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5194 | assign grp_fu_3021_p0 = grp_fu_3021_p00;
[2025-05-17 16:15:49,625]       |                       ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5196:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_fu_1570_p4' generates 2 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5196 | assign grp_fu_3021_p00 = r_V_37_fu_1570_p4;
[2025-05-17 16:15:49,625]       |                        ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5198:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3030_p00' generates 4 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5198 | assign grp_fu_3030_p0 = grp_fu_3030_p00;
[2025-05-17 16:15:49,625]       |                       ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5200:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_1597_p4' generates 2 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5200 | assign grp_fu_3030_p00 = r_V_39_fu_1597_p4;
[2025-05-17 16:15:49,625]       |                        ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5202:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3039_p00' generates 4 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,625]  5202 | assign grp_fu_3039_p0 = grp_fu_3039_p00;
[2025-05-17 16:15:49,625]       |                       ^
[2025-05-17 16:15:49,625] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5204:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_fu_1624_p4' generates 2 bits.
[2025-05-17 16:15:49,625]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5204 | assign grp_fu_3039_p00 = r_V_41_fu_1624_p4;
[2025-05-17 16:15:49,626]       |                        ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5206:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3048_p00' generates 4 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5206 | assign grp_fu_3048_p0 = grp_fu_3048_p00;
[2025-05-17 16:15:49,626]       |                       ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5208:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_fu_1651_p4' generates 2 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5208 | assign grp_fu_3048_p00 = r_V_43_fu_1651_p4;
[2025-05-17 16:15:49,626]       |                        ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5210:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3057_p00' generates 4 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5210 | assign grp_fu_3057_p0 = grp_fu_3057_p00;
[2025-05-17 16:15:49,626]       |                       ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5212:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_fu_1678_p4' generates 2 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5212 | assign grp_fu_3057_p00 = r_V_45_fu_1678_p4;
[2025-05-17 16:15:49,626]       |                        ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5214:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3066_p00' generates 4 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5214 | assign grp_fu_3066_p0 = grp_fu_3066_p00;
[2025-05-17 16:15:49,626]       |                       ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5216:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_fu_1705_p4' generates 2 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5216 | assign grp_fu_3066_p00 = r_V_47_fu_1705_p4;
[2025-05-17 16:15:49,626]       |                        ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5218:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3075_p00' generates 4 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5218 | assign grp_fu_3075_p0 = grp_fu_3075_p00;
[2025-05-17 16:15:49,626]       |                       ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5220:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_fu_1732_p4' generates 2 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5220 | assign grp_fu_3075_p00 = r_V_49_fu_1732_p4;
[2025-05-17 16:15:49,626]       |                        ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5222:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3084_p00' generates 4 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5222 | assign grp_fu_3084_p0 = grp_fu_3084_p00;
[2025-05-17 16:15:49,626]       |                       ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5224:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_51_fu_1759_p4' generates 2 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5224 | assign grp_fu_3084_p00 = r_V_51_fu_1759_p4;
[2025-05-17 16:15:49,626]       |                        ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5226:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3093_p00' generates 4 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5226 | assign grp_fu_3093_p0 = grp_fu_3093_p00;
[2025-05-17 16:15:49,626]       |                       ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5228:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_53_fu_1786_p4' generates 2 bits.
[2025-05-17 16:15:49,626]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,626]  5228 | assign grp_fu_3093_p00 = r_V_53_fu_1786_p4;
[2025-05-17 16:15:49,626]       |                        ^
[2025-05-17 16:15:49,626] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5230:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3102_p00' generates 4 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5230 | assign grp_fu_3102_p0 = grp_fu_3102_p00;
[2025-05-17 16:15:49,627]       |                       ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5232:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_55_fu_1813_p4' generates 2 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5232 | assign grp_fu_3102_p00 = r_V_55_fu_1813_p4;
[2025-05-17 16:15:49,627]       |                        ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5234:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3111_p00' generates 4 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5234 | assign grp_fu_3111_p0 = grp_fu_3111_p00;
[2025-05-17 16:15:49,627]       |                       ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5236:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_57_fu_1840_p4' generates 2 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5236 | assign grp_fu_3111_p00 = r_V_57_fu_1840_p4;
[2025-05-17 16:15:49,627]       |                        ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5238:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3120_p00' generates 4 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5238 | assign grp_fu_3120_p0 = grp_fu_3120_p00;
[2025-05-17 16:15:49,627]       |                       ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5240:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_59_fu_1867_p4' generates 2 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5240 | assign grp_fu_3120_p00 = r_V_59_fu_1867_p4;
[2025-05-17 16:15:49,627]       |                        ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5242:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3129_p00' generates 4 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5242 | assign grp_fu_3129_p0 = grp_fu_3129_p00;
[2025-05-17 16:15:49,627]       |                       ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5244:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_62_fu_1904_p4' generates 2 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5244 | assign grp_fu_3129_p00 = r_V_62_fu_1904_p4;
[2025-05-17 16:15:49,627]       |                        ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5246:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3138_p00' generates 4 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5246 | assign grp_fu_3138_p0 = grp_fu_3138_p00;
[2025-05-17 16:15:49,627]       |                       ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5248:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_63_fu_1921_p4' generates 2 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5248 | assign grp_fu_3138_p00 = r_V_63_fu_1921_p4;
[2025-05-17 16:15:49,627]       |                        ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5266:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_3167' generates 32 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5266 | assign idxprom2_i_fu_1938_p1 = nf_3_reg_3167;
[2025-05-17 16:15:49,627]       |                              ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5274:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2848_p2' generates 2 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5274 | assign out_V_TDATA = result_V_2_fu_2848_p2;
[2025-05-17 16:15:49,627]       |                    ^
[2025-05-17 16:15:49,627] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5276:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:15:49,627]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,627]  5276 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:15:49,628]       |                                ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5278:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5278 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:15:49,628]       |                                ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5280:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5280 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:15:49,628]       |                                ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5352:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_2046_p00' generates 4 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5352 | assign ret_V_11_fu_2046_p0 = ret_V_11_fu_2046_p00;
[2025-05-17 16:15:49,628]       |                            ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5354:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_3579_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5354 | assign ret_V_11_fu_2046_p00 = r_V_11_reg_3579_pp0_iter2_reg;
[2025-05-17 16:15:49,628]       |                             ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5356:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_2062_p00' generates 4 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5356 | assign ret_V_13_fu_2062_p0 = ret_V_13_fu_2062_p00;
[2025-05-17 16:15:49,628]       |                            ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5358:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_3594_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5358 | assign ret_V_13_fu_2062_p00 = r_V_13_reg_3594_pp0_iter2_reg;
[2025-05-17 16:15:49,628]       |                             ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5360:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_2078_p00' generates 4 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5360 | assign ret_V_15_fu_2078_p0 = ret_V_15_fu_2078_p00;
[2025-05-17 16:15:49,628]       |                            ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5362:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_3609_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5362 | assign ret_V_15_fu_2078_p00 = r_V_15_reg_3609_pp0_iter2_reg;
[2025-05-17 16:15:49,628]       |                             ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5364:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_17_fu_2094_p00' generates 4 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5364 | assign ret_V_17_fu_2094_p0 = ret_V_17_fu_2094_p00;
[2025-05-17 16:15:49,628]       |                            ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5366:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_reg_3624_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5366 | assign ret_V_17_fu_2094_p00 = r_V_17_reg_3624_pp0_iter2_reg;
[2025-05-17 16:15:49,628]       |                             ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5368:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_19_fu_2110_p00' generates 4 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5368 | assign ret_V_19_fu_2110_p0 = ret_V_19_fu_2110_p00;
[2025-05-17 16:15:49,628]       |                            ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5370:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_3639_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,628]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,628]  5370 | assign ret_V_19_fu_2110_p00 = r_V_19_reg_3639_pp0_iter2_reg;
[2025-05-17 16:15:49,628]       |                             ^
[2025-05-17 16:15:49,628] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5372:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_1966_p00' generates 4 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5372 | assign ret_V_1_fu_1966_p0 = ret_V_1_fu_1966_p00;
[2025-05-17 16:15:49,629]       |                           ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5374:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_3504_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5374 | assign ret_V_1_fu_1966_p00 = r_V_1_reg_3504_pp0_iter2_reg;
[2025-05-17 16:15:49,629]       |                            ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5376:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_21_fu_2126_p00' generates 4 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5376 | assign ret_V_21_fu_2126_p0 = ret_V_21_fu_2126_p00;
[2025-05-17 16:15:49,629]       |                            ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5378:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_reg_3654_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5378 | assign ret_V_21_fu_2126_p00 = r_V_21_reg_3654_pp0_iter2_reg;
[2025-05-17 16:15:49,629]       |                             ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5380:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_23_fu_2142_p00' generates 4 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5380 | assign ret_V_23_fu_2142_p0 = ret_V_23_fu_2142_p00;
[2025-05-17 16:15:49,629]       |                            ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5382:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_reg_3669_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5382 | assign ret_V_23_fu_2142_p00 = r_V_23_reg_3669_pp0_iter2_reg;
[2025-05-17 16:15:49,629]       |                             ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5384:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_25_fu_2158_p00' generates 4 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5384 | assign ret_V_25_fu_2158_p0 = ret_V_25_fu_2158_p00;
[2025-05-17 16:15:49,629]       |                            ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5386:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_reg_3684_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5386 | assign ret_V_25_fu_2158_p00 = r_V_25_reg_3684_pp0_iter2_reg;
[2025-05-17 16:15:49,629]       |                             ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5388:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_27_fu_2174_p00' generates 4 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5388 | assign ret_V_27_fu_2174_p0 = ret_V_27_fu_2174_p00;
[2025-05-17 16:15:49,629]       |                            ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5390:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_reg_3699_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5390 | assign ret_V_27_fu_2174_p00 = r_V_27_reg_3699_pp0_iter2_reg;
[2025-05-17 16:15:49,629]       |                             ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5392:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_29_fu_2190_p00' generates 4 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5392 | assign ret_V_29_fu_2190_p0 = ret_V_29_fu_2190_p00;
[2025-05-17 16:15:49,629]       |                            ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5394:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_3714_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5394 | assign ret_V_29_fu_2190_p00 = r_V_29_reg_3714_pp0_iter2_reg;
[2025-05-17 16:15:49,629]       |                             ^
[2025-05-17 16:15:49,629] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5396:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_32_fu_2206_p00' generates 4 bits.
[2025-05-17 16:15:49,629]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,629]  5396 | assign ret_V_32_fu_2206_p0 = ret_V_32_fu_2206_p00;
[2025-05-17 16:15:49,629]       |                            ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5398:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_reg_3739_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5398 | assign ret_V_32_fu_2206_p00 = r_V_32_reg_3739_pp0_iter2_reg;
[2025-05-17 16:15:49,630]       |                             ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5400:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_34_fu_2222_p00' generates 4 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5400 | assign ret_V_34_fu_2222_p0 = ret_V_34_fu_2222_p00;
[2025-05-17 16:15:49,630]       |                            ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5402:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_3754_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5402 | assign ret_V_34_fu_2222_p00 = r_V_34_reg_3754_pp0_iter2_reg;
[2025-05-17 16:15:49,630]       |                             ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5404:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_36_fu_2238_p00' generates 4 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5404 | assign ret_V_36_fu_2238_p0 = ret_V_36_fu_2238_p00;
[2025-05-17 16:15:49,630]       |                            ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5406:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_reg_3769_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5406 | assign ret_V_36_fu_2238_p00 = r_V_36_reg_3769_pp0_iter2_reg;
[2025-05-17 16:15:49,630]       |                             ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5408:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_38_fu_2254_p00' generates 4 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5408 | assign ret_V_38_fu_2254_p0 = ret_V_38_fu_2254_p00;
[2025-05-17 16:15:49,630]       |                            ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5410:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_3784_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5410 | assign ret_V_38_fu_2254_p00 = r_V_38_reg_3784_pp0_iter2_reg;
[2025-05-17 16:15:49,630]       |                             ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5412:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_1982_p00' generates 4 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5412 | assign ret_V_3_fu_1982_p0 = ret_V_3_fu_1982_p00;
[2025-05-17 16:15:49,630]       |                           ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5414:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_3519_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5414 | assign ret_V_3_fu_1982_p00 = r_V_3_reg_3519_pp0_iter2_reg;
[2025-05-17 16:15:49,630]       |                            ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5416:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_40_fu_2270_p00' generates 4 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5416 | assign ret_V_40_fu_2270_p0 = ret_V_40_fu_2270_p00;
[2025-05-17 16:15:49,630]       |                            ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5418:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_3799_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5418 | assign ret_V_40_fu_2270_p00 = r_V_40_reg_3799_pp0_iter2_reg;
[2025-05-17 16:15:49,630]       |                             ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5420:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_42_fu_2286_p00' generates 4 bits.
[2025-05-17 16:15:49,630]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,630]  5420 | assign ret_V_42_fu_2286_p0 = ret_V_42_fu_2286_p00;
[2025-05-17 16:15:49,630]       |                            ^
[2025-05-17 16:15:49,630] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5422:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_reg_3814_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5422 | assign ret_V_42_fu_2286_p00 = r_V_42_reg_3814_pp0_iter2_reg;
[2025-05-17 16:15:49,631]       |                             ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5424:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_44_fu_2302_p00' generates 4 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5424 | assign ret_V_44_fu_2302_p0 = ret_V_44_fu_2302_p00;
[2025-05-17 16:15:49,631]       |                            ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5426:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_reg_3829_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5426 | assign ret_V_44_fu_2302_p00 = r_V_44_reg_3829_pp0_iter2_reg;
[2025-05-17 16:15:49,631]       |                             ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5428:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_46_fu_2318_p00' generates 4 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5428 | assign ret_V_46_fu_2318_p0 = ret_V_46_fu_2318_p00;
[2025-05-17 16:15:49,631]       |                            ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5430:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_reg_3844_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5430 | assign ret_V_46_fu_2318_p00 = r_V_46_reg_3844_pp0_iter2_reg;
[2025-05-17 16:15:49,631]       |                             ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5432:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_48_fu_2334_p00' generates 4 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5432 | assign ret_V_48_fu_2334_p0 = ret_V_48_fu_2334_p00;
[2025-05-17 16:15:49,631]       |                            ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5434:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_reg_3859_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5434 | assign ret_V_48_fu_2334_p00 = r_V_48_reg_3859_pp0_iter2_reg;
[2025-05-17 16:15:49,631]       |                             ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5436:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_50_fu_2350_p00' generates 4 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5436 | assign ret_V_50_fu_2350_p0 = ret_V_50_fu_2350_p00;
[2025-05-17 16:15:49,631]       |                            ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5438:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_50_reg_3874_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5438 | assign ret_V_50_fu_2350_p00 = r_V_50_reg_3874_pp0_iter2_reg;
[2025-05-17 16:15:49,631]       |                             ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5440:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_52_fu_2366_p00' generates 4 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5440 | assign ret_V_52_fu_2366_p0 = ret_V_52_fu_2366_p00;
[2025-05-17 16:15:49,631]       |                            ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5442:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_52_reg_3889_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5442 | assign ret_V_52_fu_2366_p00 = r_V_52_reg_3889_pp0_iter2_reg;
[2025-05-17 16:15:49,631]       |                             ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5444:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_54_fu_2382_p00' generates 4 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5444 | assign ret_V_54_fu_2382_p0 = ret_V_54_fu_2382_p00;
[2025-05-17 16:15:49,631]       |                            ^
[2025-05-17 16:15:49,631] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5446:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_54_reg_3904_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,631]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,631]  5446 | assign ret_V_54_fu_2382_p00 = r_V_54_reg_3904_pp0_iter2_reg;
[2025-05-17 16:15:49,632]       |                             ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5448:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_56_fu_2398_p00' generates 4 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5448 | assign ret_V_56_fu_2398_p0 = ret_V_56_fu_2398_p00;
[2025-05-17 16:15:49,632]       |                            ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5450:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_56_reg_3919_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5450 | assign ret_V_56_fu_2398_p00 = r_V_56_reg_3919_pp0_iter2_reg;
[2025-05-17 16:15:49,632]       |                             ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5452:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_58_fu_2414_p00' generates 4 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5452 | assign ret_V_58_fu_2414_p0 = ret_V_58_fu_2414_p00;
[2025-05-17 16:15:49,632]       |                            ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5454:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_58_reg_3934_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5454 | assign ret_V_58_fu_2414_p00 = r_V_58_reg_3934_pp0_iter2_reg;
[2025-05-17 16:15:49,632]       |                             ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5456:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_1998_p00' generates 4 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5456 | assign ret_V_5_fu_1998_p0 = ret_V_5_fu_1998_p00;
[2025-05-17 16:15:49,632]       |                           ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5458:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_3534_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5458 | assign ret_V_5_fu_1998_p00 = r_V_5_reg_3534_pp0_iter2_reg;
[2025-05-17 16:15:49,632]       |                            ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5460:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_60_fu_2430_p00' generates 4 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5460 | assign ret_V_60_fu_2430_p0 = ret_V_60_fu_2430_p00;
[2025-05-17 16:15:49,632]       |                            ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5462:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_60_reg_3949_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5462 | assign ret_V_60_fu_2430_p00 = r_V_60_reg_3949_pp0_iter2_reg;
[2025-05-17 16:15:49,632]       |                             ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5464:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_61_fu_2446_p00' generates 4 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5464 | assign ret_V_61_fu_2446_p0 = ret_V_61_fu_2446_p00;
[2025-05-17 16:15:49,632]       |                            ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5466:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_61_reg_3954_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5466 | assign ret_V_61_fu_2446_p00 = r_V_61_reg_3954_pp0_iter2_reg;
[2025-05-17 16:15:49,632]       |                             ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5468:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_2014_p00' generates 4 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5468 | assign ret_V_7_fu_2014_p0 = ret_V_7_fu_2014_p00;
[2025-05-17 16:15:49,632]       |                           ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5470:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_3549_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,632]  5470 | assign ret_V_7_fu_2014_p00 = r_V_7_reg_3549_pp0_iter2_reg;
[2025-05-17 16:15:49,632]       |                            ^
[2025-05-17 16:15:49,632] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5472:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_2030_p00' generates 4 bits.
[2025-05-17 16:15:49,632]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5472 | assign ret_V_9_fu_2030_p0 = ret_V_9_fu_2030_p00;
[2025-05-17 16:15:49,633]       |                           ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5474:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_3564_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5474 | assign ret_V_9_fu_2030_p00 = r_V_9_reg_3564_pp0_iter2_reg;
[2025-05-17 16:15:49,633]       |                            ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5476:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1950_p00' generates 4 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5476 | assign ret_V_fu_1950_p0 = ret_V_fu_1950_p00;
[2025-05-17 16:15:49,633]       |                         ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5478:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_3499_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5478 | assign ret_V_fu_1950_p00 = r_V_reg_3499_pp0_iter2_reg;
[2025-05-17 16:15:49,633]       |                          ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5480:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3084_p3' generates 5 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5480 | assign sext_ln840_10_fu_2496_p1 = grp_fu_3084_p3;
[2025-05-17 16:15:49,633]       |                                 ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5482:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3093_p3' generates 5 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5482 | assign sext_ln840_11_fu_2499_p1 = grp_fu_3093_p3;
[2025-05-17 16:15:49,633]       |                                 ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5484:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5484 | assign sext_ln840_12_fu_2508_p1 = $signed(add_ln840_12_fu_2502_p2);
[2025-05-17 16:15:49,633]       |                                 ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5486:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2994_p3' generates 5 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5486 | assign sext_ln840_13_fu_2518_p1 = grp_fu_2994_p3;
[2025-05-17 16:15:49,633]       |                                 ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5488:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3003_p3' generates 5 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5488 | assign sext_ln840_14_fu_2521_p1 = grp_fu_3003_p3;
[2025-05-17 16:15:49,633]       |                                 ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5490:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5490 | assign sext_ln840_15_fu_2735_p1 = $signed(add_ln840_17_reg_4184);
[2025-05-17 16:15:49,633]       |                                 ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5492:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3012_p3' generates 5 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5492 | assign sext_ln840_16_fu_2530_p1 = grp_fu_3012_p3;
[2025-05-17 16:15:49,633]       |                                 ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5494:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3021_p3' generates 5 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5494 | assign sext_ln840_17_fu_2533_p1 = grp_fu_3021_p3;
[2025-05-17 16:15:49,633]       |                                 ^
[2025-05-17 16:15:49,633] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5496:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,633]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,633]  5496 | assign sext_ln840_18_fu_2738_p1 = $signed(add_ln840_20_reg_4189);
[2025-05-17 16:15:49,633]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5498:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3030_p3' generates 5 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5498 | assign sext_ln840_19_fu_2542_p1 = grp_fu_3030_p3;
[2025-05-17 16:15:49,634]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5500:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3129_p3' generates 5 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5500 | assign sext_ln840_1_fu_2456_p1 = grp_fu_3129_p3;
[2025-05-17 16:15:49,634]       |                                ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5502:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3039_p3' generates 5 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5502 | assign sext_ln840_20_fu_2545_p1 = grp_fu_3039_p3;
[2025-05-17 16:15:49,634]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5504:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5504 | assign sext_ln840_21_fu_2554_p1 = $signed(add_ln840_24_fu_2548_p2);
[2025-05-17 16:15:49,634]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5506:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3048_p3' generates 5 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5506 | assign sext_ln840_22_fu_2558_p1 = grp_fu_3048_p3;
[2025-05-17 16:15:49,634]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5508:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3057_p3' generates 5 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5508 | assign sext_ln840_23_fu_2561_p1 = grp_fu_3057_p3;
[2025-05-17 16:15:49,634]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5510:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5510 | assign sext_ln840_24_fu_2570_p1 = $signed(add_ln840_27_fu_2564_p2);
[2025-05-17 16:15:49,634]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5512:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2859_p3' generates 5 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5512 | assign sext_ln840_25_fu_2580_p1 = grp_fu_2859_p3;
[2025-05-17 16:15:49,634]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5514:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2868_p3' generates 5 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5514 | assign sext_ln840_26_fu_2583_p1 = grp_fu_2868_p3;
[2025-05-17 16:15:49,634]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5516:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5516 | assign sext_ln840_27_fu_2592_p1 = $signed(add_ln840_33_fu_2586_p2);
[2025-05-17 16:15:49,634]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5518:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2877_p3' generates 5 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5518 | assign sext_ln840_28_fu_2596_p1 = grp_fu_2877_p3;
[2025-05-17 16:15:49,634]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5520:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2886_p3' generates 5 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,634]  5520 | assign sext_ln840_29_fu_2599_p1 = grp_fu_2886_p3;
[2025-05-17 16:15:49,634]       |                                 ^
[2025-05-17 16:15:49,634] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5522:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3120_p3' generates 5 bits.
[2025-05-17 16:15:49,634]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5522 | assign sext_ln840_2_fu_2459_p1 = grp_fu_3120_p3;
[2025-05-17 16:15:49,635]       |                                ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5524:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5524 | assign sext_ln840_30_fu_2608_p1 = $signed(add_ln840_36_fu_2602_p2);
[2025-05-17 16:15:49,635]       |                                 ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5526:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2895_p3' generates 5 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5526 | assign sext_ln840_31_fu_2618_p1 = grp_fu_2895_p3;
[2025-05-17 16:15:49,635]       |                                 ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5528:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2904_p3' generates 5 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5528 | assign sext_ln840_32_fu_2621_p1 = grp_fu_2904_p3;
[2025-05-17 16:15:49,635]       |                                 ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5530:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5530 | assign sext_ln840_33_fu_2630_p1 = $signed(add_ln840_40_fu_2624_p2);
[2025-05-17 16:15:49,635]       |                                 ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5532:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2913_p3' generates 5 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5532 | assign sext_ln840_34_fu_2634_p1 = grp_fu_2913_p3;
[2025-05-17 16:15:49,635]       |                                 ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5534:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2922_p3' generates 5 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5534 | assign sext_ln840_35_fu_2637_p1 = grp_fu_2922_p3;
[2025-05-17 16:15:49,635]       |                                 ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5536:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5536 | assign sext_ln840_36_fu_2646_p1 = $signed(add_ln840_43_fu_2640_p2);
[2025-05-17 16:15:49,635]       |                                 ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5538:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2931_p3' generates 5 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5538 | assign sext_ln840_37_fu_2656_p1 = grp_fu_2931_p3;
[2025-05-17 16:15:49,635]       |                                 ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5540:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2940_p3' generates 5 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5540 | assign sext_ln840_38_fu_2659_p1 = grp_fu_2940_p3;
[2025-05-17 16:15:49,635]       |                                 ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5542:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5542 | assign sext_ln840_39_fu_2756_p1 = $signed(add_ln840_48_reg_4209);
[2025-05-17 16:15:49,635]       |                                 ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5544:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5544 | assign sext_ln840_3_fu_2718_p1 = $signed(add_ln840_2_reg_4169);
[2025-05-17 16:15:49,635]       |                                ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5546:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2949_p3' generates 5 bits.
[2025-05-17 16:15:49,635]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,635]  5546 | assign sext_ln840_40_fu_2668_p1 = grp_fu_2949_p3;
[2025-05-17 16:15:49,635]       |                                 ^
[2025-05-17 16:15:49,635] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5548:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2958_p3' generates 5 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5548 | assign sext_ln840_41_fu_2671_p1 = grp_fu_2958_p3;
[2025-05-17 16:15:49,636]       |                                 ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5550:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5550 | assign sext_ln840_42_fu_2759_p1 = $signed(add_ln840_51_reg_4214);
[2025-05-17 16:15:49,636]       |                                 ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5552:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2967_p3' generates 5 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5552 | assign sext_ln840_43_fu_2680_p1 = grp_fu_2967_p3;
[2025-05-17 16:15:49,636]       |                                 ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5554:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2976_p3' generates 5 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5554 | assign sext_ln840_44_fu_2683_p1 = grp_fu_2976_p3;
[2025-05-17 16:15:49,636]       |                                 ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5556:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5556 | assign sext_ln840_45_fu_2692_p1 = $signed(add_ln840_55_fu_2686_p2);
[2025-05-17 16:15:49,636]       |                                 ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5558:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2985_p3' generates 5 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5558 | assign sext_ln840_46_fu_2696_p1 = grp_fu_2985_p3;
[2025-05-17 16:15:49,636]       |                                 ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5560:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3138_p3' generates 5 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5560 | assign sext_ln840_47_fu_2699_p1 = grp_fu_3138_p3;
[2025-05-17 16:15:49,636]       |                                 ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5562:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5562 | assign sext_ln840_48_fu_2708_p1 = $signed(add_ln840_58_fu_2702_p2);
[2025-05-17 16:15:49,636]       |                                 ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5564:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3102_p3' generates 5 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5564 | assign sext_ln840_4_fu_2468_p1 = grp_fu_3102_p3;
[2025-05-17 16:15:49,636]       |                                ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5566:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3111_p3' generates 5 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5566 | assign sext_ln840_5_fu_2471_p1 = grp_fu_3111_p3;
[2025-05-17 16:15:49,636]       |                                ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5568:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5568 | assign sext_ln840_6_fu_2721_p1 = $signed(add_ln840_5_reg_4174);
[2025-05-17 16:15:49,636]       |                                ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5570:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3066_p3' generates 5 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5570 | assign sext_ln840_7_fu_2480_p1 = grp_fu_3066_p3;
[2025-05-17 16:15:49,636]       |                                ^
[2025-05-17 16:15:49,636] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5572:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3075_p3' generates 5 bits.
[2025-05-17 16:15:49,636]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,636]  5572 | assign sext_ln840_8_fu_2483_p1 = grp_fu_3075_p3;
[2025-05-17 16:15:49,636]       |                                ^
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5574:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,637]  5574 | assign sext_ln840_9_fu_2492_p1 = $signed(add_ln840_9_fu_2486_p2);
[2025-05-17 16:15:49,637]       |                                ^
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5580:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_3999_pp0_iter5_reg' generates 6 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,637]  5580 | assign zext_ln1039_1_fu_2797_p1 = p_ZL7threshs_1_load_reg_3999_pp0_iter5_reg;
[2025-05-17 16:15:49,637]       |                                 ^
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5582:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_load_reg_4004_pp0_iter5_reg' generates 6 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,637]  5582 | assign zext_ln1039_2_fu_2806_p1 = p_ZL7threshs_2_load_reg_4004_pp0_iter5_reg;
[2025-05-17 16:15:49,637]       |                                 ^
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5584:31: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_3994_pp0_iter5_reg' generates 6 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,637]  5584 | assign zext_ln1039_fu_2788_p1 = p_ZL7threshs_0_load_reg_3994_pp0_iter5_reg;
[2025-05-17 16:15:49,637]       |                               ^
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5586:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2833_p2' generates 1 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,637]  5586 | assign zext_ln840_1_fu_2838_p1 = xor_ln1039_1_fu_2833_p2;
[2025-05-17 16:15:49,637]       |                                ^
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5588:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_2815_p2' generates 1 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,637]  5588 | assign zext_ln840_2_fu_2820_p1 = result_V_fu_2815_p2;
[2025-05-17 16:15:49,637]       |                                ^
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:5590:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_2824_p2' generates 1 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:15:49,637]  5590 | assign zext_ln840_fu_2829_p1 = xor_ln1039_fu_2824_p2;
[2025-05-17 16:15:49,637]       |                              ^
[2025-05-17 16:15:49,637] %Warning-LITENDIAN: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1649:11: Little bit endian vector: left < right of bit range: [-1:0]
[2025-05-17 16:15:49,637]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,637]  1649 |    reg    [addrwidth-1:0] addr, addr_, a_;
[2025-05-17 16:15:49,637]       |           ^
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1687:17: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's COND generates 32 or 2 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,637]  1687 |    assign count = (state==state_more ? addr+2 : (state==state_one ? 1 : 0));
[2025-05-17 16:15:49,637]       |                 ^
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1739:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,637]  1739 |         srlo_       <=  'bx;
[2025-05-17 16:15:49,637]       |                     ^~
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1742:21: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,637]  1742 |         addr_       <=  'bx;
[2025-05-17 16:15:49,637]       |                     ^~
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1755:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,637]  1755 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,637]       |                ^~
[2025-05-17 16:15:49,637] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1765:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,637]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,638]  1765 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,638]       |                ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1779:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,638]  1779 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,638]       |                ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1786:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,638]  1786 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,638]       |                ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1799:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,638]  1799 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,638]       |                ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1817:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,638]  1817 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,638]       |                ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1831:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,638]  1831 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,638]       |                ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1848:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,638]  1848 |    srlo_       <=  'bx;
[2025-05-17 16:15:49,638]       |                ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1851:16: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-05-17 16:15:49,638]  1851 |    addr_       <=  'bx;
[2025-05-17 16:15:49,638]       |                ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1674:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:15:49,638]  1674 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-17 16:15:49,638]       |                                                      ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1731:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:15:49,638]  1731 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-17 16:15:49,638]       |          ^
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1742:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:15:49,638]  1742 |         addr_       <=  'bx;
[2025-05-17 16:15:49,638]       |                     ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1851:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:15:49,638]  1851 |    addr_       <=  'bx;
[2025-05-17 16:15:49,638]       |                ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1674:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.
[2025-05-17 16:15:49,638]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,638]  1674 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-17 16:15:49,638]       |                                                      ^~
[2025-05-17 16:15:49,638] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1731:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1731 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-17 16:15:49,639]       |          ^
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1739:25: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1739 |         srlo_       <=  'bx;
[2025-05-17 16:15:49,639]       |                         ^~~
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1742:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1742 |         addr_       <=  'bx;
[2025-05-17 16:15:49,639]       |                     ^~
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1755:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1755 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,639]       |                   ^~~
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1765:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1765 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,639]       |                   ^~~
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1779:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1779 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,639]       |                   ^~~
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1786:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1786 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,639]       |                   ^~~
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1799:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1799 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,639]       |                   ^~~
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1817:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1817 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,639]       |                   ^~~
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1831:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1831 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,639]       |                   ^~~
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1848:20: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1848 |    srlo_       <=  'bx;
[2025-05-17 16:15:49,639]       |                    ^~~
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1851:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:15:49,639]  1851 |    addr_       <=  'bx;
[2025-05-17 16:15:49,639]       |                ^~
[2025-05-17 16:15:49,639] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1674:54: Operator EQ expects 32 or 3 bits on the LHS, but LHS's VARREF 'addr_' generates 2 bits.
[2025-05-17 16:15:49,639]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-05-17 16:15:49,639]  1674 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-17 16:15:49,640]       |                                                      ^~
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1731:10: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 3 bits.
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-05-17 16:15:49,640]  1731 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-17 16:15:49,640]       |          ^
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1739:25: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:15:49,640]  1739 |         srlo_       <=  'bx;
[2025-05-17 16:15:49,640]       |                         ^~~
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1742:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:15:49,640]  1742 |         addr_       <=  'bx;
[2025-05-17 16:15:49,640]       |                     ^~
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1755:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:15:49,640]  1755 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,640]       |                   ^~~
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1765:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:15:49,640]  1765 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,640]       |                   ^~~
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1779:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:15:49,640]  1779 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,640]       |                   ^~~
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1786:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:15:49,640]  1786 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,640]       |                   ^~~
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1799:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:15:49,640]  1799 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,640]       |                   ^~~
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1817:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:15:49,640]  1817 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,640]       |                   ^~~
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1831:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:15:49,640]  1831 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,640]       |                   ^~~
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1848:20: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:15:49,640]  1848 |    srlo_       <=  'bx;
[2025-05-17 16:15:49,640]       |                    ^~~
[2025-05-17 16:15:49,640] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1851:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,640]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:15:49,640]  1851 |    addr_       <=  'bx;
[2025-05-17 16:15:49,640]       |                ^~
[2025-05-17 16:15:49,640] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:14393:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,640]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-05-17 16:15:49,641] 14393 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-05-17 16:15:49,641]       |  ^
[2025-05-17 16:15:49,641] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:14394:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,641]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-05-17 16:15:49,641] 14394 | #0 ap_CS_fsm = 4'd1;
[2025-05-17 16:15:49,641]       |  ^
[2025-05-17 16:15:49,641] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:14536:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,641]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-05-17 16:15:49,641] 14536 |             ap_NS_fsm = 'bx;
[2025-05-17 16:15:49,641]       |                       ^
[2025-05-17 16:15:49,641] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13751:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,641]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-05-17 16:15:49,641] 13751 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-05-17 16:15:49,641]       |  ^
[2025-05-17 16:15:49,641] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13752:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,641]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-05-17 16:15:49,641] 13752 | #0 ap_CS_fsm = 4'd1;
[2025-05-17 16:15:49,641]       |  ^
[2025-05-17 16:15:49,641] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:13894:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,641]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-05-17 16:15:49,641] 13894 |             ap_NS_fsm = 'bx;
[2025-05-17 16:15:49,641]       |                       ^
[2025-05-17 16:15:49,641] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:551:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,641]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,641]   551 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-17 16:15:49,641]       |  ^
[2025-05-17 16:15:49,641] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:552:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,641]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,641]   552 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-17 16:15:49,641]       |  ^
[2025-05-17 16:15:49,641] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:553:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,641]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,641]   553 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-17 16:15:49,641]       |  ^
[2025-05-17 16:15:49,641] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:554:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,641]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,641]   554 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-17 16:15:49,641]       |  ^
[2025-05-17 16:15:49,641] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:555:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,641]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,641]   555 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-17 16:15:49,641]       |  ^
[2025-05-17 16:15:49,641] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:556:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,641]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,641]   556 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-05-17 16:15:49,641]       |  ^
[2025-05-17 16:15:49,641] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:885:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,641]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,641]   885 |             ap_NS_iter0_fsm = 'bx;
[2025-05-17 16:15:49,641]       |                             ^
[2025-05-17 16:15:49,641] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:909:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,642]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,642]   909 |             ap_NS_iter1_fsm = 'bx;
[2025-05-17 16:15:49,642]       |                             ^
[2025-05-17 16:15:49,642] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:933:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,642]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,642]   933 |             ap_NS_iter2_fsm = 'bx;
[2025-05-17 16:15:49,642]       |                             ^
[2025-05-17 16:15:49,642] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:957:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,642]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,642]   957 |             ap_NS_iter3_fsm = 'bx;
[2025-05-17 16:15:49,642]       |                             ^
[2025-05-17 16:15:49,642] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:981:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,642]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,642]   981 |             ap_NS_iter4_fsm = 'bx;
[2025-05-17 16:15:49,642]       |                             ^
[2025-05-17 16:15:49,642] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:994:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2025-05-17 16:15:49,642]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,642]   994 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2025-05-17 16:15:49,642]       |                                 ^
[2025-05-17 16:15:49,642] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1007:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,642]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,642]  1007 |             ap_NS_iter5_fsm = 'bx;
[2025-05-17 16:15:49,642]       |                             ^
[2025-05-17 16:15:49,642] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1072:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_199_p00' generates 4 bits.
[2025-05-17 16:15:49,642]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,642]  1072 | assign grp_fu_199_p0 = grp_fu_199_p00;
[2025-05-17 16:15:49,642]       |                      ^
[2025-05-17 16:15:49,642] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1074:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'inElem_reg_234' generates 2 bits.
[2025-05-17 16:15:49,642]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,642]  1074 | assign grp_fu_199_p00 = inElem_reg_234;
[2025-05-17 16:15:49,642]       |                       ^
[2025-05-17 16:15:49,642] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1090:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_184_p2' generates 1 bits.
[2025-05-17 16:15:49,642]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:15:49,642]  1090 | assign out_V_TDATA_int_regslice = result_V_fu_184_p2;
[2025-05-17 16:15:49,642]       |                                 ^
[2025-05-17 16:15:49,642] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:83:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,642]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-05-17 16:15:49,642]    83 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-05-17 16:15:49,642]       |  ^
[2025-05-17 16:15:49,642] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:84:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:15:49,642]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-05-17 16:15:49,642]    84 | #0 ap_CS_fsm = 4'd1;
[2025-05-17 16:15:49,642]       |  ^
[2025-05-17 16:15:49,642] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:226:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:15:49,642]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-05-17 16:15:49,642]   226 |             ap_NS_fsm = 'bx;
[2025-05-17 16:15:49,642]       |                       ^
[2025-05-17 16:15:49,642] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1739:21: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,642]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,642]  1739 |         srlo_       <=  'bx;
[2025-05-17 16:15:49,642]       |                     ^~
[2025-05-17 16:15:49,643]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-05-17 16:15:49,643]                   else you may end up with different sim results.
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1740:21: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1740 |         shift_en_o_ <= 1'bx;
[2025-05-17 16:15:49,643]       |                     ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1741:21: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1741 |         shift_en_   <= 1'bx;
[2025-05-17 16:15:49,643]       |                     ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1742:21: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1742 |         addr_       <=  'bx;
[2025-05-17 16:15:49,643]       |                     ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1743:21: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1743 |         state_      <= 2'bx;
[2025-05-17 16:15:49,643]       |                     ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1748:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1748 |    srlo_       <= i_d;
[2025-05-17 16:15:49,643]       |                ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1749:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1749 |    shift_en_o_ <= 1;
[2025-05-17 16:15:49,643]       |                ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1750:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1750 |    shift_en_   <= 1'bx;
[2025-05-17 16:15:49,643]       |                ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1751:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1751 |    addr_       <= 0;
[2025-05-17 16:15:49,643]       |                ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1752:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1752 |    state_      <= state_one;
[2025-05-17 16:15:49,643]       |                ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1755:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1755 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,643]       |                ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1756:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1756 |    shift_en_o_ <= 0;
[2025-05-17 16:15:49,643]       |                ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1757:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,643]  1757 |    shift_en_   <= 1'bx;
[2025-05-17 16:15:49,643]       |                ^~
[2025-05-17 16:15:49,643] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1758:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,643]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1758 |    addr_       <= 0;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1759:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1759 |    state_      <= state_empty;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1765:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1765 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1766:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1766 |    shift_en_o_ <= 0;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1767:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1767 |    shift_en_   <= 1;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1768:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1768 |    addr_       <= 0;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1769:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1769 |    state_      <= state_more;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1772:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1772 |    srlo_       <= i_d;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1773:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1773 |    shift_en_o_ <= 1;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1774:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1774 |    shift_en_   <= 1;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1775:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1775 |    addr_       <= 0;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1776:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1776 |    state_      <= state_one;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,644] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1779:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,644]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,644]  1779 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,644]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1780:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1780 |    shift_en_o_ <= 0;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1781:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1781 |    shift_en_   <= 1'bx;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1782:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1782 |    addr_       <= 0;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1783:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1783 |    state_      <= state_one;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1786:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1786 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1787:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1787 |    shift_en_o_ <= 0;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1788:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1788 |    shift_en_   <= 1'bx;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1789:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1789 |    addr_       <= 0;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1790:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1790 |    state_      <= state_empty;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1799:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1799 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1800:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1800 |    shift_en_o_ <= 0;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1801:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1801 |    shift_en_   <= 0;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,645] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1802:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,645]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,645]  1802 |    addr_       <= addr;
[2025-05-17 16:15:49,645]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1803:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1803 |    state_      <= state_more;
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1806:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1806 |    srlo_       <= srl[addr];
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1807:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1807 |    shift_en_o_ <= 1;
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1808:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1808 |    shift_en_   <= 0;
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1811:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1811 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1812:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1812 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1817:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1817 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1818:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1818 |    shift_en_o_ <= 0;
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1819:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1819 |    shift_en_   <= 1;
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1820:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1820 |    addr_       <= addr+1;
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1821:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1821 |    state_      <= state_more;
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1824:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1824 |    srlo_       <= srl[addr];
[2025-05-17 16:15:49,646]       |                ^~
[2025-05-17 16:15:49,646] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1825:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,646]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,646]  1825 |    shift_en_o_ <= 1;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1826:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1826 |    shift_en_   <= 1;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1827:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1827 |    addr_       <= addr;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1828:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1828 |    state_      <= state_more;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1831:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1831 |    srlo_       <= 'bx;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1832:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1832 |    shift_en_o_ <= 0;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1833:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1833 |    shift_en_   <= 0;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1834:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1834 |    addr_       <= addr;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1835:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1835 |    state_      <= state_more;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1838:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1838 |    srlo_       <= srl[addr];
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1839:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1839 |    shift_en_o_ <= 1;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1840:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1840 |    shift_en_   <= 0;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1841:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,647]  1841 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-05-17 16:15:49,647]       |                ^~
[2025-05-17 16:15:49,647] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1842:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,647]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,648]  1842 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-05-17 16:15:49,648]       |                ^~
[2025-05-17 16:15:49,648] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1848:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,648]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,648]  1848 |    srlo_       <=  'bx;
[2025-05-17 16:15:49,648]       |                ^~
[2025-05-17 16:15:49,648] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1849:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,648]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,648]  1849 |    shift_en_o_ <= 1'bx;
[2025-05-17 16:15:49,648]       |                ^~
[2025-05-17 16:15:49,648] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1850:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,648]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,648]  1850 |    shift_en_   <= 1'bx;
[2025-05-17 16:15:49,648]       |                ^~
[2025-05-17 16:15:49,648] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1851:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,648]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,648]  1851 |    addr_       <=  'bx;
[2025-05-17 16:15:49,648]       |                ^~
[2025-05-17 16:15:49,648] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_293tbg7b/finn_design_wrapper.v:1852:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:15:49,648]                                                                                                     : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:15:49,648]  1852 |    state_      <= 2'bx;
[2025-05-17 16:15:49,648]       |                ^~
[2025-05-17 16:15:59,826] make: Entering directory '/tmp/finn_dev_surajkarki/verilator_fifosim_51hd94w5'
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-05-17 16:15:59,826] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-05-17 16:15:59,826] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-05-17 16:15:59,826] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper__Syms.o
[2025-05-17 16:15:59,826] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-05-17 16:15:59,826] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-05-17 16:15:59,826] make: Leaving directory '/tmp/finn_dev_surajkarki/verilator_fifosim_51hd94w5'
[2025-05-17 16:15:59,840] Simulation starting
[2025-05-17 16:15:59,840] Number of inputs to write 90
[2025-05-17 16:15:59,840] Number of outputs to expect 6
[2025-05-17 16:15:59,840] No-output timeout clock cycles 100000000
[2025-05-17 16:15:59,840] All inputs written at cycle 282
[2025-05-17 16:15:59,840] Simulation finished
[2025-05-17 16:15:59,840] Number of inputs consumed 90
[2025-05-17 16:15:59,840] Number of outputs produced 6
[2025-05-17 16:15:59,840] Number of clock cycles 598
[2025-05-17 16:15:59,853] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-05-17 16:15:59,853]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-17 16:15:59,854] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2025-05-17 16:15:59,854]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-17 16:15:59,855] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-05-17 16:15:59,855]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-17 16:15:59,856] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2025-05-17 16:15:59,856]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-17 16:15:59,857] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-05-17 16:15:59,858]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-17 16:15:59,859] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-05-17 16:15:59,859]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-05-17 16:15:59,892] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-05-17 16:15:59,892]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-17 16:15:59,895] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-05-17 16:15:59,896]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-17 16:15:59,900] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-05-17 16:15:59,901]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-17 16:15:59,904] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-05-17 16:15:59,904]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-05-17 16:15:59,918] Running step: step_create_stitched_ip [14/19]
[2025-05-17 16:17:37,335] creating output_ipstitch_ooc_rtlsim/stitched_ip
[2025-05-17 16:17:37,336] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.hw
[2025-05-17 16:17:37,336] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.hw/finn_vivado_stitch_proj.lpr -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.hw
[2025-05-17 16:17:37,336] creating output_ipstitch_ooc_rtlsim/stitched_ip/.Xil
[2025-05-17 16:17:37,336] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/vivado.jou -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-05-17 16:17:37,336] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/make_project.sh -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-05-17 16:17:37,337] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen
[2025-05-17 16:17:37,337] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1
[2025-05-17 16:17:37,337] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd
[2025-05-17 16:17:37,337] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref
[2025-05-17 16:17:37,337] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-05-17 16:17:37,338] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-05-17 16:17:37,338] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-05-17 16:17:37,338] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui/StreamingFIFO_rtl_3_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-05-17 16:17:37,338] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-05-17 16:17:37,339] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-05-17 16:17:37,339] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-05-17 16:17:37,339] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui/StreamingDataWidthConverter_rtl_0_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-05-17 16:17:37,339] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-05-17 16:17:37,339] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-05-17 16:17:37,340] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-05-17 16:17:37,340] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui/StreamingFIFO_rtl_6_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-05-17 16:17:37,340] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-05-17 16:17:37,340] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-05-17 16:17:37,341] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-05-17 16:17:37,341] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui/StreamingDataWidthConverter_rtl_1_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-05-17 16:17:37,341] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-05-17 16:17:37,341] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-05-17 16:17:37,341] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-05-17 16:17:37,342] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui/StreamingFIFO_rtl_4_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-05-17 16:17:37,342] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-05-17 16:17:37,342] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-05-17 16:17:37,342] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-05-17 16:17:37,342] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui/StreamingFIFO_rtl_0_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-05-17 16:17:37,343] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-05-17 16:17:37,343] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-05-17 16:17:37,343] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-05-17 16:17:37,343] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui/StreamingFIFO_rtl_1_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-05-17 16:17:37,344] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2
[2025-05-17 16:17:37,344] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2
[2025-05-17 16:17:37,344] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui
[2025-05-17 16:17:37,344] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui/StreamingFIFO_rtl_2_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui
[2025-05-17 16:17:37,345] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-05-17 16:17:37,345] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-05-17 16:17:37,345] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-05-17 16:17:37,345] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui/StreamingFIFO_rtl_5_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-05-17 16:17:37,346] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-05-17 16:17:37,346] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-05-17 16:17:37,346] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-05-17 16:17:37,346] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff/finn_design.hwh -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-05-17 16:17:37,347] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared
[2025-05-17 16:17:37,347] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440
[2025-05-17 16:17:37,347] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl
[2025-05-17 16:17:37,348] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog
[2025-05-17 16:17:37,348] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog/MVAU_hls_3_regslice_both.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog
[2025-05-17 16:17:37,348] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog
[2025-05-17 16:17:37,348] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog/MVAU_hls_3.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog
[2025-05-17 16:17:37,349] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog/MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog
[2025-05-17 16:17:37,349] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog/MVAU_hls_3_hls_deadlock_kernel_monitor_top.vh -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog
[2025-05-17 16:17:37,349] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog/MVAU_hls_3_hls_deadlock_idx0_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a440/hdl/verilog
[2025-05-17 16:17:37,350] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4
[2025-05-17 16:17:37,350] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl
[2025-05-17 16:17:37,350] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog
[2025-05-17 16:17:37,350] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog/MVAU_hls_0_hls_deadlock_kernel_monitor_top.vh -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog
[2025-05-17 16:17:37,351] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog
[2025-05-17 16:17:37,352] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog
[2025-05-17 16:17:37,352] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog/MVAU_hls_0_regslice_both.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog
[2025-05-17 16:17:37,352] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog/MVAU_hls_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog
[2025-05-17 16:17:37,352] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog
[2025-05-17 16:17:37,353] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog/MVAU_hls_0_mux_42_9_1_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog
[2025-05-17 16:17:37,353] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog
[2025-05-17 16:17:37,353] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog/MVAU_hls_0_mux_154_40_1_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cbb4/hdl/verilog
[2025-05-17 16:17:37,354] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1
[2025-05-17 16:17:37,354] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-05-17 16:17:37,354] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-05-17 16:17:37,354] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-05-17 16:17:37,354] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-05-17 16:17:37,355] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-05-17 16:17:37,355] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e
[2025-05-17 16:17:37,355] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl
[2025-05-17 16:17:37,356] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,356] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,356] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1_hls_deadlock_kernel_monitor_top.vh -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,356] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1_mul_2ns_2s_4_1_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,356] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,357] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,357] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,357] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,358] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1_regslice_both.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,358] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,358] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,358] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,359] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog/MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bd0e/hdl/verilog
[2025-05-17 16:17:37,359] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10
[2025-05-17 16:17:37,359] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl
[2025-05-17 16:17:37,359] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,360] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2_hls_deadlock_idx1_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,360] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,360] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,361] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,361] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2_hls_deadlock_kernel_monitor_top.vh -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,361] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,362] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2_regslice_both.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,362] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,362] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2_hls_deadlock_idx0_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,362] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,363] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2_mul_2ns_2s_4_1_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,363] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a10/hdl/verilog
[2025-05-17 16:17:37,363] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-05-17 16:17:37,363] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-05-17 16:17:37,364] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip
[2025-05-17 16:17:37,364] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-05-17 16:17:37,364] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints
[2025-05-17 16:17:37,364] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints/MVAU_hls_3_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints
[2025-05-17 16:17:37,365] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim
[2025-05-17 16:17:37,365] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim/finn_design_MVAU_hls_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim
[2025-05-17 16:17:37,365] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth
[2025-05-17 16:17:37,365] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth
[2025-05-17 16:17:37,366] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-05-17 16:17:37,366] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-05-17 16:17:37,366] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-05-17 16:17:37,367] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-05-17 16:17:37,367] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints/MVAU_hls_0_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-05-17 16:17:37,367] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-05-17 16:17:37,367] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim/finn_design_MVAU_hls_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-05-17 16:17:37,368] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-05-17 16:17:37,368] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-05-17 16:17:37,368] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-05-17 16:17:37,368] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-05-17 16:17:37,369] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim
[2025-05-17 16:17:37,369] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim/finn_design_MVAU_hls_3_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim
[2025-05-17 16:17:37,369] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth
[2025-05-17 16:17:37,369] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth
[2025-05-17 16:17:37,370] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-05-17 16:17:37,370] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-05-17 16:17:37,370] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-05-17 16:17:37,370] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim/finn_design_StreamingFIFO_rtl_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-05-17 16:17:37,371] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-05-17 16:17:37,371] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-05-17 16:17:37,371] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-05-17 16:17:37,371] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-05-17 16:17:37,372] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-05-17 16:17:37,372] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim/finn_design_StreamingFIFO_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-05-17 16:17:37,372] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-05-17 16:17:37,372] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-05-17 16:17:37,373] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-05-17 16:17:37,373] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-05-17 16:17:37,373] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints/MVAU_hls_1_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-05-17 16:17:37,373] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl
[2025-05-17 16:17:37,374] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-05-17 16:17:37,374] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-05-17 16:17:37,374] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-05-17 16:17:37,374] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-05-17 16:17:37,375] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-05-17 16:17:37,375] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim/finn_design_MVAU_hls_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-05-17 16:17:37,375] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-05-17 16:17:37,375] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-05-17 16:17:37,376] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-05-17 16:17:37,376] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-05-17 16:17:37,376] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-05-17 16:17:37,377] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-05-17 16:17:37,377] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim/finn_design_StreamingFIFO_rtl_6_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-05-17 16:17:37,377] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-05-17 16:17:37,377] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-05-17 16:17:37,378] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-05-17 16:17:37,378] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-05-17 16:17:37,378] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-05-17 16:17:37,378] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-05-17 16:17:37,379] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-05-17 16:17:37,379] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-05-17 16:17:37,379] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-05-17 16:17:37,379] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim
[2025-05-17 16:17:37,379] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim/finn_design_StreamingFIFO_rtl_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim
[2025-05-17 16:17:37,380] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth
[2025-05-17 16:17:37,380] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth
[2025-05-17 16:17:37,380] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-05-17 16:17:37,381] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-05-17 16:17:37,381] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-05-17 16:17:37,381] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-05-17 16:17:37,381] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-05-17 16:17:37,382] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-05-17 16:17:37,382] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-05-17 16:17:37,382] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-05-17 16:17:37,382] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-05-17 16:17:37,383] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim/finn_design_StreamingFIFO_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-05-17 16:17:37,383] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-05-17 16:17:37,383] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-05-17 16:17:37,383] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-05-17 16:17:37,384] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-05-17 16:17:37,384] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-05-17 16:17:37,384] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-05-17 16:17:37,385] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-05-17 16:17:37,385] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-05-17 16:17:37,386] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-05-17 16:17:37,386] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-05-17 16:17:37,387] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-05-17 16:17:37,387] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-05-17 16:17:37,388] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-05-17 16:17:37,388] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-05-17 16:17:37,388] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-05-17 16:17:37,389] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-05-17 16:17:37,389] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-05-17 16:17:37,390] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints
[2025-05-17 16:17:37,390] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints/MVAU_hls_2_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints
[2025-05-17 16:17:37,391] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl
[2025-05-17 16:17:37,391] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-05-17 16:17:37,392] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-05-17 16:17:37,392] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-05-17 16:17:37,393] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-05-17 16:17:37,393] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim
[2025-05-17 16:17:37,394] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim/finn_design_MVAU_hls_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim
[2025-05-17 16:17:37,394] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth
[2025-05-17 16:17:37,395] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth
[2025-05-17 16:17:37,395] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-05-17 16:17:37,396] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-05-17 16:17:37,396] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim/finn_design_MVAU_hls_1_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-05-17 16:17:37,397] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-05-17 16:17:37,397] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-05-17 16:17:37,398] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-05-17 16:17:37,398] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-05-17 16:17:37,399] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-05-17 16:17:37,399] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim
[2025-05-17 16:17:37,400] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim/finn_design_MVAU_hls_2_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim
[2025-05-17 16:17:37,400] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth
[2025-05-17 16:17:37,401] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth
[2025-05-17 16:17:37,401] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-05-17 16:17:37,402] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-05-17 16:17:37,402] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-05-17 16:17:37,403] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim/finn_design_StreamingFIFO_rtl_5_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-05-17 16:17:37,403] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-05-17 16:17:37,404] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-05-17 16:17:37,404] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bxml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-05-17 16:17:37,405] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-05-17 16:17:37,405] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-05-17 16:17:37,406] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.protoinst -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-05-17 16:17:37,406] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bda -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-05-17 16:17:37,407] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-05-17 16:17:37,407] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-05-17 16:17:37,408] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.hwdef -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-05-17 16:17:37,408] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.ip_user_files
[2025-05-17 16:17:37,409] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip
[2025-05-17 16:17:37,409] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/component.bak -> output_ipstitch_ooc_rtlsim/stitched_ip/ip
[2025-05-17 16:17:37,410] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/ip
[2025-05-17 16:17:37,410] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-05-17 16:17:37,411] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-05-17 16:17:37,411] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/sim/finn_design_StreamingFIFO_rtl_4_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-05-17 16:17:37,412] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/sim/finn_design_StreamingFIFO_rtl_6_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-05-17 16:17:37,412] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/sim/finn_design_StreamingFIFO_rtl_5_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-05-17 16:17:37,413] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/sim/finn_design_StreamingFIFO_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-05-17 16:17:37,413] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/sim/finn_design.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-05-17 16:17:37,413] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-05-17 16:17:37,414] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/sim/finn_design_StreamingFIFO_rtl_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-05-17 16:17:37,414] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/sim/finn_design_StreamingFIFO_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-05-17 16:17:37,415] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/sim/finn_design_StreamingFIFO_rtl_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-05-17 16:17:37,415] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/data
[2025-05-17 16:17:37,416] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/data/finn_design.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/data
[2025-05-17 16:17:37,417] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/data/finn_design.mdd -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/data
[2025-05-17 16:17:37,417] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,418] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/dwc.sv -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,418] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_3_0
[2025-05-17 16:17:37,418] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_3_0
[2025-05-17 16:17:37,419] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,420] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,421] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-05-17 16:17:37,422] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-05-17 16:17:37,422] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_StreamingFIFO_rtl_4_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,422] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_3_wstrm_0
[2025-05-17 16:17:37,423] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_3_wstrm_0
[2025-05-17 16:17:37,423] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_StreamingFIFO_rtl_6_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,423] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-05-17 16:17:37,423] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-05-17 16:17:37,424] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/StreamingFIFO_rtl_4.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,424] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_StreamingFIFO_rtl_5_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,424] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_StreamingFIFO_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,424] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/StreamingFIFO_rtl_2.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,424] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,425] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,425] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-05-17 16:17:37,425] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-05-17 16:17:37,425] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/Q_srl.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,426] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/StreamingFIFO_rtl_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,426] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/StreamingFIFO_rtl_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,426] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_StreamingFIFO_rtl_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,426] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/dwc_axi.sv -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,427] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/StreamingDataWidthConverter_rtl_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,427] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_StreamingFIFO_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,427] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/StreamingFIFO_rtl_6.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,427] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/StreamingDataWidthConverter_rtl_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,428] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_StreamingFIFO_rtl_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,428] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_2_0
[2025-05-17 16:17:37,428] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_2_0
[2025-05-17 16:17:37,428] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-05-17 16:17:37,429] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-05-17 16:17:37,429] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_2_wstrm_0
[2025-05-17 16:17:37,429] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_2_wstrm_0
[2025-05-17 16:17:37,429] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/StreamingFIFO_rtl_3.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,429] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/src/StreamingFIFO_rtl_5.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-05-17 16:17:37,430] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/xgui
[2025-05-17 16:17:37,430] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/ip/xgui/finn_design_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/xgui
[2025-05-17 16:17:37,430] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/make_project.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-05-17 16:17:37,430] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/vivado.log -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-05-17 16:17:37,431] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.cache
[2025-05-17 16:17:37,431] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-05-17 16:17:37,431] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.cache/wt/project.wpc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-05-17 16:17:37,432] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs
[2025-05-17 16:17:37,432] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1
[2025-05-17 16:17:37,432] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd
[2025-05-17 16:17:37,432] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-05-17 16:17:37,433] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip
[2025-05-17 16:17:37,433] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-05-17 16:17:37,433] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-05-17 16:17:37,433] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-05-17 16:17:37,433] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-05-17 16:17:37,434] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-05-17 16:17:37,434] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-05-17 16:17:37,434] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-05-17 16:17:37,434] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-05-17 16:17:37,435] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-05-17 16:17:37,435] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-05-17 16:17:37,435] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-05-17 16:17:37,435] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-05-17 16:17:37,436] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-05-17 16:17:37,436] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-05-17 16:17:37,436] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-05-17 16:17:37,436] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-05-17 16:17:37,437] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-05-17 16:17:37,437] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-05-17 16:17:37,438] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-05-17 16:17:37,438] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-05-17 16:17:37,439] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-05-17 16:17:37,439] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-05-17 16:17:37,440] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-05-17 16:17:37,440] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-05-17 16:17:37,441] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-05-17 16:17:37,441] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-05-17 16:17:37,441] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-05-17 16:17:37,442] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-05-17 16:17:37,442] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-05-17 16:17:37,443] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-05-17 16:17:37,443] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-05-17 16:17:37,443] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-05-17 16:17:37,444] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-05-17 16:17:37,444] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-05-17 16:17:37,445] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-05-17 16:17:37,445] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bda -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-05-17 16:17:37,446] creating output_ipstitch_ooc_rtlsim/stitched_ip/data
[2025-05-17 16:17:37,446] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/data/finn_design.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/data
[2025-05-17 16:17:37,446] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/data/finn_design.mdd -> output_ipstitch_ooc_rtlsim/stitched_ip/data
[2025-05-17 16:17:37,447] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_vivado_stitch_proj.xpr -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-05-17 16:17:37,447] copying /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/all_verilog_srcs.txt -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-05-17 16:17:37,447] Vivado stitched IP written into output_ipstitch_ooc_rtlsim/stitched_ip
[2025-05-17 16:17:37,449] Running step: step_measure_rtlsim_performance [15/19]
[2025-05-17 16:17:37,451] rtlsim_use_vivado_comps is enabled, may yield incorrect results
[2025-05-17 16:17:40,438] %Warning-MODDUP: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2239:8: Duplicate declaration of module: 'dwc_axi'
[2025-05-17 16:17:40,438]  2239 | module dwc_axi #(
[2025-05-17 16:17:40,438]       |        ^~~~~~~
[2025-05-17 16:17:40,438]                  /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2171:8: ... Location of original declaration
[2025-05-17 16:17:40,438]  2171 | module dwc_axi #(
[2025-05-17 16:17:40,438]       |        ^~~~~~~
[2025-05-17 16:17:40,438]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-05-17 16:17:40,438]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-05-17 16:17:40,438] %Warning-MODDUP: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:28208:8: Duplicate declaration of module: 'dwc'
[2025-05-17 16:17:40,438] 28208 | module dwc #(
[2025-05-17 16:17:40,438]       |        ^~~
[2025-05-17 16:17:40,438]                  /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19299:8: ... Location of original declaration
[2025-05-17 16:17:40,438] 19299 | module dwc #(
[2025-05-17 16:17:40,438]       |        ^~~
[2025-05-17 16:17:40,438] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2335:34: Cell has missing pin: 'awready'
[2025-05-17 16:17:40,438]  2335 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:17:40,438]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,438] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2335:34: Cell has missing pin: 'wready'
[2025-05-17 16:17:40,438]  2335 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:17:40,438]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2335:34: Cell has missing pin: 'bvalid'
[2025-05-17 16:17:40,439]  2335 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2335:34: Cell has missing pin: 'bresp'
[2025-05-17 16:17:40,439]  2335 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2335:34: Cell has missing pin: 'arready'
[2025-05-17 16:17:40,439]  2335 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2335:34: Cell has missing pin: 'rvalid'
[2025-05-17 16:17:40,439]  2335 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2335:34: Cell has missing pin: 'rresp'
[2025-05-17 16:17:40,439]  2335 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2335:34: Cell has missing pin: 'rdata'
[2025-05-17 16:17:40,439]  2335 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2404:34: Cell has missing pin: 'awready'
[2025-05-17 16:17:40,439]  2404 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2404:34: Cell has missing pin: 'wready'
[2025-05-17 16:17:40,439]  2404 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2404:34: Cell has missing pin: 'bvalid'
[2025-05-17 16:17:40,439]  2404 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2404:34: Cell has missing pin: 'bresp'
[2025-05-17 16:17:40,439]  2404 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2404:34: Cell has missing pin: 'arready'
[2025-05-17 16:17:40,439]  2404 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2404:34: Cell has missing pin: 'rvalid'
[2025-05-17 16:17:40,439]  2404 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2404:34: Cell has missing pin: 'rresp'
[2025-05-17 16:17:40,439]  2404 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2404:34: Cell has missing pin: 'rdata'
[2025-05-17 16:17:40,439]  2404 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2473:34: Cell has missing pin: 'awready'
[2025-05-17 16:17:40,439]  2473 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,439] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2473:34: Cell has missing pin: 'wready'
[2025-05-17 16:17:40,439]  2473 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:17:40,439]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2473:34: Cell has missing pin: 'bvalid'
[2025-05-17 16:17:40,440]  2473 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2473:34: Cell has missing pin: 'bresp'
[2025-05-17 16:17:40,440]  2473 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2473:34: Cell has missing pin: 'arready'
[2025-05-17 16:17:40,440]  2473 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2473:34: Cell has missing pin: 'rvalid'
[2025-05-17 16:17:40,440]  2473 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2473:34: Cell has missing pin: 'rresp'
[2025-05-17 16:17:40,440]  2473 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2473:34: Cell has missing pin: 'rdata'
[2025-05-17 16:17:40,440]  2473 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2542:34: Cell has missing pin: 'awready'
[2025-05-17 16:17:40,440]  2542 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2542:34: Cell has missing pin: 'wready'
[2025-05-17 16:17:40,440]  2542 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2542:34: Cell has missing pin: 'bvalid'
[2025-05-17 16:17:40,440]  2542 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2542:34: Cell has missing pin: 'bresp'
[2025-05-17 16:17:40,440]  2542 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2542:34: Cell has missing pin: 'arready'
[2025-05-17 16:17:40,440]  2542 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2542:34: Cell has missing pin: 'rvalid'
[2025-05-17 16:17:40,440]  2542 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2542:34: Cell has missing pin: 'rresp'
[2025-05-17 16:17:40,440]  2542 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2542:34: Cell has missing pin: 'rdata'
[2025-05-17 16:17:40,440]  2542 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-05-17 16:17:40,440]       |                                  ^~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2687:37: Cell has missing pin: 'count'
[2025-05-17 16:17:40,440]  2687 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-05-17 16:17:40,440]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,440] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2687:37: Cell has missing pin: 'maxcount'
[2025-05-17 16:17:40,440]  2687 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-05-17 16:17:40,440]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2696:37: Cell has missing pin: 'count'
[2025-05-17 16:17:40,441]  2696 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2696:37: Cell has missing pin: 'maxcount'
[2025-05-17 16:17:40,441]  2696 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2705:37: Cell has missing pin: 'count'
[2025-05-17 16:17:40,441]  2705 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2705:37: Cell has missing pin: 'maxcount'
[2025-05-17 16:17:40,441]  2705 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2714:37: Cell has missing pin: 'count'
[2025-05-17 16:17:40,441]  2714 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2714:37: Cell has missing pin: 'maxcount'
[2025-05-17 16:17:40,441]  2714 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2723:37: Cell has missing pin: 'count'
[2025-05-17 16:17:40,441]  2723 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2723:37: Cell has missing pin: 'maxcount'
[2025-05-17 16:17:40,441]  2723 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2732:37: Cell has missing pin: 'count'
[2025-05-17 16:17:40,441]  2732 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2732:37: Cell has missing pin: 'maxcount'
[2025-05-17 16:17:40,441]  2732 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2741:37: Cell has missing pin: 'count'
[2025-05-17 16:17:40,441]  2741 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-PINMISSING: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2741:37: Cell has missing pin: 'maxcount'
[2025-05-17 16:17:40,441]  2741 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-05-17 16:17:40,441]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-TIMESCALEMOD: /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-05-17 16:17:40,441]    32 | package swg;
[2025-05-17 16:17:40,441]       |         ^~~
[2025-05-17 16:17:40,441]                        /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:10:8: ... Location of module with timescale
[2025-05-17 16:17:40,441]    10 | module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R (
[2025-05-17 16:17:40,441]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-05-17 16:17:40,441] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:32761:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-05-17 16:17:40,441]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:17:40,441] 32761 | assign a  = $unsigned(in0);
[2025-05-17 16:17:40,441]       |           ^
[2025-05-17 16:17:40,441] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:32762:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,442]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:17:40,442] 32762 | assign b  = $signed(in1);
[2025-05-17 16:17:40,442]       |           ^
[2025-05-17 16:17:40,442] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:32763:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,442]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:17:40,442] 32763 | assign c  = $signed(in2);
[2025-05-17 16:17:40,442]       |           ^
[2025-05-17 16:17:40,442] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:32766:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-05-17 16:17:40,442]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:17:40,442] 32766 | assign p  = m_reg + c;
[2025-05-17 16:17:40,442]       |                   ^
[2025-05-17 16:17:40,442] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:32777:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-17 16:17:40,442]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:17:40,442] 32777 | assign dout = p_reg;
[2025-05-17 16:17:40,442]       |             ^
[2025-05-17 16:17:40,442] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19805:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-05-17 16:17:40,442]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:17:40,442] 19805 | assign a  = $unsigned(in0);
[2025-05-17 16:17:40,442]       |           ^
[2025-05-17 16:17:40,442] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19806:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,442]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:17:40,442] 19806 | assign b  = $signed(in1);
[2025-05-17 16:17:40,442]       |           ^
[2025-05-17 16:17:40,442] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19807:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,442]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:17:40,442] 19807 | assign c  = $signed(in2);
[2025-05-17 16:17:40,442]       |           ^
[2025-05-17 16:17:40,442] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19810:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-05-17 16:17:40,442]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:17:40,442] 19810 | assign p  = m_reg + c;
[2025-05-17 16:17:40,442]       |                   ^
[2025-05-17 16:17:40,442] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19821:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-17 16:17:40,442]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-05-17 16:17:40,442] 19821 | assign dout = p_reg;
[2025-05-17 16:17:40,442]       |             ^
[2025-05-17 16:17:40,442] %Warning-UNPACKED: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24722:10: Unsupported: Unpacked struct/union
[2025-05-17 16:17:40,442]                                                                                                       : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-17 16:17:40,442] 24722 |  typedef struct {
[2025-05-17 16:17:40,442]       |          ^~~~~~
[2025-05-17 16:17:40,442] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24745:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 6 bits.
[2025-05-17 16:17:40,442]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-17 16:17:40,442] 24745 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-17 16:17:40,442]       |                                    ^
[2025-05-17 16:17:40,442] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24745:22: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-05-17 16:17:40,442]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-17 16:17:40,442] 24745 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-05-17 16:17:40,442]       |                      ^
[2025-05-17 16:17:40,443] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24750:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 6 bits.
[2025-05-17 16:17:40,443]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-17 16:17:40,443] 24750 |        ptr_eff.val == DEPTH-2;
[2025-05-17 16:17:40,443]       |                    ^~
[2025-05-17 16:17:40,443] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24773:19: Operator PATMEMBER expects 6 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-05-17 16:17:40,443]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-05-17 16:17:40,443] 24773 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-05-17 16:17:40,443]       |                   ^~~
[2025-05-17 16:17:40,443] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:27251:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2025-05-17 16:17:40,443]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.config_if
[2025-05-17 16:17:40,443] 27251 |     assign internal_rdata = ip_rdata;
[2025-05-17 16:17:40,443]       |                           ^
[2025-05-17 16:17:40,443] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:27257:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 128 bits.
[2025-05-17 16:17:40,443]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-05-17 16:17:40,443] 27257 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-05-17 16:17:40,443]       |                           ^
[2025-05-17 16:17:40,443] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:27257:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 1280 bits.
[2025-05-17 16:17:40,443]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-05-17 16:17:40,443] 27257 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-05-17 16:17:40,443]       |                           ^
[2025-05-17 16:17:40,443] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:32677:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,443]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:17:40,443] 32677 | #0 ap_loop_init_int = 1'b1;
[2025-05-17 16:17:40,443]       |  ^
[2025-05-17 16:17:40,443] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:32678:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,443]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:17:40,443] 32678 | #0 ap_done_cache = 1'b0;
[2025-05-17 16:17:40,443]       |  ^
[2025-05-17 16:17:40,443] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:26720:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,443]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:17:40,443] 26720 | #0 ap_loop_init_int = 1'b1;
[2025-05-17 16:17:40,443]       |  ^
[2025-05-17 16:17:40,443] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:26721:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,443]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:17:40,443] 26721 | #0 ap_done_cache = 1'b0;
[2025-05-17 16:17:40,443]       |  ^
[2025-05-17 16:17:40,443] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24336:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,443]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:17:40,443] 24336 | #0 ap_loop_init_int = 1'b1;
[2025-05-17 16:17:40,443]       |  ^
[2025-05-17 16:17:40,443] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24337:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,443]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-05-17 16:17:40,443] 24337 | #0 ap_done_cache = 1'b0;
[2025-05-17 16:17:40,443]       |  ^
[2025-05-17 16:17:40,443] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:20548:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-05-17 16:17:40,443]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-05-17 16:17:40,443] 20548 | assign a  = $unsigned(in0);
[2025-05-17 16:17:40,444]       |           ^
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:20549:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,444]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-05-17 16:17:40,444] 20549 | assign b  = $signed(in1);
[2025-05-17 16:17:40,444]       |           ^
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:20550:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,444]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-05-17 16:17:40,444] 20550 | assign c  = $signed(in2);
[2025-05-17 16:17:40,444]       |           ^
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:20553:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-05-17 16:17:40,444]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-05-17 16:17:40,444] 20553 | assign p  = m_reg + c;
[2025-05-17 16:17:40,444]       |                   ^
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:20564:13: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-05-17 16:17:40,444]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-05-17 16:17:40,444] 20564 | assign dout = p_reg;
[2025-05-17 16:17:40,444]       |             ^
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19327:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-05-17 16:17:40,444]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-05-17 16:17:40,444] 19327 |    if(OBITS % IBITS) begin
[2025-05-17 16:17:40,444]       |    ^~
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19337:32: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-17 16:17:40,444]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-05-17 16:17:40,444] 19337 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-05-17 16:17:40,444]       |                                ^
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19343:10: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-17 16:17:40,444]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-05-17 16:17:40,444] 19343 |     ACnt <= K-1;
[2025-05-17 16:17:40,444]       |          ^~
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19348:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 7 bits.
[2025-05-17 16:17:40,444]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-05-17 16:17:40,444] 19348 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-17 16:17:40,444]       |                                                ^
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19348:48: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-17 16:17:40,444]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-05-17 16:17:40,444] 19348 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-17 16:17:40,444]       |                                                ^
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19337:32: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-17 16:17:40,444]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-05-17 16:17:40,444] 19337 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-05-17 16:17:40,444]       |                                ^
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19343:10: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-05-17 16:17:40,444]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-05-17 16:17:40,444] 19343 |     ACnt <= K-1;
[2025-05-17 16:17:40,444]       |          ^~
[2025-05-17 16:17:40,444] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19348:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 3 bits.
[2025-05-17 16:17:40,444]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-05-17 16:17:40,444] 19348 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-17 16:17:40,444]       |                                                ^
[2025-05-17 16:17:40,445] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19348:48: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-05-17 16:17:40,445]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-05-17 16:17:40,445] 19348 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-05-17 16:17:40,445]       |                                                ^
[2025-05-17 16:17:40,445] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:1344:4: Output port connection 'ip_addr' expects 8 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-17 16:17:40,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core
[2025-05-17 16:17:40,445]  1344 |   .ip_addr(config_address),
[2025-05-17 16:17:40,445]       |    ^~~~~~~
[2025-05-17 16:17:40,445] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:1344:4: Output port connection 'ip_addr' expects 10 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-17 16:17:40,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core
[2025-05-17 16:17:40,445]  1344 |   .ip_addr(config_address),
[2025-05-17 16:17:40,445]       |    ^~~~~~~
[2025-05-17 16:17:40,445] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:1344:4: Output port connection 'ip_addr' expects 14 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-05-17 16:17:40,445]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-05-17 16:17:40,445]  1344 |   .ip_addr(config_address),
[2025-05-17 16:17:40,445]       |    ^~~~~~~
[2025-05-17 16:17:40,445] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:29383:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,445]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,445] 29383 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-17 16:17:40,445]       |  ^
[2025-05-17 16:17:40,445] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:29384:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,445]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,445] 29384 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-17 16:17:40,445]       |  ^
[2025-05-17 16:17:40,445] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:29385:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,445]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,445] 29385 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-17 16:17:40,445]       |  ^
[2025-05-17 16:17:40,445] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:29386:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,445]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,445] 29386 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-17 16:17:40,445]       |  ^
[2025-05-17 16:17:40,445] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:29387:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,445]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,445] 29387 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-17 16:17:40,445]       |  ^
[2025-05-17 16:17:40,445] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:29388:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,445]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,445] 29388 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-05-17 16:17:40,445]       |  ^
[2025-05-17 16:17:40,445] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:29389:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,445]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,445] 29389 | #0 ap_CS_iter6_fsm = 2'd1;
[2025-05-17 16:17:40,445]       |  ^
[2025-05-17 16:17:40,445] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:29390:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,445]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,445] 29390 | #0 ap_CS_iter7_fsm = 2'd1;
[2025-05-17 16:17:40,445]       |  ^
[2025-05-17 16:17:40,445] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:29391:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,445]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 29391 | #0 ap_done_reg = 1'b0;
[2025-05-17 16:17:40,446]       |  ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31193:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31193 |             ap_NS_iter0_fsm = 'bx;
[2025-05-17 16:17:40,446]       |                             ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31217:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31217 |             ap_NS_iter1_fsm = 'bx;
[2025-05-17 16:17:40,446]       |                             ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31241:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31241 |             ap_NS_iter2_fsm = 'bx;
[2025-05-17 16:17:40,446]       |                             ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31265:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31265 |             ap_NS_iter3_fsm = 'bx;
[2025-05-17 16:17:40,446]       |                             ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31289:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31289 |             ap_NS_iter4_fsm = 'bx;
[2025-05-17 16:17:40,446]       |                             ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31313:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31313 |             ap_NS_iter5_fsm = 'bx;
[2025-05-17 16:17:40,446]       |                             ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31337:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31337 |             ap_NS_iter6_fsm = 'bx;
[2025-05-17 16:17:40,446]       |                             ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31361:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31361 |             ap_NS_iter7_fsm = 'bx;
[2025-05-17 16:17:40,446]       |                             ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31494:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2859_p00' generates 4 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31494 | assign grp_fu_2859_p0 = grp_fu_2859_p00;
[2025-05-17 16:17:40,446]       |                       ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31496:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_1094_p4' generates 2 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31496 | assign grp_fu_2859_p00 = r_V_2_fu_1094_p4;
[2025-05-17 16:17:40,446]       |                        ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31498:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2868_p00' generates 4 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31498 | assign grp_fu_2868_p0 = grp_fu_2868_p00;
[2025-05-17 16:17:40,446]       |                       ^
[2025-05-17 16:17:40,446] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31500:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_1121_p4' generates 2 bits.
[2025-05-17 16:17:40,446]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,446] 31500 | assign grp_fu_2868_p00 = r_V_4_fu_1121_p4;
[2025-05-17 16:17:40,447]       |                        ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31502:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2877_p00' generates 4 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31502 | assign grp_fu_2877_p0 = grp_fu_2877_p00;
[2025-05-17 16:17:40,447]       |                       ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31504:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_1148_p4' generates 2 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31504 | assign grp_fu_2877_p00 = r_V_6_fu_1148_p4;
[2025-05-17 16:17:40,447]       |                        ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31506:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2886_p00' generates 4 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31506 | assign grp_fu_2886_p0 = grp_fu_2886_p00;
[2025-05-17 16:17:40,447]       |                       ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31508:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_fu_1175_p4' generates 2 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31508 | assign grp_fu_2886_p00 = r_V_8_fu_1175_p4;
[2025-05-17 16:17:40,447]       |                        ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31510:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2895_p00' generates 4 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31510 | assign grp_fu_2895_p0 = grp_fu_2895_p00;
[2025-05-17 16:17:40,447]       |                       ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31512:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_1202_p4' generates 2 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31512 | assign grp_fu_2895_p00 = r_V_10_fu_1202_p4;
[2025-05-17 16:17:40,447]       |                        ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31514:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2904_p00' generates 4 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31514 | assign grp_fu_2904_p0 = grp_fu_2904_p00;
[2025-05-17 16:17:40,447]       |                       ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31516:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_fu_1229_p4' generates 2 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31516 | assign grp_fu_2904_p00 = r_V_12_fu_1229_p4;
[2025-05-17 16:17:40,447]       |                        ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31518:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2913_p00' generates 4 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31518 | assign grp_fu_2913_p0 = grp_fu_2913_p00;
[2025-05-17 16:17:40,447]       |                       ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31520:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_1256_p4' generates 2 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31520 | assign grp_fu_2913_p00 = r_V_14_fu_1256_p4;
[2025-05-17 16:17:40,447]       |                        ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31522:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2922_p00' generates 4 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31522 | assign grp_fu_2922_p0 = grp_fu_2922_p00;
[2025-05-17 16:17:40,447]       |                       ^
[2025-05-17 16:17:40,447] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31524:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_fu_1283_p4' generates 2 bits.
[2025-05-17 16:17:40,447]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,447] 31524 | assign grp_fu_2922_p00 = r_V_16_fu_1283_p4;
[2025-05-17 16:17:40,447]       |                        ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31526:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2931_p00' generates 4 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31526 | assign grp_fu_2931_p0 = grp_fu_2931_p00;
[2025-05-17 16:17:40,448]       |                       ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31528:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_fu_1310_p4' generates 2 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31528 | assign grp_fu_2931_p00 = r_V_18_fu_1310_p4;
[2025-05-17 16:17:40,448]       |                        ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31530:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2940_p00' generates 4 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31530 | assign grp_fu_2940_p0 = grp_fu_2940_p00;
[2025-05-17 16:17:40,448]       |                       ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31532:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_fu_1337_p4' generates 2 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31532 | assign grp_fu_2940_p00 = r_V_20_fu_1337_p4;
[2025-05-17 16:17:40,448]       |                        ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31534:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2949_p00' generates 4 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31534 | assign grp_fu_2949_p0 = grp_fu_2949_p00;
[2025-05-17 16:17:40,448]       |                       ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31536:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_fu_1364_p4' generates 2 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31536 | assign grp_fu_2949_p00 = r_V_22_fu_1364_p4;
[2025-05-17 16:17:40,448]       |                        ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31538:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2958_p00' generates 4 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31538 | assign grp_fu_2958_p0 = grp_fu_2958_p00;
[2025-05-17 16:17:40,448]       |                       ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31540:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_fu_1391_p4' generates 2 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31540 | assign grp_fu_2958_p00 = r_V_24_fu_1391_p4;
[2025-05-17 16:17:40,448]       |                        ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31542:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2967_p00' generates 4 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31542 | assign grp_fu_2967_p0 = grp_fu_2967_p00;
[2025-05-17 16:17:40,448]       |                       ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31544:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_fu_1418_p4' generates 2 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31544 | assign grp_fu_2967_p00 = r_V_26_fu_1418_p4;
[2025-05-17 16:17:40,448]       |                        ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31546:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2976_p00' generates 4 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31546 | assign grp_fu_2976_p0 = grp_fu_2976_p00;
[2025-05-17 16:17:40,448]       |                       ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31548:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_fu_1445_p4' generates 2 bits.
[2025-05-17 16:17:40,448]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,448] 31548 | assign grp_fu_2976_p00 = r_V_28_fu_1445_p4;
[2025-05-17 16:17:40,448]       |                        ^
[2025-05-17 16:17:40,448] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31550:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2985_p00' generates 4 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31550 | assign grp_fu_2985_p0 = grp_fu_2985_p00;
[2025-05-17 16:17:40,449]       |                       ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31552:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_1472_p4' generates 2 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31552 | assign grp_fu_2985_p00 = r_V_30_fu_1472_p4;
[2025-05-17 16:17:40,449]       |                        ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31554:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2994_p00' generates 4 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31554 | assign grp_fu_2994_p0 = grp_fu_2994_p00;
[2025-05-17 16:17:40,449]       |                       ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31556:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_fu_1489_p4' generates 2 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31556 | assign grp_fu_2994_p00 = r_V_31_fu_1489_p4;
[2025-05-17 16:17:40,449]       |                        ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31558:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3003_p00' generates 4 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31558 | assign grp_fu_3003_p0 = grp_fu_3003_p00;
[2025-05-17 16:17:40,449]       |                       ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31560:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_fu_1516_p4' generates 2 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31560 | assign grp_fu_3003_p00 = r_V_33_fu_1516_p4;
[2025-05-17 16:17:40,449]       |                        ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31562:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3012_p00' generates 4 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31562 | assign grp_fu_3012_p0 = grp_fu_3012_p00;
[2025-05-17 16:17:40,449]       |                       ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31564:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_1543_p4' generates 2 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31564 | assign grp_fu_3012_p00 = r_V_35_fu_1543_p4;
[2025-05-17 16:17:40,449]       |                        ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31566:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3021_p00' generates 4 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31566 | assign grp_fu_3021_p0 = grp_fu_3021_p00;
[2025-05-17 16:17:40,449]       |                       ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31568:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_fu_1570_p4' generates 2 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31568 | assign grp_fu_3021_p00 = r_V_37_fu_1570_p4;
[2025-05-17 16:17:40,449]       |                        ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31570:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3030_p00' generates 4 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31570 | assign grp_fu_3030_p0 = grp_fu_3030_p00;
[2025-05-17 16:17:40,449]       |                       ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31572:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_1597_p4' generates 2 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31572 | assign grp_fu_3030_p00 = r_V_39_fu_1597_p4;
[2025-05-17 16:17:40,449]       |                        ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31574:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3039_p00' generates 4 bits.
[2025-05-17 16:17:40,449]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,449] 31574 | assign grp_fu_3039_p0 = grp_fu_3039_p00;
[2025-05-17 16:17:40,449]       |                       ^
[2025-05-17 16:17:40,449] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31576:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_fu_1624_p4' generates 2 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31576 | assign grp_fu_3039_p00 = r_V_41_fu_1624_p4;
[2025-05-17 16:17:40,450]       |                        ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31578:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3048_p00' generates 4 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31578 | assign grp_fu_3048_p0 = grp_fu_3048_p00;
[2025-05-17 16:17:40,450]       |                       ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31580:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_fu_1651_p4' generates 2 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31580 | assign grp_fu_3048_p00 = r_V_43_fu_1651_p4;
[2025-05-17 16:17:40,450]       |                        ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31582:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3057_p00' generates 4 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31582 | assign grp_fu_3057_p0 = grp_fu_3057_p00;
[2025-05-17 16:17:40,450]       |                       ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31584:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_fu_1678_p4' generates 2 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31584 | assign grp_fu_3057_p00 = r_V_45_fu_1678_p4;
[2025-05-17 16:17:40,450]       |                        ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31586:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3066_p00' generates 4 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31586 | assign grp_fu_3066_p0 = grp_fu_3066_p00;
[2025-05-17 16:17:40,450]       |                       ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31588:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_fu_1705_p4' generates 2 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31588 | assign grp_fu_3066_p00 = r_V_47_fu_1705_p4;
[2025-05-17 16:17:40,450]       |                        ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31590:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3075_p00' generates 4 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31590 | assign grp_fu_3075_p0 = grp_fu_3075_p00;
[2025-05-17 16:17:40,450]       |                       ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31592:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_fu_1732_p4' generates 2 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31592 | assign grp_fu_3075_p00 = r_V_49_fu_1732_p4;
[2025-05-17 16:17:40,450]       |                        ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31594:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3084_p00' generates 4 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31594 | assign grp_fu_3084_p0 = grp_fu_3084_p00;
[2025-05-17 16:17:40,450]       |                       ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31596:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_51_fu_1759_p4' generates 2 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31596 | assign grp_fu_3084_p00 = r_V_51_fu_1759_p4;
[2025-05-17 16:17:40,450]       |                        ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31598:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3093_p00' generates 4 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31598 | assign grp_fu_3093_p0 = grp_fu_3093_p00;
[2025-05-17 16:17:40,450]       |                       ^
[2025-05-17 16:17:40,450] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31600:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_53_fu_1786_p4' generates 2 bits.
[2025-05-17 16:17:40,450]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,450] 31600 | assign grp_fu_3093_p00 = r_V_53_fu_1786_p4;
[2025-05-17 16:17:40,450]       |                        ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31602:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3102_p00' generates 4 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31602 | assign grp_fu_3102_p0 = grp_fu_3102_p00;
[2025-05-17 16:17:40,451]       |                       ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31604:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_55_fu_1813_p4' generates 2 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31604 | assign grp_fu_3102_p00 = r_V_55_fu_1813_p4;
[2025-05-17 16:17:40,451]       |                        ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31606:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3111_p00' generates 4 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31606 | assign grp_fu_3111_p0 = grp_fu_3111_p00;
[2025-05-17 16:17:40,451]       |                       ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31608:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_57_fu_1840_p4' generates 2 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31608 | assign grp_fu_3111_p00 = r_V_57_fu_1840_p4;
[2025-05-17 16:17:40,451]       |                        ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31610:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3120_p00' generates 4 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31610 | assign grp_fu_3120_p0 = grp_fu_3120_p00;
[2025-05-17 16:17:40,451]       |                       ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31612:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_59_fu_1867_p4' generates 2 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31612 | assign grp_fu_3120_p00 = r_V_59_fu_1867_p4;
[2025-05-17 16:17:40,451]       |                        ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31614:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3129_p00' generates 4 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31614 | assign grp_fu_3129_p0 = grp_fu_3129_p00;
[2025-05-17 16:17:40,451]       |                       ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31616:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_62_fu_1904_p4' generates 2 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31616 | assign grp_fu_3129_p00 = r_V_62_fu_1904_p4;
[2025-05-17 16:17:40,451]       |                        ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31618:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3138_p00' generates 4 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31618 | assign grp_fu_3138_p0 = grp_fu_3138_p00;
[2025-05-17 16:17:40,451]       |                       ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31620:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_63_fu_1921_p4' generates 2 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31620 | assign grp_fu_3138_p00 = r_V_63_fu_1921_p4;
[2025-05-17 16:17:40,451]       |                        ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31638:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_3167' generates 32 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31638 | assign idxprom2_i_fu_1938_p1 = nf_3_reg_3167;
[2025-05-17 16:17:40,451]       |                              ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31646:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2848_p2' generates 2 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31646 | assign out_V_TDATA = result_V_2_fu_2848_p2;
[2025-05-17 16:17:40,451]       |                    ^
[2025-05-17 16:17:40,451] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31648:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:17:40,451]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,451] 31648 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:17:40,452]       |                                ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31650:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31650 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:17:40,452]       |                                ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31652:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31652 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:17:40,452]       |                                ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31724:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_2046_p00' generates 4 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31724 | assign ret_V_11_fu_2046_p0 = ret_V_11_fu_2046_p00;
[2025-05-17 16:17:40,452]       |                            ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31726:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_3579_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31726 | assign ret_V_11_fu_2046_p00 = r_V_11_reg_3579_pp0_iter2_reg;
[2025-05-17 16:17:40,452]       |                             ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31728:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_2062_p00' generates 4 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31728 | assign ret_V_13_fu_2062_p0 = ret_V_13_fu_2062_p00;
[2025-05-17 16:17:40,452]       |                            ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31730:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_3594_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31730 | assign ret_V_13_fu_2062_p00 = r_V_13_reg_3594_pp0_iter2_reg;
[2025-05-17 16:17:40,452]       |                             ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31732:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_2078_p00' generates 4 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31732 | assign ret_V_15_fu_2078_p0 = ret_V_15_fu_2078_p00;
[2025-05-17 16:17:40,452]       |                            ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31734:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_3609_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31734 | assign ret_V_15_fu_2078_p00 = r_V_15_reg_3609_pp0_iter2_reg;
[2025-05-17 16:17:40,452]       |                             ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31736:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_17_fu_2094_p00' generates 4 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31736 | assign ret_V_17_fu_2094_p0 = ret_V_17_fu_2094_p00;
[2025-05-17 16:17:40,452]       |                            ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31738:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_reg_3624_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31738 | assign ret_V_17_fu_2094_p00 = r_V_17_reg_3624_pp0_iter2_reg;
[2025-05-17 16:17:40,452]       |                             ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31740:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_19_fu_2110_p00' generates 4 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31740 | assign ret_V_19_fu_2110_p0 = ret_V_19_fu_2110_p00;
[2025-05-17 16:17:40,452]       |                            ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31742:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_3639_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,452] 31742 | assign ret_V_19_fu_2110_p00 = r_V_19_reg_3639_pp0_iter2_reg;
[2025-05-17 16:17:40,452]       |                             ^
[2025-05-17 16:17:40,452] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31744:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_1966_p00' generates 4 bits.
[2025-05-17 16:17:40,452]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31744 | assign ret_V_1_fu_1966_p0 = ret_V_1_fu_1966_p00;
[2025-05-17 16:17:40,453]       |                           ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31746:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_3504_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31746 | assign ret_V_1_fu_1966_p00 = r_V_1_reg_3504_pp0_iter2_reg;
[2025-05-17 16:17:40,453]       |                            ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31748:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_21_fu_2126_p00' generates 4 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31748 | assign ret_V_21_fu_2126_p0 = ret_V_21_fu_2126_p00;
[2025-05-17 16:17:40,453]       |                            ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31750:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_reg_3654_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31750 | assign ret_V_21_fu_2126_p00 = r_V_21_reg_3654_pp0_iter2_reg;
[2025-05-17 16:17:40,453]       |                             ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31752:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_23_fu_2142_p00' generates 4 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31752 | assign ret_V_23_fu_2142_p0 = ret_V_23_fu_2142_p00;
[2025-05-17 16:17:40,453]       |                            ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31754:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_reg_3669_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31754 | assign ret_V_23_fu_2142_p00 = r_V_23_reg_3669_pp0_iter2_reg;
[2025-05-17 16:17:40,453]       |                             ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31756:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_25_fu_2158_p00' generates 4 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31756 | assign ret_V_25_fu_2158_p0 = ret_V_25_fu_2158_p00;
[2025-05-17 16:17:40,453]       |                            ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31758:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_reg_3684_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31758 | assign ret_V_25_fu_2158_p00 = r_V_25_reg_3684_pp0_iter2_reg;
[2025-05-17 16:17:40,453]       |                             ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31760:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_27_fu_2174_p00' generates 4 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31760 | assign ret_V_27_fu_2174_p0 = ret_V_27_fu_2174_p00;
[2025-05-17 16:17:40,453]       |                            ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31762:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_reg_3699_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31762 | assign ret_V_27_fu_2174_p00 = r_V_27_reg_3699_pp0_iter2_reg;
[2025-05-17 16:17:40,453]       |                             ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31764:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_29_fu_2190_p00' generates 4 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31764 | assign ret_V_29_fu_2190_p0 = ret_V_29_fu_2190_p00;
[2025-05-17 16:17:40,453]       |                            ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31766:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_3714_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31766 | assign ret_V_29_fu_2190_p00 = r_V_29_reg_3714_pp0_iter2_reg;
[2025-05-17 16:17:40,453]       |                             ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31768:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_32_fu_2206_p00' generates 4 bits.
[2025-05-17 16:17:40,453]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,453] 31768 | assign ret_V_32_fu_2206_p0 = ret_V_32_fu_2206_p00;
[2025-05-17 16:17:40,453]       |                            ^
[2025-05-17 16:17:40,453] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31770:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_reg_3739_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31770 | assign ret_V_32_fu_2206_p00 = r_V_32_reg_3739_pp0_iter2_reg;
[2025-05-17 16:17:40,454]       |                             ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31772:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_34_fu_2222_p00' generates 4 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31772 | assign ret_V_34_fu_2222_p0 = ret_V_34_fu_2222_p00;
[2025-05-17 16:17:40,454]       |                            ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31774:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_3754_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31774 | assign ret_V_34_fu_2222_p00 = r_V_34_reg_3754_pp0_iter2_reg;
[2025-05-17 16:17:40,454]       |                             ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31776:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_36_fu_2238_p00' generates 4 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31776 | assign ret_V_36_fu_2238_p0 = ret_V_36_fu_2238_p00;
[2025-05-17 16:17:40,454]       |                            ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31778:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_reg_3769_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31778 | assign ret_V_36_fu_2238_p00 = r_V_36_reg_3769_pp0_iter2_reg;
[2025-05-17 16:17:40,454]       |                             ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31780:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_38_fu_2254_p00' generates 4 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31780 | assign ret_V_38_fu_2254_p0 = ret_V_38_fu_2254_p00;
[2025-05-17 16:17:40,454]       |                            ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31782:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_3784_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31782 | assign ret_V_38_fu_2254_p00 = r_V_38_reg_3784_pp0_iter2_reg;
[2025-05-17 16:17:40,454]       |                             ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31784:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_1982_p00' generates 4 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31784 | assign ret_V_3_fu_1982_p0 = ret_V_3_fu_1982_p00;
[2025-05-17 16:17:40,454]       |                           ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31786:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_3519_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31786 | assign ret_V_3_fu_1982_p00 = r_V_3_reg_3519_pp0_iter2_reg;
[2025-05-17 16:17:40,454]       |                            ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31788:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_40_fu_2270_p00' generates 4 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31788 | assign ret_V_40_fu_2270_p0 = ret_V_40_fu_2270_p00;
[2025-05-17 16:17:40,454]       |                            ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31790:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_3799_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31790 | assign ret_V_40_fu_2270_p00 = r_V_40_reg_3799_pp0_iter2_reg;
[2025-05-17 16:17:40,454]       |                             ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31792:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_42_fu_2286_p00' generates 4 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31792 | assign ret_V_42_fu_2286_p0 = ret_V_42_fu_2286_p00;
[2025-05-17 16:17:40,454]       |                            ^
[2025-05-17 16:17:40,454] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31794:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_reg_3814_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,454]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,454] 31794 | assign ret_V_42_fu_2286_p00 = r_V_42_reg_3814_pp0_iter2_reg;
[2025-05-17 16:17:40,455]       |                             ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31796:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_44_fu_2302_p00' generates 4 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31796 | assign ret_V_44_fu_2302_p0 = ret_V_44_fu_2302_p00;
[2025-05-17 16:17:40,455]       |                            ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31798:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_reg_3829_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31798 | assign ret_V_44_fu_2302_p00 = r_V_44_reg_3829_pp0_iter2_reg;
[2025-05-17 16:17:40,455]       |                             ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31800:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_46_fu_2318_p00' generates 4 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31800 | assign ret_V_46_fu_2318_p0 = ret_V_46_fu_2318_p00;
[2025-05-17 16:17:40,455]       |                            ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31802:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_reg_3844_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31802 | assign ret_V_46_fu_2318_p00 = r_V_46_reg_3844_pp0_iter2_reg;
[2025-05-17 16:17:40,455]       |                             ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31804:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_48_fu_2334_p00' generates 4 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31804 | assign ret_V_48_fu_2334_p0 = ret_V_48_fu_2334_p00;
[2025-05-17 16:17:40,455]       |                            ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31806:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_reg_3859_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31806 | assign ret_V_48_fu_2334_p00 = r_V_48_reg_3859_pp0_iter2_reg;
[2025-05-17 16:17:40,455]       |                             ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31808:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_50_fu_2350_p00' generates 4 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31808 | assign ret_V_50_fu_2350_p0 = ret_V_50_fu_2350_p00;
[2025-05-17 16:17:40,455]       |                            ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31810:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_50_reg_3874_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31810 | assign ret_V_50_fu_2350_p00 = r_V_50_reg_3874_pp0_iter2_reg;
[2025-05-17 16:17:40,455]       |                             ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31812:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_52_fu_2366_p00' generates 4 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31812 | assign ret_V_52_fu_2366_p0 = ret_V_52_fu_2366_p00;
[2025-05-17 16:17:40,455]       |                            ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31814:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_52_reg_3889_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31814 | assign ret_V_52_fu_2366_p00 = r_V_52_reg_3889_pp0_iter2_reg;
[2025-05-17 16:17:40,455]       |                             ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31816:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_54_fu_2382_p00' generates 4 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31816 | assign ret_V_54_fu_2382_p0 = ret_V_54_fu_2382_p00;
[2025-05-17 16:17:40,455]       |                            ^
[2025-05-17 16:17:40,455] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31818:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_54_reg_3904_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,455]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,455] 31818 | assign ret_V_54_fu_2382_p00 = r_V_54_reg_3904_pp0_iter2_reg;
[2025-05-17 16:17:40,455]       |                             ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31820:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_56_fu_2398_p00' generates 4 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31820 | assign ret_V_56_fu_2398_p0 = ret_V_56_fu_2398_p00;
[2025-05-17 16:17:40,456]       |                            ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31822:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_56_reg_3919_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31822 | assign ret_V_56_fu_2398_p00 = r_V_56_reg_3919_pp0_iter2_reg;
[2025-05-17 16:17:40,456]       |                             ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31824:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_58_fu_2414_p00' generates 4 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31824 | assign ret_V_58_fu_2414_p0 = ret_V_58_fu_2414_p00;
[2025-05-17 16:17:40,456]       |                            ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31826:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_58_reg_3934_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31826 | assign ret_V_58_fu_2414_p00 = r_V_58_reg_3934_pp0_iter2_reg;
[2025-05-17 16:17:40,456]       |                             ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31828:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_1998_p00' generates 4 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31828 | assign ret_V_5_fu_1998_p0 = ret_V_5_fu_1998_p00;
[2025-05-17 16:17:40,456]       |                           ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31830:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_3534_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31830 | assign ret_V_5_fu_1998_p00 = r_V_5_reg_3534_pp0_iter2_reg;
[2025-05-17 16:17:40,456]       |                            ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31832:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_60_fu_2430_p00' generates 4 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31832 | assign ret_V_60_fu_2430_p0 = ret_V_60_fu_2430_p00;
[2025-05-17 16:17:40,456]       |                            ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31834:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_60_reg_3949_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31834 | assign ret_V_60_fu_2430_p00 = r_V_60_reg_3949_pp0_iter2_reg;
[2025-05-17 16:17:40,456]       |                             ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31836:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_61_fu_2446_p00' generates 4 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31836 | assign ret_V_61_fu_2446_p0 = ret_V_61_fu_2446_p00;
[2025-05-17 16:17:40,456]       |                            ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31838:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_61_reg_3954_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31838 | assign ret_V_61_fu_2446_p00 = r_V_61_reg_3954_pp0_iter2_reg;
[2025-05-17 16:17:40,456]       |                             ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31840:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_2014_p00' generates 4 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31840 | assign ret_V_7_fu_2014_p0 = ret_V_7_fu_2014_p00;
[2025-05-17 16:17:40,456]       |                           ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31842:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_3549_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31842 | assign ret_V_7_fu_2014_p00 = r_V_7_reg_3549_pp0_iter2_reg;
[2025-05-17 16:17:40,456]       |                            ^
[2025-05-17 16:17:40,456] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31844:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_2030_p00' generates 4 bits.
[2025-05-17 16:17:40,456]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,456] 31844 | assign ret_V_9_fu_2030_p0 = ret_V_9_fu_2030_p00;
[2025-05-17 16:17:40,457]       |                           ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31846:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_3564_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31846 | assign ret_V_9_fu_2030_p00 = r_V_9_reg_3564_pp0_iter2_reg;
[2025-05-17 16:17:40,457]       |                            ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31848:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1950_p00' generates 4 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31848 | assign ret_V_fu_1950_p0 = ret_V_fu_1950_p00;
[2025-05-17 16:17:40,457]       |                         ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31850:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_3499_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31850 | assign ret_V_fu_1950_p00 = r_V_reg_3499_pp0_iter2_reg;
[2025-05-17 16:17:40,457]       |                          ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31852:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3084_p3' generates 5 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31852 | assign sext_ln840_10_fu_2496_p1 = grp_fu_3084_p3;
[2025-05-17 16:17:40,457]       |                                 ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31854:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3093_p3' generates 5 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31854 | assign sext_ln840_11_fu_2499_p1 = grp_fu_3093_p3;
[2025-05-17 16:17:40,457]       |                                 ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31856:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31856 | assign sext_ln840_12_fu_2508_p1 = $signed(add_ln840_12_fu_2502_p2);
[2025-05-17 16:17:40,457]       |                                 ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31858:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2994_p3' generates 5 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31858 | assign sext_ln840_13_fu_2518_p1 = grp_fu_2994_p3;
[2025-05-17 16:17:40,457]       |                                 ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31860:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3003_p3' generates 5 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31860 | assign sext_ln840_14_fu_2521_p1 = grp_fu_3003_p3;
[2025-05-17 16:17:40,457]       |                                 ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31862:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31862 | assign sext_ln840_15_fu_2735_p1 = $signed(add_ln840_17_reg_4184);
[2025-05-17 16:17:40,457]       |                                 ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31864:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3012_p3' generates 5 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31864 | assign sext_ln840_16_fu_2530_p1 = grp_fu_3012_p3;
[2025-05-17 16:17:40,457]       |                                 ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31866:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3021_p3' generates 5 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31866 | assign sext_ln840_17_fu_2533_p1 = grp_fu_3021_p3;
[2025-05-17 16:17:40,457]       |                                 ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31868:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,457] 31868 | assign sext_ln840_18_fu_2738_p1 = $signed(add_ln840_20_reg_4189);
[2025-05-17 16:17:40,457]       |                                 ^
[2025-05-17 16:17:40,457] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31870:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3030_p3' generates 5 bits.
[2025-05-17 16:17:40,457]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31870 | assign sext_ln840_19_fu_2542_p1 = grp_fu_3030_p3;
[2025-05-17 16:17:40,458]       |                                 ^
[2025-05-17 16:17:40,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31872:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3129_p3' generates 5 bits.
[2025-05-17 16:17:40,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31872 | assign sext_ln840_1_fu_2456_p1 = grp_fu_3129_p3;
[2025-05-17 16:17:40,458]       |                                ^
[2025-05-17 16:17:40,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31874:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3039_p3' generates 5 bits.
[2025-05-17 16:17:40,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31874 | assign sext_ln840_20_fu_2545_p1 = grp_fu_3039_p3;
[2025-05-17 16:17:40,458]       |                                 ^
[2025-05-17 16:17:40,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31876:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31876 | assign sext_ln840_21_fu_2554_p1 = $signed(add_ln840_24_fu_2548_p2);
[2025-05-17 16:17:40,458]       |                                 ^
[2025-05-17 16:17:40,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31878:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3048_p3' generates 5 bits.
[2025-05-17 16:17:40,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31878 | assign sext_ln840_22_fu_2558_p1 = grp_fu_3048_p3;
[2025-05-17 16:17:40,458]       |                                 ^
[2025-05-17 16:17:40,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31880:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3057_p3' generates 5 bits.
[2025-05-17 16:17:40,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31880 | assign sext_ln840_23_fu_2561_p1 = grp_fu_3057_p3;
[2025-05-17 16:17:40,458]       |                                 ^
[2025-05-17 16:17:40,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31882:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31882 | assign sext_ln840_24_fu_2570_p1 = $signed(add_ln840_27_fu_2564_p2);
[2025-05-17 16:17:40,458]       |                                 ^
[2025-05-17 16:17:40,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31884:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2859_p3' generates 5 bits.
[2025-05-17 16:17:40,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31884 | assign sext_ln840_25_fu_2580_p1 = grp_fu_2859_p3;
[2025-05-17 16:17:40,458]       |                                 ^
[2025-05-17 16:17:40,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31886:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2868_p3' generates 5 bits.
[2025-05-17 16:17:40,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31886 | assign sext_ln840_26_fu_2583_p1 = grp_fu_2868_p3;
[2025-05-17 16:17:40,458]       |                                 ^
[2025-05-17 16:17:40,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31888:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31888 | assign sext_ln840_27_fu_2592_p1 = $signed(add_ln840_33_fu_2586_p2);
[2025-05-17 16:17:40,458]       |                                 ^
[2025-05-17 16:17:40,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31890:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2877_p3' generates 5 bits.
[2025-05-17 16:17:40,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31890 | assign sext_ln840_28_fu_2596_p1 = grp_fu_2877_p3;
[2025-05-17 16:17:40,458]       |                                 ^
[2025-05-17 16:17:40,458] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31892:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2886_p3' generates 5 bits.
[2025-05-17 16:17:40,458]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,458] 31892 | assign sext_ln840_29_fu_2599_p1 = grp_fu_2886_p3;
[2025-05-17 16:17:40,458]       |                                 ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31894:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3120_p3' generates 5 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31894 | assign sext_ln840_2_fu_2459_p1 = grp_fu_3120_p3;
[2025-05-17 16:17:40,459]       |                                ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31896:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31896 | assign sext_ln840_30_fu_2608_p1 = $signed(add_ln840_36_fu_2602_p2);
[2025-05-17 16:17:40,459]       |                                 ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31898:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2895_p3' generates 5 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31898 | assign sext_ln840_31_fu_2618_p1 = grp_fu_2895_p3;
[2025-05-17 16:17:40,459]       |                                 ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31900:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2904_p3' generates 5 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31900 | assign sext_ln840_32_fu_2621_p1 = grp_fu_2904_p3;
[2025-05-17 16:17:40,459]       |                                 ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31902:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31902 | assign sext_ln840_33_fu_2630_p1 = $signed(add_ln840_40_fu_2624_p2);
[2025-05-17 16:17:40,459]       |                                 ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31904:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2913_p3' generates 5 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31904 | assign sext_ln840_34_fu_2634_p1 = grp_fu_2913_p3;
[2025-05-17 16:17:40,459]       |                                 ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31906:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2922_p3' generates 5 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31906 | assign sext_ln840_35_fu_2637_p1 = grp_fu_2922_p3;
[2025-05-17 16:17:40,459]       |                                 ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31908:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31908 | assign sext_ln840_36_fu_2646_p1 = $signed(add_ln840_43_fu_2640_p2);
[2025-05-17 16:17:40,459]       |                                 ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31910:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2931_p3' generates 5 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31910 | assign sext_ln840_37_fu_2656_p1 = grp_fu_2931_p3;
[2025-05-17 16:17:40,459]       |                                 ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31912:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2940_p3' generates 5 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31912 | assign sext_ln840_38_fu_2659_p1 = grp_fu_2940_p3;
[2025-05-17 16:17:40,459]       |                                 ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31914:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31914 | assign sext_ln840_39_fu_2756_p1 = $signed(add_ln840_48_reg_4209);
[2025-05-17 16:17:40,459]       |                                 ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31916:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,459] 31916 | assign sext_ln840_3_fu_2718_p1 = $signed(add_ln840_2_reg_4169);
[2025-05-17 16:17:40,459]       |                                ^
[2025-05-17 16:17:40,459] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31918:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2949_p3' generates 5 bits.
[2025-05-17 16:17:40,459]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31918 | assign sext_ln840_40_fu_2668_p1 = grp_fu_2949_p3;
[2025-05-17 16:17:40,460]       |                                 ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31920:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2958_p3' generates 5 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31920 | assign sext_ln840_41_fu_2671_p1 = grp_fu_2958_p3;
[2025-05-17 16:17:40,460]       |                                 ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31922:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31922 | assign sext_ln840_42_fu_2759_p1 = $signed(add_ln840_51_reg_4214);
[2025-05-17 16:17:40,460]       |                                 ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31924:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2967_p3' generates 5 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31924 | assign sext_ln840_43_fu_2680_p1 = grp_fu_2967_p3;
[2025-05-17 16:17:40,460]       |                                 ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31926:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2976_p3' generates 5 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31926 | assign sext_ln840_44_fu_2683_p1 = grp_fu_2976_p3;
[2025-05-17 16:17:40,460]       |                                 ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31928:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31928 | assign sext_ln840_45_fu_2692_p1 = $signed(add_ln840_55_fu_2686_p2);
[2025-05-17 16:17:40,460]       |                                 ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31930:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2985_p3' generates 5 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31930 | assign sext_ln840_46_fu_2696_p1 = grp_fu_2985_p3;
[2025-05-17 16:17:40,460]       |                                 ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31932:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3138_p3' generates 5 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31932 | assign sext_ln840_47_fu_2699_p1 = grp_fu_3138_p3;
[2025-05-17 16:17:40,460]       |                                 ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31934:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31934 | assign sext_ln840_48_fu_2708_p1 = $signed(add_ln840_58_fu_2702_p2);
[2025-05-17 16:17:40,460]       |                                 ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31936:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3102_p3' generates 5 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31936 | assign sext_ln840_4_fu_2468_p1 = grp_fu_3102_p3;
[2025-05-17 16:17:40,460]       |                                ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31938:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3111_p3' generates 5 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31938 | assign sext_ln840_5_fu_2471_p1 = grp_fu_3111_p3;
[2025-05-17 16:17:40,460]       |                                ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31940:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31940 | assign sext_ln840_6_fu_2721_p1 = $signed(add_ln840_5_reg_4174);
[2025-05-17 16:17:40,460]       |                                ^
[2025-05-17 16:17:40,460] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31942:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3066_p3' generates 5 bits.
[2025-05-17 16:17:40,460]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,460] 31942 | assign sext_ln840_7_fu_2480_p1 = grp_fu_3066_p3;
[2025-05-17 16:17:40,461]       |                                ^
[2025-05-17 16:17:40,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31944:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3075_p3' generates 5 bits.
[2025-05-17 16:17:40,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,461] 31944 | assign sext_ln840_8_fu_2483_p1 = grp_fu_3075_p3;
[2025-05-17 16:17:40,461]       |                                ^
[2025-05-17 16:17:40,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31946:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,461] 31946 | assign sext_ln840_9_fu_2492_p1 = $signed(add_ln840_9_fu_2486_p2);
[2025-05-17 16:17:40,461]       |                                ^
[2025-05-17 16:17:40,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31952:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_3999_pp0_iter5_reg' generates 6 bits.
[2025-05-17 16:17:40,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,461] 31952 | assign zext_ln1039_1_fu_2797_p1 = p_ZL7threshs_1_load_reg_3999_pp0_iter5_reg;
[2025-05-17 16:17:40,461]       |                                 ^
[2025-05-17 16:17:40,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31954:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_load_reg_4004_pp0_iter5_reg' generates 6 bits.
[2025-05-17 16:17:40,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,461] 31954 | assign zext_ln1039_2_fu_2806_p1 = p_ZL7threshs_2_load_reg_4004_pp0_iter5_reg;
[2025-05-17 16:17:40,461]       |                                 ^
[2025-05-17 16:17:40,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31956:31: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_3994_pp0_iter5_reg' generates 6 bits.
[2025-05-17 16:17:40,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,461] 31956 | assign zext_ln1039_fu_2788_p1 = p_ZL7threshs_0_load_reg_3994_pp0_iter5_reg;
[2025-05-17 16:17:40,461]       |                               ^
[2025-05-17 16:17:40,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31958:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2833_p2' generates 1 bits.
[2025-05-17 16:17:40,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,461] 31958 | assign zext_ln840_1_fu_2838_p1 = xor_ln1039_1_fu_2833_p2;
[2025-05-17 16:17:40,461]       |                                ^
[2025-05-17 16:17:40,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31960:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_2815_p2' generates 1 bits.
[2025-05-17 16:17:40,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,461] 31960 | assign zext_ln840_2_fu_2820_p1 = result_V_fu_2815_p2;
[2025-05-17 16:17:40,461]       |                                ^
[2025-05-17 16:17:40,461] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:31962:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_2824_p2' generates 1 bits.
[2025-05-17 16:17:40,461]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,461] 31962 | assign zext_ln840_fu_2829_p1 = xor_ln1039_fu_2824_p2;
[2025-05-17 16:17:40,461]       |                              ^
[2025-05-17 16:17:40,461] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24443:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,461]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-05-17 16:17:40,461] 24443 | #0 ap_loop_init = 1'b1;
[2025-05-17 16:17:40,461]       |  ^
[2025-05-17 16:17:40,461] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24444:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,461]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-05-17 16:17:40,461] 24444 | #0 ap_done_cache = 1'b0;
[2025-05-17 16:17:40,461]       |  ^
[2025-05-17 16:17:40,461] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:21688:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,461]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,461] 21688 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-17 16:17:40,461]       |  ^
[2025-05-17 16:17:40,461] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:21689:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,461]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,461] 21689 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-17 16:17:40,461]       |  ^
[2025-05-17 16:17:40,462] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:21690:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,462]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 21690 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-17 16:17:40,462]       |  ^
[2025-05-17 16:17:40,462] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:21691:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,462]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 21691 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-17 16:17:40,462]       |  ^
[2025-05-17 16:17:40,462] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:21692:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,462]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 21692 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-17 16:17:40,462]       |  ^
[2025-05-17 16:17:40,462] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:21693:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,462]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 21693 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-05-17 16:17:40,462]       |  ^
[2025-05-17 16:17:40,462] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:21694:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,462]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 21694 | #0 ap_CS_iter6_fsm = 2'd1;
[2025-05-17 16:17:40,462]       |  ^
[2025-05-17 16:17:40,462] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:21695:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,462]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 21695 | #0 ap_CS_iter7_fsm = 2'd1;
[2025-05-17 16:17:40,462]       |  ^
[2025-05-17 16:17:40,462] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:21696:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,462]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 21696 | #0 ap_done_reg = 1'b0;
[2025-05-17 16:17:40,462]       |  ^
[2025-05-17 16:17:40,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23495:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 23495 |             ap_NS_iter0_fsm = 'bx;
[2025-05-17 16:17:40,462]       |                             ^
[2025-05-17 16:17:40,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23519:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 23519 |             ap_NS_iter1_fsm = 'bx;
[2025-05-17 16:17:40,462]       |                             ^
[2025-05-17 16:17:40,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23543:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 23543 |             ap_NS_iter2_fsm = 'bx;
[2025-05-17 16:17:40,462]       |                             ^
[2025-05-17 16:17:40,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23567:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 23567 |             ap_NS_iter3_fsm = 'bx;
[2025-05-17 16:17:40,462]       |                             ^
[2025-05-17 16:17:40,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23591:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,462] 23591 |             ap_NS_iter4_fsm = 'bx;
[2025-05-17 16:17:40,462]       |                             ^
[2025-05-17 16:17:40,462] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23615:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,462]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,463] 23615 |             ap_NS_iter5_fsm = 'bx;
[2025-05-17 16:17:40,463]       |                             ^
[2025-05-17 16:17:40,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23639:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,463] 23639 |             ap_NS_iter6_fsm = 'bx;
[2025-05-17 16:17:40,463]       |                             ^
[2025-05-17 16:17:40,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23663:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,463] 23663 |             ap_NS_iter7_fsm = 'bx;
[2025-05-17 16:17:40,463]       |                             ^
[2025-05-17 16:17:40,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23796:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2894_p00' generates 4 bits.
[2025-05-17 16:17:40,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,463] 23796 | assign grp_fu_2894_p0 = grp_fu_2894_p00;
[2025-05-17 16:17:40,463]       |                       ^
[2025-05-17 16:17:40,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23798:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_1094_p4' generates 2 bits.
[2025-05-17 16:17:40,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,463] 23798 | assign grp_fu_2894_p00 = r_V_2_fu_1094_p4;
[2025-05-17 16:17:40,463]       |                        ^
[2025-05-17 16:17:40,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23800:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2903_p00' generates 4 bits.
[2025-05-17 16:17:40,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,463] 23800 | assign grp_fu_2903_p0 = grp_fu_2903_p00;
[2025-05-17 16:17:40,463]       |                       ^
[2025-05-17 16:17:40,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23802:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_1121_p4' generates 2 bits.
[2025-05-17 16:17:40,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,463] 23802 | assign grp_fu_2903_p00 = r_V_4_fu_1121_p4;
[2025-05-17 16:17:40,463]       |                        ^
[2025-05-17 16:17:40,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23804:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2912_p00' generates 4 bits.
[2025-05-17 16:17:40,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,463] 23804 | assign grp_fu_2912_p0 = grp_fu_2912_p00;
[2025-05-17 16:17:40,463]       |                       ^
[2025-05-17 16:17:40,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23806:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_1148_p4' generates 2 bits.
[2025-05-17 16:17:40,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,463] 23806 | assign grp_fu_2912_p00 = r_V_6_fu_1148_p4;
[2025-05-17 16:17:40,463]       |                        ^
[2025-05-17 16:17:40,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23808:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2921_p00' generates 4 bits.
[2025-05-17 16:17:40,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,463] 23808 | assign grp_fu_2921_p0 = grp_fu_2921_p00;
[2025-05-17 16:17:40,463]       |                       ^
[2025-05-17 16:17:40,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23810:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_fu_1175_p4' generates 2 bits.
[2025-05-17 16:17:40,463]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,463] 23810 | assign grp_fu_2921_p00 = r_V_8_fu_1175_p4;
[2025-05-17 16:17:40,463]       |                        ^
[2025-05-17 16:17:40,463] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23812:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2930_p00' generates 4 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23812 | assign grp_fu_2930_p0 = grp_fu_2930_p00;
[2025-05-17 16:17:40,464]       |                       ^
[2025-05-17 16:17:40,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23814:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_1202_p4' generates 2 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23814 | assign grp_fu_2930_p00 = r_V_10_fu_1202_p4;
[2025-05-17 16:17:40,464]       |                        ^
[2025-05-17 16:17:40,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23816:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2939_p00' generates 4 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23816 | assign grp_fu_2939_p0 = grp_fu_2939_p00;
[2025-05-17 16:17:40,464]       |                       ^
[2025-05-17 16:17:40,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23818:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_fu_1229_p4' generates 2 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23818 | assign grp_fu_2939_p00 = r_V_12_fu_1229_p4;
[2025-05-17 16:17:40,464]       |                        ^
[2025-05-17 16:17:40,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23820:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2948_p00' generates 4 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23820 | assign grp_fu_2948_p0 = grp_fu_2948_p00;
[2025-05-17 16:17:40,464]       |                       ^
[2025-05-17 16:17:40,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23822:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_1256_p4' generates 2 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23822 | assign grp_fu_2948_p00 = r_V_14_fu_1256_p4;
[2025-05-17 16:17:40,464]       |                        ^
[2025-05-17 16:17:40,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23824:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2957_p00' generates 4 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23824 | assign grp_fu_2957_p0 = grp_fu_2957_p00;
[2025-05-17 16:17:40,464]       |                       ^
[2025-05-17 16:17:40,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23826:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_fu_1283_p4' generates 2 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23826 | assign grp_fu_2957_p00 = r_V_16_fu_1283_p4;
[2025-05-17 16:17:40,464]       |                        ^
[2025-05-17 16:17:40,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23828:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2966_p00' generates 4 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23828 | assign grp_fu_2966_p0 = grp_fu_2966_p00;
[2025-05-17 16:17:40,464]       |                       ^
[2025-05-17 16:17:40,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23830:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_fu_1310_p4' generates 2 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23830 | assign grp_fu_2966_p00 = r_V_18_fu_1310_p4;
[2025-05-17 16:17:40,464]       |                        ^
[2025-05-17 16:17:40,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23832:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2975_p00' generates 4 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23832 | assign grp_fu_2975_p0 = grp_fu_2975_p00;
[2025-05-17 16:17:40,464]       |                       ^
[2025-05-17 16:17:40,464] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23834:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_fu_1337_p4' generates 2 bits.
[2025-05-17 16:17:40,464]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,464] 23834 | assign grp_fu_2975_p00 = r_V_20_fu_1337_p4;
[2025-05-17 16:17:40,465]       |                        ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23836:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2984_p00' generates 4 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23836 | assign grp_fu_2984_p0 = grp_fu_2984_p00;
[2025-05-17 16:17:40,465]       |                       ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23838:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_fu_1364_p4' generates 2 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23838 | assign grp_fu_2984_p00 = r_V_22_fu_1364_p4;
[2025-05-17 16:17:40,465]       |                        ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23840:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2993_p00' generates 4 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23840 | assign grp_fu_2993_p0 = grp_fu_2993_p00;
[2025-05-17 16:17:40,465]       |                       ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23842:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_fu_1391_p4' generates 2 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23842 | assign grp_fu_2993_p00 = r_V_24_fu_1391_p4;
[2025-05-17 16:17:40,465]       |                        ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23844:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3002_p00' generates 4 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23844 | assign grp_fu_3002_p0 = grp_fu_3002_p00;
[2025-05-17 16:17:40,465]       |                       ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23846:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_fu_1418_p4' generates 2 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23846 | assign grp_fu_3002_p00 = r_V_26_fu_1418_p4;
[2025-05-17 16:17:40,465]       |                        ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23848:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3011_p00' generates 4 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23848 | assign grp_fu_3011_p0 = grp_fu_3011_p00;
[2025-05-17 16:17:40,465]       |                       ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23850:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_fu_1445_p4' generates 2 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23850 | assign grp_fu_3011_p00 = r_V_28_fu_1445_p4;
[2025-05-17 16:17:40,465]       |                        ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23852:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3020_p00' generates 4 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23852 | assign grp_fu_3020_p0 = grp_fu_3020_p00;
[2025-05-17 16:17:40,465]       |                       ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23854:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_1472_p4' generates 2 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23854 | assign grp_fu_3020_p00 = r_V_30_fu_1472_p4;
[2025-05-17 16:17:40,465]       |                        ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23856:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3029_p00' generates 4 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23856 | assign grp_fu_3029_p0 = grp_fu_3029_p00;
[2025-05-17 16:17:40,465]       |                       ^
[2025-05-17 16:17:40,465] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23858:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_fu_1489_p4' generates 2 bits.
[2025-05-17 16:17:40,465]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,465] 23858 | assign grp_fu_3029_p00 = r_V_31_fu_1489_p4;
[2025-05-17 16:17:40,466]       |                        ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23860:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3038_p00' generates 4 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23860 | assign grp_fu_3038_p0 = grp_fu_3038_p00;
[2025-05-17 16:17:40,466]       |                       ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23862:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_fu_1516_p4' generates 2 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23862 | assign grp_fu_3038_p00 = r_V_33_fu_1516_p4;
[2025-05-17 16:17:40,466]       |                        ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23864:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3047_p00' generates 4 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23864 | assign grp_fu_3047_p0 = grp_fu_3047_p00;
[2025-05-17 16:17:40,466]       |                       ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23866:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_1543_p4' generates 2 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23866 | assign grp_fu_3047_p00 = r_V_35_fu_1543_p4;
[2025-05-17 16:17:40,466]       |                        ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23868:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3056_p00' generates 4 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23868 | assign grp_fu_3056_p0 = grp_fu_3056_p00;
[2025-05-17 16:17:40,466]       |                       ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23870:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_fu_1570_p4' generates 2 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23870 | assign grp_fu_3056_p00 = r_V_37_fu_1570_p4;
[2025-05-17 16:17:40,466]       |                        ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23872:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3065_p00' generates 4 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23872 | assign grp_fu_3065_p0 = grp_fu_3065_p00;
[2025-05-17 16:17:40,466]       |                       ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23874:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_1597_p4' generates 2 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23874 | assign grp_fu_3065_p00 = r_V_39_fu_1597_p4;
[2025-05-17 16:17:40,466]       |                        ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23876:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3074_p00' generates 4 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23876 | assign grp_fu_3074_p0 = grp_fu_3074_p00;
[2025-05-17 16:17:40,466]       |                       ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23878:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_fu_1624_p4' generates 2 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23878 | assign grp_fu_3074_p00 = r_V_41_fu_1624_p4;
[2025-05-17 16:17:40,466]       |                        ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23880:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3083_p00' generates 4 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23880 | assign grp_fu_3083_p0 = grp_fu_3083_p00;
[2025-05-17 16:17:40,466]       |                       ^
[2025-05-17 16:17:40,466] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23882:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_fu_1651_p4' generates 2 bits.
[2025-05-17 16:17:40,466]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,466] 23882 | assign grp_fu_3083_p00 = r_V_43_fu_1651_p4;
[2025-05-17 16:17:40,467]       |                        ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23884:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3092_p00' generates 4 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,467] 23884 | assign grp_fu_3092_p0 = grp_fu_3092_p00;
[2025-05-17 16:17:40,467]       |                       ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23886:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_fu_1678_p4' generates 2 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,467] 23886 | assign grp_fu_3092_p00 = r_V_45_fu_1678_p4;
[2025-05-17 16:17:40,467]       |                        ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23888:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3101_p00' generates 4 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,467] 23888 | assign grp_fu_3101_p0 = grp_fu_3101_p00;
[2025-05-17 16:17:40,467]       |                       ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23890:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_fu_1705_p4' generates 2 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,467] 23890 | assign grp_fu_3101_p00 = r_V_47_fu_1705_p4;
[2025-05-17 16:17:40,467]       |                        ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23892:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3110_p00' generates 4 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,467] 23892 | assign grp_fu_3110_p0 = grp_fu_3110_p00;
[2025-05-17 16:17:40,467]       |                       ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23894:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_fu_1732_p4' generates 2 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,467] 23894 | assign grp_fu_3110_p00 = r_V_49_fu_1732_p4;
[2025-05-17 16:17:40,467]       |                        ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23896:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3119_p00' generates 4 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,467] 23896 | assign grp_fu_3119_p0 = grp_fu_3119_p00;
[2025-05-17 16:17:40,467]       |                       ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23898:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_51_fu_1759_p4' generates 2 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,467] 23898 | assign grp_fu_3119_p00 = r_V_51_fu_1759_p4;
[2025-05-17 16:17:40,467]       |                        ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23900:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3128_p00' generates 4 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,467] 23900 | assign grp_fu_3128_p0 = grp_fu_3128_p00;
[2025-05-17 16:17:40,467]       |                       ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23902:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_53_fu_1786_p4' generates 2 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,467] 23902 | assign grp_fu_3128_p00 = r_V_53_fu_1786_p4;
[2025-05-17 16:17:40,467]       |                        ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23904:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3137_p00' generates 4 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,467] 23904 | assign grp_fu_3137_p0 = grp_fu_3137_p00;
[2025-05-17 16:17:40,467]       |                       ^
[2025-05-17 16:17:40,467] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23906:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_55_fu_1813_p4' generates 2 bits.
[2025-05-17 16:17:40,467]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23906 | assign grp_fu_3137_p00 = r_V_55_fu_1813_p4;
[2025-05-17 16:17:40,468]       |                        ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23908:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3146_p00' generates 4 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23908 | assign grp_fu_3146_p0 = grp_fu_3146_p00;
[2025-05-17 16:17:40,468]       |                       ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23910:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_57_fu_1840_p4' generates 2 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23910 | assign grp_fu_3146_p00 = r_V_57_fu_1840_p4;
[2025-05-17 16:17:40,468]       |                        ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23912:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3155_p00' generates 4 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23912 | assign grp_fu_3155_p0 = grp_fu_3155_p00;
[2025-05-17 16:17:40,468]       |                       ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23914:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_59_fu_1867_p4' generates 2 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23914 | assign grp_fu_3155_p00 = r_V_59_fu_1867_p4;
[2025-05-17 16:17:40,468]       |                        ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23916:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3164_p00' generates 4 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23916 | assign grp_fu_3164_p0 = grp_fu_3164_p00;
[2025-05-17 16:17:40,468]       |                       ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23918:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_62_fu_1904_p4' generates 2 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23918 | assign grp_fu_3164_p00 = r_V_62_fu_1904_p4;
[2025-05-17 16:17:40,468]       |                        ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23920:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3173_p00' generates 4 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23920 | assign grp_fu_3173_p0 = grp_fu_3173_p00;
[2025-05-17 16:17:40,468]       |                       ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23922:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_63_fu_1921_p4' generates 2 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23922 | assign grp_fu_3173_p00 = r_V_63_fu_1921_p4;
[2025-05-17 16:17:40,468]       |                        ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23940:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_3202' generates 32 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23940 | assign idxprom2_i_fu_1938_p1 = nf_3_reg_3202;
[2025-05-17 16:17:40,468]       |                              ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23948:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2883_p2' generates 2 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23948 | assign out_V_TDATA = result_V_2_fu_2883_p2;
[2025-05-17 16:17:40,468]       |                    ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23950:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,468] 23950 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:17:40,468]       |                                ^
[2025-05-17 16:17:40,468] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23952:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:17:40,468]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 23952 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:17:40,469]       |                                ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:23954:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 23954 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1938_p1;
[2025-05-17 16:17:40,469]       |                                ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24026:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_2046_p00' generates 4 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 24026 | assign ret_V_11_fu_2046_p0 = ret_V_11_fu_2046_p00;
[2025-05-17 16:17:40,469]       |                            ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24028:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_3614_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 24028 | assign ret_V_11_fu_2046_p00 = r_V_11_reg_3614_pp0_iter2_reg;
[2025-05-17 16:17:40,469]       |                             ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24030:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_2062_p00' generates 4 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 24030 | assign ret_V_13_fu_2062_p0 = ret_V_13_fu_2062_p00;
[2025-05-17 16:17:40,469]       |                            ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24032:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_3629_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 24032 | assign ret_V_13_fu_2062_p00 = r_V_13_reg_3629_pp0_iter2_reg;
[2025-05-17 16:17:40,469]       |                             ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24034:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_2078_p00' generates 4 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 24034 | assign ret_V_15_fu_2078_p0 = ret_V_15_fu_2078_p00;
[2025-05-17 16:17:40,469]       |                            ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24036:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_3644_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 24036 | assign ret_V_15_fu_2078_p00 = r_V_15_reg_3644_pp0_iter2_reg;
[2025-05-17 16:17:40,469]       |                             ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24038:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_17_fu_2094_p00' generates 4 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 24038 | assign ret_V_17_fu_2094_p0 = ret_V_17_fu_2094_p00;
[2025-05-17 16:17:40,469]       |                            ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24040:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_reg_3659_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 24040 | assign ret_V_17_fu_2094_p00 = r_V_17_reg_3659_pp0_iter2_reg;
[2025-05-17 16:17:40,469]       |                             ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24042:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_19_fu_2110_p00' generates 4 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 24042 | assign ret_V_19_fu_2110_p0 = ret_V_19_fu_2110_p00;
[2025-05-17 16:17:40,469]       |                            ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24044:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_3674_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 24044 | assign ret_V_19_fu_2110_p00 = r_V_19_reg_3674_pp0_iter2_reg;
[2025-05-17 16:17:40,469]       |                             ^
[2025-05-17 16:17:40,469] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24046:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_1966_p00' generates 4 bits.
[2025-05-17 16:17:40,469]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,469] 24046 | assign ret_V_1_fu_1966_p0 = ret_V_1_fu_1966_p00;
[2025-05-17 16:17:40,470]       |                           ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24048:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_3539_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24048 | assign ret_V_1_fu_1966_p00 = r_V_1_reg_3539_pp0_iter2_reg;
[2025-05-17 16:17:40,470]       |                            ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24050:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_21_fu_2126_p00' generates 4 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24050 | assign ret_V_21_fu_2126_p0 = ret_V_21_fu_2126_p00;
[2025-05-17 16:17:40,470]       |                            ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24052:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_reg_3689_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24052 | assign ret_V_21_fu_2126_p00 = r_V_21_reg_3689_pp0_iter2_reg;
[2025-05-17 16:17:40,470]       |                             ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24054:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_23_fu_2142_p00' generates 4 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24054 | assign ret_V_23_fu_2142_p0 = ret_V_23_fu_2142_p00;
[2025-05-17 16:17:40,470]       |                            ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24056:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_reg_3704_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24056 | assign ret_V_23_fu_2142_p00 = r_V_23_reg_3704_pp0_iter2_reg;
[2025-05-17 16:17:40,470]       |                             ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24058:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_25_fu_2158_p00' generates 4 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24058 | assign ret_V_25_fu_2158_p0 = ret_V_25_fu_2158_p00;
[2025-05-17 16:17:40,470]       |                            ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24060:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_reg_3719_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24060 | assign ret_V_25_fu_2158_p00 = r_V_25_reg_3719_pp0_iter2_reg;
[2025-05-17 16:17:40,470]       |                             ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24062:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_27_fu_2174_p00' generates 4 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24062 | assign ret_V_27_fu_2174_p0 = ret_V_27_fu_2174_p00;
[2025-05-17 16:17:40,470]       |                            ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24064:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_reg_3734_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24064 | assign ret_V_27_fu_2174_p00 = r_V_27_reg_3734_pp0_iter2_reg;
[2025-05-17 16:17:40,470]       |                             ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24066:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_29_fu_2190_p00' generates 4 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24066 | assign ret_V_29_fu_2190_p0 = ret_V_29_fu_2190_p00;
[2025-05-17 16:17:40,470]       |                            ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24068:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_3749_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24068 | assign ret_V_29_fu_2190_p00 = r_V_29_reg_3749_pp0_iter2_reg;
[2025-05-17 16:17:40,470]       |                             ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24070:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_32_fu_2206_p00' generates 4 bits.
[2025-05-17 16:17:40,470]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,470] 24070 | assign ret_V_32_fu_2206_p0 = ret_V_32_fu_2206_p00;
[2025-05-17 16:17:40,470]       |                            ^
[2025-05-17 16:17:40,470] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24072:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_reg_3774_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24072 | assign ret_V_32_fu_2206_p00 = r_V_32_reg_3774_pp0_iter2_reg;
[2025-05-17 16:17:40,471]       |                             ^
[2025-05-17 16:17:40,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24074:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_34_fu_2222_p00' generates 4 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24074 | assign ret_V_34_fu_2222_p0 = ret_V_34_fu_2222_p00;
[2025-05-17 16:17:40,471]       |                            ^
[2025-05-17 16:17:40,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24076:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_3789_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24076 | assign ret_V_34_fu_2222_p00 = r_V_34_reg_3789_pp0_iter2_reg;
[2025-05-17 16:17:40,471]       |                             ^
[2025-05-17 16:17:40,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24078:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_36_fu_2238_p00' generates 4 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24078 | assign ret_V_36_fu_2238_p0 = ret_V_36_fu_2238_p00;
[2025-05-17 16:17:40,471]       |                            ^
[2025-05-17 16:17:40,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24080:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_reg_3804_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24080 | assign ret_V_36_fu_2238_p00 = r_V_36_reg_3804_pp0_iter2_reg;
[2025-05-17 16:17:40,471]       |                             ^
[2025-05-17 16:17:40,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24082:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_38_fu_2254_p00' generates 4 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24082 | assign ret_V_38_fu_2254_p0 = ret_V_38_fu_2254_p00;
[2025-05-17 16:17:40,471]       |                            ^
[2025-05-17 16:17:40,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24084:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_3819_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24084 | assign ret_V_38_fu_2254_p00 = r_V_38_reg_3819_pp0_iter2_reg;
[2025-05-17 16:17:40,471]       |                             ^
[2025-05-17 16:17:40,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24086:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_1982_p00' generates 4 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24086 | assign ret_V_3_fu_1982_p0 = ret_V_3_fu_1982_p00;
[2025-05-17 16:17:40,471]       |                           ^
[2025-05-17 16:17:40,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24088:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_3554_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24088 | assign ret_V_3_fu_1982_p00 = r_V_3_reg_3554_pp0_iter2_reg;
[2025-05-17 16:17:40,471]       |                            ^
[2025-05-17 16:17:40,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24090:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_40_fu_2270_p00' generates 4 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24090 | assign ret_V_40_fu_2270_p0 = ret_V_40_fu_2270_p00;
[2025-05-17 16:17:40,471]       |                            ^
[2025-05-17 16:17:40,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24092:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_3834_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24092 | assign ret_V_40_fu_2270_p00 = r_V_40_reg_3834_pp0_iter2_reg;
[2025-05-17 16:17:40,471]       |                             ^
[2025-05-17 16:17:40,471] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24094:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_42_fu_2286_p00' generates 4 bits.
[2025-05-17 16:17:40,471]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,471] 24094 | assign ret_V_42_fu_2286_p0 = ret_V_42_fu_2286_p00;
[2025-05-17 16:17:40,471]       |                            ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24096:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_reg_3849_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24096 | assign ret_V_42_fu_2286_p00 = r_V_42_reg_3849_pp0_iter2_reg;
[2025-05-17 16:17:40,472]       |                             ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24098:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_44_fu_2302_p00' generates 4 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24098 | assign ret_V_44_fu_2302_p0 = ret_V_44_fu_2302_p00;
[2025-05-17 16:17:40,472]       |                            ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24100:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_reg_3864_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24100 | assign ret_V_44_fu_2302_p00 = r_V_44_reg_3864_pp0_iter2_reg;
[2025-05-17 16:17:40,472]       |                             ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24102:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_46_fu_2318_p00' generates 4 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24102 | assign ret_V_46_fu_2318_p0 = ret_V_46_fu_2318_p00;
[2025-05-17 16:17:40,472]       |                            ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24104:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_reg_3879_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24104 | assign ret_V_46_fu_2318_p00 = r_V_46_reg_3879_pp0_iter2_reg;
[2025-05-17 16:17:40,472]       |                             ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24106:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_48_fu_2334_p00' generates 4 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24106 | assign ret_V_48_fu_2334_p0 = ret_V_48_fu_2334_p00;
[2025-05-17 16:17:40,472]       |                            ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24108:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_reg_3894_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24108 | assign ret_V_48_fu_2334_p00 = r_V_48_reg_3894_pp0_iter2_reg;
[2025-05-17 16:17:40,472]       |                             ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24110:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_50_fu_2350_p00' generates 4 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24110 | assign ret_V_50_fu_2350_p0 = ret_V_50_fu_2350_p00;
[2025-05-17 16:17:40,472]       |                            ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24112:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_50_reg_3909_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24112 | assign ret_V_50_fu_2350_p00 = r_V_50_reg_3909_pp0_iter2_reg;
[2025-05-17 16:17:40,472]       |                             ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24114:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_52_fu_2366_p00' generates 4 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24114 | assign ret_V_52_fu_2366_p0 = ret_V_52_fu_2366_p00;
[2025-05-17 16:17:40,472]       |                            ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24116:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_52_reg_3924_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24116 | assign ret_V_52_fu_2366_p00 = r_V_52_reg_3924_pp0_iter2_reg;
[2025-05-17 16:17:40,472]       |                             ^
[2025-05-17 16:17:40,472] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24118:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_54_fu_2382_p00' generates 4 bits.
[2025-05-17 16:17:40,472]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,472] 24118 | assign ret_V_54_fu_2382_p0 = ret_V_54_fu_2382_p00;
[2025-05-17 16:17:40,473]       |                            ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24120:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_54_reg_3939_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24120 | assign ret_V_54_fu_2382_p00 = r_V_54_reg_3939_pp0_iter2_reg;
[2025-05-17 16:17:40,473]       |                             ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24122:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_56_fu_2398_p00' generates 4 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24122 | assign ret_V_56_fu_2398_p0 = ret_V_56_fu_2398_p00;
[2025-05-17 16:17:40,473]       |                            ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24124:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_56_reg_3954_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24124 | assign ret_V_56_fu_2398_p00 = r_V_56_reg_3954_pp0_iter2_reg;
[2025-05-17 16:17:40,473]       |                             ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24126:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_58_fu_2414_p00' generates 4 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24126 | assign ret_V_58_fu_2414_p0 = ret_V_58_fu_2414_p00;
[2025-05-17 16:17:40,473]       |                            ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24128:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_58_reg_3969_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24128 | assign ret_V_58_fu_2414_p00 = r_V_58_reg_3969_pp0_iter2_reg;
[2025-05-17 16:17:40,473]       |                             ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24130:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_1998_p00' generates 4 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24130 | assign ret_V_5_fu_1998_p0 = ret_V_5_fu_1998_p00;
[2025-05-17 16:17:40,473]       |                           ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24132:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_3569_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24132 | assign ret_V_5_fu_1998_p00 = r_V_5_reg_3569_pp0_iter2_reg;
[2025-05-17 16:17:40,473]       |                            ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24134:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_60_fu_2430_p00' generates 4 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24134 | assign ret_V_60_fu_2430_p0 = ret_V_60_fu_2430_p00;
[2025-05-17 16:17:40,473]       |                            ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24136:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_60_reg_3984_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24136 | assign ret_V_60_fu_2430_p00 = r_V_60_reg_3984_pp0_iter2_reg;
[2025-05-17 16:17:40,473]       |                             ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24138:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_61_fu_2446_p00' generates 4 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24138 | assign ret_V_61_fu_2446_p0 = ret_V_61_fu_2446_p00;
[2025-05-17 16:17:40,473]       |                            ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24140:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_61_reg_3989_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24140 | assign ret_V_61_fu_2446_p00 = r_V_61_reg_3989_pp0_iter2_reg;
[2025-05-17 16:17:40,473]       |                             ^
[2025-05-17 16:17:40,473] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24142:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_2014_p00' generates 4 bits.
[2025-05-17 16:17:40,473]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,473] 24142 | assign ret_V_7_fu_2014_p0 = ret_V_7_fu_2014_p00;
[2025-05-17 16:17:40,474]       |                           ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24144:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_3584_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,474] 24144 | assign ret_V_7_fu_2014_p00 = r_V_7_reg_3584_pp0_iter2_reg;
[2025-05-17 16:17:40,474]       |                            ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24146:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_2030_p00' generates 4 bits.
[2025-05-17 16:17:40,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,474] 24146 | assign ret_V_9_fu_2030_p0 = ret_V_9_fu_2030_p00;
[2025-05-17 16:17:40,474]       |                           ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24148:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_3599_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,474] 24148 | assign ret_V_9_fu_2030_p00 = r_V_9_reg_3599_pp0_iter2_reg;
[2025-05-17 16:17:40,474]       |                            ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24150:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1950_p00' generates 4 bits.
[2025-05-17 16:17:40,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,474] 24150 | assign ret_V_fu_1950_p0 = ret_V_fu_1950_p00;
[2025-05-17 16:17:40,474]       |                         ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24152:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_3534_pp0_iter2_reg' generates 2 bits.
[2025-05-17 16:17:40,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,474] 24152 | assign ret_V_fu_1950_p00 = r_V_reg_3534_pp0_iter2_reg;
[2025-05-17 16:17:40,474]       |                          ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24154:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,474] 24154 | assign sext_ln840_10_fu_2506_p1 = $signed(add_ln840_9_fu_2500_p2);
[2025-05-17 16:17:40,474]       |                                 ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24156:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3119_p3' generates 5 bits.
[2025-05-17 16:17:40,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,474] 24156 | assign sext_ln840_11_fu_2510_p1 = grp_fu_3119_p3;
[2025-05-17 16:17:40,474]       |                                 ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24158:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3128_p3' generates 5 bits.
[2025-05-17 16:17:40,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,474] 24158 | assign sext_ln840_12_fu_2513_p1 = grp_fu_3128_p3;
[2025-05-17 16:17:40,474]       |                                 ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24160:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,474] 24160 | assign sext_ln840_13_fu_2522_p1 = $signed(add_ln840_12_fu_2516_p2);
[2025-05-17 16:17:40,474]       |                                 ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24162:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,474] 24162 | assign sext_ln840_14_fu_2763_p1 = $signed(add_ln840_13_reg_4209);
[2025-05-17 16:17:40,474]       |                                 ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24164:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3029_p3' generates 5 bits.
[2025-05-17 16:17:40,474]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,474] 24164 | assign sext_ln840_15_fu_2532_p1 = grp_fu_3029_p3;
[2025-05-17 16:17:40,474]       |                                 ^
[2025-05-17 16:17:40,474] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24166:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3038_p3' generates 5 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24166 | assign sext_ln840_16_fu_2535_p1 = grp_fu_3038_p3;
[2025-05-17 16:17:40,475]       |                                 ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24168:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24168 | assign sext_ln840_17_fu_2544_p1 = $signed(add_ln840_17_fu_2538_p2);
[2025-05-17 16:17:40,475]       |                                 ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24170:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3047_p3' generates 5 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24170 | assign sext_ln840_18_fu_2548_p1 = grp_fu_3047_p3;
[2025-05-17 16:17:40,475]       |                                 ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24172:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3056_p3' generates 5 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24172 | assign sext_ln840_19_fu_2551_p1 = grp_fu_3056_p3;
[2025-05-17 16:17:40,475]       |                                 ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24174:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3164_p3' generates 5 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24174 | assign sext_ln840_1_fu_2456_p1 = grp_fu_3164_p3;
[2025-05-17 16:17:40,475]       |                                ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24176:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24176 | assign sext_ln840_20_fu_2560_p1 = $signed(add_ln840_20_fu_2554_p2);
[2025-05-17 16:17:40,475]       |                                 ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24178:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24178 | assign sext_ln840_21_fu_2772_p1 = $signed(add_ln840_21_reg_4214);
[2025-05-17 16:17:40,475]       |                                 ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24180:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3065_p3' generates 5 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24180 | assign sext_ln840_22_fu_2570_p1 = grp_fu_3065_p3;
[2025-05-17 16:17:40,475]       |                                 ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24182:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3074_p3' generates 5 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24182 | assign sext_ln840_23_fu_2573_p1 = grp_fu_3074_p3;
[2025-05-17 16:17:40,475]       |                                 ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24184:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24184 | assign sext_ln840_24_fu_2582_p1 = $signed(add_ln840_24_fu_2576_p2);
[2025-05-17 16:17:40,475]       |                                 ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24186:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3083_p3' generates 5 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24186 | assign sext_ln840_25_fu_2586_p1 = grp_fu_3083_p3;
[2025-05-17 16:17:40,475]       |                                 ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24188:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3092_p3' generates 5 bits.
[2025-05-17 16:17:40,475]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,475] 24188 | assign sext_ln840_26_fu_2589_p1 = grp_fu_3092_p3;
[2025-05-17 16:17:40,475]       |                                 ^
[2025-05-17 16:17:40,475] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24190:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24190 | assign sext_ln840_27_fu_2598_p1 = $signed(add_ln840_27_fu_2592_p2);
[2025-05-17 16:17:40,476]       |                                 ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24192:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24192 | assign sext_ln840_28_fu_2775_p1 = $signed(add_ln840_28_reg_4219);
[2025-05-17 16:17:40,476]       |                                 ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24194:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2894_p3' generates 5 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24194 | assign sext_ln840_29_fu_2608_p1 = grp_fu_2894_p3;
[2025-05-17 16:17:40,476]       |                                 ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24196:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3155_p3' generates 5 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24196 | assign sext_ln840_2_fu_2459_p1 = grp_fu_3155_p3;
[2025-05-17 16:17:40,476]       |                                ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24198:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2903_p3' generates 5 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24198 | assign sext_ln840_30_fu_2611_p1 = grp_fu_2903_p3;
[2025-05-17 16:17:40,476]       |                                 ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24200:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24200 | assign sext_ln840_31_fu_2620_p1 = $signed(add_ln840_33_fu_2614_p2);
[2025-05-17 16:17:40,476]       |                                 ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24202:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2912_p3' generates 5 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24202 | assign sext_ln840_32_fu_2624_p1 = grp_fu_2912_p3;
[2025-05-17 16:17:40,476]       |                                 ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24204:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2921_p3' generates 5 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24204 | assign sext_ln840_33_fu_2627_p1 = grp_fu_2921_p3;
[2025-05-17 16:17:40,476]       |                                 ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24206:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24206 | assign sext_ln840_34_fu_2636_p1 = $signed(add_ln840_36_fu_2630_p2);
[2025-05-17 16:17:40,476]       |                                 ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24208:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24208 | assign sext_ln840_35_fu_2784_p1 = $signed(add_ln840_37_reg_4224);
[2025-05-17 16:17:40,476]       |                                 ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24210:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2930_p3' generates 5 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24210 | assign sext_ln840_36_fu_2646_p1 = grp_fu_2930_p3;
[2025-05-17 16:17:40,476]       |                                 ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24212:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2939_p3' generates 5 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,476] 24212 | assign sext_ln840_37_fu_2649_p1 = grp_fu_2939_p3;
[2025-05-17 16:17:40,476]       |                                 ^
[2025-05-17 16:17:40,476] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24214:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,476]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24214 | assign sext_ln840_38_fu_2658_p1 = $signed(add_ln840_40_fu_2652_p2);
[2025-05-17 16:17:40,477]       |                                 ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24216:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2948_p3' generates 5 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24216 | assign sext_ln840_39_fu_2662_p1 = grp_fu_2948_p3;
[2025-05-17 16:17:40,477]       |                                 ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24218:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24218 | assign sext_ln840_3_fu_2468_p1 = $signed(add_ln840_2_fu_2462_p2);
[2025-05-17 16:17:40,477]       |                                ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24220:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2957_p3' generates 5 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24220 | assign sext_ln840_40_fu_2665_p1 = grp_fu_2957_p3;
[2025-05-17 16:17:40,477]       |                                 ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24222:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24222 | assign sext_ln840_41_fu_2674_p1 = $signed(add_ln840_43_fu_2668_p2);
[2025-05-17 16:17:40,477]       |                                 ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24224:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24224 | assign sext_ln840_42_fu_2787_p1 = $signed(add_ln840_44_reg_4229);
[2025-05-17 16:17:40,477]       |                                 ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24226:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2966_p3' generates 5 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24226 | assign sext_ln840_43_fu_2684_p1 = grp_fu_2966_p3;
[2025-05-17 16:17:40,477]       |                                 ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24228:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2975_p3' generates 5 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24228 | assign sext_ln840_44_fu_2687_p1 = grp_fu_2975_p3;
[2025-05-17 16:17:40,477]       |                                 ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24230:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24230 | assign sext_ln840_45_fu_2696_p1 = $signed(add_ln840_48_fu_2690_p2);
[2025-05-17 16:17:40,477]       |                                 ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24232:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2984_p3' generates 5 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24232 | assign sext_ln840_46_fu_2700_p1 = grp_fu_2984_p3;
[2025-05-17 16:17:40,477]       |                                 ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24234:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2993_p3' generates 5 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24234 | assign sext_ln840_47_fu_2703_p1 = grp_fu_2993_p3;
[2025-05-17 16:17:40,477]       |                                 ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24236:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24236 | assign sext_ln840_48_fu_2712_p1 = $signed(add_ln840_51_fu_2706_p2);
[2025-05-17 16:17:40,477]       |                                 ^
[2025-05-17 16:17:40,477] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24238:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,477]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,477] 24238 | assign sext_ln840_49_fu_2796_p1 = $signed(add_ln840_52_reg_4234);
[2025-05-17 16:17:40,478]       |                                 ^
[2025-05-17 16:17:40,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24240:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3137_p3' generates 5 bits.
[2025-05-17 16:17:40,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,478] 24240 | assign sext_ln840_4_fu_2472_p1 = grp_fu_3137_p3;
[2025-05-17 16:17:40,478]       |                                ^
[2025-05-17 16:17:40,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24242:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3002_p3' generates 5 bits.
[2025-05-17 16:17:40,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,478] 24242 | assign sext_ln840_50_fu_2722_p1 = grp_fu_3002_p3;
[2025-05-17 16:17:40,478]       |                                 ^
[2025-05-17 16:17:40,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24244:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3011_p3' generates 5 bits.
[2025-05-17 16:17:40,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,478] 24244 | assign sext_ln840_51_fu_2725_p1 = grp_fu_3011_p3;
[2025-05-17 16:17:40,478]       |                                 ^
[2025-05-17 16:17:40,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24246:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,478] 24246 | assign sext_ln840_52_fu_2734_p1 = $signed(add_ln840_55_fu_2728_p2);
[2025-05-17 16:17:40,478]       |                                 ^
[2025-05-17 16:17:40,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24248:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3020_p3' generates 5 bits.
[2025-05-17 16:17:40,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,478] 24248 | assign sext_ln840_53_fu_2738_p1 = grp_fu_3020_p3;
[2025-05-17 16:17:40,478]       |                                 ^
[2025-05-17 16:17:40,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24250:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3173_p3' generates 5 bits.
[2025-05-17 16:17:40,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,478] 24250 | assign sext_ln840_54_fu_2741_p1 = grp_fu_3173_p3;
[2025-05-17 16:17:40,478]       |                                 ^
[2025-05-17 16:17:40,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24252:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,478] 24252 | assign sext_ln840_55_fu_2750_p1 = $signed(add_ln840_58_fu_2744_p2);
[2025-05-17 16:17:40,478]       |                                 ^
[2025-05-17 16:17:40,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24254:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,478] 24254 | assign sext_ln840_56_fu_2799_p1 = $signed(add_ln840_59_reg_4239);
[2025-05-17 16:17:40,478]       |                                 ^
[2025-05-17 16:17:40,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24256:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3146_p3' generates 5 bits.
[2025-05-17 16:17:40,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,478] 24256 | assign sext_ln840_5_fu_2475_p1 = grp_fu_3146_p3;
[2025-05-17 16:17:40,478]       |                                ^
[2025-05-17 16:17:40,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24258:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,478] 24258 | assign sext_ln840_6_fu_2484_p1 = $signed(add_ln840_5_fu_2478_p2);
[2025-05-17 16:17:40,478]       |                                ^
[2025-05-17 16:17:40,478] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24260:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,478]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,479] 24260 | assign sext_ln840_7_fu_2760_p1 = $signed(add_ln840_6_reg_4204);
[2025-05-17 16:17:40,479]       |                                ^
[2025-05-17 16:17:40,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24262:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3101_p3' generates 5 bits.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,479] 24262 | assign sext_ln840_8_fu_2494_p1 = grp_fu_3101_p3;
[2025-05-17 16:17:40,479]       |                                ^
[2025-05-17 16:17:40,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24264:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3110_p3' generates 5 bits.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,479] 24264 | assign sext_ln840_9_fu_2497_p1 = grp_fu_3110_p3;
[2025-05-17 16:17:40,479]       |                                ^
[2025-05-17 16:17:40,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24270:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_4034_pp0_iter5_reg' generates 7 bits.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,479] 24270 | assign zext_ln1039_1_fu_2832_p1 = p_ZL7threshs_1_load_reg_4034_pp0_iter5_reg;
[2025-05-17 16:17:40,479]       |                                 ^
[2025-05-17 16:17:40,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24272:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_load_reg_4039_pp0_iter5_reg' generates 7 bits.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,479] 24272 | assign zext_ln1039_2_fu_2841_p1 = p_ZL7threshs_2_load_reg_4039_pp0_iter5_reg;
[2025-05-17 16:17:40,479]       |                                 ^
[2025-05-17 16:17:40,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24274:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_4029_pp0_iter5_reg' generates 6 bits.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,479] 24274 | assign zext_ln1039_fu_2823_p1 = p_ZL7threshs_0_load_reg_4029_pp0_iter5_reg;
[2025-05-17 16:17:40,479]       |                               ^
[2025-05-17 16:17:40,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24276:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2868_p2' generates 1 bits.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,479] 24276 | assign zext_ln840_1_fu_2873_p1 = xor_ln1039_1_fu_2868_p2;
[2025-05-17 16:17:40,479]       |                                ^
[2025-05-17 16:17:40,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24278:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_2850_p2' generates 1 bits.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,479] 24278 | assign zext_ln840_2_fu_2855_p1 = result_V_fu_2850_p2;
[2025-05-17 16:17:40,479]       |                                ^
[2025-05-17 16:17:40,479] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24280:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_2859_p2' generates 1 bits.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-05-17 16:17:40,479] 24280 | assign zext_ln840_fu_2864_p1 = xor_ln1039_fu_2859_p2;
[2025-05-17 16:17:40,479]       |                              ^
[2025-05-17 16:17:40,479] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:8600:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,479]  8600 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-17 16:17:40,479]       |  ^
[2025-05-17 16:17:40,479] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:8601:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,479]  8601 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-17 16:17:40,479]       |  ^
[2025-05-17 16:17:40,479] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:8602:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,479]  8602 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-17 16:17:40,479]       |  ^
[2025-05-17 16:17:40,479] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:8603:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,479]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,479]  8603 | #0 ap_done_reg = 1'b0;
[2025-05-17 16:17:40,479]       |  ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:10167:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 10167 |             ap_NS_iter0_fsm = 'bx;
[2025-05-17 16:17:40,480]       |                             ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:10191:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 10191 |             ap_NS_iter1_fsm = 'bx;
[2025-05-17 16:17:40,480]       |                             ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:10215:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 10215 |             ap_NS_iter2_fsm = 'bx;
[2025-05-17 16:17:40,480]       |                             ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:11594:49: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 11594 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_2903 = 'bx;
[2025-05-17 16:17:40,480]       |                                                 ^~~
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15702:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 15702 | assign sext_ln186_1000_fu_22516_p1 = $signed(select_ln90_532_fu_22508_p3);
[2025-05-17 16:17:40,480]       |                                    ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15704:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 15704 | assign sext_ln186_1001_fu_22520_p1 = $signed(local_temp_V_1157_fu_21964_p4);
[2025-05-17 16:17:40,480]       |                                    ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15706:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 15706 | assign sext_ln186_1002_fu_22538_p1 = $signed(select_ln90_533_fu_22530_p3);
[2025-05-17 16:17:40,480]       |                                    ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15708:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 15708 | assign sext_ln186_1003_fu_22542_p1 = $signed(local_temp_V_1158_fu_21974_p4);
[2025-05-17 16:17:40,480]       |                                    ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15710:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 15710 | assign sext_ln186_1004_fu_22560_p1 = $signed(select_ln90_534_fu_22552_p3);
[2025-05-17 16:17:40,480]       |                                    ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15712:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 15712 | assign sext_ln186_1005_fu_22564_p1 = $signed(local_temp_V_1159_fu_21984_p4);
[2025-05-17 16:17:40,480]       |                                    ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15714:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 15714 | assign sext_ln186_1006_fu_22582_p1 = $signed(select_ln90_535_fu_22574_p3);
[2025-05-17 16:17:40,480]       |                                    ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15716:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,480]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,480] 15716 | assign sext_ln186_1007_fu_22586_p1 = $signed(local_temp_V_1160_fu_21994_p4);
[2025-05-17 16:17:40,480]       |                                    ^
[2025-05-17 16:17:40,480] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15718:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15718 | assign sext_ln186_1008_fu_22604_p1 = $signed(select_ln90_536_fu_22596_p3);
[2025-05-17 16:17:40,481]       |                                    ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15720:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15720 | assign sext_ln186_1009_fu_22608_p1 = $signed(local_temp_V_1161_fu_22004_p4);
[2025-05-17 16:17:40,481]       |                                    ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15722:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15722 | assign sext_ln186_100_fu_5968_p1 = $signed(select_ln90_70_fu_5960_p3);
[2025-05-17 16:17:40,481]       |                                  ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15724:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15724 | assign sext_ln186_1010_fu_22626_p1 = $signed(select_ln90_537_fu_22618_p3);
[2025-05-17 16:17:40,481]       |                                    ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15726:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15726 | assign sext_ln186_1011_fu_22630_p1 = $signed(local_temp_V_1162_fu_22014_p4);
[2025-05-17 16:17:40,481]       |                                    ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15728:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15728 | assign sext_ln186_1012_fu_22648_p1 = $signed(select_ln90_538_fu_22640_p3);
[2025-05-17 16:17:40,481]       |                                    ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15730:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15730 | assign sext_ln186_1013_fu_22652_p1 = $signed(local_temp_V_1163_fu_22024_p4);
[2025-05-17 16:17:40,481]       |                                    ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15732:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15732 | assign sext_ln186_1014_fu_22670_p1 = $signed(select_ln90_539_fu_22662_p3);
[2025-05-17 16:17:40,481]       |                                    ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15734:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15734 | assign sext_ln186_1015_fu_22674_p1 = $signed(local_temp_V_1164_fu_22034_p4);
[2025-05-17 16:17:40,481]       |                                    ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15736:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15736 | assign sext_ln186_1016_fu_22692_p1 = $signed(select_ln90_540_fu_22684_p3);
[2025-05-17 16:17:40,481]       |                                    ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15738:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15738 | assign sext_ln186_1017_fu_22696_p1 = $signed(local_temp_V_1165_fu_22044_p4);
[2025-05-17 16:17:40,481]       |                                    ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15740:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15740 | assign sext_ln186_1018_fu_22714_p1 = $signed(select_ln90_541_fu_22706_p3);
[2025-05-17 16:17:40,481]       |                                    ^
[2025-05-17 16:17:40,481] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15742:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,481]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,481] 15742 | assign sext_ln186_1019_fu_22718_p1 = $signed(local_temp_V_1166_fu_22054_p4);
[2025-05-17 16:17:40,482]       |                                    ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15744:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15744 | assign sext_ln186_101_fu_5972_p1 = $signed(local_temp_V_695_fu_5200_p4);
[2025-05-17 16:17:40,482]       |                                  ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15746:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15746 | assign sext_ln186_1020_fu_22736_p1 = $signed(select_ln90_542_fu_22728_p3);
[2025-05-17 16:17:40,482]       |                                    ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15748:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15748 | assign sext_ln186_1021_fu_22740_p1 = $signed(local_temp_V_1167_fu_22064_p4);
[2025-05-17 16:17:40,482]       |                                    ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15750:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15750 | assign sext_ln186_1022_fu_22758_p1 = $signed(select_ln90_543_fu_22750_p3);
[2025-05-17 16:17:40,482]       |                                    ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15752:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15752 | assign sext_ln186_1023_fu_22762_p1 = $signed(local_temp_V_1168_fu_22074_p4);
[2025-05-17 16:17:40,482]       |                                    ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15754:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15754 | assign sext_ln186_1024_fu_22780_p1 = $signed(select_ln90_544_fu_22772_p3);
[2025-05-17 16:17:40,482]       |                                    ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15756:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15756 | assign sext_ln186_1025_fu_22784_p1 = $signed(local_temp_V_1169_fu_22084_p4);
[2025-05-17 16:17:40,482]       |                                    ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15758:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15758 | assign sext_ln186_1026_fu_22802_p1 = $signed(select_ln90_545_fu_22794_p3);
[2025-05-17 16:17:40,482]       |                                    ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15760:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15760 | assign sext_ln186_1027_fu_22806_p1 = $signed(local_temp_V_1170_fu_22094_p4);
[2025-05-17 16:17:40,482]       |                                    ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15762:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15762 | assign sext_ln186_1028_fu_22824_p1 = $signed(select_ln90_546_fu_22816_p3);
[2025-05-17 16:17:40,482]       |                                    ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15764:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15764 | assign sext_ln186_1029_fu_22828_p1 = $signed(local_temp_V_1171_fu_22104_p4);
[2025-05-17 16:17:40,482]       |                                    ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15766:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,482]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,482] 15766 | assign sext_ln186_102_fu_5990_p1 = $signed(select_ln90_71_fu_5982_p3);
[2025-05-17 16:17:40,482]       |                                  ^
[2025-05-17 16:17:40,482] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15768:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15768 | assign sext_ln186_1030_fu_22846_p1 = $signed(select_ln90_547_fu_22838_p3);
[2025-05-17 16:17:40,483]       |                                    ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15770:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15770 | assign sext_ln186_1031_fu_22850_p1 = $signed(local_temp_V_1172_fu_22114_p4);
[2025-05-17 16:17:40,483]       |                                    ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15772:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15772 | assign sext_ln186_1032_fu_22868_p1 = $signed(select_ln90_548_fu_22860_p3);
[2025-05-17 16:17:40,483]       |                                    ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15774:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15774 | assign sext_ln186_1033_fu_22872_p1 = $signed(local_temp_V_1173_fu_22124_p4);
[2025-05-17 16:17:40,483]       |                                    ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15776:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15776 | assign sext_ln186_1034_fu_22890_p1 = $signed(select_ln90_549_fu_22882_p3);
[2025-05-17 16:17:40,483]       |                                    ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15778:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15778 | assign sext_ln186_1035_fu_22894_p1 = $signed(local_temp_V_1174_fu_22134_p4);
[2025-05-17 16:17:40,483]       |                                    ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15780:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15780 | assign sext_ln186_1036_fu_22912_p1 = $signed(select_ln90_550_fu_22904_p3);
[2025-05-17 16:17:40,483]       |                                    ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15782:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15782 | assign sext_ln186_1037_fu_22916_p1 = $signed(local_temp_V_1175_fu_22144_p4);
[2025-05-17 16:17:40,483]       |                                    ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15784:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15784 | assign sext_ln186_1038_fu_22934_p1 = $signed(select_ln90_551_fu_22926_p3);
[2025-05-17 16:17:40,483]       |                                    ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15786:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15786 | assign sext_ln186_1039_fu_22938_p1 = $signed(local_temp_V_1176_fu_22154_p4);
[2025-05-17 16:17:40,483]       |                                    ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15788:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15788 | assign sext_ln186_103_fu_5994_p1 = $signed(local_temp_V_696_fu_5210_p4);
[2025-05-17 16:17:40,483]       |                                  ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15790:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,483]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,483] 15790 | assign sext_ln186_1040_fu_22956_p1 = $signed(select_ln90_552_fu_22948_p3);
[2025-05-17 16:17:40,483]       |                                    ^
[2025-05-17 16:17:40,483] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15792:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15792 | assign sext_ln186_1041_fu_22960_p1 = $signed(local_temp_V_1177_fu_22164_p4);
[2025-05-17 16:17:40,484]       |                                    ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15794:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15794 | assign sext_ln186_1042_fu_22978_p1 = $signed(select_ln90_553_fu_22970_p3);
[2025-05-17 16:17:40,484]       |                                    ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15796:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15796 | assign sext_ln186_1043_fu_22982_p1 = $signed(local_temp_V_1178_fu_22174_p4);
[2025-05-17 16:17:40,484]       |                                    ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15798:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15798 | assign sext_ln186_1044_fu_23000_p1 = $signed(select_ln90_554_fu_22992_p3);
[2025-05-17 16:17:40,484]       |                                    ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15800:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15800 | assign sext_ln186_1045_fu_23004_p1 = $signed(local_temp_V_1179_fu_22184_p4);
[2025-05-17 16:17:40,484]       |                                    ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15802:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15802 | assign sext_ln186_1046_fu_23022_p1 = $signed(select_ln90_555_fu_23014_p3);
[2025-05-17 16:17:40,484]       |                                    ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15804:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15804 | assign sext_ln186_1047_fu_23026_p1 = $signed(local_temp_V_1180_fu_22194_p4);
[2025-05-17 16:17:40,484]       |                                    ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15806:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15806 | assign sext_ln186_1048_fu_23044_p1 = $signed(select_ln90_556_fu_23036_p3);
[2025-05-17 16:17:40,484]       |                                    ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15808:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15808 | assign sext_ln186_1049_fu_23048_p1 = $signed(local_temp_V_1181_fu_22204_p4);
[2025-05-17 16:17:40,484]       |                                    ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15810:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15810 | assign sext_ln186_104_fu_6012_p1 = $signed(select_ln90_72_fu_6004_p3);
[2025-05-17 16:17:40,484]       |                                  ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15812:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15812 | assign sext_ln186_1050_fu_23058_p1 = $signed(local_temp_V_1182_fu_22214_p4);
[2025-05-17 16:17:40,484]       |                                    ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15814:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15814 | assign sext_ln186_1051_fu_23076_p1 = $signed(select_ln90_558_fu_23068_p3);
[2025-05-17 16:17:40,484]       |                                    ^
[2025-05-17 16:17:40,484] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15816:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,484]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,484] 15816 | assign sext_ln186_1052_fu_23080_p1 = $signed(local_temp_V_1183_fu_22224_p4);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15818:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15818 | assign sext_ln186_1053_fu_23646_p1 = $signed(local_temp_V_1184_fu_23246_p4);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15820:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15820 | assign sext_ln186_1054_fu_23664_p1 = $signed(select_ln90_560_fu_23656_p3);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15822:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15822 | assign sext_ln186_1055_fu_23668_p1 = $signed(local_temp_V_1185_fu_23256_p4);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15824:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15824 | assign sext_ln186_1056_fu_23686_p1 = $signed(select_ln90_561_fu_23678_p3);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15826:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15826 | assign sext_ln186_1057_fu_23690_p1 = $signed(local_temp_V_1186_fu_23266_p4);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15828:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15828 | assign sext_ln186_1058_fu_23708_p1 = $signed(select_ln90_562_fu_23700_p3);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15830:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15830 | assign sext_ln186_1059_fu_23712_p1 = $signed(local_temp_V_1187_fu_23276_p4);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15832:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15832 | assign sext_ln186_105_fu_6016_p1 = $signed(local_temp_V_697_fu_5220_p4);
[2025-05-17 16:17:40,485]       |                                  ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15834:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15834 | assign sext_ln186_1060_fu_23730_p1 = $signed(select_ln90_563_fu_23722_p3);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15836:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15836 | assign sext_ln186_1061_fu_23734_p1 = $signed(local_temp_V_1188_fu_23286_p4);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15838:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15838 | assign sext_ln186_1062_fu_23752_p1 = $signed(select_ln90_564_fu_23744_p3);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15840:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,485]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,485] 15840 | assign sext_ln186_1063_fu_23756_p1 = $signed(local_temp_V_1189_fu_23296_p4);
[2025-05-17 16:17:40,485]       |                                    ^
[2025-05-17 16:17:40,485] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15842:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15842 | assign sext_ln186_1064_fu_23774_p1 = $signed(select_ln90_565_fu_23766_p3);
[2025-05-17 16:17:40,486]       |                                    ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15844:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15844 | assign sext_ln186_1065_fu_23778_p1 = $signed(local_temp_V_1190_fu_23306_p4);
[2025-05-17 16:17:40,486]       |                                    ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15846:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15846 | assign sext_ln186_1066_fu_23796_p1 = $signed(select_ln90_566_fu_23788_p3);
[2025-05-17 16:17:40,486]       |                                    ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15848:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15848 | assign sext_ln186_1067_fu_23800_p1 = $signed(local_temp_V_1191_fu_23316_p4);
[2025-05-17 16:17:40,486]       |                                    ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15850:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15850 | assign sext_ln186_1068_fu_23818_p1 = $signed(select_ln90_567_fu_23810_p3);
[2025-05-17 16:17:40,486]       |                                    ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15852:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15852 | assign sext_ln186_1069_fu_23822_p1 = $signed(local_temp_V_1192_fu_23326_p4);
[2025-05-17 16:17:40,486]       |                                    ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15854:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15854 | assign sext_ln186_106_fu_6034_p1 = $signed(select_ln90_73_fu_6026_p3);
[2025-05-17 16:17:40,486]       |                                  ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15856:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15856 | assign sext_ln186_1070_fu_23840_p1 = $signed(select_ln90_568_fu_23832_p3);
[2025-05-17 16:17:40,486]       |                                    ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15858:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15858 | assign sext_ln186_1071_fu_23844_p1 = $signed(local_temp_V_1193_fu_23336_p4);
[2025-05-17 16:17:40,486]       |                                    ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15860:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15860 | assign sext_ln186_1072_fu_23862_p1 = $signed(select_ln90_569_fu_23854_p3);
[2025-05-17 16:17:40,486]       |                                    ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15862:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15862 | assign sext_ln186_1073_fu_23866_p1 = $signed(local_temp_V_1194_fu_23346_p4);
[2025-05-17 16:17:40,486]       |                                    ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15864:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15864 | assign sext_ln186_1074_fu_23884_p1 = $signed(select_ln90_570_fu_23876_p3);
[2025-05-17 16:17:40,486]       |                                    ^
[2025-05-17 16:17:40,486] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15866:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,486]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,486] 15866 | assign sext_ln186_1075_fu_23888_p1 = $signed(local_temp_V_1195_fu_23356_p4);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15868:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15868 | assign sext_ln186_1076_fu_23906_p1 = $signed(select_ln90_571_fu_23898_p3);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15870:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15870 | assign sext_ln186_1077_fu_23910_p1 = $signed(local_temp_V_1196_fu_23366_p4);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15872:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15872 | assign sext_ln186_1078_fu_23928_p1 = $signed(select_ln90_572_fu_23920_p3);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15874:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15874 | assign sext_ln186_1079_fu_23932_p1 = $signed(local_temp_V_1197_fu_23376_p4);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15876:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15876 | assign sext_ln186_107_fu_6038_p1 = $signed(local_temp_V_698_fu_5230_p4);
[2025-05-17 16:17:40,487]       |                                  ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15878:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15878 | assign sext_ln186_1080_fu_23950_p1 = $signed(select_ln90_573_fu_23942_p3);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15880:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15880 | assign sext_ln186_1081_fu_23954_p1 = $signed(local_temp_V_1198_fu_23386_p4);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15882:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15882 | assign sext_ln186_1082_fu_23972_p1 = $signed(select_ln90_574_fu_23964_p3);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15884:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15884 | assign sext_ln186_1083_fu_23976_p1 = $signed(local_temp_V_1199_fu_23396_p4);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15886:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15886 | assign sext_ln186_1084_fu_23994_p1 = $signed(select_ln90_575_fu_23986_p3);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15888:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15888 | assign sext_ln186_1085_fu_23998_p1 = $signed(local_temp_V_1200_fu_23406_p4);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15890:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,487]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,487] 15890 | assign sext_ln186_1086_fu_24016_p1 = $signed(select_ln90_576_fu_24008_p3);
[2025-05-17 16:17:40,487]       |                                    ^
[2025-05-17 16:17:40,487] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15892:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15892 | assign sext_ln186_1087_fu_24020_p1 = $signed(local_temp_V_1201_fu_23416_p4);
[2025-05-17 16:17:40,488]       |                                    ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15894:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15894 | assign sext_ln186_1088_fu_24038_p1 = $signed(select_ln90_577_fu_24030_p3);
[2025-05-17 16:17:40,488]       |                                    ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15896:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15896 | assign sext_ln186_1089_fu_24042_p1 = $signed(local_temp_V_1202_fu_23426_p4);
[2025-05-17 16:17:40,488]       |                                    ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15898:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15898 | assign sext_ln186_108_fu_6056_p1 = $signed(select_ln90_74_fu_6048_p3);
[2025-05-17 16:17:40,488]       |                                  ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15900:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15900 | assign sext_ln186_1090_fu_24060_p1 = $signed(select_ln90_578_fu_24052_p3);
[2025-05-17 16:17:40,488]       |                                    ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15902:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15902 | assign sext_ln186_1091_fu_24064_p1 = $signed(local_temp_V_1203_fu_23436_p4);
[2025-05-17 16:17:40,488]       |                                    ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15904:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15904 | assign sext_ln186_1092_fu_24082_p1 = $signed(select_ln90_579_fu_24074_p3);
[2025-05-17 16:17:40,488]       |                                    ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15906:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15906 | assign sext_ln186_1093_fu_24086_p1 = $signed(local_temp_V_1204_fu_23446_p4);
[2025-05-17 16:17:40,488]       |                                    ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15908:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15908 | assign sext_ln186_1094_fu_24104_p1 = $signed(select_ln90_580_fu_24096_p3);
[2025-05-17 16:17:40,488]       |                                    ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15910:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15910 | assign sext_ln186_1095_fu_24108_p1 = $signed(local_temp_V_1205_fu_23456_p4);
[2025-05-17 16:17:40,488]       |                                    ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15912:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15912 | assign sext_ln186_1096_fu_24126_p1 = $signed(select_ln90_581_fu_24118_p3);
[2025-05-17 16:17:40,488]       |                                    ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15914:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,488] 15914 | assign sext_ln186_1097_fu_24130_p1 = $signed(local_temp_V_1206_fu_23466_p4);
[2025-05-17 16:17:40,488]       |                                    ^
[2025-05-17 16:17:40,488] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15916:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,488]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15916 | assign sext_ln186_1098_fu_24148_p1 = $signed(select_ln90_582_fu_24140_p3);
[2025-05-17 16:17:40,489]       |                                    ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15918:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15918 | assign sext_ln186_1099_fu_24152_p1 = $signed(local_temp_V_1207_fu_23476_p4);
[2025-05-17 16:17:40,489]       |                                    ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15920:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15920 | assign sext_ln186_109_fu_6060_p1 = $signed(local_temp_V_699_fu_5240_p4);
[2025-05-17 16:17:40,489]       |                                  ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15922:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15922 | assign sext_ln186_10_fu_3896_p1 = $signed(local_temp_V_635_fu_3276_p4);
[2025-05-17 16:17:40,489]       |                                 ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15924:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15924 | assign sext_ln186_1100_fu_24170_p1 = $signed(select_ln90_583_fu_24162_p3);
[2025-05-17 16:17:40,489]       |                                    ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15926:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15926 | assign sext_ln186_1101_fu_24174_p1 = $signed(local_temp_V_1208_fu_23486_p4);
[2025-05-17 16:17:40,489]       |                                    ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15928:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15928 | assign sext_ln186_1102_fu_24192_p1 = $signed(select_ln90_584_fu_24184_p3);
[2025-05-17 16:17:40,489]       |                                    ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15930:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15930 | assign sext_ln186_1103_fu_24196_p1 = $signed(local_temp_V_1209_fu_23496_p4);
[2025-05-17 16:17:40,489]       |                                    ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15932:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15932 | assign sext_ln186_1104_fu_24214_p1 = $signed(select_ln90_585_fu_24206_p3);
[2025-05-17 16:17:40,489]       |                                    ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15934:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15934 | assign sext_ln186_1105_fu_24218_p1 = $signed(local_temp_V_1210_fu_23506_p4);
[2025-05-17 16:17:40,489]       |                                    ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15936:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15936 | assign sext_ln186_1106_fu_24236_p1 = $signed(select_ln90_586_fu_24228_p3);
[2025-05-17 16:17:40,489]       |                                    ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15938:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15938 | assign sext_ln186_1107_fu_24240_p1 = $signed(local_temp_V_1211_fu_23516_p4);
[2025-05-17 16:17:40,489]       |                                    ^
[2025-05-17 16:17:40,489] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15940:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,489]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,489] 15940 | assign sext_ln186_1108_fu_24258_p1 = $signed(select_ln90_587_fu_24250_p3);
[2025-05-17 16:17:40,489]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15942:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15942 | assign sext_ln186_1109_fu_24262_p1 = $signed(local_temp_V_1212_fu_23526_p4);
[2025-05-17 16:17:40,490]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15944:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15944 | assign sext_ln186_110_fu_6078_p1 = $signed(select_ln90_75_fu_6070_p3);
[2025-05-17 16:17:40,490]       |                                  ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15946:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15946 | assign sext_ln186_1110_fu_24280_p1 = $signed(select_ln90_588_fu_24272_p3);
[2025-05-17 16:17:40,490]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15948:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15948 | assign sext_ln186_1111_fu_24284_p1 = $signed(local_temp_V_1213_fu_23536_p4);
[2025-05-17 16:17:40,490]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15950:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15950 | assign sext_ln186_1112_fu_24302_p1 = $signed(select_ln90_589_fu_24294_p3);
[2025-05-17 16:17:40,490]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15952:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15952 | assign sext_ln186_1113_fu_24306_p1 = $signed(local_temp_V_1214_fu_23546_p4);
[2025-05-17 16:17:40,490]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15954:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15954 | assign sext_ln186_1114_fu_24324_p1 = $signed(select_ln90_590_fu_24316_p3);
[2025-05-17 16:17:40,490]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15956:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15956 | assign sext_ln186_1115_fu_24328_p1 = $signed(local_temp_V_1215_fu_23556_p4);
[2025-05-17 16:17:40,490]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15958:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15958 | assign sext_ln186_1116_fu_24346_p1 = $signed(select_ln90_591_fu_24338_p3);
[2025-05-17 16:17:40,490]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15960:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15960 | assign sext_ln186_1117_fu_24350_p1 = $signed(local_temp_V_1216_fu_23566_p4);
[2025-05-17 16:17:40,490]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15962:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15962 | assign sext_ln186_1118_fu_24368_p1 = $signed(select_ln90_592_fu_24360_p3);
[2025-05-17 16:17:40,490]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15964:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,490] 15964 | assign sext_ln186_1119_fu_24372_p1 = $signed(local_temp_V_1217_fu_23576_p4);
[2025-05-17 16:17:40,490]       |                                    ^
[2025-05-17 16:17:40,490] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15966:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,490]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15966 | assign sext_ln186_111_fu_6082_p1 = $signed(local_temp_V_700_fu_5250_p4);
[2025-05-17 16:17:40,491]       |                                  ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15968:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15968 | assign sext_ln186_1120_fu_24390_p1 = $signed(select_ln90_593_fu_24382_p3);
[2025-05-17 16:17:40,491]       |                                    ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15970:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15970 | assign sext_ln186_1121_fu_24394_p1 = $signed(local_temp_V_1218_fu_23586_p4);
[2025-05-17 16:17:40,491]       |                                    ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15972:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15972 | assign sext_ln186_1122_fu_24412_p1 = $signed(select_ln90_594_fu_24404_p3);
[2025-05-17 16:17:40,491]       |                                    ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15974:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15974 | assign sext_ln186_1123_fu_24416_p1 = $signed(local_temp_V_1219_fu_23596_p4);
[2025-05-17 16:17:40,491]       |                                    ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15976:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15976 | assign sext_ln186_1124_fu_24434_p1 = $signed(select_ln90_595_fu_24426_p3);
[2025-05-17 16:17:40,491]       |                                    ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15978:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15978 | assign sext_ln186_1125_fu_24438_p1 = $signed(local_temp_V_1220_fu_23606_p4);
[2025-05-17 16:17:40,491]       |                                    ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15980:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15980 | assign sext_ln186_1126_fu_24456_p1 = $signed(select_ln90_596_fu_24448_p3);
[2025-05-17 16:17:40,491]       |                                    ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15982:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15982 | assign sext_ln186_1127_fu_24460_p1 = $signed(local_temp_V_1221_fu_23616_p4);
[2025-05-17 16:17:40,491]       |                                    ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15984:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15984 | assign sext_ln186_1128_fu_24470_p1 = $signed(local_temp_V_1222_fu_23626_p4);
[2025-05-17 16:17:40,491]       |                                    ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15986:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15986 | assign sext_ln186_1129_fu_24488_p1 = $signed(select_ln90_598_fu_24480_p3);
[2025-05-17 16:17:40,491]       |                                    ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15988:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15988 | assign sext_ln186_112_fu_6100_p1 = $signed(select_ln90_76_fu_6092_p3);
[2025-05-17 16:17:40,491]       |                                  ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15990:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,491]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,491] 15990 | assign sext_ln186_1130_fu_24492_p1 = $signed(local_temp_V_1223_fu_23636_p4);
[2025-05-17 16:17:40,491]       |                                    ^
[2025-05-17 16:17:40,491] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15992:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 15992 | assign sext_ln186_1131_fu_25058_p1 = $signed(local_temp_V_1224_fu_24658_p4);
[2025-05-17 16:17:40,492]       |                                    ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15994:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 15994 | assign sext_ln186_1132_fu_25076_p1 = $signed(select_ln90_600_fu_25068_p3);
[2025-05-17 16:17:40,492]       |                                    ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15996:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 15996 | assign sext_ln186_1133_fu_25080_p1 = $signed(local_temp_V_1225_fu_24668_p4);
[2025-05-17 16:17:40,492]       |                                    ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:15998:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 15998 | assign sext_ln186_1134_fu_25098_p1 = $signed(select_ln90_601_fu_25090_p3);
[2025-05-17 16:17:40,492]       |                                    ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16000:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 16000 | assign sext_ln186_1135_fu_25102_p1 = $signed(local_temp_V_1226_fu_24678_p4);
[2025-05-17 16:17:40,492]       |                                    ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16002:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 16002 | assign sext_ln186_1136_fu_25120_p1 = $signed(select_ln90_602_fu_25112_p3);
[2025-05-17 16:17:40,492]       |                                    ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16004:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 16004 | assign sext_ln186_1137_fu_25124_p1 = $signed(local_temp_V_1227_fu_24688_p4);
[2025-05-17 16:17:40,492]       |                                    ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16006:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 16006 | assign sext_ln186_1138_fu_25142_p1 = $signed(select_ln90_603_fu_25134_p3);
[2025-05-17 16:17:40,492]       |                                    ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16008:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 16008 | assign sext_ln186_1139_fu_25146_p1 = $signed(local_temp_V_1228_fu_24698_p4);
[2025-05-17 16:17:40,492]       |                                    ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16010:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 16010 | assign sext_ln186_113_fu_6104_p1 = $signed(local_temp_V_701_fu_5260_p4);
[2025-05-17 16:17:40,492]       |                                  ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16012:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 16012 | assign sext_ln186_1140_fu_25164_p1 = $signed(select_ln90_604_fu_25156_p3);
[2025-05-17 16:17:40,492]       |                                    ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16014:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,492] 16014 | assign sext_ln186_1141_fu_25168_p1 = $signed(local_temp_V_1229_fu_24708_p4);
[2025-05-17 16:17:40,492]       |                                    ^
[2025-05-17 16:17:40,492] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16016:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,492]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16016 | assign sext_ln186_1142_fu_25186_p1 = $signed(select_ln90_605_fu_25178_p3);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16018:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16018 | assign sext_ln186_1143_fu_25190_p1 = $signed(local_temp_V_1230_fu_24718_p4);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16020:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16020 | assign sext_ln186_1144_fu_25208_p1 = $signed(select_ln90_606_fu_25200_p3);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16022:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16022 | assign sext_ln186_1145_fu_25212_p1 = $signed(local_temp_V_1231_fu_24728_p4);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16024:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16024 | assign sext_ln186_1146_fu_25230_p1 = $signed(select_ln90_607_fu_25222_p3);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16026:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16026 | assign sext_ln186_1147_fu_25234_p1 = $signed(local_temp_V_1232_fu_24738_p4);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16028:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16028 | assign sext_ln186_1148_fu_25252_p1 = $signed(select_ln90_608_fu_25244_p3);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16030:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16030 | assign sext_ln186_1149_fu_25256_p1 = $signed(local_temp_V_1233_fu_24748_p4);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16032:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16032 | assign sext_ln186_114_fu_6114_p1 = $signed(local_temp_V_702_fu_5270_p4);
[2025-05-17 16:17:40,493]       |                                  ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16034:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16034 | assign sext_ln186_1150_fu_25274_p1 = $signed(select_ln90_609_fu_25266_p3);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16036:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16036 | assign sext_ln186_1151_fu_25278_p1 = $signed(local_temp_V_1234_fu_24758_p4);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16038:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16038 | assign sext_ln186_1152_fu_25296_p1 = $signed(select_ln90_610_fu_25288_p3);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,493] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16040:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,493]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,493] 16040 | assign sext_ln186_1153_fu_25300_p1 = $signed(local_temp_V_1235_fu_24768_p4);
[2025-05-17 16:17:40,493]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16042:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16042 | assign sext_ln186_1154_fu_25318_p1 = $signed(select_ln90_611_fu_25310_p3);
[2025-05-17 16:17:40,494]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16044:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16044 | assign sext_ln186_1155_fu_25322_p1 = $signed(local_temp_V_1236_fu_24778_p4);
[2025-05-17 16:17:40,494]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16046:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16046 | assign sext_ln186_1156_fu_25340_p1 = $signed(select_ln90_612_fu_25332_p3);
[2025-05-17 16:17:40,494]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16048:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16048 | assign sext_ln186_1157_fu_25344_p1 = $signed(local_temp_V_1237_fu_24788_p4);
[2025-05-17 16:17:40,494]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16050:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16050 | assign sext_ln186_1158_fu_25362_p1 = $signed(select_ln90_613_fu_25354_p3);
[2025-05-17 16:17:40,494]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16052:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16052 | assign sext_ln186_1159_fu_25366_p1 = $signed(local_temp_V_1238_fu_24798_p4);
[2025-05-17 16:17:40,494]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16054:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16054 | assign sext_ln186_115_fu_6132_p1 = $signed(select_ln90_78_fu_6124_p3);
[2025-05-17 16:17:40,494]       |                                  ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16056:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16056 | assign sext_ln186_1160_fu_25384_p1 = $signed(select_ln90_614_fu_25376_p3);
[2025-05-17 16:17:40,494]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16058:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16058 | assign sext_ln186_1161_fu_25388_p1 = $signed(local_temp_V_1239_fu_24808_p4);
[2025-05-17 16:17:40,494]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16060:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16060 | assign sext_ln186_1162_fu_25406_p1 = $signed(select_ln90_615_fu_25398_p3);
[2025-05-17 16:17:40,494]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16062:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16062 | assign sext_ln186_1163_fu_25410_p1 = $signed(local_temp_V_1240_fu_24818_p4);
[2025-05-17 16:17:40,494]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16064:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,494] 16064 | assign sext_ln186_1164_fu_25428_p1 = $signed(select_ln90_616_fu_25420_p3);
[2025-05-17 16:17:40,494]       |                                    ^
[2025-05-17 16:17:40,494] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16066:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,494]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16066 | assign sext_ln186_1165_fu_25432_p1 = $signed(local_temp_V_1241_fu_24828_p4);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16068:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16068 | assign sext_ln186_1166_fu_25450_p1 = $signed(select_ln90_617_fu_25442_p3);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16070:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16070 | assign sext_ln186_1167_fu_25454_p1 = $signed(local_temp_V_1242_fu_24838_p4);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16072:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16072 | assign sext_ln186_1168_fu_25472_p1 = $signed(select_ln90_618_fu_25464_p3);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16074:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16074 | assign sext_ln186_1169_fu_25476_p1 = $signed(local_temp_V_1243_fu_24848_p4);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16076:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16076 | assign sext_ln186_116_fu_6136_p1 = $signed(local_temp_V_703_fu_5280_p4);
[2025-05-17 16:17:40,495]       |                                  ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16078:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16078 | assign sext_ln186_1170_fu_25494_p1 = $signed(select_ln90_619_fu_25486_p3);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16080:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16080 | assign sext_ln186_1171_fu_25498_p1 = $signed(local_temp_V_1244_fu_24858_p4);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16082:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16082 | assign sext_ln186_1172_fu_25516_p1 = $signed(select_ln90_620_fu_25508_p3);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16084:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16084 | assign sext_ln186_1173_fu_25520_p1 = $signed(local_temp_V_1245_fu_24868_p4);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16086:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16086 | assign sext_ln186_1174_fu_25538_p1 = $signed(select_ln90_621_fu_25530_p3);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16088:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16088 | assign sext_ln186_1175_fu_25542_p1 = $signed(local_temp_V_1246_fu_24878_p4);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16090:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,495]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,495] 16090 | assign sext_ln186_1176_fu_25560_p1 = $signed(select_ln90_622_fu_25552_p3);
[2025-05-17 16:17:40,495]       |                                    ^
[2025-05-17 16:17:40,495] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16092:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16092 | assign sext_ln186_1177_fu_25564_p1 = $signed(local_temp_V_1247_fu_24888_p4);
[2025-05-17 16:17:40,496]       |                                    ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16094:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16094 | assign sext_ln186_1178_fu_25582_p1 = $signed(select_ln90_623_fu_25574_p3);
[2025-05-17 16:17:40,496]       |                                    ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16096:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16096 | assign sext_ln186_1179_fu_25586_p1 = $signed(local_temp_V_1248_fu_24898_p4);
[2025-05-17 16:17:40,496]       |                                    ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16098:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16098 | assign sext_ln186_117_fu_6702_p1 = $signed(local_temp_V_704_fu_6302_p4);
[2025-05-17 16:17:40,496]       |                                  ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16100:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16100 | assign sext_ln186_1180_fu_25604_p1 = $signed(select_ln90_624_fu_25596_p3);
[2025-05-17 16:17:40,496]       |                                    ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16102:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16102 | assign sext_ln186_1181_fu_25608_p1 = $signed(local_temp_V_1249_fu_24908_p4);
[2025-05-17 16:17:40,496]       |                                    ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16104:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16104 | assign sext_ln186_1182_fu_25626_p1 = $signed(select_ln90_625_fu_25618_p3);
[2025-05-17 16:17:40,496]       |                                    ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16106:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16106 | assign sext_ln186_1183_fu_25630_p1 = $signed(local_temp_V_1250_fu_24918_p4);
[2025-05-17 16:17:40,496]       |                                    ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16108:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16108 | assign sext_ln186_1184_fu_25648_p1 = $signed(select_ln90_626_fu_25640_p3);
[2025-05-17 16:17:40,496]       |                                    ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16110:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16110 | assign sext_ln186_1185_fu_25652_p1 = $signed(local_temp_V_1251_fu_24928_p4);
[2025-05-17 16:17:40,496]       |                                    ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16112:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16112 | assign sext_ln186_1186_fu_25670_p1 = $signed(select_ln90_627_fu_25662_p3);
[2025-05-17 16:17:40,496]       |                                    ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16114:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16114 | assign sext_ln186_1187_fu_25674_p1 = $signed(local_temp_V_1252_fu_24938_p4);
[2025-05-17 16:17:40,496]       |                                    ^
[2025-05-17 16:17:40,496] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16116:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,496]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,496] 16116 | assign sext_ln186_1188_fu_25692_p1 = $signed(select_ln90_628_fu_25684_p3);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16118:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16118 | assign sext_ln186_1189_fu_25696_p1 = $signed(local_temp_V_1253_fu_24948_p4);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16120:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16120 | assign sext_ln186_118_fu_6720_p1 = $signed(select_ln90_80_fu_6712_p3);
[2025-05-17 16:17:40,497]       |                                  ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16122:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16122 | assign sext_ln186_1190_fu_25714_p1 = $signed(select_ln90_629_fu_25706_p3);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16124:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16124 | assign sext_ln186_1191_fu_25718_p1 = $signed(local_temp_V_1254_fu_24958_p4);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16126:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16126 | assign sext_ln186_1192_fu_25736_p1 = $signed(select_ln90_630_fu_25728_p3);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16128:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16128 | assign sext_ln186_1193_fu_25740_p1 = $signed(local_temp_V_1255_fu_24968_p4);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16130:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16130 | assign sext_ln186_1194_fu_25758_p1 = $signed(select_ln90_631_fu_25750_p3);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16132:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16132 | assign sext_ln186_1195_fu_25762_p1 = $signed(local_temp_V_1256_fu_24978_p4);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16134:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16134 | assign sext_ln186_1196_fu_25780_p1 = $signed(select_ln90_632_fu_25772_p3);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16136:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16136 | assign sext_ln186_1197_fu_25784_p1 = $signed(local_temp_V_1257_fu_24988_p4);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16138:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16138 | assign sext_ln186_1198_fu_25802_p1 = $signed(select_ln90_633_fu_25794_p3);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16140:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,497]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,497] 16140 | assign sext_ln186_1199_fu_25806_p1 = $signed(local_temp_V_1258_fu_24998_p4);
[2025-05-17 16:17:40,497]       |                                    ^
[2025-05-17 16:17:40,497] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16142:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16142 | assign sext_ln186_119_fu_6724_p1 = $signed(local_temp_V_705_fu_6312_p4);
[2025-05-17 16:17:40,498]       |                                  ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16144:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16144 | assign sext_ln186_11_fu_3926_p1 = $signed(local_temp_V_636_fu_3286_p4);
[2025-05-17 16:17:40,498]       |                                 ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16146:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16146 | assign sext_ln186_1200_fu_25824_p1 = $signed(select_ln90_634_fu_25816_p3);
[2025-05-17 16:17:40,498]       |                                    ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16148:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16148 | assign sext_ln186_1201_fu_25828_p1 = $signed(local_temp_V_1259_fu_25008_p4);
[2025-05-17 16:17:40,498]       |                                    ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16150:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16150 | assign sext_ln186_1202_fu_25846_p1 = $signed(select_ln90_635_fu_25838_p3);
[2025-05-17 16:17:40,498]       |                                    ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16152:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16152 | assign sext_ln186_1203_fu_25850_p1 = $signed(local_temp_V_1260_fu_25018_p4);
[2025-05-17 16:17:40,498]       |                                    ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16154:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16154 | assign sext_ln186_1204_fu_25868_p1 = $signed(select_ln90_636_fu_25860_p3);
[2025-05-17 16:17:40,498]       |                                    ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16156:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16156 | assign sext_ln186_1205_fu_25872_p1 = $signed(local_temp_V_1261_fu_25028_p4);
[2025-05-17 16:17:40,498]       |                                    ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16158:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16158 | assign sext_ln186_1206_fu_25882_p1 = $signed(local_temp_V_1262_fu_25038_p4);
[2025-05-17 16:17:40,498]       |                                    ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16160:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16160 | assign sext_ln186_1207_fu_25900_p1 = $signed(select_ln90_638_fu_25892_p3);
[2025-05-17 16:17:40,498]       |                                    ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16162:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16162 | assign sext_ln186_1208_fu_25904_p1 = $signed(local_temp_V_1263_fu_25048_p4);
[2025-05-17 16:17:40,498]       |                                    ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16164:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16164 | assign sext_ln186_120_fu_6742_p1 = $signed(select_ln90_81_fu_6734_p3);
[2025-05-17 16:17:40,498]       |                                  ^
[2025-05-17 16:17:40,498] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16166:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,498]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,498] 16166 | assign sext_ln186_121_fu_6746_p1 = $signed(local_temp_V_706_fu_6322_p4);
[2025-05-17 16:17:40,498]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16168:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16168 | assign sext_ln186_122_fu_6764_p1 = $signed(select_ln90_82_fu_6756_p3);
[2025-05-17 16:17:40,499]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16170:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16170 | assign sext_ln186_123_fu_6768_p1 = $signed(local_temp_V_707_fu_6332_p4);
[2025-05-17 16:17:40,499]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16172:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16172 | assign sext_ln186_124_fu_6786_p1 = $signed(select_ln90_83_fu_6778_p3);
[2025-05-17 16:17:40,499]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16174:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16174 | assign sext_ln186_125_fu_6790_p1 = $signed(local_temp_V_708_fu_6342_p4);
[2025-05-17 16:17:40,499]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16176:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16176 | assign sext_ln186_126_fu_6808_p1 = $signed(select_ln90_84_fu_6800_p3);
[2025-05-17 16:17:40,499]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16178:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16178 | assign sext_ln186_127_fu_6812_p1 = $signed(local_temp_V_709_fu_6352_p4);
[2025-05-17 16:17:40,499]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16180:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16180 | assign sext_ln186_128_fu_6830_p1 = $signed(select_ln90_85_fu_6822_p3);
[2025-05-17 16:17:40,499]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16182:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16182 | assign sext_ln186_129_fu_6834_p1 = $signed(local_temp_V_710_fu_6362_p4);
[2025-05-17 16:17:40,499]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16184:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16184 | assign sext_ln186_12_fu_3956_p1 = $signed(local_temp_V_637_fu_3296_p4);
[2025-05-17 16:17:40,499]       |                                 ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16186:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16186 | assign sext_ln186_130_fu_6852_p1 = $signed(select_ln90_86_fu_6844_p3);
[2025-05-17 16:17:40,499]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16188:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16188 | assign sext_ln186_131_fu_6856_p1 = $signed(local_temp_V_711_fu_6372_p4);
[2025-05-17 16:17:40,499]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16190:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16190 | assign sext_ln186_132_fu_6874_p1 = $signed(select_ln90_87_fu_6866_p3);
[2025-05-17 16:17:40,499]       |                                  ^
[2025-05-17 16:17:40,499] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16192:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,499]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,499] 16192 | assign sext_ln186_133_fu_6878_p1 = $signed(local_temp_V_712_fu_6382_p4);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16194:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16194 | assign sext_ln186_134_fu_6896_p1 = $signed(select_ln90_88_fu_6888_p3);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16196:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16196 | assign sext_ln186_135_fu_6900_p1 = $signed(local_temp_V_713_fu_6392_p4);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16198:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16198 | assign sext_ln186_136_fu_6918_p1 = $signed(select_ln90_89_fu_6910_p3);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16200:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16200 | assign sext_ln186_137_fu_6922_p1 = $signed(local_temp_V_714_fu_6402_p4);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16202:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16202 | assign sext_ln186_138_fu_6940_p1 = $signed(select_ln90_90_fu_6932_p3);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16204:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16204 | assign sext_ln186_139_fu_6944_p1 = $signed(local_temp_V_715_fu_6412_p4);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16206:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16206 | assign sext_ln186_13_fu_3986_p1 = $signed(local_temp_V_638_fu_3306_p4);
[2025-05-17 16:17:40,500]       |                                 ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16208:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16208 | assign sext_ln186_140_fu_6962_p1 = $signed(select_ln90_91_fu_6954_p3);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16210:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16210 | assign sext_ln186_141_fu_6966_p1 = $signed(local_temp_V_716_fu_6422_p4);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16212:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16212 | assign sext_ln186_142_fu_6984_p1 = $signed(select_ln90_92_fu_6976_p3);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16214:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16214 | assign sext_ln186_143_fu_6988_p1 = $signed(local_temp_V_717_fu_6432_p4);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16216:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,500] 16216 | assign sext_ln186_144_fu_7006_p1 = $signed(select_ln90_93_fu_6998_p3);
[2025-05-17 16:17:40,500]       |                                  ^
[2025-05-17 16:17:40,500] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16218:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,500]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16218 | assign sext_ln186_145_fu_7010_p1 = $signed(local_temp_V_718_fu_6442_p4);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16220:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16220 | assign sext_ln186_146_fu_7028_p1 = $signed(select_ln90_94_fu_7020_p3);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16222:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16222 | assign sext_ln186_147_fu_7032_p1 = $signed(local_temp_V_719_fu_6452_p4);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16224:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16224 | assign sext_ln186_148_fu_7050_p1 = $signed(select_ln90_95_fu_7042_p3);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16226:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16226 | assign sext_ln186_149_fu_7054_p1 = $signed(local_temp_V_720_fu_6462_p4);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16228:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16228 | assign sext_ln186_14_fu_4016_p1 = $signed(local_temp_V_639_fu_3316_p4);
[2025-05-17 16:17:40,501]       |                                 ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16230:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16230 | assign sext_ln186_150_fu_7072_p1 = $signed(select_ln90_96_fu_7064_p3);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16232:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16232 | assign sext_ln186_151_fu_7076_p1 = $signed(local_temp_V_721_fu_6472_p4);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16234:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16234 | assign sext_ln186_152_fu_7094_p1 = $signed(select_ln90_97_fu_7086_p3);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16236:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16236 | assign sext_ln186_153_fu_7098_p1 = $signed(local_temp_V_722_fu_6482_p4);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16238:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16238 | assign sext_ln186_154_fu_7116_p1 = $signed(select_ln90_98_fu_7108_p3);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16240:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16240 | assign sext_ln186_155_fu_7120_p1 = $signed(local_temp_V_723_fu_6492_p4);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,501] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16242:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,501]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,501] 16242 | assign sext_ln186_156_fu_7138_p1 = $signed(select_ln90_99_fu_7130_p3);
[2025-05-17 16:17:40,501]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16244:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16244 | assign sext_ln186_157_fu_7142_p1 = $signed(local_temp_V_724_fu_6502_p4);
[2025-05-17 16:17:40,502]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16246:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16246 | assign sext_ln186_158_fu_7160_p1 = $signed(select_ln90_100_fu_7152_p3);
[2025-05-17 16:17:40,502]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16248:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16248 | assign sext_ln186_159_fu_7164_p1 = $signed(local_temp_V_725_fu_6512_p4);
[2025-05-17 16:17:40,502]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16250:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16250 | assign sext_ln186_15_fu_4046_p1 = $signed(local_temp_V_640_fu_3326_p4);
[2025-05-17 16:17:40,502]       |                                 ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16252:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16252 | assign sext_ln186_160_fu_7182_p1 = $signed(select_ln90_101_fu_7174_p3);
[2025-05-17 16:17:40,502]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16254:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16254 | assign sext_ln186_161_fu_7186_p1 = $signed(local_temp_V_726_fu_6522_p4);
[2025-05-17 16:17:40,502]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16256:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16256 | assign sext_ln186_162_fu_7204_p1 = $signed(select_ln90_102_fu_7196_p3);
[2025-05-17 16:17:40,502]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16258:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16258 | assign sext_ln186_163_fu_7208_p1 = $signed(local_temp_V_727_fu_6532_p4);
[2025-05-17 16:17:40,502]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16260:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16260 | assign sext_ln186_164_fu_7226_p1 = $signed(select_ln90_103_fu_7218_p3);
[2025-05-17 16:17:40,502]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16262:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16262 | assign sext_ln186_165_fu_7230_p1 = $signed(local_temp_V_728_fu_6542_p4);
[2025-05-17 16:17:40,502]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16264:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16264 | assign sext_ln186_166_fu_7248_p1 = $signed(select_ln90_104_fu_7240_p3);
[2025-05-17 16:17:40,502]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16266:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16266 | assign sext_ln186_167_fu_7252_p1 = $signed(local_temp_V_729_fu_6552_p4);
[2025-05-17 16:17:40,502]       |                                  ^
[2025-05-17 16:17:40,502] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16268:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,502]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,502] 16268 | assign sext_ln186_168_fu_7270_p1 = $signed(select_ln90_105_fu_7262_p3);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16270:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16270 | assign sext_ln186_169_fu_7274_p1 = $signed(local_temp_V_730_fu_6562_p4);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16272:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16272 | assign sext_ln186_16_fu_4076_p1 = $signed(local_temp_V_641_fu_3336_p4);
[2025-05-17 16:17:40,503]       |                                 ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16274:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16274 | assign sext_ln186_170_fu_7292_p1 = $signed(select_ln90_106_fu_7284_p3);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16276:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16276 | assign sext_ln186_171_fu_7296_p1 = $signed(local_temp_V_731_fu_6572_p4);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16278:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16278 | assign sext_ln186_172_fu_7314_p1 = $signed(select_ln90_107_fu_7306_p3);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16280:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16280 | assign sext_ln186_173_fu_7318_p1 = $signed(local_temp_V_732_fu_6582_p4);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16282:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16282 | assign sext_ln186_174_fu_7336_p1 = $signed(select_ln90_108_fu_7328_p3);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16284:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16284 | assign sext_ln186_175_fu_7340_p1 = $signed(local_temp_V_733_fu_6592_p4);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16286:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16286 | assign sext_ln186_176_fu_7358_p1 = $signed(select_ln90_109_fu_7350_p3);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16288:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16288 | assign sext_ln186_177_fu_7362_p1 = $signed(local_temp_V_734_fu_6602_p4);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16290:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16290 | assign sext_ln186_178_fu_7380_p1 = $signed(select_ln90_110_fu_7372_p3);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16292:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,503]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,503] 16292 | assign sext_ln186_179_fu_7384_p1 = $signed(local_temp_V_735_fu_6612_p4);
[2025-05-17 16:17:40,503]       |                                  ^
[2025-05-17 16:17:40,503] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16294:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16294 | assign sext_ln186_17_fu_4106_p1 = $signed(local_temp_V_642_fu_3346_p4);
[2025-05-17 16:17:40,504]       |                                 ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16296:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16296 | assign sext_ln186_180_fu_7402_p1 = $signed(select_ln90_111_fu_7394_p3);
[2025-05-17 16:17:40,504]       |                                  ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16298:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16298 | assign sext_ln186_181_fu_7406_p1 = $signed(local_temp_V_736_fu_6622_p4);
[2025-05-17 16:17:40,504]       |                                  ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16300:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16300 | assign sext_ln186_182_fu_7424_p1 = $signed(select_ln90_112_fu_7416_p3);
[2025-05-17 16:17:40,504]       |                                  ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16302:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16302 | assign sext_ln186_183_fu_7428_p1 = $signed(local_temp_V_737_fu_6632_p4);
[2025-05-17 16:17:40,504]       |                                  ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16304:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16304 | assign sext_ln186_184_fu_7446_p1 = $signed(select_ln90_113_fu_7438_p3);
[2025-05-17 16:17:40,504]       |                                  ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16306:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16306 | assign sext_ln186_185_fu_7450_p1 = $signed(local_temp_V_738_fu_6642_p4);
[2025-05-17 16:17:40,504]       |                                  ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16308:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16308 | assign sext_ln186_186_fu_7468_p1 = $signed(select_ln90_114_fu_7460_p3);
[2025-05-17 16:17:40,504]       |                                  ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16310:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16310 | assign sext_ln186_187_fu_7472_p1 = $signed(local_temp_V_739_fu_6652_p4);
[2025-05-17 16:17:40,504]       |                                  ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16312:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16312 | assign sext_ln186_188_fu_7490_p1 = $signed(select_ln90_115_fu_7482_p3);
[2025-05-17 16:17:40,504]       |                                  ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16314:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16314 | assign sext_ln186_189_fu_7494_p1 = $signed(local_temp_V_740_fu_6662_p4);
[2025-05-17 16:17:40,504]       |                                  ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16316:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16316 | assign sext_ln186_18_fu_4136_p1 = $signed(local_temp_V_643_fu_3356_p4);
[2025-05-17 16:17:40,504]       |                                 ^
[2025-05-17 16:17:40,504] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16318:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,504]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,504] 16318 | assign sext_ln186_190_fu_7512_p1 = $signed(select_ln90_116_fu_7504_p3);
[2025-05-17 16:17:40,504]       |                                  ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16320:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16320 | assign sext_ln186_191_fu_7516_p1 = $signed(local_temp_V_741_fu_6672_p4);
[2025-05-17 16:17:40,505]       |                                  ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16322:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16322 | assign sext_ln186_192_fu_7526_p1 = $signed(local_temp_V_742_fu_6682_p4);
[2025-05-17 16:17:40,505]       |                                  ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16324:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16324 | assign sext_ln186_193_fu_7544_p1 = $signed(select_ln90_118_fu_7536_p3);
[2025-05-17 16:17:40,505]       |                                  ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16326:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16326 | assign sext_ln186_194_fu_7548_p1 = $signed(local_temp_V_743_fu_6692_p4);
[2025-05-17 16:17:40,505]       |                                  ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16328:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16328 | assign sext_ln186_195_fu_8114_p1 = $signed(local_temp_V_744_fu_7714_p4);
[2025-05-17 16:17:40,505]       |                                  ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16330:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16330 | assign sext_ln186_196_fu_8132_p1 = $signed(select_ln90_120_fu_8124_p3);
[2025-05-17 16:17:40,505]       |                                  ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16332:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16332 | assign sext_ln186_197_fu_8136_p1 = $signed(local_temp_V_745_fu_7724_p4);
[2025-05-17 16:17:40,505]       |                                  ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16334:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16334 | assign sext_ln186_198_fu_8154_p1 = $signed(select_ln90_121_fu_8146_p3);
[2025-05-17 16:17:40,505]       |                                  ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16336:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16336 | assign sext_ln186_199_fu_8158_p1 = $signed(local_temp_V_746_fu_7734_p4);
[2025-05-17 16:17:40,505]       |                                  ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16338:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16338 | assign sext_ln186_19_fu_4166_p1 = $signed(local_temp_V_644_fu_3366_p4);
[2025-05-17 16:17:40,505]       |                                 ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16340:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16340 | assign sext_ln186_1_fu_3626_p1 = $signed(local_temp_V_626_fu_3186_p4);
[2025-05-17 16:17:40,505]       |                                ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16342:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,505] 16342 | assign sext_ln186_200_fu_8176_p1 = $signed(select_ln90_122_fu_8168_p3);
[2025-05-17 16:17:40,505]       |                                  ^
[2025-05-17 16:17:40,505] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16344:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,505]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16344 | assign sext_ln186_201_fu_8180_p1 = $signed(local_temp_V_747_fu_7744_p4);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16346:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16346 | assign sext_ln186_202_fu_8198_p1 = $signed(select_ln90_123_fu_8190_p3);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16348:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16348 | assign sext_ln186_203_fu_8202_p1 = $signed(local_temp_V_748_fu_7754_p4);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16350:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16350 | assign sext_ln186_204_fu_8220_p1 = $signed(select_ln90_124_fu_8212_p3);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16352:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16352 | assign sext_ln186_205_fu_8224_p1 = $signed(local_temp_V_749_fu_7764_p4);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16354:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16354 | assign sext_ln186_206_fu_8242_p1 = $signed(select_ln90_125_fu_8234_p3);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16356:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16356 | assign sext_ln186_207_fu_8246_p1 = $signed(local_temp_V_750_fu_7774_p4);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16358:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16358 | assign sext_ln186_208_fu_8264_p1 = $signed(select_ln90_126_fu_8256_p3);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16360:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16360 | assign sext_ln186_209_fu_8268_p1 = $signed(local_temp_V_751_fu_7784_p4);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16362:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16362 | assign sext_ln186_20_fu_4196_p1 = $signed(local_temp_V_645_fu_3376_p4);
[2025-05-17 16:17:40,506]       |                                 ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16364:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16364 | assign sext_ln186_210_fu_8286_p1 = $signed(select_ln90_127_fu_8278_p3);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16366:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16366 | assign sext_ln186_211_fu_8290_p1 = $signed(local_temp_V_752_fu_7794_p4);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,506] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16368:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,506]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,506] 16368 | assign sext_ln186_212_fu_8308_p1 = $signed(select_ln90_128_fu_8300_p3);
[2025-05-17 16:17:40,506]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16370:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16370 | assign sext_ln186_213_fu_8312_p1 = $signed(local_temp_V_753_fu_7804_p4);
[2025-05-17 16:17:40,507]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16372:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16372 | assign sext_ln186_214_fu_8330_p1 = $signed(select_ln90_129_fu_8322_p3);
[2025-05-17 16:17:40,507]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16374:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16374 | assign sext_ln186_215_fu_8334_p1 = $signed(local_temp_V_754_fu_7814_p4);
[2025-05-17 16:17:40,507]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16376:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16376 | assign sext_ln186_216_fu_8352_p1 = $signed(select_ln90_130_fu_8344_p3);
[2025-05-17 16:17:40,507]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16378:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16378 | assign sext_ln186_217_fu_8356_p1 = $signed(local_temp_V_755_fu_7824_p4);
[2025-05-17 16:17:40,507]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16380:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16380 | assign sext_ln186_218_fu_8374_p1 = $signed(select_ln90_131_fu_8366_p3);
[2025-05-17 16:17:40,507]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16382:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16382 | assign sext_ln186_219_fu_8378_p1 = $signed(local_temp_V_756_fu_7834_p4);
[2025-05-17 16:17:40,507]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16384:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16384 | assign sext_ln186_21_fu_4226_p1 = $signed(local_temp_V_646_fu_3386_p4);
[2025-05-17 16:17:40,507]       |                                 ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16386:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16386 | assign sext_ln186_220_fu_8396_p1 = $signed(select_ln90_132_fu_8388_p3);
[2025-05-17 16:17:40,507]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16388:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16388 | assign sext_ln186_221_fu_8400_p1 = $signed(local_temp_V_757_fu_7844_p4);
[2025-05-17 16:17:40,507]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16390:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16390 | assign sext_ln186_222_fu_8418_p1 = $signed(select_ln90_133_fu_8410_p3);
[2025-05-17 16:17:40,507]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16392:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,507] 16392 | assign sext_ln186_223_fu_8422_p1 = $signed(local_temp_V_758_fu_7854_p4);
[2025-05-17 16:17:40,507]       |                                  ^
[2025-05-17 16:17:40,507] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16394:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,507]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16394 | assign sext_ln186_224_fu_8440_p1 = $signed(select_ln90_134_fu_8432_p3);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16396:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16396 | assign sext_ln186_225_fu_8444_p1 = $signed(local_temp_V_759_fu_7864_p4);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16398:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16398 | assign sext_ln186_226_fu_8462_p1 = $signed(select_ln90_135_fu_8454_p3);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16400:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16400 | assign sext_ln186_227_fu_8466_p1 = $signed(local_temp_V_760_fu_7874_p4);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16402:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16402 | assign sext_ln186_228_fu_8484_p1 = $signed(select_ln90_136_fu_8476_p3);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16404:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16404 | assign sext_ln186_229_fu_8488_p1 = $signed(local_temp_V_761_fu_7884_p4);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16406:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16406 | assign sext_ln186_22_fu_4256_p1 = $signed(local_temp_V_647_fu_3396_p4);
[2025-05-17 16:17:40,508]       |                                 ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16408:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16408 | assign sext_ln186_230_fu_8506_p1 = $signed(select_ln90_137_fu_8498_p3);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16410:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16410 | assign sext_ln186_231_fu_8510_p1 = $signed(local_temp_V_762_fu_7894_p4);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16412:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16412 | assign sext_ln186_232_fu_8528_p1 = $signed(select_ln90_138_fu_8520_p3);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16414:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16414 | assign sext_ln186_233_fu_8532_p1 = $signed(local_temp_V_763_fu_7904_p4);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16416:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16416 | assign sext_ln186_234_fu_8550_p1 = $signed(select_ln90_139_fu_8542_p3);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16418:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,508]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,508] 16418 | assign sext_ln186_235_fu_8554_p1 = $signed(local_temp_V_764_fu_7914_p4);
[2025-05-17 16:17:40,508]       |                                  ^
[2025-05-17 16:17:40,508] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16420:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16420 | assign sext_ln186_236_fu_8572_p1 = $signed(select_ln90_140_fu_8564_p3);
[2025-05-17 16:17:40,509]       |                                  ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16422:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16422 | assign sext_ln186_237_fu_8576_p1 = $signed(local_temp_V_765_fu_7924_p4);
[2025-05-17 16:17:40,509]       |                                  ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16424:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16424 | assign sext_ln186_238_fu_8594_p1 = $signed(select_ln90_141_fu_8586_p3);
[2025-05-17 16:17:40,509]       |                                  ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16426:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16426 | assign sext_ln186_239_fu_8598_p1 = $signed(local_temp_V_766_fu_7934_p4);
[2025-05-17 16:17:40,509]       |                                  ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16428:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16428 | assign sext_ln186_23_fu_4286_p1 = $signed(local_temp_V_648_fu_3406_p4);
[2025-05-17 16:17:40,509]       |                                 ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16430:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16430 | assign sext_ln186_240_fu_8616_p1 = $signed(select_ln90_142_fu_8608_p3);
[2025-05-17 16:17:40,509]       |                                  ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16432:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16432 | assign sext_ln186_241_fu_8620_p1 = $signed(local_temp_V_767_fu_7944_p4);
[2025-05-17 16:17:40,509]       |                                  ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16434:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16434 | assign sext_ln186_242_fu_8638_p1 = $signed(select_ln90_143_fu_8630_p3);
[2025-05-17 16:17:40,509]       |                                  ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16436:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16436 | assign sext_ln186_243_fu_8642_p1 = $signed(local_temp_V_768_fu_7954_p4);
[2025-05-17 16:17:40,509]       |                                  ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16438:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16438 | assign sext_ln186_244_fu_8660_p1 = $signed(select_ln90_144_fu_8652_p3);
[2025-05-17 16:17:40,509]       |                                  ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16440:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16440 | assign sext_ln186_245_fu_8664_p1 = $signed(local_temp_V_769_fu_7964_p4);
[2025-05-17 16:17:40,509]       |                                  ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16442:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16442 | assign sext_ln186_246_fu_8682_p1 = $signed(select_ln90_145_fu_8674_p3);
[2025-05-17 16:17:40,509]       |                                  ^
[2025-05-17 16:17:40,509] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16444:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,509]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,509] 16444 | assign sext_ln186_247_fu_8686_p1 = $signed(local_temp_V_770_fu_7974_p4);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16446:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16446 | assign sext_ln186_248_fu_8704_p1 = $signed(select_ln90_146_fu_8696_p3);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16448:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16448 | assign sext_ln186_249_fu_8708_p1 = $signed(local_temp_V_771_fu_7984_p4);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16450:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16450 | assign sext_ln186_24_fu_4316_p1 = $signed(local_temp_V_649_fu_3416_p4);
[2025-05-17 16:17:40,510]       |                                 ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16452:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16452 | assign sext_ln186_250_fu_8726_p1 = $signed(select_ln90_147_fu_8718_p3);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16454:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16454 | assign sext_ln186_251_fu_8730_p1 = $signed(local_temp_V_772_fu_7994_p4);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16456:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16456 | assign sext_ln186_252_fu_8748_p1 = $signed(select_ln90_148_fu_8740_p3);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16458:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16458 | assign sext_ln186_253_fu_8752_p1 = $signed(local_temp_V_773_fu_8004_p4);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16460:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16460 | assign sext_ln186_254_fu_8770_p1 = $signed(select_ln90_149_fu_8762_p3);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16462:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16462 | assign sext_ln186_255_fu_8774_p1 = $signed(local_temp_V_774_fu_8014_p4);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16464:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16464 | assign sext_ln186_256_fu_8792_p1 = $signed(select_ln90_150_fu_8784_p3);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16466:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16466 | assign sext_ln186_257_fu_8796_p1 = $signed(local_temp_V_775_fu_8024_p4);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16468:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,510]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,510] 16468 | assign sext_ln186_258_fu_8814_p1 = $signed(select_ln90_151_fu_8806_p3);
[2025-05-17 16:17:40,510]       |                                  ^
[2025-05-17 16:17:40,510] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16470:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16470 | assign sext_ln186_259_fu_8818_p1 = $signed(local_temp_V_776_fu_8034_p4);
[2025-05-17 16:17:40,511]       |                                  ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16472:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16472 | assign sext_ln186_25_fu_4346_p1 = $signed(local_temp_V_650_fu_3426_p4);
[2025-05-17 16:17:40,511]       |                                 ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16474:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16474 | assign sext_ln186_260_fu_8836_p1 = $signed(select_ln90_152_fu_8828_p3);
[2025-05-17 16:17:40,511]       |                                  ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16476:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16476 | assign sext_ln186_261_fu_8840_p1 = $signed(local_temp_V_777_fu_8044_p4);
[2025-05-17 16:17:40,511]       |                                  ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16478:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16478 | assign sext_ln186_262_fu_8858_p1 = $signed(select_ln90_153_fu_8850_p3);
[2025-05-17 16:17:40,511]       |                                  ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16480:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16480 | assign sext_ln186_263_fu_8862_p1 = $signed(local_temp_V_778_fu_8054_p4);
[2025-05-17 16:17:40,511]       |                                  ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16482:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16482 | assign sext_ln186_264_fu_8880_p1 = $signed(select_ln90_154_fu_8872_p3);
[2025-05-17 16:17:40,511]       |                                  ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16484:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16484 | assign sext_ln186_265_fu_8884_p1 = $signed(local_temp_V_779_fu_8064_p4);
[2025-05-17 16:17:40,511]       |                                  ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16486:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16486 | assign sext_ln186_266_fu_8902_p1 = $signed(select_ln90_155_fu_8894_p3);
[2025-05-17 16:17:40,511]       |                                  ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16488:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16488 | assign sext_ln186_267_fu_8906_p1 = $signed(local_temp_V_780_fu_8074_p4);
[2025-05-17 16:17:40,511]       |                                  ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16490:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16490 | assign sext_ln186_268_fu_8924_p1 = $signed(select_ln90_156_fu_8916_p3);
[2025-05-17 16:17:40,511]       |                                  ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16492:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16492 | assign sext_ln186_269_fu_8928_p1 = $signed(local_temp_V_781_fu_8084_p4);
[2025-05-17 16:17:40,511]       |                                  ^
[2025-05-17 16:17:40,511] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16494:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,511]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,511] 16494 | assign sext_ln186_26_fu_4376_p1 = $signed(local_temp_V_651_fu_3436_p4);
[2025-05-17 16:17:40,512]       |                                 ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16496:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16496 | assign sext_ln186_270_fu_8938_p1 = $signed(local_temp_V_782_fu_8094_p4);
[2025-05-17 16:17:40,512]       |                                  ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16498:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16498 | assign sext_ln186_271_fu_8956_p1 = $signed(select_ln90_158_fu_8948_p3);
[2025-05-17 16:17:40,512]       |                                  ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16500:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16500 | assign sext_ln186_272_fu_8960_p1 = $signed(local_temp_V_783_fu_8104_p4);
[2025-05-17 16:17:40,512]       |                                  ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16502:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16502 | assign sext_ln186_273_fu_9526_p1 = $signed(local_temp_V_784_fu_9126_p4);
[2025-05-17 16:17:40,512]       |                                  ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16504:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16504 | assign sext_ln186_274_fu_9544_p1 = $signed(select_ln90_160_fu_9536_p3);
[2025-05-17 16:17:40,512]       |                                  ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16506:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16506 | assign sext_ln186_275_fu_9548_p1 = $signed(local_temp_V_785_fu_9136_p4);
[2025-05-17 16:17:40,512]       |                                  ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16508:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16508 | assign sext_ln186_276_fu_9566_p1 = $signed(select_ln90_161_fu_9558_p3);
[2025-05-17 16:17:40,512]       |                                  ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16510:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16510 | assign sext_ln186_277_fu_9570_p1 = $signed(local_temp_V_786_fu_9146_p4);
[2025-05-17 16:17:40,512]       |                                  ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16512:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16512 | assign sext_ln186_278_fu_9588_p1 = $signed(select_ln90_162_fu_9580_p3);
[2025-05-17 16:17:40,512]       |                                  ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16514:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16514 | assign sext_ln186_279_fu_9592_p1 = $signed(local_temp_V_787_fu_9156_p4);
[2025-05-17 16:17:40,512]       |                                  ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16516:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16516 | assign sext_ln186_27_fu_4406_p1 = $signed(local_temp_V_652_fu_3446_p4);
[2025-05-17 16:17:40,512]       |                                 ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16518:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,512]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,512] 16518 | assign sext_ln186_280_fu_9610_p1 = $signed(select_ln90_163_fu_9602_p3);
[2025-05-17 16:17:40,512]       |                                  ^
[2025-05-17 16:17:40,512] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16520:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16520 | assign sext_ln186_281_fu_9614_p1 = $signed(local_temp_V_788_fu_9166_p4);
[2025-05-17 16:17:40,513]       |                                  ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16522:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16522 | assign sext_ln186_282_fu_9632_p1 = $signed(select_ln90_164_fu_9624_p3);
[2025-05-17 16:17:40,513]       |                                  ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16524:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16524 | assign sext_ln186_283_fu_9636_p1 = $signed(local_temp_V_789_fu_9176_p4);
[2025-05-17 16:17:40,513]       |                                  ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16526:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16526 | assign sext_ln186_284_fu_9654_p1 = $signed(select_ln90_165_fu_9646_p3);
[2025-05-17 16:17:40,513]       |                                  ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16528:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16528 | assign sext_ln186_285_fu_9658_p1 = $signed(local_temp_V_790_fu_9186_p4);
[2025-05-17 16:17:40,513]       |                                  ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16530:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16530 | assign sext_ln186_286_fu_9676_p1 = $signed(select_ln90_166_fu_9668_p3);
[2025-05-17 16:17:40,513]       |                                  ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16532:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16532 | assign sext_ln186_287_fu_9680_p1 = $signed(local_temp_V_791_fu_9196_p4);
[2025-05-17 16:17:40,513]       |                                  ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16534:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16534 | assign sext_ln186_288_fu_9698_p1 = $signed(select_ln90_167_fu_9690_p3);
[2025-05-17 16:17:40,513]       |                                  ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16536:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16536 | assign sext_ln186_289_fu_9702_p1 = $signed(local_temp_V_792_fu_9206_p4);
[2025-05-17 16:17:40,513]       |                                  ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16538:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16538 | assign sext_ln186_28_fu_4436_p1 = $signed(local_temp_V_653_fu_3456_p4);
[2025-05-17 16:17:40,513]       |                                 ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16540:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16540 | assign sext_ln186_290_fu_9720_p1 = $signed(select_ln90_168_fu_9712_p3);
[2025-05-17 16:17:40,513]       |                                  ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16542:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,513] 16542 | assign sext_ln186_291_fu_9724_p1 = $signed(local_temp_V_793_fu_9216_p4);
[2025-05-17 16:17:40,513]       |                                  ^
[2025-05-17 16:17:40,513] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16544:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,513]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16544 | assign sext_ln186_292_fu_9742_p1 = $signed(select_ln90_169_fu_9734_p3);
[2025-05-17 16:17:40,514]       |                                  ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16546:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16546 | assign sext_ln186_293_fu_9746_p1 = $signed(local_temp_V_794_fu_9226_p4);
[2025-05-17 16:17:40,514]       |                                  ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16548:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16548 | assign sext_ln186_294_fu_9764_p1 = $signed(select_ln90_170_fu_9756_p3);
[2025-05-17 16:17:40,514]       |                                  ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16550:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16550 | assign sext_ln186_295_fu_9768_p1 = $signed(local_temp_V_795_fu_9236_p4);
[2025-05-17 16:17:40,514]       |                                  ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16552:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16552 | assign sext_ln186_296_fu_9786_p1 = $signed(select_ln90_171_fu_9778_p3);
[2025-05-17 16:17:40,514]       |                                  ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16554:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16554 | assign sext_ln186_297_fu_9790_p1 = $signed(local_temp_V_796_fu_9246_p4);
[2025-05-17 16:17:40,514]       |                                  ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16556:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16556 | assign sext_ln186_298_fu_9808_p1 = $signed(select_ln90_172_fu_9800_p3);
[2025-05-17 16:17:40,514]       |                                  ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16558:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16558 | assign sext_ln186_299_fu_9812_p1 = $signed(local_temp_V_797_fu_9256_p4);
[2025-05-17 16:17:40,514]       |                                  ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16560:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16560 | assign sext_ln186_29_fu_4466_p1 = $signed(local_temp_V_654_fu_3466_p4);
[2025-05-17 16:17:40,514]       |                                 ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16562:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16562 | assign sext_ln186_2_fu_3656_p1 = $signed(local_temp_V_627_fu_3196_p4);
[2025-05-17 16:17:40,514]       |                                ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16564:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16564 | assign sext_ln186_300_fu_9830_p1 = $signed(select_ln90_173_fu_9822_p3);
[2025-05-17 16:17:40,514]       |                                  ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16566:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16566 | assign sext_ln186_301_fu_9834_p1 = $signed(local_temp_V_798_fu_9266_p4);
[2025-05-17 16:17:40,514]       |                                  ^
[2025-05-17 16:17:40,514] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16568:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,514]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,514] 16568 | assign sext_ln186_302_fu_9852_p1 = $signed(select_ln90_174_fu_9844_p3);
[2025-05-17 16:17:40,514]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16570:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16570 | assign sext_ln186_303_fu_9856_p1 = $signed(local_temp_V_799_fu_9276_p4);
[2025-05-17 16:17:40,515]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16572:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16572 | assign sext_ln186_304_fu_9874_p1 = $signed(select_ln90_175_fu_9866_p3);
[2025-05-17 16:17:40,515]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16574:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16574 | assign sext_ln186_305_fu_9878_p1 = $signed(local_temp_V_800_fu_9286_p4);
[2025-05-17 16:17:40,515]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16576:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16576 | assign sext_ln186_306_fu_9896_p1 = $signed(select_ln90_176_fu_9888_p3);
[2025-05-17 16:17:40,515]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16578:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16578 | assign sext_ln186_307_fu_9900_p1 = $signed(local_temp_V_801_fu_9296_p4);
[2025-05-17 16:17:40,515]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16580:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16580 | assign sext_ln186_308_fu_9918_p1 = $signed(select_ln90_177_fu_9910_p3);
[2025-05-17 16:17:40,515]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16582:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16582 | assign sext_ln186_309_fu_9922_p1 = $signed(local_temp_V_802_fu_9306_p4);
[2025-05-17 16:17:40,515]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16584:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16584 | assign sext_ln186_30_fu_4496_p1 = $signed(local_temp_V_655_fu_3476_p4);
[2025-05-17 16:17:40,515]       |                                 ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16586:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16586 | assign sext_ln186_310_fu_9940_p1 = $signed(select_ln90_178_fu_9932_p3);
[2025-05-17 16:17:40,515]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16588:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16588 | assign sext_ln186_311_fu_9944_p1 = $signed(local_temp_V_803_fu_9316_p4);
[2025-05-17 16:17:40,515]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16590:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16590 | assign sext_ln186_312_fu_9962_p1 = $signed(select_ln90_179_fu_9954_p3);
[2025-05-17 16:17:40,515]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16592:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,515] 16592 | assign sext_ln186_313_fu_9966_p1 = $signed(local_temp_V_804_fu_9326_p4);
[2025-05-17 16:17:40,515]       |                                  ^
[2025-05-17 16:17:40,515] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16594:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,515]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16594 | assign sext_ln186_314_fu_9984_p1 = $signed(select_ln90_180_fu_9976_p3);
[2025-05-17 16:17:40,516]       |                                  ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16596:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16596 | assign sext_ln186_315_fu_9988_p1 = $signed(local_temp_V_805_fu_9336_p4);
[2025-05-17 16:17:40,516]       |                                  ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16598:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16598 | assign sext_ln186_316_fu_10006_p1 = $signed(select_ln90_181_fu_9998_p3);
[2025-05-17 16:17:40,516]       |                                   ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16600:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16600 | assign sext_ln186_317_fu_10010_p1 = $signed(local_temp_V_806_fu_9346_p4);
[2025-05-17 16:17:40,516]       |                                   ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16602:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16602 | assign sext_ln186_318_fu_10028_p1 = $signed(select_ln90_182_fu_10020_p3);
[2025-05-17 16:17:40,516]       |                                   ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16604:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16604 | assign sext_ln186_319_fu_10032_p1 = $signed(local_temp_V_807_fu_9356_p4);
[2025-05-17 16:17:40,516]       |                                   ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16606:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16606 | assign sext_ln186_31_fu_4526_p1 = $signed(local_temp_V_656_fu_3486_p4);
[2025-05-17 16:17:40,516]       |                                 ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16608:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16608 | assign sext_ln186_320_fu_10050_p1 = $signed(select_ln90_183_fu_10042_p3);
[2025-05-17 16:17:40,516]       |                                   ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16610:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16610 | assign sext_ln186_321_fu_10054_p1 = $signed(local_temp_V_808_fu_9366_p4);
[2025-05-17 16:17:40,516]       |                                   ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16612:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16612 | assign sext_ln186_322_fu_10072_p1 = $signed(select_ln90_184_fu_10064_p3);
[2025-05-17 16:17:40,516]       |                                   ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16614 | assign sext_ln186_323_fu_10076_p1 = $signed(local_temp_V_809_fu_9376_p4);
[2025-05-17 16:17:40,516]       |                                   ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16616:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16616 | assign sext_ln186_324_fu_10094_p1 = $signed(select_ln90_185_fu_10086_p3);
[2025-05-17 16:17:40,516]       |                                   ^
[2025-05-17 16:17:40,516] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16618:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,516]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,516] 16618 | assign sext_ln186_325_fu_10098_p1 = $signed(local_temp_V_810_fu_9386_p4);
[2025-05-17 16:17:40,516]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16620:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16620 | assign sext_ln186_326_fu_10116_p1 = $signed(select_ln90_186_fu_10108_p3);
[2025-05-17 16:17:40,517]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16622:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16622 | assign sext_ln186_327_fu_10120_p1 = $signed(local_temp_V_811_fu_9396_p4);
[2025-05-17 16:17:40,517]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16624:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16624 | assign sext_ln186_328_fu_10138_p1 = $signed(select_ln90_187_fu_10130_p3);
[2025-05-17 16:17:40,517]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16626:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16626 | assign sext_ln186_329_fu_10142_p1 = $signed(local_temp_V_812_fu_9406_p4);
[2025-05-17 16:17:40,517]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16628:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16628 | assign sext_ln186_32_fu_4556_p1 = $signed(local_temp_V_657_fu_3496_p4);
[2025-05-17 16:17:40,517]       |                                 ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16630:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16630 | assign sext_ln186_330_fu_10160_p1 = $signed(select_ln90_188_fu_10152_p3);
[2025-05-17 16:17:40,517]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16632:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16632 | assign sext_ln186_331_fu_10164_p1 = $signed(local_temp_V_813_fu_9416_p4);
[2025-05-17 16:17:40,517]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16634:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16634 | assign sext_ln186_332_fu_10182_p1 = $signed(select_ln90_189_fu_10174_p3);
[2025-05-17 16:17:40,517]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16636:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16636 | assign sext_ln186_333_fu_10186_p1 = $signed(local_temp_V_814_fu_9426_p4);
[2025-05-17 16:17:40,517]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16638:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16638 | assign sext_ln186_334_fu_10204_p1 = $signed(select_ln90_190_fu_10196_p3);
[2025-05-17 16:17:40,517]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16640:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16640 | assign sext_ln186_335_fu_10208_p1 = $signed(local_temp_V_815_fu_9436_p4);
[2025-05-17 16:17:40,517]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16642:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,517] 16642 | assign sext_ln186_336_fu_10226_p1 = $signed(select_ln90_191_fu_10218_p3);
[2025-05-17 16:17:40,517]       |                                   ^
[2025-05-17 16:17:40,517] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16644:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,517]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16644 | assign sext_ln186_337_fu_10230_p1 = $signed(local_temp_V_816_fu_9446_p4);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16646:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16646 | assign sext_ln186_338_fu_10248_p1 = $signed(select_ln90_192_fu_10240_p3);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16648:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16648 | assign sext_ln186_339_fu_10252_p1 = $signed(local_temp_V_817_fu_9456_p4);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16650:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16650 | assign sext_ln186_33_fu_4586_p1 = $signed(local_temp_V_658_fu_3506_p4);
[2025-05-17 16:17:40,518]       |                                 ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16652:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16652 | assign sext_ln186_340_fu_10270_p1 = $signed(select_ln90_193_fu_10262_p3);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16654:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16654 | assign sext_ln186_341_fu_10274_p1 = $signed(local_temp_V_818_fu_9466_p4);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16656:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16656 | assign sext_ln186_342_fu_10292_p1 = $signed(select_ln90_194_fu_10284_p3);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16658:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16658 | assign sext_ln186_343_fu_10296_p1 = $signed(local_temp_V_819_fu_9476_p4);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16660:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16660 | assign sext_ln186_344_fu_10314_p1 = $signed(select_ln90_195_fu_10306_p3);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16662:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16662 | assign sext_ln186_345_fu_10318_p1 = $signed(local_temp_V_820_fu_9486_p4);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16664:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16664 | assign sext_ln186_346_fu_10336_p1 = $signed(select_ln90_196_fu_10328_p3);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16666:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16666 | assign sext_ln186_347_fu_10340_p1 = $signed(local_temp_V_821_fu_9496_p4);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16668:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,518]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,518] 16668 | assign sext_ln186_348_fu_10350_p1 = $signed(local_temp_V_822_fu_9506_p4);
[2025-05-17 16:17:40,518]       |                                   ^
[2025-05-17 16:17:40,518] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16670:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16670 | assign sext_ln186_349_fu_10368_p1 = $signed(select_ln90_198_fu_10360_p3);
[2025-05-17 16:17:40,519]       |                                   ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16672:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16672 | assign sext_ln186_34_fu_4616_p1 = $signed(local_temp_V_659_fu_3516_p4);
[2025-05-17 16:17:40,519]       |                                 ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16674:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16674 | assign sext_ln186_350_fu_10372_p1 = $signed(local_temp_V_823_fu_9516_p4);
[2025-05-17 16:17:40,519]       |                                   ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16676:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16676 | assign sext_ln186_351_fu_10938_p1 = $signed(local_temp_V_824_fu_10538_p4);
[2025-05-17 16:17:40,519]       |                                   ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16678:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16678 | assign sext_ln186_352_fu_10956_p1 = $signed(select_ln90_200_fu_10948_p3);
[2025-05-17 16:17:40,519]       |                                   ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16680:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16680 | assign sext_ln186_353_fu_10960_p1 = $signed(local_temp_V_825_fu_10548_p4);
[2025-05-17 16:17:40,519]       |                                   ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16682:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16682 | assign sext_ln186_354_fu_10978_p1 = $signed(select_ln90_201_fu_10970_p3);
[2025-05-17 16:17:40,519]       |                                   ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16684:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16684 | assign sext_ln186_355_fu_10982_p1 = $signed(local_temp_V_826_fu_10558_p4);
[2025-05-17 16:17:40,519]       |                                   ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16686:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16686 | assign sext_ln186_356_fu_11000_p1 = $signed(select_ln90_202_fu_10992_p3);
[2025-05-17 16:17:40,519]       |                                   ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16688:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16688 | assign sext_ln186_357_fu_11004_p1 = $signed(local_temp_V_827_fu_10568_p4);
[2025-05-17 16:17:40,519]       |                                   ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16690:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16690 | assign sext_ln186_358_fu_11022_p1 = $signed(select_ln90_203_fu_11014_p3);
[2025-05-17 16:17:40,519]       |                                   ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16692:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16692 | assign sext_ln186_359_fu_11026_p1 = $signed(local_temp_V_828_fu_10578_p4);
[2025-05-17 16:17:40,519]       |                                   ^
[2025-05-17 16:17:40,519] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16694:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,519]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,519] 16694 | assign sext_ln186_35_fu_4646_p1 = $signed(local_temp_V_660_fu_3526_p4);
[2025-05-17 16:17:40,519]       |                                 ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16696:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16696 | assign sext_ln186_360_fu_11044_p1 = $signed(select_ln90_204_fu_11036_p3);
[2025-05-17 16:17:40,520]       |                                   ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16698:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16698 | assign sext_ln186_361_fu_11048_p1 = $signed(local_temp_V_829_fu_10588_p4);
[2025-05-17 16:17:40,520]       |                                   ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16700:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16700 | assign sext_ln186_362_fu_11066_p1 = $signed(select_ln90_205_fu_11058_p3);
[2025-05-17 16:17:40,520]       |                                   ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16702:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16702 | assign sext_ln186_363_fu_11070_p1 = $signed(local_temp_V_830_fu_10598_p4);
[2025-05-17 16:17:40,520]       |                                   ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16704:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16704 | assign sext_ln186_364_fu_11088_p1 = $signed(select_ln90_206_fu_11080_p3);
[2025-05-17 16:17:40,520]       |                                   ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16706 | assign sext_ln186_365_fu_11092_p1 = $signed(local_temp_V_831_fu_10608_p4);
[2025-05-17 16:17:40,520]       |                                   ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16708:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16708 | assign sext_ln186_366_fu_11110_p1 = $signed(select_ln90_207_fu_11102_p3);
[2025-05-17 16:17:40,520]       |                                   ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16710:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16710 | assign sext_ln186_367_fu_11114_p1 = $signed(local_temp_V_832_fu_10618_p4);
[2025-05-17 16:17:40,520]       |                                   ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16712:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16712 | assign sext_ln186_368_fu_11132_p1 = $signed(select_ln90_208_fu_11124_p3);
[2025-05-17 16:17:40,520]       |                                   ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16714:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16714 | assign sext_ln186_369_fu_11136_p1 = $signed(local_temp_V_833_fu_10628_p4);
[2025-05-17 16:17:40,520]       |                                   ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16716:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16716 | assign sext_ln186_36_fu_4676_p1 = $signed(local_temp_V_661_fu_3536_p4);
[2025-05-17 16:17:40,520]       |                                 ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16718:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,520]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,520] 16718 | assign sext_ln186_370_fu_11154_p1 = $signed(select_ln90_209_fu_11146_p3);
[2025-05-17 16:17:40,520]       |                                   ^
[2025-05-17 16:17:40,520] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16720:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16720 | assign sext_ln186_371_fu_11158_p1 = $signed(local_temp_V_834_fu_10638_p4);
[2025-05-17 16:17:40,521]       |                                   ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16722:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16722 | assign sext_ln186_372_fu_11176_p1 = $signed(select_ln90_210_fu_11168_p3);
[2025-05-17 16:17:40,521]       |                                   ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16724:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16724 | assign sext_ln186_373_fu_11180_p1 = $signed(local_temp_V_835_fu_10648_p4);
[2025-05-17 16:17:40,521]       |                                   ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16726:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16726 | assign sext_ln186_374_fu_11198_p1 = $signed(select_ln90_211_fu_11190_p3);
[2025-05-17 16:17:40,521]       |                                   ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16728 | assign sext_ln186_375_fu_11202_p1 = $signed(local_temp_V_836_fu_10658_p4);
[2025-05-17 16:17:40,521]       |                                   ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16730:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16730 | assign sext_ln186_376_fu_11220_p1 = $signed(select_ln90_212_fu_11212_p3);
[2025-05-17 16:17:40,521]       |                                   ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16732:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16732 | assign sext_ln186_377_fu_11224_p1 = $signed(local_temp_V_837_fu_10668_p4);
[2025-05-17 16:17:40,521]       |                                   ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16734:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16734 | assign sext_ln186_378_fu_11242_p1 = $signed(select_ln90_213_fu_11234_p3);
[2025-05-17 16:17:40,521]       |                                   ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16736:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16736 | assign sext_ln186_379_fu_11246_p1 = $signed(local_temp_V_838_fu_10678_p4);
[2025-05-17 16:17:40,521]       |                                   ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16738:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16738 | assign sext_ln186_37_fu_4694_p1 = $signed(local_temp_V_662_fu_3546_p4);
[2025-05-17 16:17:40,521]       |                                 ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16740:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16740 | assign sext_ln186_380_fu_11264_p1 = $signed(select_ln90_214_fu_11256_p3);
[2025-05-17 16:17:40,521]       |                                   ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16742:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,521] 16742 | assign sext_ln186_381_fu_11268_p1 = $signed(local_temp_V_839_fu_10688_p4);
[2025-05-17 16:17:40,521]       |                                   ^
[2025-05-17 16:17:40,521] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16744:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,521]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16744 | assign sext_ln186_382_fu_11286_p1 = $signed(select_ln90_215_fu_11278_p3);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16746:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16746 | assign sext_ln186_383_fu_11290_p1 = $signed(local_temp_V_840_fu_10698_p4);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16748:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16748 | assign sext_ln186_384_fu_11308_p1 = $signed(select_ln90_216_fu_11300_p3);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16750:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16750 | assign sext_ln186_385_fu_11312_p1 = $signed(local_temp_V_841_fu_10708_p4);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16752:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16752 | assign sext_ln186_386_fu_11330_p1 = $signed(select_ln90_217_fu_11322_p3);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16754:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16754 | assign sext_ln186_387_fu_11334_p1 = $signed(local_temp_V_842_fu_10718_p4);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16756:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16756 | assign sext_ln186_388_fu_11352_p1 = $signed(select_ln90_218_fu_11344_p3);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16758:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16758 | assign sext_ln186_389_fu_11356_p1 = $signed(local_temp_V_843_fu_10728_p4);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16760:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16760 | assign sext_ln186_38_fu_4724_p1 = $signed(local_temp_V_663_fu_3556_p4);
[2025-05-17 16:17:40,522]       |                                 ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16762:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16762 | assign sext_ln186_390_fu_11374_p1 = $signed(select_ln90_219_fu_11366_p3);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16764:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16764 | assign sext_ln186_391_fu_11378_p1 = $signed(local_temp_V_844_fu_10738_p4);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16766:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16766 | assign sext_ln186_392_fu_11396_p1 = $signed(select_ln90_220_fu_11388_p3);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16768:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,522]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,522] 16768 | assign sext_ln186_393_fu_11400_p1 = $signed(local_temp_V_845_fu_10748_p4);
[2025-05-17 16:17:40,522]       |                                   ^
[2025-05-17 16:17:40,522] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16770:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16770 | assign sext_ln186_394_fu_11418_p1 = $signed(select_ln90_221_fu_11410_p3);
[2025-05-17 16:17:40,523]       |                                   ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16772:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16772 | assign sext_ln186_395_fu_11422_p1 = $signed(local_temp_V_846_fu_10758_p4);
[2025-05-17 16:17:40,523]       |                                   ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16774:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16774 | assign sext_ln186_396_fu_11440_p1 = $signed(select_ln90_222_fu_11432_p3);
[2025-05-17 16:17:40,523]       |                                   ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16776:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16776 | assign sext_ln186_397_fu_11444_p1 = $signed(local_temp_V_847_fu_10768_p4);
[2025-05-17 16:17:40,523]       |                                   ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16778:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16778 | assign sext_ln186_398_fu_11462_p1 = $signed(select_ln90_223_fu_11454_p3);
[2025-05-17 16:17:40,523]       |                                   ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16780:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16780 | assign sext_ln186_399_fu_11466_p1 = $signed(local_temp_V_848_fu_10778_p4);
[2025-05-17 16:17:40,523]       |                                   ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16782:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16782 | assign sext_ln186_39_fu_5290_p1 = $signed(local_temp_V_664_fu_4890_p4);
[2025-05-17 16:17:40,523]       |                                 ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16784:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16784 | assign sext_ln186_3_fu_3686_p1 = $signed(local_temp_V_628_fu_3206_p4);
[2025-05-17 16:17:40,523]       |                                ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16786:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16786 | assign sext_ln186_400_fu_11484_p1 = $signed(select_ln90_224_fu_11476_p3);
[2025-05-17 16:17:40,523]       |                                   ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16788:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16788 | assign sext_ln186_401_fu_11488_p1 = $signed(local_temp_V_849_fu_10788_p4);
[2025-05-17 16:17:40,523]       |                                   ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16790:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16790 | assign sext_ln186_402_fu_11506_p1 = $signed(select_ln90_225_fu_11498_p3);
[2025-05-17 16:17:40,523]       |                                   ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16792:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16792 | assign sext_ln186_403_fu_11510_p1 = $signed(local_temp_V_850_fu_10798_p4);
[2025-05-17 16:17:40,523]       |                                   ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16794:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,523]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,523] 16794 | assign sext_ln186_404_fu_11528_p1 = $signed(select_ln90_226_fu_11520_p3);
[2025-05-17 16:17:40,523]       |                                   ^
[2025-05-17 16:17:40,523] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16796:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16796 | assign sext_ln186_405_fu_11532_p1 = $signed(local_temp_V_851_fu_10808_p4);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16798:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16798 | assign sext_ln186_406_fu_11550_p1 = $signed(select_ln90_227_fu_11542_p3);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16800:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16800 | assign sext_ln186_407_fu_11554_p1 = $signed(local_temp_V_852_fu_10818_p4);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16802:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16802 | assign sext_ln186_408_fu_11572_p1 = $signed(select_ln90_228_fu_11564_p3);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16804:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16804 | assign sext_ln186_409_fu_11576_p1 = $signed(local_temp_V_853_fu_10828_p4);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16806:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16806 | assign sext_ln186_40_fu_5308_p1 = $signed(select_ln90_40_fu_5300_p3);
[2025-05-17 16:17:40,524]       |                                 ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16808:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16808 | assign sext_ln186_410_fu_11594_p1 = $signed(select_ln90_229_fu_11586_p3);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16810:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16810 | assign sext_ln186_411_fu_11598_p1 = $signed(local_temp_V_854_fu_10838_p4);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16812:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16812 | assign sext_ln186_412_fu_11616_p1 = $signed(select_ln90_230_fu_11608_p3);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16814:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16814 | assign sext_ln186_413_fu_11620_p1 = $signed(local_temp_V_855_fu_10848_p4);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16816:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16816 | assign sext_ln186_414_fu_11638_p1 = $signed(select_ln90_231_fu_11630_p3);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16818:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16818 | assign sext_ln186_415_fu_11642_p1 = $signed(local_temp_V_856_fu_10858_p4);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,524] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16820:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,524]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,524] 16820 | assign sext_ln186_416_fu_11660_p1 = $signed(select_ln90_232_fu_11652_p3);
[2025-05-17 16:17:40,524]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16822:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16822 | assign sext_ln186_417_fu_11664_p1 = $signed(local_temp_V_857_fu_10868_p4);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16824:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16824 | assign sext_ln186_418_fu_11682_p1 = $signed(select_ln90_233_fu_11674_p3);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16826:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16826 | assign sext_ln186_419_fu_11686_p1 = $signed(local_temp_V_858_fu_10878_p4);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16828:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16828 | assign sext_ln186_41_fu_5312_p1 = $signed(local_temp_V_665_fu_4900_p4);
[2025-05-17 16:17:40,525]       |                                 ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16830:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16830 | assign sext_ln186_420_fu_11704_p1 = $signed(select_ln90_234_fu_11696_p3);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16832:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16832 | assign sext_ln186_421_fu_11708_p1 = $signed(local_temp_V_859_fu_10888_p4);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16834:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16834 | assign sext_ln186_422_fu_11726_p1 = $signed(select_ln90_235_fu_11718_p3);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16836:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16836 | assign sext_ln186_423_fu_11730_p1 = $signed(local_temp_V_860_fu_10898_p4);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16838:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16838 | assign sext_ln186_424_fu_11748_p1 = $signed(select_ln90_236_fu_11740_p3);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16840:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16840 | assign sext_ln186_425_fu_11752_p1 = $signed(local_temp_V_861_fu_10908_p4);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16842:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16842 | assign sext_ln186_426_fu_11762_p1 = $signed(local_temp_V_862_fu_10918_p4);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16844:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16844 | assign sext_ln186_427_fu_11780_p1 = $signed(select_ln90_238_fu_11772_p3);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,525] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,525]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,525] 16846 | assign sext_ln186_428_fu_11784_p1 = $signed(local_temp_V_863_fu_10928_p4);
[2025-05-17 16:17:40,525]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16848:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16848 | assign sext_ln186_429_fu_12350_p1 = $signed(local_temp_V_864_fu_11950_p4);
[2025-05-17 16:17:40,526]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16850:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16850 | assign sext_ln186_42_fu_5330_p1 = $signed(select_ln90_41_fu_5322_p3);
[2025-05-17 16:17:40,526]       |                                 ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16852:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16852 | assign sext_ln186_430_fu_12368_p1 = $signed(select_ln90_240_fu_12360_p3);
[2025-05-17 16:17:40,526]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16854:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16854 | assign sext_ln186_431_fu_12372_p1 = $signed(local_temp_V_865_fu_11960_p4);
[2025-05-17 16:17:40,526]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16856:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16856 | assign sext_ln186_432_fu_12390_p1 = $signed(select_ln90_241_fu_12382_p3);
[2025-05-17 16:17:40,526]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16858:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16858 | assign sext_ln186_433_fu_12394_p1 = $signed(local_temp_V_866_fu_11970_p4);
[2025-05-17 16:17:40,526]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16860:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16860 | assign sext_ln186_434_fu_12412_p1 = $signed(select_ln90_242_fu_12404_p3);
[2025-05-17 16:17:40,526]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16862:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16862 | assign sext_ln186_435_fu_12416_p1 = $signed(local_temp_V_867_fu_11980_p4);
[2025-05-17 16:17:40,526]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16864:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16864 | assign sext_ln186_436_fu_12434_p1 = $signed(select_ln90_243_fu_12426_p3);
[2025-05-17 16:17:40,526]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16866:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16866 | assign sext_ln186_437_fu_12438_p1 = $signed(local_temp_V_868_fu_11990_p4);
[2025-05-17 16:17:40,526]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16868:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16868 | assign sext_ln186_438_fu_12456_p1 = $signed(select_ln90_244_fu_12448_p3);
[2025-05-17 16:17:40,526]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16870:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,526] 16870 | assign sext_ln186_439_fu_12460_p1 = $signed(local_temp_V_869_fu_12000_p4);
[2025-05-17 16:17:40,526]       |                                   ^
[2025-05-17 16:17:40,526] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16872:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,526]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16872 | assign sext_ln186_43_fu_5334_p1 = $signed(local_temp_V_666_fu_4910_p4);
[2025-05-17 16:17:40,527]       |                                 ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16874:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16874 | assign sext_ln186_440_fu_12478_p1 = $signed(select_ln90_245_fu_12470_p3);
[2025-05-17 16:17:40,527]       |                                   ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16876:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16876 | assign sext_ln186_441_fu_12482_p1 = $signed(local_temp_V_870_fu_12010_p4);
[2025-05-17 16:17:40,527]       |                                   ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16878:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16878 | assign sext_ln186_442_fu_12500_p1 = $signed(select_ln90_246_fu_12492_p3);
[2025-05-17 16:17:40,527]       |                                   ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16880:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16880 | assign sext_ln186_443_fu_12504_p1 = $signed(local_temp_V_871_fu_12020_p4);
[2025-05-17 16:17:40,527]       |                                   ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16882:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16882 | assign sext_ln186_444_fu_12522_p1 = $signed(select_ln90_247_fu_12514_p3);
[2025-05-17 16:17:40,527]       |                                   ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16884:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16884 | assign sext_ln186_445_fu_12526_p1 = $signed(local_temp_V_872_fu_12030_p4);
[2025-05-17 16:17:40,527]       |                                   ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16886:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16886 | assign sext_ln186_446_fu_12544_p1 = $signed(select_ln90_248_fu_12536_p3);
[2025-05-17 16:17:40,527]       |                                   ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16888:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16888 | assign sext_ln186_447_fu_12548_p1 = $signed(local_temp_V_873_fu_12040_p4);
[2025-05-17 16:17:40,527]       |                                   ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16890:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16890 | assign sext_ln186_448_fu_12566_p1 = $signed(select_ln90_249_fu_12558_p3);
[2025-05-17 16:17:40,527]       |                                   ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16892:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16892 | assign sext_ln186_449_fu_12570_p1 = $signed(local_temp_V_874_fu_12050_p4);
[2025-05-17 16:17:40,527]       |                                   ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16894:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16894 | assign sext_ln186_44_fu_5352_p1 = $signed(select_ln90_42_fu_5344_p3);
[2025-05-17 16:17:40,527]       |                                 ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16896:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,527]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,527] 16896 | assign sext_ln186_450_fu_12588_p1 = $signed(select_ln90_250_fu_12580_p3);
[2025-05-17 16:17:40,527]       |                                   ^
[2025-05-17 16:17:40,527] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16898:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16898 | assign sext_ln186_451_fu_12592_p1 = $signed(local_temp_V_875_fu_12060_p4);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16900:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16900 | assign sext_ln186_452_fu_12610_p1 = $signed(select_ln90_251_fu_12602_p3);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16902:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16902 | assign sext_ln186_453_fu_12614_p1 = $signed(local_temp_V_876_fu_12070_p4);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16904:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16904 | assign sext_ln186_454_fu_12632_p1 = $signed(select_ln90_252_fu_12624_p3);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16906:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16906 | assign sext_ln186_455_fu_12636_p1 = $signed(local_temp_V_877_fu_12080_p4);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16908:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16908 | assign sext_ln186_456_fu_12654_p1 = $signed(select_ln90_253_fu_12646_p3);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16910:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16910 | assign sext_ln186_457_fu_12658_p1 = $signed(local_temp_V_878_fu_12090_p4);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16912:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16912 | assign sext_ln186_458_fu_12676_p1 = $signed(select_ln90_254_fu_12668_p3);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16914:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16914 | assign sext_ln186_459_fu_12680_p1 = $signed(local_temp_V_879_fu_12100_p4);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16916:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16916 | assign sext_ln186_45_fu_5356_p1 = $signed(local_temp_V_667_fu_4920_p4);
[2025-05-17 16:17:40,528]       |                                 ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16918:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16918 | assign sext_ln186_460_fu_12698_p1 = $signed(select_ln90_255_fu_12690_p3);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16920:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16920 | assign sext_ln186_461_fu_12702_p1 = $signed(local_temp_V_880_fu_12110_p4);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16922:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,528]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,528] 16922 | assign sext_ln186_462_fu_12720_p1 = $signed(select_ln90_256_fu_12712_p3);
[2025-05-17 16:17:40,528]       |                                   ^
[2025-05-17 16:17:40,528] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16924:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16924 | assign sext_ln186_463_fu_12724_p1 = $signed(local_temp_V_881_fu_12120_p4);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16926:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16926 | assign sext_ln186_464_fu_12742_p1 = $signed(select_ln90_257_fu_12734_p3);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16928:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16928 | assign sext_ln186_465_fu_12746_p1 = $signed(local_temp_V_882_fu_12130_p4);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16930:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16930 | assign sext_ln186_466_fu_12764_p1 = $signed(select_ln90_258_fu_12756_p3);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16932:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16932 | assign sext_ln186_467_fu_12768_p1 = $signed(local_temp_V_883_fu_12140_p4);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16934:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16934 | assign sext_ln186_468_fu_12786_p1 = $signed(select_ln90_259_fu_12778_p3);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16936:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16936 | assign sext_ln186_469_fu_12790_p1 = $signed(local_temp_V_884_fu_12150_p4);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16938:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16938 | assign sext_ln186_46_fu_5374_p1 = $signed(select_ln90_43_fu_5366_p3);
[2025-05-17 16:17:40,529]       |                                 ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16940:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16940 | assign sext_ln186_470_fu_12808_p1 = $signed(select_ln90_260_fu_12800_p3);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16942:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16942 | assign sext_ln186_471_fu_12812_p1 = $signed(local_temp_V_885_fu_12160_p4);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16944:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16944 | assign sext_ln186_472_fu_12830_p1 = $signed(select_ln90_261_fu_12822_p3);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16946:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16946 | assign sext_ln186_473_fu_12834_p1 = $signed(local_temp_V_886_fu_12170_p4);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16948:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,529]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,529] 16948 | assign sext_ln186_474_fu_12852_p1 = $signed(select_ln90_262_fu_12844_p3);
[2025-05-17 16:17:40,529]       |                                   ^
[2025-05-17 16:17:40,529] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16950:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16950 | assign sext_ln186_475_fu_12856_p1 = $signed(local_temp_V_887_fu_12180_p4);
[2025-05-17 16:17:40,530]       |                                   ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16952:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16952 | assign sext_ln186_476_fu_12874_p1 = $signed(select_ln90_263_fu_12866_p3);
[2025-05-17 16:17:40,530]       |                                   ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16954:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16954 | assign sext_ln186_477_fu_12878_p1 = $signed(local_temp_V_888_fu_12190_p4);
[2025-05-17 16:17:40,530]       |                                   ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16956:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16956 | assign sext_ln186_478_fu_12896_p1 = $signed(select_ln90_264_fu_12888_p3);
[2025-05-17 16:17:40,530]       |                                   ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16958:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16958 | assign sext_ln186_479_fu_12900_p1 = $signed(local_temp_V_889_fu_12200_p4);
[2025-05-17 16:17:40,530]       |                                   ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16960:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16960 | assign sext_ln186_47_fu_5378_p1 = $signed(local_temp_V_668_fu_4930_p4);
[2025-05-17 16:17:40,530]       |                                 ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16962:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16962 | assign sext_ln186_480_fu_12918_p1 = $signed(select_ln90_265_fu_12910_p3);
[2025-05-17 16:17:40,530]       |                                   ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16964:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16964 | assign sext_ln186_481_fu_12922_p1 = $signed(local_temp_V_890_fu_12210_p4);
[2025-05-17 16:17:40,530]       |                                   ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16966:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16966 | assign sext_ln186_482_fu_12940_p1 = $signed(select_ln90_266_fu_12932_p3);
[2025-05-17 16:17:40,530]       |                                   ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16968:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16968 | assign sext_ln186_483_fu_12944_p1 = $signed(local_temp_V_891_fu_12220_p4);
[2025-05-17 16:17:40,530]       |                                   ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16970:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16970 | assign sext_ln186_484_fu_12962_p1 = $signed(select_ln90_267_fu_12954_p3);
[2025-05-17 16:17:40,530]       |                                   ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16972:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16972 | assign sext_ln186_485_fu_12966_p1 = $signed(local_temp_V_892_fu_12230_p4);
[2025-05-17 16:17:40,530]       |                                   ^
[2025-05-17 16:17:40,530] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16974:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,530]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,530] 16974 | assign sext_ln186_486_fu_12984_p1 = $signed(select_ln90_268_fu_12976_p3);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16976:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16976 | assign sext_ln186_487_fu_12988_p1 = $signed(local_temp_V_893_fu_12240_p4);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16978:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16978 | assign sext_ln186_488_fu_13006_p1 = $signed(select_ln90_269_fu_12998_p3);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16980:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16980 | assign sext_ln186_489_fu_13010_p1 = $signed(local_temp_V_894_fu_12250_p4);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16982:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16982 | assign sext_ln186_48_fu_5396_p1 = $signed(select_ln90_44_fu_5388_p3);
[2025-05-17 16:17:40,531]       |                                 ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16984:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16984 | assign sext_ln186_490_fu_13028_p1 = $signed(select_ln90_270_fu_13020_p3);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16986:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16986 | assign sext_ln186_491_fu_13032_p1 = $signed(local_temp_V_895_fu_12260_p4);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16988:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16988 | assign sext_ln186_492_fu_13050_p1 = $signed(select_ln90_271_fu_13042_p3);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16990:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16990 | assign sext_ln186_493_fu_13054_p1 = $signed(local_temp_V_896_fu_12270_p4);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16992:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16992 | assign sext_ln186_494_fu_13072_p1 = $signed(select_ln90_272_fu_13064_p3);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16994:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16994 | assign sext_ln186_495_fu_13076_p1 = $signed(local_temp_V_897_fu_12280_p4);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16996:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16996 | assign sext_ln186_496_fu_13094_p1 = $signed(select_ln90_273_fu_13086_p3);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:16998:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,531] 16998 | assign sext_ln186_497_fu_13098_p1 = $signed(local_temp_V_898_fu_12290_p4);
[2025-05-17 16:17:40,531]       |                                   ^
[2025-05-17 16:17:40,531] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17000:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,531]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17000 | assign sext_ln186_498_fu_13116_p1 = $signed(select_ln90_274_fu_13108_p3);
[2025-05-17 16:17:40,532]       |                                   ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17002:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17002 | assign sext_ln186_499_fu_13120_p1 = $signed(local_temp_V_899_fu_12300_p4);
[2025-05-17 16:17:40,532]       |                                   ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17004:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17004 | assign sext_ln186_49_fu_5400_p1 = $signed(local_temp_V_669_fu_4940_p4);
[2025-05-17 16:17:40,532]       |                                 ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17006:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17006 | assign sext_ln186_4_fu_3716_p1 = $signed(local_temp_V_629_fu_3216_p4);
[2025-05-17 16:17:40,532]       |                                ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17008:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17008 | assign sext_ln186_500_fu_13138_p1 = $signed(select_ln90_275_fu_13130_p3);
[2025-05-17 16:17:40,532]       |                                   ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17010:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17010 | assign sext_ln186_501_fu_13142_p1 = $signed(local_temp_V_900_fu_12310_p4);
[2025-05-17 16:17:40,532]       |                                   ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17012:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17012 | assign sext_ln186_502_fu_13160_p1 = $signed(select_ln90_276_fu_13152_p3);
[2025-05-17 16:17:40,532]       |                                   ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17014:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17014 | assign sext_ln186_503_fu_13164_p1 = $signed(local_temp_V_901_fu_12320_p4);
[2025-05-17 16:17:40,532]       |                                   ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17016:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17016 | assign sext_ln186_504_fu_13174_p1 = $signed(local_temp_V_902_fu_12330_p4);
[2025-05-17 16:17:40,532]       |                                   ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17018:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17018 | assign sext_ln186_505_fu_13192_p1 = $signed(select_ln90_278_fu_13184_p3);
[2025-05-17 16:17:40,532]       |                                   ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17020:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17020 | assign sext_ln186_506_fu_13196_p1 = $signed(local_temp_V_903_fu_12340_p4);
[2025-05-17 16:17:40,532]       |                                   ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17022:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17022 | assign sext_ln186_507_fu_13762_p1 = $signed(local_temp_V_904_fu_13362_p4);
[2025-05-17 16:17:40,532]       |                                   ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17024:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,532]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,532] 17024 | assign sext_ln186_508_fu_13780_p1 = $signed(select_ln90_280_fu_13772_p3);
[2025-05-17 16:17:40,532]       |                                   ^
[2025-05-17 16:17:40,532] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17026:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17026 | assign sext_ln186_509_fu_13784_p1 = $signed(local_temp_V_905_fu_13372_p4);
[2025-05-17 16:17:40,533]       |                                   ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17028:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17028 | assign sext_ln186_50_fu_5418_p1 = $signed(select_ln90_45_fu_5410_p3);
[2025-05-17 16:17:40,533]       |                                 ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17030:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17030 | assign sext_ln186_510_fu_13802_p1 = $signed(select_ln90_281_fu_13794_p3);
[2025-05-17 16:17:40,533]       |                                   ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17032:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17032 | assign sext_ln186_511_fu_13806_p1 = $signed(local_temp_V_906_fu_13382_p4);
[2025-05-17 16:17:40,533]       |                                   ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17034:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17034 | assign sext_ln186_512_fu_13824_p1 = $signed(select_ln90_282_fu_13816_p3);
[2025-05-17 16:17:40,533]       |                                   ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17036:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17036 | assign sext_ln186_513_fu_13828_p1 = $signed(local_temp_V_907_fu_13392_p4);
[2025-05-17 16:17:40,533]       |                                   ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17038:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17038 | assign sext_ln186_514_fu_13846_p1 = $signed(select_ln90_283_fu_13838_p3);
[2025-05-17 16:17:40,533]       |                                   ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17040:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17040 | assign sext_ln186_515_fu_13850_p1 = $signed(local_temp_V_908_fu_13402_p4);
[2025-05-17 16:17:40,533]       |                                   ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17042:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17042 | assign sext_ln186_516_fu_13868_p1 = $signed(select_ln90_284_fu_13860_p3);
[2025-05-17 16:17:40,533]       |                                   ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17044:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17044 | assign sext_ln186_517_fu_13872_p1 = $signed(local_temp_V_909_fu_13412_p4);
[2025-05-17 16:17:40,533]       |                                   ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17046:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17046 | assign sext_ln186_518_fu_13890_p1 = $signed(select_ln90_285_fu_13882_p3);
[2025-05-17 16:17:40,533]       |                                   ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17048:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17048 | assign sext_ln186_519_fu_13894_p1 = $signed(local_temp_V_910_fu_13422_p4);
[2025-05-17 16:17:40,533]       |                                   ^
[2025-05-17 16:17:40,533] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17050:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,533]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,533] 17050 | assign sext_ln186_51_fu_5422_p1 = $signed(local_temp_V_670_fu_4950_p4);
[2025-05-17 16:17:40,533]       |                                 ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17052:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17052 | assign sext_ln186_520_fu_13912_p1 = $signed(select_ln90_286_fu_13904_p3);
[2025-05-17 16:17:40,534]       |                                   ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17054:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17054 | assign sext_ln186_521_fu_13916_p1 = $signed(local_temp_V_911_fu_13432_p4);
[2025-05-17 16:17:40,534]       |                                   ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17056:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17056 | assign sext_ln186_522_fu_13934_p1 = $signed(select_ln90_287_fu_13926_p3);
[2025-05-17 16:17:40,534]       |                                   ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17058:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17058 | assign sext_ln186_523_fu_13938_p1 = $signed(local_temp_V_912_fu_13442_p4);
[2025-05-17 16:17:40,534]       |                                   ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17060:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17060 | assign sext_ln186_524_fu_13956_p1 = $signed(select_ln90_288_fu_13948_p3);
[2025-05-17 16:17:40,534]       |                                   ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17062 | assign sext_ln186_525_fu_13960_p1 = $signed(local_temp_V_913_fu_13452_p4);
[2025-05-17 16:17:40,534]       |                                   ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17064:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17064 | assign sext_ln186_526_fu_13978_p1 = $signed(select_ln90_289_fu_13970_p3);
[2025-05-17 16:17:40,534]       |                                   ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17066:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17066 | assign sext_ln186_527_fu_13982_p1 = $signed(local_temp_V_914_fu_13462_p4);
[2025-05-17 16:17:40,534]       |                                   ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17068:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17068 | assign sext_ln186_528_fu_14000_p1 = $signed(select_ln90_290_fu_13992_p3);
[2025-05-17 16:17:40,534]       |                                   ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17070:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17070 | assign sext_ln186_529_fu_14004_p1 = $signed(local_temp_V_915_fu_13472_p4);
[2025-05-17 16:17:40,534]       |                                   ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17072:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17072 | assign sext_ln186_52_fu_5440_p1 = $signed(select_ln90_46_fu_5432_p3);
[2025-05-17 16:17:40,534]       |                                 ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17074:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17074 | assign sext_ln186_530_fu_14022_p1 = $signed(select_ln90_291_fu_14014_p3);
[2025-05-17 16:17:40,534]       |                                   ^
[2025-05-17 16:17:40,534] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17076:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,534]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,534] 17076 | assign sext_ln186_531_fu_14026_p1 = $signed(local_temp_V_916_fu_13482_p4);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17078:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17078 | assign sext_ln186_532_fu_14044_p1 = $signed(select_ln90_292_fu_14036_p3);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17080:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17080 | assign sext_ln186_533_fu_14048_p1 = $signed(local_temp_V_917_fu_13492_p4);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17082:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17082 | assign sext_ln186_534_fu_14066_p1 = $signed(select_ln90_293_fu_14058_p3);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17084:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17084 | assign sext_ln186_535_fu_14070_p1 = $signed(local_temp_V_918_fu_13502_p4);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17086:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17086 | assign sext_ln186_536_fu_14088_p1 = $signed(select_ln90_294_fu_14080_p3);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17088:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17088 | assign sext_ln186_537_fu_14092_p1 = $signed(local_temp_V_919_fu_13512_p4);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17090:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17090 | assign sext_ln186_538_fu_14110_p1 = $signed(select_ln90_295_fu_14102_p3);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17092:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17092 | assign sext_ln186_539_fu_14114_p1 = $signed(local_temp_V_920_fu_13522_p4);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17094:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17094 | assign sext_ln186_53_fu_5444_p1 = $signed(local_temp_V_671_fu_4960_p4);
[2025-05-17 16:17:40,535]       |                                 ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17096:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17096 | assign sext_ln186_540_fu_14132_p1 = $signed(select_ln90_296_fu_14124_p3);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17098:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17098 | assign sext_ln186_541_fu_14136_p1 = $signed(local_temp_V_921_fu_13532_p4);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17100:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,535] 17100 | assign sext_ln186_542_fu_14154_p1 = $signed(select_ln90_297_fu_14146_p3);
[2025-05-17 16:17:40,535]       |                                   ^
[2025-05-17 16:17:40,535] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,535]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17102 | assign sext_ln186_543_fu_14158_p1 = $signed(local_temp_V_922_fu_13542_p4);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17104:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17104 | assign sext_ln186_544_fu_14176_p1 = $signed(select_ln90_298_fu_14168_p3);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17106:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17106 | assign sext_ln186_545_fu_14180_p1 = $signed(local_temp_V_923_fu_13552_p4);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17108:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17108 | assign sext_ln186_546_fu_14198_p1 = $signed(select_ln90_299_fu_14190_p3);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17110:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17110 | assign sext_ln186_547_fu_14202_p1 = $signed(local_temp_V_924_fu_13562_p4);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17112:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17112 | assign sext_ln186_548_fu_14220_p1 = $signed(select_ln90_300_fu_14212_p3);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17114:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17114 | assign sext_ln186_549_fu_14224_p1 = $signed(local_temp_V_925_fu_13572_p4);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17116:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17116 | assign sext_ln186_54_fu_5462_p1 = $signed(select_ln90_47_fu_5454_p3);
[2025-05-17 16:17:40,536]       |                                 ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17118:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17118 | assign sext_ln186_550_fu_14242_p1 = $signed(select_ln90_301_fu_14234_p3);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17120:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17120 | assign sext_ln186_551_fu_14246_p1 = $signed(local_temp_V_926_fu_13582_p4);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17122:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17122 | assign sext_ln186_552_fu_14264_p1 = $signed(select_ln90_302_fu_14256_p3);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17124:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17124 | assign sext_ln186_553_fu_14268_p1 = $signed(local_temp_V_927_fu_13592_p4);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,536] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17126:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,536]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,536] 17126 | assign sext_ln186_554_fu_14286_p1 = $signed(select_ln90_303_fu_14278_p3);
[2025-05-17 16:17:40,536]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17128:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17128 | assign sext_ln186_555_fu_14290_p1 = $signed(local_temp_V_928_fu_13602_p4);
[2025-05-17 16:17:40,537]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17130:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17130 | assign sext_ln186_556_fu_14308_p1 = $signed(select_ln90_304_fu_14300_p3);
[2025-05-17 16:17:40,537]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17132:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17132 | assign sext_ln186_557_fu_14312_p1 = $signed(local_temp_V_929_fu_13612_p4);
[2025-05-17 16:17:40,537]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17134:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17134 | assign sext_ln186_558_fu_14330_p1 = $signed(select_ln90_305_fu_14322_p3);
[2025-05-17 16:17:40,537]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17136:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17136 | assign sext_ln186_559_fu_14334_p1 = $signed(local_temp_V_930_fu_13622_p4);
[2025-05-17 16:17:40,537]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17138:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17138 | assign sext_ln186_55_fu_5466_p1 = $signed(local_temp_V_672_fu_4970_p4);
[2025-05-17 16:17:40,537]       |                                 ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17140:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17140 | assign sext_ln186_560_fu_14352_p1 = $signed(select_ln90_306_fu_14344_p3);
[2025-05-17 16:17:40,537]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17142:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17142 | assign sext_ln186_561_fu_14356_p1 = $signed(local_temp_V_931_fu_13632_p4);
[2025-05-17 16:17:40,537]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17144:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17144 | assign sext_ln186_562_fu_14374_p1 = $signed(select_ln90_307_fu_14366_p3);
[2025-05-17 16:17:40,537]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17146:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17146 | assign sext_ln186_563_fu_14378_p1 = $signed(local_temp_V_932_fu_13642_p4);
[2025-05-17 16:17:40,537]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17148:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17148 | assign sext_ln186_564_fu_14396_p1 = $signed(select_ln90_308_fu_14388_p3);
[2025-05-17 16:17:40,537]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17150:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17150 | assign sext_ln186_565_fu_14400_p1 = $signed(local_temp_V_933_fu_13652_p4);
[2025-05-17 16:17:40,537]       |                                   ^
[2025-05-17 16:17:40,537] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17152:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,537]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,537] 17152 | assign sext_ln186_566_fu_14418_p1 = $signed(select_ln90_309_fu_14410_p3);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17154:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17154 | assign sext_ln186_567_fu_14422_p1 = $signed(local_temp_V_934_fu_13662_p4);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17156:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17156 | assign sext_ln186_568_fu_14440_p1 = $signed(select_ln90_310_fu_14432_p3);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17158:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17158 | assign sext_ln186_569_fu_14444_p1 = $signed(local_temp_V_935_fu_13672_p4);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17160:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17160 | assign sext_ln186_56_fu_5484_p1 = $signed(select_ln90_48_fu_5476_p3);
[2025-05-17 16:17:40,538]       |                                 ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17162:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17162 | assign sext_ln186_570_fu_14462_p1 = $signed(select_ln90_311_fu_14454_p3);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17164:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17164 | assign sext_ln186_571_fu_14466_p1 = $signed(local_temp_V_936_fu_13682_p4);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17166:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17166 | assign sext_ln186_572_fu_14484_p1 = $signed(select_ln90_312_fu_14476_p3);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17168:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17168 | assign sext_ln186_573_fu_14488_p1 = $signed(local_temp_V_937_fu_13692_p4);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17170:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17170 | assign sext_ln186_574_fu_14506_p1 = $signed(select_ln90_313_fu_14498_p3);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17172:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17172 | assign sext_ln186_575_fu_14510_p1 = $signed(local_temp_V_938_fu_13702_p4);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17174:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17174 | assign sext_ln186_576_fu_14528_p1 = $signed(select_ln90_314_fu_14520_p3);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17176:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,538]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,538] 17176 | assign sext_ln186_577_fu_14532_p1 = $signed(local_temp_V_939_fu_13712_p4);
[2025-05-17 16:17:40,538]       |                                   ^
[2025-05-17 16:17:40,538] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17178:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17178 | assign sext_ln186_578_fu_14550_p1 = $signed(select_ln90_315_fu_14542_p3);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17180 | assign sext_ln186_579_fu_14554_p1 = $signed(local_temp_V_940_fu_13722_p4);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17182:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17182 | assign sext_ln186_57_fu_5488_p1 = $signed(local_temp_V_673_fu_4980_p4);
[2025-05-17 16:17:40,539]       |                                 ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17184:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17184 | assign sext_ln186_580_fu_14572_p1 = $signed(select_ln90_316_fu_14564_p3);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17186:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17186 | assign sext_ln186_581_fu_14576_p1 = $signed(local_temp_V_941_fu_13732_p4);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17188:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17188 | assign sext_ln186_582_fu_14586_p1 = $signed(local_temp_V_942_fu_13742_p4);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17190:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17190 | assign sext_ln186_583_fu_14604_p1 = $signed(select_ln90_318_fu_14596_p3);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17192:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17192 | assign sext_ln186_584_fu_14608_p1 = $signed(local_temp_V_943_fu_13752_p4);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17194 | assign sext_ln186_585_fu_15174_p1 = $signed(local_temp_V_944_fu_14774_p4);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17196:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17196 | assign sext_ln186_586_fu_15192_p1 = $signed(select_ln90_320_fu_15184_p3);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17198:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17198 | assign sext_ln186_587_fu_15196_p1 = $signed(local_temp_V_945_fu_14784_p4);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17200:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17200 | assign sext_ln186_588_fu_15214_p1 = $signed(select_ln90_321_fu_15206_p3);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,539] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17202:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,539]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,539] 17202 | assign sext_ln186_589_fu_15218_p1 = $signed(local_temp_V_946_fu_14794_p4);
[2025-05-17 16:17:40,539]       |                                   ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17204:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17204 | assign sext_ln186_58_fu_5506_p1 = $signed(select_ln90_49_fu_5498_p3);
[2025-05-17 16:17:40,540]       |                                 ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17206:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17206 | assign sext_ln186_590_fu_15236_p1 = $signed(select_ln90_322_fu_15228_p3);
[2025-05-17 16:17:40,540]       |                                   ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17208:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17208 | assign sext_ln186_591_fu_15240_p1 = $signed(local_temp_V_947_fu_14804_p4);
[2025-05-17 16:17:40,540]       |                                   ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17210:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17210 | assign sext_ln186_592_fu_15258_p1 = $signed(select_ln90_323_fu_15250_p3);
[2025-05-17 16:17:40,540]       |                                   ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17212:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17212 | assign sext_ln186_593_fu_15262_p1 = $signed(local_temp_V_948_fu_14814_p4);
[2025-05-17 16:17:40,540]       |                                   ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17214:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17214 | assign sext_ln186_594_fu_15280_p1 = $signed(select_ln90_324_fu_15272_p3);
[2025-05-17 16:17:40,540]       |                                   ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17216 | assign sext_ln186_595_fu_15284_p1 = $signed(local_temp_V_949_fu_14824_p4);
[2025-05-17 16:17:40,540]       |                                   ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17218:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17218 | assign sext_ln186_596_fu_15302_p1 = $signed(select_ln90_325_fu_15294_p3);
[2025-05-17 16:17:40,540]       |                                   ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17220:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17220 | assign sext_ln186_597_fu_15306_p1 = $signed(local_temp_V_950_fu_14834_p4);
[2025-05-17 16:17:40,540]       |                                   ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17222:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17222 | assign sext_ln186_598_fu_15324_p1 = $signed(select_ln90_326_fu_15316_p3);
[2025-05-17 16:17:40,540]       |                                   ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17224:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17224 | assign sext_ln186_599_fu_15328_p1 = $signed(local_temp_V_951_fu_14844_p4);
[2025-05-17 16:17:40,540]       |                                   ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17226:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,540]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,540] 17226 | assign sext_ln186_59_fu_5510_p1 = $signed(local_temp_V_674_fu_4990_p4);
[2025-05-17 16:17:40,540]       |                                 ^
[2025-05-17 16:17:40,540] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17228:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17228 | assign sext_ln186_5_fu_3746_p1 = $signed(local_temp_V_630_fu_3226_p4);
[2025-05-17 16:17:40,541]       |                                ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17230:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17230 | assign sext_ln186_600_fu_15346_p1 = $signed(select_ln90_327_fu_15338_p3);
[2025-05-17 16:17:40,541]       |                                   ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17232:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17232 | assign sext_ln186_601_fu_15350_p1 = $signed(local_temp_V_952_fu_14854_p4);
[2025-05-17 16:17:40,541]       |                                   ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17234:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17234 | assign sext_ln186_602_fu_15368_p1 = $signed(select_ln90_328_fu_15360_p3);
[2025-05-17 16:17:40,541]       |                                   ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17236:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17236 | assign sext_ln186_603_fu_15372_p1 = $signed(local_temp_V_953_fu_14864_p4);
[2025-05-17 16:17:40,541]       |                                   ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17238:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17238 | assign sext_ln186_604_fu_15390_p1 = $signed(select_ln90_329_fu_15382_p3);
[2025-05-17 16:17:40,541]       |                                   ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17240:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17240 | assign sext_ln186_605_fu_15394_p1 = $signed(local_temp_V_954_fu_14874_p4);
[2025-05-17 16:17:40,541]       |                                   ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17242:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17242 | assign sext_ln186_606_fu_15412_p1 = $signed(select_ln90_330_fu_15404_p3);
[2025-05-17 16:17:40,541]       |                                   ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17244:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17244 | assign sext_ln186_607_fu_15416_p1 = $signed(local_temp_V_955_fu_14884_p4);
[2025-05-17 16:17:40,541]       |                                   ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17246:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17246 | assign sext_ln186_608_fu_15434_p1 = $signed(select_ln90_331_fu_15426_p3);
[2025-05-17 16:17:40,541]       |                                   ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17248:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17248 | assign sext_ln186_609_fu_15438_p1 = $signed(local_temp_V_956_fu_14894_p4);
[2025-05-17 16:17:40,541]       |                                   ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17250:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17250 | assign sext_ln186_60_fu_5528_p1 = $signed(select_ln90_50_fu_5520_p3);
[2025-05-17 16:17:40,541]       |                                 ^
[2025-05-17 16:17:40,541] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17252:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,541]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,541] 17252 | assign sext_ln186_610_fu_15456_p1 = $signed(select_ln90_332_fu_15448_p3);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17254:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17254 | assign sext_ln186_611_fu_15460_p1 = $signed(local_temp_V_957_fu_14904_p4);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17256:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17256 | assign sext_ln186_612_fu_15478_p1 = $signed(select_ln90_333_fu_15470_p3);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17258:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17258 | assign sext_ln186_613_fu_15482_p1 = $signed(local_temp_V_958_fu_14914_p4);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17260:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17260 | assign sext_ln186_614_fu_15500_p1 = $signed(select_ln90_334_fu_15492_p3);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17262:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17262 | assign sext_ln186_615_fu_15504_p1 = $signed(local_temp_V_959_fu_14924_p4);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17264:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17264 | assign sext_ln186_616_fu_15522_p1 = $signed(select_ln90_335_fu_15514_p3);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17266:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17266 | assign sext_ln186_617_fu_15526_p1 = $signed(local_temp_V_960_fu_14934_p4);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17268:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17268 | assign sext_ln186_618_fu_15544_p1 = $signed(select_ln90_336_fu_15536_p3);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17270:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17270 | assign sext_ln186_619_fu_15548_p1 = $signed(local_temp_V_961_fu_14944_p4);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17272:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17272 | assign sext_ln186_61_fu_5532_p1 = $signed(local_temp_V_675_fu_5000_p4);
[2025-05-17 16:17:40,542]       |                                 ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17274:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17274 | assign sext_ln186_620_fu_15566_p1 = $signed(select_ln90_337_fu_15558_p3);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17276:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,542] 17276 | assign sext_ln186_621_fu_15570_p1 = $signed(local_temp_V_962_fu_14954_p4);
[2025-05-17 16:17:40,542]       |                                   ^
[2025-05-17 16:17:40,542] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17278:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,542]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17278 | assign sext_ln186_622_fu_15588_p1 = $signed(select_ln90_338_fu_15580_p3);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17280:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17280 | assign sext_ln186_623_fu_15592_p1 = $signed(local_temp_V_963_fu_14964_p4);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17282:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17282 | assign sext_ln186_624_fu_15610_p1 = $signed(select_ln90_339_fu_15602_p3);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17284:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17284 | assign sext_ln186_625_fu_15614_p1 = $signed(local_temp_V_964_fu_14974_p4);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17286:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17286 | assign sext_ln186_626_fu_15632_p1 = $signed(select_ln90_340_fu_15624_p3);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17288:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17288 | assign sext_ln186_627_fu_15636_p1 = $signed(local_temp_V_965_fu_14984_p4);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17290:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17290 | assign sext_ln186_628_fu_15654_p1 = $signed(select_ln90_341_fu_15646_p3);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17292:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17292 | assign sext_ln186_629_fu_15658_p1 = $signed(local_temp_V_966_fu_14994_p4);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17294:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17294 | assign sext_ln186_62_fu_5550_p1 = $signed(select_ln90_51_fu_5542_p3);
[2025-05-17 16:17:40,543]       |                                 ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17296:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17296 | assign sext_ln186_630_fu_15676_p1 = $signed(select_ln90_342_fu_15668_p3);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17298:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17298 | assign sext_ln186_631_fu_15680_p1 = $signed(local_temp_V_967_fu_15004_p4);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17300:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17300 | assign sext_ln186_632_fu_15698_p1 = $signed(select_ln90_343_fu_15690_p3);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,543] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17302:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,543]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,543] 17302 | assign sext_ln186_633_fu_15702_p1 = $signed(local_temp_V_968_fu_15014_p4);
[2025-05-17 16:17:40,543]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17304:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17304 | assign sext_ln186_634_fu_15720_p1 = $signed(select_ln90_344_fu_15712_p3);
[2025-05-17 16:17:40,544]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17306:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17306 | assign sext_ln186_635_fu_15724_p1 = $signed(local_temp_V_969_fu_15024_p4);
[2025-05-17 16:17:40,544]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17308:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17308 | assign sext_ln186_636_fu_15742_p1 = $signed(select_ln90_345_fu_15734_p3);
[2025-05-17 16:17:40,544]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17310:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17310 | assign sext_ln186_637_fu_15746_p1 = $signed(local_temp_V_970_fu_15034_p4);
[2025-05-17 16:17:40,544]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17312:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17312 | assign sext_ln186_638_fu_15764_p1 = $signed(select_ln90_346_fu_15756_p3);
[2025-05-17 16:17:40,544]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17314:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17314 | assign sext_ln186_639_fu_15768_p1 = $signed(local_temp_V_971_fu_15044_p4);
[2025-05-17 16:17:40,544]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17316:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17316 | assign sext_ln186_63_fu_5554_p1 = $signed(local_temp_V_676_fu_5010_p4);
[2025-05-17 16:17:40,544]       |                                 ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17318:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17318 | assign sext_ln186_640_fu_15786_p1 = $signed(select_ln90_347_fu_15778_p3);
[2025-05-17 16:17:40,544]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17320:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17320 | assign sext_ln186_641_fu_15790_p1 = $signed(local_temp_V_972_fu_15054_p4);
[2025-05-17 16:17:40,544]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17322:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17322 | assign sext_ln186_642_fu_15808_p1 = $signed(select_ln90_348_fu_15800_p3);
[2025-05-17 16:17:40,544]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17324:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17324 | assign sext_ln186_643_fu_15812_p1 = $signed(local_temp_V_973_fu_15064_p4);
[2025-05-17 16:17:40,544]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17326:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17326 | assign sext_ln186_644_fu_15830_p1 = $signed(select_ln90_349_fu_15822_p3);
[2025-05-17 16:17:40,544]       |                                   ^
[2025-05-17 16:17:40,544] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17328:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,544]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,544] 17328 | assign sext_ln186_645_fu_15834_p1 = $signed(local_temp_V_974_fu_15074_p4);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17330:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17330 | assign sext_ln186_646_fu_15852_p1 = $signed(select_ln90_350_fu_15844_p3);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17332:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17332 | assign sext_ln186_647_fu_15856_p1 = $signed(local_temp_V_975_fu_15084_p4);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17334:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17334 | assign sext_ln186_648_fu_15874_p1 = $signed(select_ln90_351_fu_15866_p3);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17336:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17336 | assign sext_ln186_649_fu_15878_p1 = $signed(local_temp_V_976_fu_15094_p4);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17338:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17338 | assign sext_ln186_64_fu_5572_p1 = $signed(select_ln90_52_fu_5564_p3);
[2025-05-17 16:17:40,545]       |                                 ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17340:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17340 | assign sext_ln186_650_fu_15896_p1 = $signed(select_ln90_352_fu_15888_p3);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17342:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17342 | assign sext_ln186_651_fu_15900_p1 = $signed(local_temp_V_977_fu_15104_p4);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17344:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17344 | assign sext_ln186_652_fu_15918_p1 = $signed(select_ln90_353_fu_15910_p3);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17346:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17346 | assign sext_ln186_653_fu_15922_p1 = $signed(local_temp_V_978_fu_15114_p4);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17348:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17348 | assign sext_ln186_654_fu_15940_p1 = $signed(select_ln90_354_fu_15932_p3);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17350:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17350 | assign sext_ln186_655_fu_15944_p1 = $signed(local_temp_V_979_fu_15124_p4);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17352:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,545] 17352 | assign sext_ln186_656_fu_15962_p1 = $signed(select_ln90_355_fu_15954_p3);
[2025-05-17 16:17:40,545]       |                                   ^
[2025-05-17 16:17:40,545] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17354:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,545]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17354 | assign sext_ln186_657_fu_15966_p1 = $signed(local_temp_V_980_fu_15134_p4);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17356:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17356 | assign sext_ln186_658_fu_15984_p1 = $signed(select_ln90_356_fu_15976_p3);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17358:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17358 | assign sext_ln186_659_fu_15988_p1 = $signed(local_temp_V_981_fu_15144_p4);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17360:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17360 | assign sext_ln186_65_fu_5576_p1 = $signed(local_temp_V_677_fu_5020_p4);
[2025-05-17 16:17:40,546]       |                                 ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17362:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17362 | assign sext_ln186_660_fu_15998_p1 = $signed(local_temp_V_982_fu_15154_p4);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17364:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17364 | assign sext_ln186_661_fu_16016_p1 = $signed(select_ln90_358_fu_16008_p3);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17366:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17366 | assign sext_ln186_662_fu_16020_p1 = $signed(local_temp_V_983_fu_15164_p4);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17368:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17368 | assign sext_ln186_663_fu_16586_p1 = $signed(local_temp_V_984_fu_16186_p4);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17370:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17370 | assign sext_ln186_664_fu_16604_p1 = $signed(select_ln90_360_fu_16596_p3);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17372:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17372 | assign sext_ln186_665_fu_16608_p1 = $signed(local_temp_V_985_fu_16196_p4);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17374:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17374 | assign sext_ln186_666_fu_16626_p1 = $signed(select_ln90_361_fu_16618_p3);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17376:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17376 | assign sext_ln186_667_fu_16630_p1 = $signed(local_temp_V_986_fu_16206_p4);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17378:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,546]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,546] 17378 | assign sext_ln186_668_fu_16648_p1 = $signed(select_ln90_362_fu_16640_p3);
[2025-05-17 16:17:40,546]       |                                   ^
[2025-05-17 16:17:40,546] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17380:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17380 | assign sext_ln186_669_fu_16652_p1 = $signed(local_temp_V_987_fu_16216_p4);
[2025-05-17 16:17:40,547]       |                                   ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17382:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17382 | assign sext_ln186_66_fu_5594_p1 = $signed(select_ln90_53_fu_5586_p3);
[2025-05-17 16:17:40,547]       |                                 ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17384:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17384 | assign sext_ln186_670_fu_16670_p1 = $signed(select_ln90_363_fu_16662_p3);
[2025-05-17 16:17:40,547]       |                                   ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17386:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17386 | assign sext_ln186_671_fu_16674_p1 = $signed(local_temp_V_988_fu_16226_p4);
[2025-05-17 16:17:40,547]       |                                   ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17388:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17388 | assign sext_ln186_672_fu_16692_p1 = $signed(select_ln90_364_fu_16684_p3);
[2025-05-17 16:17:40,547]       |                                   ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17390:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17390 | assign sext_ln186_673_fu_16696_p1 = $signed(local_temp_V_989_fu_16236_p4);
[2025-05-17 16:17:40,547]       |                                   ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17392:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17392 | assign sext_ln186_674_fu_16714_p1 = $signed(select_ln90_365_fu_16706_p3);
[2025-05-17 16:17:40,547]       |                                   ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17394:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17394 | assign sext_ln186_675_fu_16718_p1 = $signed(local_temp_V_990_fu_16246_p4);
[2025-05-17 16:17:40,547]       |                                   ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17396:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17396 | assign sext_ln186_676_fu_16736_p1 = $signed(select_ln90_366_fu_16728_p3);
[2025-05-17 16:17:40,547]       |                                   ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17398:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17398 | assign sext_ln186_677_fu_16740_p1 = $signed(local_temp_V_991_fu_16256_p4);
[2025-05-17 16:17:40,547]       |                                   ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17400:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17400 | assign sext_ln186_678_fu_16758_p1 = $signed(select_ln90_367_fu_16750_p3);
[2025-05-17 16:17:40,547]       |                                   ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17402:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17402 | assign sext_ln186_679_fu_16762_p1 = $signed(local_temp_V_992_fu_16266_p4);
[2025-05-17 16:17:40,547]       |                                   ^
[2025-05-17 16:17:40,547] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17404:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,547]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,547] 17404 | assign sext_ln186_67_fu_5598_p1 = $signed(local_temp_V_678_fu_5030_p4);
[2025-05-17 16:17:40,548]       |                                 ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17406:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17406 | assign sext_ln186_680_fu_16780_p1 = $signed(select_ln90_368_fu_16772_p3);
[2025-05-17 16:17:40,548]       |                                   ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17408:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17408 | assign sext_ln186_681_fu_16784_p1 = $signed(local_temp_V_993_fu_16276_p4);
[2025-05-17 16:17:40,548]       |                                   ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17410:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17410 | assign sext_ln186_682_fu_16802_p1 = $signed(select_ln90_369_fu_16794_p3);
[2025-05-17 16:17:40,548]       |                                   ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17412:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17412 | assign sext_ln186_683_fu_16806_p1 = $signed(local_temp_V_994_fu_16286_p4);
[2025-05-17 16:17:40,548]       |                                   ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17414:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17414 | assign sext_ln186_684_fu_16824_p1 = $signed(select_ln90_370_fu_16816_p3);
[2025-05-17 16:17:40,548]       |                                   ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17416:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17416 | assign sext_ln186_685_fu_16828_p1 = $signed(local_temp_V_995_fu_16296_p4);
[2025-05-17 16:17:40,548]       |                                   ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17418:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17418 | assign sext_ln186_686_fu_16846_p1 = $signed(select_ln90_371_fu_16838_p3);
[2025-05-17 16:17:40,548]       |                                   ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17420:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17420 | assign sext_ln186_687_fu_16850_p1 = $signed(local_temp_V_996_fu_16306_p4);
[2025-05-17 16:17:40,548]       |                                   ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17422:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17422 | assign sext_ln186_688_fu_16868_p1 = $signed(select_ln90_372_fu_16860_p3);
[2025-05-17 16:17:40,548]       |                                   ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17424:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17424 | assign sext_ln186_689_fu_16872_p1 = $signed(local_temp_V_997_fu_16316_p4);
[2025-05-17 16:17:40,548]       |                                   ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17426:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17426 | assign sext_ln186_68_fu_5616_p1 = $signed(select_ln90_54_fu_5608_p3);
[2025-05-17 16:17:40,548]       |                                 ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17428:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,548] 17428 | assign sext_ln186_690_fu_16890_p1 = $signed(select_ln90_373_fu_16882_p3);
[2025-05-17 16:17:40,548]       |                                   ^
[2025-05-17 16:17:40,548] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17430:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,548]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17430 | assign sext_ln186_691_fu_16894_p1 = $signed(local_temp_V_998_fu_16326_p4);
[2025-05-17 16:17:40,549]       |                                   ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17432:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17432 | assign sext_ln186_692_fu_16912_p1 = $signed(select_ln90_374_fu_16904_p3);
[2025-05-17 16:17:40,549]       |                                   ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17434:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17434 | assign sext_ln186_693_fu_16916_p1 = $signed(local_temp_V_999_fu_16336_p4);
[2025-05-17 16:17:40,549]       |                                   ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17436:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17436 | assign sext_ln186_694_fu_16934_p1 = $signed(select_ln90_375_fu_16926_p3);
[2025-05-17 16:17:40,549]       |                                   ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17438:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17438 | assign sext_ln186_695_fu_16938_p1 = $signed(local_temp_V_1000_fu_16346_p4);
[2025-05-17 16:17:40,549]       |                                   ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17440:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17440 | assign sext_ln186_696_fu_16956_p1 = $signed(select_ln90_376_fu_16948_p3);
[2025-05-17 16:17:40,549]       |                                   ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17442:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17442 | assign sext_ln186_697_fu_16960_p1 = $signed(local_temp_V_1001_fu_16356_p4);
[2025-05-17 16:17:40,549]       |                                   ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17444:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17444 | assign sext_ln186_698_fu_16978_p1 = $signed(select_ln90_377_fu_16970_p3);
[2025-05-17 16:17:40,549]       |                                   ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17446:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17446 | assign sext_ln186_699_fu_16982_p1 = $signed(local_temp_V_1002_fu_16366_p4);
[2025-05-17 16:17:40,549]       |                                   ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17448:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17448 | assign sext_ln186_69_fu_5620_p1 = $signed(local_temp_V_679_fu_5040_p4);
[2025-05-17 16:17:40,549]       |                                 ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17450:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17450 | assign sext_ln186_6_fu_3776_p1 = $signed(local_temp_V_631_fu_3236_p4);
[2025-05-17 16:17:40,549]       |                                ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17452:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17452 | assign sext_ln186_700_fu_17000_p1 = $signed(select_ln90_378_fu_16992_p3);
[2025-05-17 16:17:40,549]       |                                   ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17454:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,549]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,549] 17454 | assign sext_ln186_701_fu_17004_p1 = $signed(local_temp_V_1003_fu_16376_p4);
[2025-05-17 16:17:40,549]       |                                   ^
[2025-05-17 16:17:40,549] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17456:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17456 | assign sext_ln186_702_fu_17022_p1 = $signed(select_ln90_379_fu_17014_p3);
[2025-05-17 16:17:40,550]       |                                   ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17458:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17458 | assign sext_ln186_703_fu_17026_p1 = $signed(local_temp_V_1004_fu_16386_p4);
[2025-05-17 16:17:40,550]       |                                   ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17460:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17460 | assign sext_ln186_704_fu_17044_p1 = $signed(select_ln90_380_fu_17036_p3);
[2025-05-17 16:17:40,550]       |                                   ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17462:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17462 | assign sext_ln186_705_fu_17048_p1 = $signed(local_temp_V_1005_fu_16396_p4);
[2025-05-17 16:17:40,550]       |                                   ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17464:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17464 | assign sext_ln186_706_fu_17066_p1 = $signed(select_ln90_381_fu_17058_p3);
[2025-05-17 16:17:40,550]       |                                   ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17466:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17466 | assign sext_ln186_707_fu_17070_p1 = $signed(local_temp_V_1006_fu_16406_p4);
[2025-05-17 16:17:40,550]       |                                   ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17468:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17468 | assign sext_ln186_708_fu_17088_p1 = $signed(select_ln90_382_fu_17080_p3);
[2025-05-17 16:17:40,550]       |                                   ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17470:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17470 | assign sext_ln186_709_fu_17092_p1 = $signed(local_temp_V_1007_fu_16416_p4);
[2025-05-17 16:17:40,550]       |                                   ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17472:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17472 | assign sext_ln186_70_fu_5638_p1 = $signed(select_ln90_55_fu_5630_p3);
[2025-05-17 16:17:40,550]       |                                 ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17474:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17474 | assign sext_ln186_710_fu_17110_p1 = $signed(select_ln90_383_fu_17102_p3);
[2025-05-17 16:17:40,550]       |                                   ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17476:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17476 | assign sext_ln186_711_fu_17114_p1 = $signed(local_temp_V_1008_fu_16426_p4);
[2025-05-17 16:17:40,550]       |                                   ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17478:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17478 | assign sext_ln186_712_fu_17132_p1 = $signed(select_ln90_384_fu_17124_p3);
[2025-05-17 16:17:40,550]       |                                   ^
[2025-05-17 16:17:40,550] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17480:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,550]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,550] 17480 | assign sext_ln186_713_fu_17136_p1 = $signed(local_temp_V_1009_fu_16436_p4);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17482:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17482 | assign sext_ln186_714_fu_17154_p1 = $signed(select_ln90_385_fu_17146_p3);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17484:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17484 | assign sext_ln186_715_fu_17158_p1 = $signed(local_temp_V_1010_fu_16446_p4);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17486:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17486 | assign sext_ln186_716_fu_17176_p1 = $signed(select_ln90_386_fu_17168_p3);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17488:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17488 | assign sext_ln186_717_fu_17180_p1 = $signed(local_temp_V_1011_fu_16456_p4);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17490:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17490 | assign sext_ln186_718_fu_17198_p1 = $signed(select_ln90_387_fu_17190_p3);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17492:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17492 | assign sext_ln186_719_fu_17202_p1 = $signed(local_temp_V_1012_fu_16466_p4);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17494:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17494 | assign sext_ln186_71_fu_5642_p1 = $signed(local_temp_V_680_fu_5050_p4);
[2025-05-17 16:17:40,551]       |                                 ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17496:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17496 | assign sext_ln186_720_fu_17220_p1 = $signed(select_ln90_388_fu_17212_p3);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17498:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17498 | assign sext_ln186_721_fu_17224_p1 = $signed(local_temp_V_1013_fu_16476_p4);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17500:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17500 | assign sext_ln186_722_fu_17242_p1 = $signed(select_ln90_389_fu_17234_p3);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17502:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17502 | assign sext_ln186_723_fu_17246_p1 = $signed(local_temp_V_1014_fu_16486_p4);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17504:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,551] 17504 | assign sext_ln186_724_fu_17264_p1 = $signed(select_ln90_390_fu_17256_p3);
[2025-05-17 16:17:40,551]       |                                   ^
[2025-05-17 16:17:40,551] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17506:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,551]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17506 | assign sext_ln186_725_fu_17268_p1 = $signed(local_temp_V_1015_fu_16496_p4);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17508:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17508 | assign sext_ln186_726_fu_17286_p1 = $signed(select_ln90_391_fu_17278_p3);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17510:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17510 | assign sext_ln186_727_fu_17290_p1 = $signed(local_temp_V_1016_fu_16506_p4);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17512:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17512 | assign sext_ln186_728_fu_17308_p1 = $signed(select_ln90_392_fu_17300_p3);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17514:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17514 | assign sext_ln186_729_fu_17312_p1 = $signed(local_temp_V_1017_fu_16516_p4);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17516:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17516 | assign sext_ln186_72_fu_5660_p1 = $signed(select_ln90_56_fu_5652_p3);
[2025-05-17 16:17:40,552]       |                                 ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17518:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17518 | assign sext_ln186_730_fu_17330_p1 = $signed(select_ln90_393_fu_17322_p3);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17520:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17520 | assign sext_ln186_731_fu_17334_p1 = $signed(local_temp_V_1018_fu_16526_p4);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17522:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17522 | assign sext_ln186_732_fu_17352_p1 = $signed(select_ln90_394_fu_17344_p3);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17524:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17524 | assign sext_ln186_733_fu_17356_p1 = $signed(local_temp_V_1019_fu_16536_p4);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17526:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17526 | assign sext_ln186_734_fu_17374_p1 = $signed(select_ln90_395_fu_17366_p3);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17528:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17528 | assign sext_ln186_735_fu_17378_p1 = $signed(local_temp_V_1020_fu_16546_p4);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17530:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,552]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,552] 17530 | assign sext_ln186_736_fu_17396_p1 = $signed(select_ln90_396_fu_17388_p3);
[2025-05-17 16:17:40,552]       |                                   ^
[2025-05-17 16:17:40,552] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17532:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17532 | assign sext_ln186_737_fu_17400_p1 = $signed(local_temp_V_1021_fu_16556_p4);
[2025-05-17 16:17:40,553]       |                                   ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17534:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17534 | assign sext_ln186_738_fu_17410_p1 = $signed(local_temp_V_1022_fu_16566_p4);
[2025-05-17 16:17:40,553]       |                                   ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17536:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17536 | assign sext_ln186_739_fu_17428_p1 = $signed(select_ln90_398_fu_17420_p3);
[2025-05-17 16:17:40,553]       |                                   ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17538:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17538 | assign sext_ln186_73_fu_5664_p1 = $signed(local_temp_V_681_fu_5060_p4);
[2025-05-17 16:17:40,553]       |                                 ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17540:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17540 | assign sext_ln186_740_fu_17432_p1 = $signed(local_temp_V_1023_fu_16576_p4);
[2025-05-17 16:17:40,553]       |                                   ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17542:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17542 | assign sext_ln186_741_fu_17998_p1 = $signed(local_temp_V_1024_fu_17598_p4);
[2025-05-17 16:17:40,553]       |                                   ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17544:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17544 | assign sext_ln186_742_fu_18016_p1 = $signed(select_ln90_400_fu_18008_p3);
[2025-05-17 16:17:40,553]       |                                   ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17546:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17546 | assign sext_ln186_743_fu_18020_p1 = $signed(local_temp_V_1025_fu_17608_p4);
[2025-05-17 16:17:40,553]       |                                   ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17548:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17548 | assign sext_ln186_744_fu_18038_p1 = $signed(select_ln90_401_fu_18030_p3);
[2025-05-17 16:17:40,553]       |                                   ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17550:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17550 | assign sext_ln186_745_fu_18042_p1 = $signed(local_temp_V_1026_fu_17618_p4);
[2025-05-17 16:17:40,553]       |                                   ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17552:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17552 | assign sext_ln186_746_fu_18060_p1 = $signed(select_ln90_402_fu_18052_p3);
[2025-05-17 16:17:40,553]       |                                   ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17554:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,553] 17554 | assign sext_ln186_747_fu_18064_p1 = $signed(local_temp_V_1027_fu_17628_p4);
[2025-05-17 16:17:40,553]       |                                   ^
[2025-05-17 16:17:40,553] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17556:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,553]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17556 | assign sext_ln186_748_fu_18082_p1 = $signed(select_ln90_403_fu_18074_p3);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17558:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17558 | assign sext_ln186_749_fu_18086_p1 = $signed(local_temp_V_1028_fu_17638_p4);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17560:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17560 | assign sext_ln186_74_fu_5682_p1 = $signed(select_ln90_57_fu_5674_p3);
[2025-05-17 16:17:40,554]       |                                 ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17562:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17562 | assign sext_ln186_750_fu_18104_p1 = $signed(select_ln90_404_fu_18096_p3);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17564:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17564 | assign sext_ln186_751_fu_18108_p1 = $signed(local_temp_V_1029_fu_17648_p4);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17566:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17566 | assign sext_ln186_752_fu_18126_p1 = $signed(select_ln90_405_fu_18118_p3);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17568:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17568 | assign sext_ln186_753_fu_18130_p1 = $signed(local_temp_V_1030_fu_17658_p4);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17570:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17570 | assign sext_ln186_754_fu_18148_p1 = $signed(select_ln90_406_fu_18140_p3);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17572:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17572 | assign sext_ln186_755_fu_18152_p1 = $signed(local_temp_V_1031_fu_17668_p4);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17574:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17574 | assign sext_ln186_756_fu_18170_p1 = $signed(select_ln90_407_fu_18162_p3);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17576:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17576 | assign sext_ln186_757_fu_18174_p1 = $signed(local_temp_V_1032_fu_17678_p4);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17578:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17578 | assign sext_ln186_758_fu_18192_p1 = $signed(select_ln90_408_fu_18184_p3);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,554] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17580:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,554]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,554] 17580 | assign sext_ln186_759_fu_18196_p1 = $signed(local_temp_V_1033_fu_17688_p4);
[2025-05-17 16:17:40,554]       |                                   ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17582:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17582 | assign sext_ln186_75_fu_5686_p1 = $signed(local_temp_V_682_fu_5070_p4);
[2025-05-17 16:17:40,555]       |                                 ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17584:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17584 | assign sext_ln186_760_fu_18214_p1 = $signed(select_ln90_409_fu_18206_p3);
[2025-05-17 16:17:40,555]       |                                   ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17586:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17586 | assign sext_ln186_761_fu_18218_p1 = $signed(local_temp_V_1034_fu_17698_p4);
[2025-05-17 16:17:40,555]       |                                   ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17588:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17588 | assign sext_ln186_762_fu_18236_p1 = $signed(select_ln90_410_fu_18228_p3);
[2025-05-17 16:17:40,555]       |                                   ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17590 | assign sext_ln186_763_fu_18240_p1 = $signed(local_temp_V_1035_fu_17708_p4);
[2025-05-17 16:17:40,555]       |                                   ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17592:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17592 | assign sext_ln186_764_fu_18258_p1 = $signed(select_ln90_411_fu_18250_p3);
[2025-05-17 16:17:40,555]       |                                   ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17594:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17594 | assign sext_ln186_765_fu_18262_p1 = $signed(local_temp_V_1036_fu_17718_p4);
[2025-05-17 16:17:40,555]       |                                   ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17596:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17596 | assign sext_ln186_766_fu_18280_p1 = $signed(select_ln90_412_fu_18272_p3);
[2025-05-17 16:17:40,555]       |                                   ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17598 | assign sext_ln186_767_fu_18284_p1 = $signed(local_temp_V_1037_fu_17728_p4);
[2025-05-17 16:17:40,555]       |                                   ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17600:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17600 | assign sext_ln186_768_fu_18302_p1 = $signed(select_ln90_413_fu_18294_p3);
[2025-05-17 16:17:40,555]       |                                   ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17602:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17602 | assign sext_ln186_769_fu_18306_p1 = $signed(local_temp_V_1038_fu_17738_p4);
[2025-05-17 16:17:40,555]       |                                   ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17604:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17604 | assign sext_ln186_76_fu_5704_p1 = $signed(select_ln90_58_fu_5696_p3);
[2025-05-17 16:17:40,555]       |                                 ^
[2025-05-17 16:17:40,555] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17606:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,555]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,555] 17606 | assign sext_ln186_770_fu_18324_p1 = $signed(select_ln90_414_fu_18316_p3);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17608:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17608 | assign sext_ln186_771_fu_18328_p1 = $signed(local_temp_V_1039_fu_17748_p4);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17610:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17610 | assign sext_ln186_772_fu_18346_p1 = $signed(select_ln90_415_fu_18338_p3);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17612:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17612 | assign sext_ln186_773_fu_18350_p1 = $signed(local_temp_V_1040_fu_17758_p4);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17614:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17614 | assign sext_ln186_774_fu_18368_p1 = $signed(select_ln90_416_fu_18360_p3);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17616:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17616 | assign sext_ln186_775_fu_18372_p1 = $signed(local_temp_V_1041_fu_17768_p4);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17618:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17618 | assign sext_ln186_776_fu_18390_p1 = $signed(select_ln90_417_fu_18382_p3);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17620:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17620 | assign sext_ln186_777_fu_18394_p1 = $signed(local_temp_V_1042_fu_17778_p4);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17622:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17622 | assign sext_ln186_778_fu_18412_p1 = $signed(select_ln90_418_fu_18404_p3);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17624:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17624 | assign sext_ln186_779_fu_18416_p1 = $signed(local_temp_V_1043_fu_17788_p4);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17626:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17626 | assign sext_ln186_77_fu_5708_p1 = $signed(local_temp_V_683_fu_5080_p4);
[2025-05-17 16:17:40,556]       |                                 ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17628:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17628 | assign sext_ln186_780_fu_18434_p1 = $signed(select_ln90_419_fu_18426_p3);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17630:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,556] 17630 | assign sext_ln186_781_fu_18438_p1 = $signed(local_temp_V_1044_fu_17798_p4);
[2025-05-17 16:17:40,556]       |                                   ^
[2025-05-17 16:17:40,556] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17632:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,556]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17632 | assign sext_ln186_782_fu_18456_p1 = $signed(select_ln90_420_fu_18448_p3);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17634:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17634 | assign sext_ln186_783_fu_18460_p1 = $signed(local_temp_V_1045_fu_17808_p4);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17636:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17636 | assign sext_ln186_784_fu_18478_p1 = $signed(select_ln90_421_fu_18470_p3);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17638 | assign sext_ln186_785_fu_18482_p1 = $signed(local_temp_V_1046_fu_17818_p4);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17640:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17640 | assign sext_ln186_786_fu_18500_p1 = $signed(select_ln90_422_fu_18492_p3);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17642:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17642 | assign sext_ln186_787_fu_18504_p1 = $signed(local_temp_V_1047_fu_17828_p4);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17644:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17644 | assign sext_ln186_788_fu_18522_p1 = $signed(select_ln90_423_fu_18514_p3);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17646:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17646 | assign sext_ln186_789_fu_18526_p1 = $signed(local_temp_V_1048_fu_17838_p4);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17648:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17648 | assign sext_ln186_78_fu_5726_p1 = $signed(select_ln90_59_fu_5718_p3);
[2025-05-17 16:17:40,557]       |                                 ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17650:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17650 | assign sext_ln186_790_fu_18544_p1 = $signed(select_ln90_424_fu_18536_p3);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17652:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17652 | assign sext_ln186_791_fu_18548_p1 = $signed(local_temp_V_1049_fu_17848_p4);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17654:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17654 | assign sext_ln186_792_fu_18566_p1 = $signed(select_ln90_425_fu_18558_p3);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,557] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17656:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,557]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,557] 17656 | assign sext_ln186_793_fu_18570_p1 = $signed(local_temp_V_1050_fu_17858_p4);
[2025-05-17 16:17:40,557]       |                                   ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17658:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17658 | assign sext_ln186_794_fu_18588_p1 = $signed(select_ln90_426_fu_18580_p3);
[2025-05-17 16:17:40,558]       |                                   ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17660:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17660 | assign sext_ln186_795_fu_18592_p1 = $signed(local_temp_V_1051_fu_17868_p4);
[2025-05-17 16:17:40,558]       |                                   ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17662:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17662 | assign sext_ln186_796_fu_18610_p1 = $signed(select_ln90_427_fu_18602_p3);
[2025-05-17 16:17:40,558]       |                                   ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17664:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17664 | assign sext_ln186_797_fu_18614_p1 = $signed(local_temp_V_1052_fu_17878_p4);
[2025-05-17 16:17:40,558]       |                                   ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17666:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17666 | assign sext_ln186_798_fu_18632_p1 = $signed(select_ln90_428_fu_18624_p3);
[2025-05-17 16:17:40,558]       |                                   ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17668:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17668 | assign sext_ln186_799_fu_18636_p1 = $signed(local_temp_V_1053_fu_17888_p4);
[2025-05-17 16:17:40,558]       |                                   ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17670:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17670 | assign sext_ln186_79_fu_5730_p1 = $signed(local_temp_V_684_fu_5090_p4);
[2025-05-17 16:17:40,558]       |                                 ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17672:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17672 | assign sext_ln186_7_fu_3806_p1 = $signed(local_temp_V_632_fu_3246_p4);
[2025-05-17 16:17:40,558]       |                                ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17674:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17674 | assign sext_ln186_800_fu_18654_p1 = $signed(select_ln90_429_fu_18646_p3);
[2025-05-17 16:17:40,558]       |                                   ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17676:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17676 | assign sext_ln186_801_fu_18658_p1 = $signed(local_temp_V_1054_fu_17898_p4);
[2025-05-17 16:17:40,558]       |                                   ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17678:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17678 | assign sext_ln186_802_fu_18676_p1 = $signed(select_ln90_430_fu_18668_p3);
[2025-05-17 16:17:40,558]       |                                   ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17680:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,558] 17680 | assign sext_ln186_803_fu_18680_p1 = $signed(local_temp_V_1055_fu_17908_p4);
[2025-05-17 16:17:40,558]       |                                   ^
[2025-05-17 16:17:40,558] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17682:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,558]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17682 | assign sext_ln186_804_fu_18698_p1 = $signed(select_ln90_431_fu_18690_p3);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17684:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17684 | assign sext_ln186_805_fu_18702_p1 = $signed(local_temp_V_1056_fu_17918_p4);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17686:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17686 | assign sext_ln186_806_fu_18720_p1 = $signed(select_ln90_432_fu_18712_p3);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17688:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17688 | assign sext_ln186_807_fu_18724_p1 = $signed(local_temp_V_1057_fu_17928_p4);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17690:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17690 | assign sext_ln186_808_fu_18742_p1 = $signed(select_ln90_433_fu_18734_p3);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17692:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17692 | assign sext_ln186_809_fu_18746_p1 = $signed(local_temp_V_1058_fu_17938_p4);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17694:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17694 | assign sext_ln186_80_fu_5748_p1 = $signed(select_ln90_60_fu_5740_p3);
[2025-05-17 16:17:40,559]       |                                 ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17696:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17696 | assign sext_ln186_810_fu_18764_p1 = $signed(select_ln90_434_fu_18756_p3);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17698:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17698 | assign sext_ln186_811_fu_18768_p1 = $signed(local_temp_V_1059_fu_17948_p4);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17700:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17700 | assign sext_ln186_812_fu_18786_p1 = $signed(select_ln90_435_fu_18778_p3);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17702:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17702 | assign sext_ln186_813_fu_18790_p1 = $signed(local_temp_V_1060_fu_17958_p4);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17704:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17704 | assign sext_ln186_814_fu_18808_p1 = $signed(select_ln90_436_fu_18800_p3);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,559] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,559]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,559] 17706 | assign sext_ln186_815_fu_18812_p1 = $signed(local_temp_V_1061_fu_17968_p4);
[2025-05-17 16:17:40,559]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17708:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17708 | assign sext_ln186_816_fu_18822_p1 = $signed(local_temp_V_1062_fu_17978_p4);
[2025-05-17 16:17:40,560]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17710:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17710 | assign sext_ln186_817_fu_18840_p1 = $signed(select_ln90_438_fu_18832_p3);
[2025-05-17 16:17:40,560]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17712:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17712 | assign sext_ln186_818_fu_18844_p1 = $signed(local_temp_V_1063_fu_17988_p4);
[2025-05-17 16:17:40,560]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17714:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17714 | assign sext_ln186_819_fu_19410_p1 = $signed(local_temp_V_1064_fu_19010_p4);
[2025-05-17 16:17:40,560]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17716:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17716 | assign sext_ln186_81_fu_5752_p1 = $signed(local_temp_V_685_fu_5100_p4);
[2025-05-17 16:17:40,560]       |                                 ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17718:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17718 | assign sext_ln186_820_fu_19428_p1 = $signed(select_ln90_440_fu_19420_p3);
[2025-05-17 16:17:40,560]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17720:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17720 | assign sext_ln186_821_fu_19432_p1 = $signed(local_temp_V_1065_fu_19020_p4);
[2025-05-17 16:17:40,560]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17722:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17722 | assign sext_ln186_822_fu_19450_p1 = $signed(select_ln90_441_fu_19442_p3);
[2025-05-17 16:17:40,560]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17724:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17724 | assign sext_ln186_823_fu_19454_p1 = $signed(local_temp_V_1066_fu_19030_p4);
[2025-05-17 16:17:40,560]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17726:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17726 | assign sext_ln186_824_fu_19472_p1 = $signed(select_ln90_442_fu_19464_p3);
[2025-05-17 16:17:40,560]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17728 | assign sext_ln186_825_fu_19476_p1 = $signed(local_temp_V_1067_fu_19040_p4);
[2025-05-17 16:17:40,560]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17730:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17730 | assign sext_ln186_826_fu_19494_p1 = $signed(select_ln90_443_fu_19486_p3);
[2025-05-17 16:17:40,560]       |                                   ^
[2025-05-17 16:17:40,560] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17732:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,560]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,560] 17732 | assign sext_ln186_827_fu_19498_p1 = $signed(local_temp_V_1068_fu_19050_p4);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17734:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17734 | assign sext_ln186_828_fu_19516_p1 = $signed(select_ln90_444_fu_19508_p3);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17736:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17736 | assign sext_ln186_829_fu_19520_p1 = $signed(local_temp_V_1069_fu_19060_p4);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17738:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17738 | assign sext_ln186_82_fu_5770_p1 = $signed(select_ln90_61_fu_5762_p3);
[2025-05-17 16:17:40,561]       |                                 ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17740:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17740 | assign sext_ln186_830_fu_19538_p1 = $signed(select_ln90_445_fu_19530_p3);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17742:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17742 | assign sext_ln186_831_fu_19542_p1 = $signed(local_temp_V_1070_fu_19070_p4);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17744:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17744 | assign sext_ln186_832_fu_19560_p1 = $signed(select_ln90_446_fu_19552_p3);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17746:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17746 | assign sext_ln186_833_fu_19564_p1 = $signed(local_temp_V_1071_fu_19080_p4);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17748:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17748 | assign sext_ln186_834_fu_19582_p1 = $signed(select_ln90_447_fu_19574_p3);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17750:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17750 | assign sext_ln186_835_fu_19586_p1 = $signed(local_temp_V_1072_fu_19090_p4);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17752:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17752 | assign sext_ln186_836_fu_19604_p1 = $signed(select_ln90_448_fu_19596_p3);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17754:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17754 | assign sext_ln186_837_fu_19608_p1 = $signed(local_temp_V_1073_fu_19100_p4);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17756:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,561]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,561] 17756 | assign sext_ln186_838_fu_19626_p1 = $signed(select_ln90_449_fu_19618_p3);
[2025-05-17 16:17:40,561]       |                                   ^
[2025-05-17 16:17:40,561] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17758:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17758 | assign sext_ln186_839_fu_19630_p1 = $signed(local_temp_V_1074_fu_19110_p4);
[2025-05-17 16:17:40,562]       |                                   ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17760:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17760 | assign sext_ln186_83_fu_5774_p1 = $signed(local_temp_V_686_fu_5110_p4);
[2025-05-17 16:17:40,562]       |                                 ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17762:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17762 | assign sext_ln186_840_fu_19648_p1 = $signed(select_ln90_450_fu_19640_p3);
[2025-05-17 16:17:40,562]       |                                   ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17764:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17764 | assign sext_ln186_841_fu_19652_p1 = $signed(local_temp_V_1075_fu_19120_p4);
[2025-05-17 16:17:40,562]       |                                   ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17766:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17766 | assign sext_ln186_842_fu_19670_p1 = $signed(select_ln90_451_fu_19662_p3);
[2025-05-17 16:17:40,562]       |                                   ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17768:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17768 | assign sext_ln186_843_fu_19674_p1 = $signed(local_temp_V_1076_fu_19130_p4);
[2025-05-17 16:17:40,562]       |                                   ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17770:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17770 | assign sext_ln186_844_fu_19692_p1 = $signed(select_ln90_452_fu_19684_p3);
[2025-05-17 16:17:40,562]       |                                   ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17772:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17772 | assign sext_ln186_845_fu_19696_p1 = $signed(local_temp_V_1077_fu_19140_p4);
[2025-05-17 16:17:40,562]       |                                   ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17774:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17774 | assign sext_ln186_846_fu_19714_p1 = $signed(select_ln90_453_fu_19706_p3);
[2025-05-17 16:17:40,562]       |                                   ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17776:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17776 | assign sext_ln186_847_fu_19718_p1 = $signed(local_temp_V_1078_fu_19150_p4);
[2025-05-17 16:17:40,562]       |                                   ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17778:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17778 | assign sext_ln186_848_fu_19736_p1 = $signed(select_ln90_454_fu_19728_p3);
[2025-05-17 16:17:40,562]       |                                   ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17780:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17780 | assign sext_ln186_849_fu_19740_p1 = $signed(local_temp_V_1079_fu_19160_p4);
[2025-05-17 16:17:40,562]       |                                   ^
[2025-05-17 16:17:40,562] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17782:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,562]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,562] 17782 | assign sext_ln186_84_fu_5792_p1 = $signed(select_ln90_62_fu_5784_p3);
[2025-05-17 16:17:40,562]       |                                 ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17784:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17784 | assign sext_ln186_850_fu_19758_p1 = $signed(select_ln90_455_fu_19750_p3);
[2025-05-17 16:17:40,563]       |                                   ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17786:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17786 | assign sext_ln186_851_fu_19762_p1 = $signed(local_temp_V_1080_fu_19170_p4);
[2025-05-17 16:17:40,563]       |                                   ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17788:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17788 | assign sext_ln186_852_fu_19780_p1 = $signed(select_ln90_456_fu_19772_p3);
[2025-05-17 16:17:40,563]       |                                   ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17790:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17790 | assign sext_ln186_853_fu_19784_p1 = $signed(local_temp_V_1081_fu_19180_p4);
[2025-05-17 16:17:40,563]       |                                   ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17792:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17792 | assign sext_ln186_854_fu_19802_p1 = $signed(select_ln90_457_fu_19794_p3);
[2025-05-17 16:17:40,563]       |                                   ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17794:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17794 | assign sext_ln186_855_fu_19806_p1 = $signed(local_temp_V_1082_fu_19190_p4);
[2025-05-17 16:17:40,563]       |                                   ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17796:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17796 | assign sext_ln186_856_fu_19824_p1 = $signed(select_ln90_458_fu_19816_p3);
[2025-05-17 16:17:40,563]       |                                   ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17798:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17798 | assign sext_ln186_857_fu_19828_p1 = $signed(local_temp_V_1083_fu_19200_p4);
[2025-05-17 16:17:40,563]       |                                   ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17800:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17800 | assign sext_ln186_858_fu_19846_p1 = $signed(select_ln90_459_fu_19838_p3);
[2025-05-17 16:17:40,563]       |                                   ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17802:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17802 | assign sext_ln186_859_fu_19850_p1 = $signed(local_temp_V_1084_fu_19210_p4);
[2025-05-17 16:17:40,563]       |                                   ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17804:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17804 | assign sext_ln186_85_fu_5796_p1 = $signed(local_temp_V_687_fu_5120_p4);
[2025-05-17 16:17:40,563]       |                                 ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17806:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17806 | assign sext_ln186_860_fu_19868_p1 = $signed(select_ln90_460_fu_19860_p3);
[2025-05-17 16:17:40,563]       |                                   ^
[2025-05-17 16:17:40,563] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17808:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,563]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,563] 17808 | assign sext_ln186_861_fu_19872_p1 = $signed(local_temp_V_1085_fu_19220_p4);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17810:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17810 | assign sext_ln186_862_fu_19890_p1 = $signed(select_ln90_461_fu_19882_p3);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17812:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17812 | assign sext_ln186_863_fu_19894_p1 = $signed(local_temp_V_1086_fu_19230_p4);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17814:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17814 | assign sext_ln186_864_fu_19912_p1 = $signed(select_ln90_462_fu_19904_p3);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17816:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17816 | assign sext_ln186_865_fu_19916_p1 = $signed(local_temp_V_1087_fu_19240_p4);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17818:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17818 | assign sext_ln186_866_fu_19934_p1 = $signed(select_ln90_463_fu_19926_p3);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17820:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17820 | assign sext_ln186_867_fu_19938_p1 = $signed(local_temp_V_1088_fu_19250_p4);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17822:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17822 | assign sext_ln186_868_fu_19956_p1 = $signed(select_ln90_464_fu_19948_p3);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17824:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17824 | assign sext_ln186_869_fu_19960_p1 = $signed(local_temp_V_1089_fu_19260_p4);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17826:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17826 | assign sext_ln186_86_fu_5814_p1 = $signed(select_ln90_63_fu_5806_p3);
[2025-05-17 16:17:40,564]       |                                 ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17828:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17828 | assign sext_ln186_870_fu_19978_p1 = $signed(select_ln90_465_fu_19970_p3);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17830:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17830 | assign sext_ln186_871_fu_19982_p1 = $signed(local_temp_V_1090_fu_19270_p4);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17832:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,564] 17832 | assign sext_ln186_872_fu_20000_p1 = $signed(select_ln90_466_fu_19992_p3);
[2025-05-17 16:17:40,564]       |                                   ^
[2025-05-17 16:17:40,564] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17834:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,564]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17834 | assign sext_ln186_873_fu_20004_p1 = $signed(local_temp_V_1091_fu_19280_p4);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17836:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17836 | assign sext_ln186_874_fu_20022_p1 = $signed(select_ln90_467_fu_20014_p3);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17838 | assign sext_ln186_875_fu_20026_p1 = $signed(local_temp_V_1092_fu_19290_p4);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17840:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17840 | assign sext_ln186_876_fu_20044_p1 = $signed(select_ln90_468_fu_20036_p3);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17842:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17842 | assign sext_ln186_877_fu_20048_p1 = $signed(local_temp_V_1093_fu_19300_p4);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17844:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17844 | assign sext_ln186_878_fu_20066_p1 = $signed(select_ln90_469_fu_20058_p3);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17846 | assign sext_ln186_879_fu_20070_p1 = $signed(local_temp_V_1094_fu_19310_p4);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17848:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17848 | assign sext_ln186_87_fu_5818_p1 = $signed(local_temp_V_688_fu_5130_p4);
[2025-05-17 16:17:40,565]       |                                 ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17850:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17850 | assign sext_ln186_880_fu_20088_p1 = $signed(select_ln90_470_fu_20080_p3);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17852:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17852 | assign sext_ln186_881_fu_20092_p1 = $signed(local_temp_V_1095_fu_19320_p4);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17854:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17854 | assign sext_ln186_882_fu_20110_p1 = $signed(select_ln90_471_fu_20102_p3);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17856:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17856 | assign sext_ln186_883_fu_20114_p1 = $signed(local_temp_V_1096_fu_19330_p4);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17858:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,565]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,565] 17858 | assign sext_ln186_884_fu_20132_p1 = $signed(select_ln90_472_fu_20124_p3);
[2025-05-17 16:17:40,565]       |                                   ^
[2025-05-17 16:17:40,565] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17860 | assign sext_ln186_885_fu_20136_p1 = $signed(local_temp_V_1097_fu_19340_p4);
[2025-05-17 16:17:40,566]       |                                   ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17862:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17862 | assign sext_ln186_886_fu_20154_p1 = $signed(select_ln90_473_fu_20146_p3);
[2025-05-17 16:17:40,566]       |                                   ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17864:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17864 | assign sext_ln186_887_fu_20158_p1 = $signed(local_temp_V_1098_fu_19350_p4);
[2025-05-17 16:17:40,566]       |                                   ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17866:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17866 | assign sext_ln186_888_fu_20176_p1 = $signed(select_ln90_474_fu_20168_p3);
[2025-05-17 16:17:40,566]       |                                   ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17868:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17868 | assign sext_ln186_889_fu_20180_p1 = $signed(local_temp_V_1099_fu_19360_p4);
[2025-05-17 16:17:40,566]       |                                   ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17870:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17870 | assign sext_ln186_88_fu_5836_p1 = $signed(select_ln90_64_fu_5828_p3);
[2025-05-17 16:17:40,566]       |                                 ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17872:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17872 | assign sext_ln186_890_fu_20198_p1 = $signed(select_ln90_475_fu_20190_p3);
[2025-05-17 16:17:40,566]       |                                   ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17874:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17874 | assign sext_ln186_891_fu_20202_p1 = $signed(local_temp_V_1100_fu_19370_p4);
[2025-05-17 16:17:40,566]       |                                   ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17876:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17876 | assign sext_ln186_892_fu_20220_p1 = $signed(select_ln90_476_fu_20212_p3);
[2025-05-17 16:17:40,566]       |                                   ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17878:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17878 | assign sext_ln186_893_fu_20224_p1 = $signed(local_temp_V_1101_fu_19380_p4);
[2025-05-17 16:17:40,566]       |                                   ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17880:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17880 | assign sext_ln186_894_fu_20234_p1 = $signed(local_temp_V_1102_fu_19390_p4);
[2025-05-17 16:17:40,566]       |                                   ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17882:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17882 | assign sext_ln186_895_fu_20252_p1 = $signed(select_ln90_478_fu_20244_p3);
[2025-05-17 16:17:40,566]       |                                   ^
[2025-05-17 16:17:40,566] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17884:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,566]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,566] 17884 | assign sext_ln186_896_fu_20256_p1 = $signed(local_temp_V_1103_fu_19400_p4);
[2025-05-17 16:17:40,567]       |                                   ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17886:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17886 | assign sext_ln186_897_fu_20822_p1 = $signed(local_temp_V_1104_fu_20422_p4);
[2025-05-17 16:17:40,567]       |                                   ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17888:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17888 | assign sext_ln186_898_fu_20840_p1 = $signed(select_ln90_480_fu_20832_p3);
[2025-05-17 16:17:40,567]       |                                   ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17890:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17890 | assign sext_ln186_899_fu_20844_p1 = $signed(local_temp_V_1105_fu_20432_p4);
[2025-05-17 16:17:40,567]       |                                   ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17892:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17892 | assign sext_ln186_89_fu_5840_p1 = $signed(local_temp_V_689_fu_5140_p4);
[2025-05-17 16:17:40,567]       |                                 ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17894:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17894 | assign sext_ln186_8_fu_3836_p1 = $signed(local_temp_V_633_fu_3256_p4);
[2025-05-17 16:17:40,567]       |                                ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17896:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17896 | assign sext_ln186_900_fu_20862_p1 = $signed(select_ln90_481_fu_20854_p3);
[2025-05-17 16:17:40,567]       |                                   ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17898:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17898 | assign sext_ln186_901_fu_20866_p1 = $signed(local_temp_V_1106_fu_20442_p4);
[2025-05-17 16:17:40,567]       |                                   ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17900:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17900 | assign sext_ln186_902_fu_20884_p1 = $signed(select_ln90_482_fu_20876_p3);
[2025-05-17 16:17:40,567]       |                                   ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17902:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17902 | assign sext_ln186_903_fu_20888_p1 = $signed(local_temp_V_1107_fu_20452_p4);
[2025-05-17 16:17:40,567]       |                                   ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17904:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17904 | assign sext_ln186_904_fu_20906_p1 = $signed(select_ln90_483_fu_20898_p3);
[2025-05-17 16:17:40,567]       |                                   ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17906:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17906 | assign sext_ln186_905_fu_20910_p1 = $signed(local_temp_V_1108_fu_20462_p4);
[2025-05-17 16:17:40,567]       |                                   ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17908:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,567]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,567] 17908 | assign sext_ln186_906_fu_20928_p1 = $signed(select_ln90_484_fu_20920_p3);
[2025-05-17 16:17:40,567]       |                                   ^
[2025-05-17 16:17:40,567] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17910:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17910 | assign sext_ln186_907_fu_20932_p1 = $signed(local_temp_V_1109_fu_20472_p4);
[2025-05-17 16:17:40,568]       |                                   ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17912:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17912 | assign sext_ln186_908_fu_20950_p1 = $signed(select_ln90_485_fu_20942_p3);
[2025-05-17 16:17:40,568]       |                                   ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17914:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17914 | assign sext_ln186_909_fu_20954_p1 = $signed(local_temp_V_1110_fu_20482_p4);
[2025-05-17 16:17:40,568]       |                                   ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17916:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17916 | assign sext_ln186_90_fu_5858_p1 = $signed(select_ln90_65_fu_5850_p3);
[2025-05-17 16:17:40,568]       |                                 ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17918:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17918 | assign sext_ln186_910_fu_20972_p1 = $signed(select_ln90_486_fu_20964_p3);
[2025-05-17 16:17:40,568]       |                                   ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17920:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17920 | assign sext_ln186_911_fu_20976_p1 = $signed(local_temp_V_1111_fu_20492_p4);
[2025-05-17 16:17:40,568]       |                                   ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17922:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17922 | assign sext_ln186_912_fu_20994_p1 = $signed(select_ln90_487_fu_20986_p3);
[2025-05-17 16:17:40,568]       |                                   ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17924:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17924 | assign sext_ln186_913_fu_20998_p1 = $signed(local_temp_V_1112_fu_20502_p4);
[2025-05-17 16:17:40,568]       |                                   ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17926:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17926 | assign sext_ln186_914_fu_21016_p1 = $signed(select_ln90_488_fu_21008_p3);
[2025-05-17 16:17:40,568]       |                                   ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17928:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17928 | assign sext_ln186_915_fu_21020_p1 = $signed(local_temp_V_1113_fu_20512_p4);
[2025-05-17 16:17:40,568]       |                                   ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17930:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17930 | assign sext_ln186_916_fu_21038_p1 = $signed(select_ln90_489_fu_21030_p3);
[2025-05-17 16:17:40,568]       |                                   ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17932:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17932 | assign sext_ln186_917_fu_21042_p1 = $signed(local_temp_V_1114_fu_20522_p4);
[2025-05-17 16:17:40,568]       |                                   ^
[2025-05-17 16:17:40,568] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17934:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,568]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,568] 17934 | assign sext_ln186_918_fu_21060_p1 = $signed(select_ln90_490_fu_21052_p3);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17936:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17936 | assign sext_ln186_919_fu_21064_p1 = $signed(local_temp_V_1115_fu_20532_p4);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17938:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17938 | assign sext_ln186_91_fu_5862_p1 = $signed(local_temp_V_690_fu_5150_p4);
[2025-05-17 16:17:40,569]       |                                 ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17940:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17940 | assign sext_ln186_920_fu_21082_p1 = $signed(select_ln90_491_fu_21074_p3);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17942:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17942 | assign sext_ln186_921_fu_21086_p1 = $signed(local_temp_V_1116_fu_20542_p4);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17944:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17944 | assign sext_ln186_922_fu_21104_p1 = $signed(select_ln90_492_fu_21096_p3);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17946:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17946 | assign sext_ln186_923_fu_21108_p1 = $signed(local_temp_V_1117_fu_20552_p4);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17948:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17948 | assign sext_ln186_924_fu_21126_p1 = $signed(select_ln90_493_fu_21118_p3);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17950:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17950 | assign sext_ln186_925_fu_21130_p1 = $signed(local_temp_V_1118_fu_20562_p4);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17952:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17952 | assign sext_ln186_926_fu_21148_p1 = $signed(select_ln90_494_fu_21140_p3);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17954:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17954 | assign sext_ln186_927_fu_21152_p1 = $signed(local_temp_V_1119_fu_20572_p4);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17956:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17956 | assign sext_ln186_928_fu_21170_p1 = $signed(select_ln90_495_fu_21162_p3);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17958:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,569] 17958 | assign sext_ln186_929_fu_21174_p1 = $signed(local_temp_V_1120_fu_20582_p4);
[2025-05-17 16:17:40,569]       |                                   ^
[2025-05-17 16:17:40,569] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17960:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,569]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17960 | assign sext_ln186_92_fu_5880_p1 = $signed(select_ln90_66_fu_5872_p3);
[2025-05-17 16:17:40,570]       |                                 ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17962:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17962 | assign sext_ln186_930_fu_21192_p1 = $signed(select_ln90_496_fu_21184_p3);
[2025-05-17 16:17:40,570]       |                                   ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17964:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17964 | assign sext_ln186_931_fu_21196_p1 = $signed(local_temp_V_1121_fu_20592_p4);
[2025-05-17 16:17:40,570]       |                                   ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17966:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17966 | assign sext_ln186_932_fu_21214_p1 = $signed(select_ln90_497_fu_21206_p3);
[2025-05-17 16:17:40,570]       |                                   ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17968:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17968 | assign sext_ln186_933_fu_21218_p1 = $signed(local_temp_V_1122_fu_20602_p4);
[2025-05-17 16:17:40,570]       |                                   ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17970:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17970 | assign sext_ln186_934_fu_21236_p1 = $signed(select_ln90_498_fu_21228_p3);
[2025-05-17 16:17:40,570]       |                                   ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17972:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17972 | assign sext_ln186_935_fu_21240_p1 = $signed(local_temp_V_1123_fu_20612_p4);
[2025-05-17 16:17:40,570]       |                                   ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17974:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17974 | assign sext_ln186_936_fu_21258_p1 = $signed(select_ln90_499_fu_21250_p3);
[2025-05-17 16:17:40,570]       |                                   ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17976:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17976 | assign sext_ln186_937_fu_21262_p1 = $signed(local_temp_V_1124_fu_20622_p4);
[2025-05-17 16:17:40,570]       |                                   ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17978:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17978 | assign sext_ln186_938_fu_21280_p1 = $signed(select_ln90_500_fu_21272_p3);
[2025-05-17 16:17:40,570]       |                                   ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17980:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17980 | assign sext_ln186_939_fu_21284_p1 = $signed(local_temp_V_1125_fu_20632_p4);
[2025-05-17 16:17:40,570]       |                                   ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17982:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17982 | assign sext_ln186_93_fu_5884_p1 = $signed(local_temp_V_691_fu_5160_p4);
[2025-05-17 16:17:40,570]       |                                 ^
[2025-05-17 16:17:40,570] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17984:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,570]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,570] 17984 | assign sext_ln186_940_fu_21302_p1 = $signed(select_ln90_501_fu_21294_p3);
[2025-05-17 16:17:40,570]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17986:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 17986 | assign sext_ln186_941_fu_21306_p1 = $signed(local_temp_V_1126_fu_20642_p4);
[2025-05-17 16:17:40,571]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17988:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 17988 | assign sext_ln186_942_fu_21324_p1 = $signed(select_ln90_502_fu_21316_p3);
[2025-05-17 16:17:40,571]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17990:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 17990 | assign sext_ln186_943_fu_21328_p1 = $signed(local_temp_V_1127_fu_20652_p4);
[2025-05-17 16:17:40,571]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17992:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 17992 | assign sext_ln186_944_fu_21346_p1 = $signed(select_ln90_503_fu_21338_p3);
[2025-05-17 16:17:40,571]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17994:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 17994 | assign sext_ln186_945_fu_21350_p1 = $signed(local_temp_V_1128_fu_20662_p4);
[2025-05-17 16:17:40,571]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17996:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 17996 | assign sext_ln186_946_fu_21368_p1 = $signed(select_ln90_504_fu_21360_p3);
[2025-05-17 16:17:40,571]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:17998:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 17998 | assign sext_ln186_947_fu_21372_p1 = $signed(local_temp_V_1129_fu_20672_p4);
[2025-05-17 16:17:40,571]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18000:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 18000 | assign sext_ln186_948_fu_21390_p1 = $signed(select_ln90_505_fu_21382_p3);
[2025-05-17 16:17:40,571]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18002:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 18002 | assign sext_ln186_949_fu_21394_p1 = $signed(local_temp_V_1130_fu_20682_p4);
[2025-05-17 16:17:40,571]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18004:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 18004 | assign sext_ln186_94_fu_5902_p1 = $signed(select_ln90_67_fu_5894_p3);
[2025-05-17 16:17:40,571]       |                                 ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18006:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 18006 | assign sext_ln186_950_fu_21412_p1 = $signed(select_ln90_506_fu_21404_p3);
[2025-05-17 16:17:40,571]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18008:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,571] 18008 | assign sext_ln186_951_fu_21416_p1 = $signed(local_temp_V_1131_fu_20692_p4);
[2025-05-17 16:17:40,571]       |                                   ^
[2025-05-17 16:17:40,571] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18010:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,571]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18010 | assign sext_ln186_952_fu_21434_p1 = $signed(select_ln90_507_fu_21426_p3);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18012:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18012 | assign sext_ln186_953_fu_21438_p1 = $signed(local_temp_V_1132_fu_20702_p4);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18014:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18014 | assign sext_ln186_954_fu_21456_p1 = $signed(select_ln90_508_fu_21448_p3);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18016:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18016 | assign sext_ln186_955_fu_21460_p1 = $signed(local_temp_V_1133_fu_20712_p4);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18018:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18018 | assign sext_ln186_956_fu_21478_p1 = $signed(select_ln90_509_fu_21470_p3);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18020:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18020 | assign sext_ln186_957_fu_21482_p1 = $signed(local_temp_V_1134_fu_20722_p4);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18022:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18022 | assign sext_ln186_958_fu_21500_p1 = $signed(select_ln90_510_fu_21492_p3);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18024:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18024 | assign sext_ln186_959_fu_21504_p1 = $signed(local_temp_V_1135_fu_20732_p4);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18026:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18026 | assign sext_ln186_95_fu_5906_p1 = $signed(local_temp_V_692_fu_5170_p4);
[2025-05-17 16:17:40,572]       |                                 ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18028:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18028 | assign sext_ln186_960_fu_21522_p1 = $signed(select_ln90_511_fu_21514_p3);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18030:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18030 | assign sext_ln186_961_fu_21526_p1 = $signed(local_temp_V_1136_fu_20742_p4);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18032:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18032 | assign sext_ln186_962_fu_21544_p1 = $signed(select_ln90_512_fu_21536_p3);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18034:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,572]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,572] 18034 | assign sext_ln186_963_fu_21548_p1 = $signed(local_temp_V_1137_fu_20752_p4);
[2025-05-17 16:17:40,572]       |                                   ^
[2025-05-17 16:17:40,572] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18036:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18036 | assign sext_ln186_964_fu_21566_p1 = $signed(select_ln90_513_fu_21558_p3);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18038:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18038 | assign sext_ln186_965_fu_21570_p1 = $signed(local_temp_V_1138_fu_20762_p4);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18040:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18040 | assign sext_ln186_966_fu_21588_p1 = $signed(select_ln90_514_fu_21580_p3);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18042:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18042 | assign sext_ln186_967_fu_21592_p1 = $signed(local_temp_V_1139_fu_20772_p4);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18044:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18044 | assign sext_ln186_968_fu_21610_p1 = $signed(select_ln90_515_fu_21602_p3);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18046:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18046 | assign sext_ln186_969_fu_21614_p1 = $signed(local_temp_V_1140_fu_20782_p4);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18048:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18048 | assign sext_ln186_96_fu_5924_p1 = $signed(select_ln90_68_fu_5916_p3);
[2025-05-17 16:17:40,573]       |                                 ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18050:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18050 | assign sext_ln186_970_fu_21632_p1 = $signed(select_ln90_516_fu_21624_p3);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18052:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18052 | assign sext_ln186_971_fu_21636_p1 = $signed(local_temp_V_1141_fu_20792_p4);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18054:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18054 | assign sext_ln186_972_fu_21646_p1 = $signed(local_temp_V_1142_fu_20802_p4);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18056:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18056 | assign sext_ln186_973_fu_21664_p1 = $signed(select_ln90_518_fu_21656_p3);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18058:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18058 | assign sext_ln186_974_fu_21668_p1 = $signed(local_temp_V_1143_fu_20812_p4);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,573] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18060:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,573]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,573] 18060 | assign sext_ln186_975_fu_22234_p1 = $signed(local_temp_V_1144_fu_21834_p4);
[2025-05-17 16:17:40,573]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18062:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18062 | assign sext_ln186_976_fu_22252_p1 = $signed(select_ln90_520_fu_22244_p3);
[2025-05-17 16:17:40,574]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18064 | assign sext_ln186_977_fu_22256_p1 = $signed(local_temp_V_1145_fu_21844_p4);
[2025-05-17 16:17:40,574]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18066:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18066 | assign sext_ln186_978_fu_22274_p1 = $signed(select_ln90_521_fu_22266_p3);
[2025-05-17 16:17:40,574]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18068:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18068 | assign sext_ln186_979_fu_22278_p1 = $signed(local_temp_V_1146_fu_21854_p4);
[2025-05-17 16:17:40,574]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18070:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18070 | assign sext_ln186_97_fu_5928_p1 = $signed(local_temp_V_693_fu_5180_p4);
[2025-05-17 16:17:40,574]       |                                 ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18072:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18072 | assign sext_ln186_980_fu_22296_p1 = $signed(select_ln90_522_fu_22288_p3);
[2025-05-17 16:17:40,574]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18074:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18074 | assign sext_ln186_981_fu_22300_p1 = $signed(local_temp_V_1147_fu_21864_p4);
[2025-05-17 16:17:40,574]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18076:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18076 | assign sext_ln186_982_fu_22318_p1 = $signed(select_ln90_523_fu_22310_p3);
[2025-05-17 16:17:40,574]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18078:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18078 | assign sext_ln186_983_fu_22322_p1 = $signed(local_temp_V_1148_fu_21874_p4);
[2025-05-17 16:17:40,574]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18080:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18080 | assign sext_ln186_984_fu_22340_p1 = $signed(select_ln90_524_fu_22332_p3);
[2025-05-17 16:17:40,574]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18082:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18082 | assign sext_ln186_985_fu_22344_p1 = $signed(local_temp_V_1149_fu_21884_p4);
[2025-05-17 16:17:40,574]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18084:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18084 | assign sext_ln186_986_fu_22362_p1 = $signed(select_ln90_525_fu_22354_p3);
[2025-05-17 16:17:40,574]       |                                   ^
[2025-05-17 16:17:40,574] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,574]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,574] 18086 | assign sext_ln186_987_fu_22366_p1 = $signed(local_temp_V_1150_fu_21894_p4);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18088:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18088 | assign sext_ln186_988_fu_22384_p1 = $signed(select_ln90_526_fu_22376_p3);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18090:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18090 | assign sext_ln186_989_fu_22388_p1 = $signed(local_temp_V_1151_fu_21904_p4);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18092:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18092 | assign sext_ln186_98_fu_5946_p1 = $signed(select_ln90_69_fu_5938_p3);
[2025-05-17 16:17:40,575]       |                                 ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18094:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18094 | assign sext_ln186_990_fu_22406_p1 = $signed(select_ln90_527_fu_22398_p3);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18096:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18096 | assign sext_ln186_991_fu_22410_p1 = $signed(local_temp_V_1152_fu_21914_p4);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18098:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18098 | assign sext_ln186_992_fu_22428_p1 = $signed(select_ln90_528_fu_22420_p3);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18100:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18100 | assign sext_ln186_993_fu_22432_p1 = $signed(local_temp_V_1153_fu_21924_p4);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18102:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18102 | assign sext_ln186_994_fu_22450_p1 = $signed(select_ln90_529_fu_22442_p3);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18104:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18104 | assign sext_ln186_995_fu_22454_p1 = $signed(local_temp_V_1154_fu_21934_p4);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18106:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18106 | assign sext_ln186_996_fu_22472_p1 = $signed(select_ln90_530_fu_22464_p3);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18108:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18108 | assign sext_ln186_997_fu_22476_p1 = $signed(local_temp_V_1155_fu_21944_p4);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18110:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,575] 18110 | assign sext_ln186_998_fu_22494_p1 = $signed(select_ln90_531_fu_22486_p3);
[2025-05-17 16:17:40,575]       |                                   ^
[2025-05-17 16:17:40,575] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,575]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18112 | assign sext_ln186_999_fu_22498_p1 = $signed(local_temp_V_1156_fu_21954_p4);
[2025-05-17 16:17:40,576]       |                                   ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18114:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18114 | assign sext_ln186_99_fu_5950_p1 = $signed(local_temp_V_694_fu_5190_p4);
[2025-05-17 16:17:40,576]       |                                 ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18116:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18116 | assign sext_ln186_9_fu_3866_p1 = $signed(local_temp_V_634_fu_3266_p4);
[2025-05-17 16:17:40,576]       |                                ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18118:30: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18118 | assign sext_ln186_fu_3596_p1 = $signed(local_temp_V_625_fu_3176_p4);
[2025-05-17 16:17:40,576]       |                              ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18120:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18120 | assign sext_ln780_10_fu_3884_p1 = $signed(select_ln90_10_fu_3876_p3);
[2025-05-17 16:17:40,576]       |                                 ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18122:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18122 | assign sext_ln780_11_fu_3914_p1 = $signed(select_ln90_11_fu_3906_p3);
[2025-05-17 16:17:40,576]       |                                 ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18124:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18124 | assign sext_ln780_12_fu_3944_p1 = $signed(select_ln90_12_fu_3936_p3);
[2025-05-17 16:17:40,576]       |                                 ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18126:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18126 | assign sext_ln780_13_fu_3974_p1 = $signed(select_ln90_13_fu_3966_p3);
[2025-05-17 16:17:40,576]       |                                 ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18128:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18128 | assign sext_ln780_14_fu_4004_p1 = $signed(select_ln90_14_fu_3996_p3);
[2025-05-17 16:17:40,576]       |                                 ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18130:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18130 | assign sext_ln780_15_fu_4034_p1 = $signed(select_ln90_15_fu_4026_p3);
[2025-05-17 16:17:40,576]       |                                 ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18132:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18132 | assign sext_ln780_16_fu_4064_p1 = $signed(select_ln90_16_fu_4056_p3);
[2025-05-17 16:17:40,576]       |                                 ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18134:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18134 | assign sext_ln780_17_fu_4094_p1 = $signed(select_ln90_17_fu_4086_p3);
[2025-05-17 16:17:40,576]       |                                 ^
[2025-05-17 16:17:40,576] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18136:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,576]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,576] 18136 | assign sext_ln780_18_fu_4124_p1 = $signed(select_ln90_18_fu_4116_p3);
[2025-05-17 16:17:40,576]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18138:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18138 | assign sext_ln780_19_fu_4154_p1 = $signed(select_ln90_19_fu_4146_p3);
[2025-05-17 16:17:40,577]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18140:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18140 | assign sext_ln780_1_fu_3614_p1 = $signed(select_ln90_1_fu_3606_p3);
[2025-05-17 16:17:40,577]       |                                ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18142:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18142 | assign sext_ln780_20_fu_4184_p1 = $signed(select_ln90_20_fu_4176_p3);
[2025-05-17 16:17:40,577]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18144:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18144 | assign sext_ln780_21_fu_4214_p1 = $signed(select_ln90_21_fu_4206_p3);
[2025-05-17 16:17:40,577]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18146:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18146 | assign sext_ln780_22_fu_4244_p1 = $signed(select_ln90_22_fu_4236_p3);
[2025-05-17 16:17:40,577]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18148:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18148 | assign sext_ln780_23_fu_4274_p1 = $signed(select_ln90_23_fu_4266_p3);
[2025-05-17 16:17:40,577]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18150:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18150 | assign sext_ln780_24_fu_4304_p1 = $signed(select_ln90_24_fu_4296_p3);
[2025-05-17 16:17:40,577]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18152:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18152 | assign sext_ln780_25_fu_4334_p1 = $signed(select_ln90_25_fu_4326_p3);
[2025-05-17 16:17:40,577]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18154:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18154 | assign sext_ln780_26_fu_4364_p1 = $signed(select_ln90_26_fu_4356_p3);
[2025-05-17 16:17:40,577]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18156:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18156 | assign sext_ln780_27_fu_4394_p1 = $signed(select_ln90_27_fu_4386_p3);
[2025-05-17 16:17:40,577]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18158:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18158 | assign sext_ln780_28_fu_4424_p1 = $signed(select_ln90_28_fu_4416_p3);
[2025-05-17 16:17:40,577]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18160:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18160 | assign sext_ln780_29_fu_4454_p1 = $signed(select_ln90_29_fu_4446_p3);
[2025-05-17 16:17:40,577]       |                                 ^
[2025-05-17 16:17:40,577] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18162:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,577]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,577] 18162 | assign sext_ln780_2_fu_3644_p1 = $signed(select_ln90_2_fu_3636_p3);
[2025-05-17 16:17:40,578]       |                                ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18164:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18164 | assign sext_ln780_30_fu_4484_p1 = $signed(select_ln90_30_fu_4476_p3);
[2025-05-17 16:17:40,578]       |                                 ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18166:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18166 | assign sext_ln780_31_fu_4514_p1 = $signed(select_ln90_31_fu_4506_p3);
[2025-05-17 16:17:40,578]       |                                 ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18168:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18168 | assign sext_ln780_32_fu_4544_p1 = $signed(select_ln90_32_fu_4536_p3);
[2025-05-17 16:17:40,578]       |                                 ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18170:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18170 | assign sext_ln780_33_fu_4574_p1 = $signed(select_ln90_33_fu_4566_p3);
[2025-05-17 16:17:40,578]       |                                 ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18172:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18172 | assign sext_ln780_34_fu_4604_p1 = $signed(select_ln90_34_fu_4596_p3);
[2025-05-17 16:17:40,578]       |                                 ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18174:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18174 | assign sext_ln780_35_fu_4634_p1 = $signed(select_ln90_35_fu_4626_p3);
[2025-05-17 16:17:40,578]       |                                 ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18176:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18176 | assign sext_ln780_36_fu_4664_p1 = $signed(select_ln90_36_fu_4656_p3);
[2025-05-17 16:17:40,578]       |                                 ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18178:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18178 | assign sext_ln780_37_fu_4712_p1 = $signed(select_ln90_38_fu_4704_p3);
[2025-05-17 16:17:40,578]       |                                 ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18180:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18180 | assign sext_ln780_3_fu_3674_p1 = $signed(select_ln90_3_fu_3666_p3);
[2025-05-17 16:17:40,578]       |                                ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18182:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18182 | assign sext_ln780_4_fu_3704_p1 = $signed(select_ln90_4_fu_3696_p3);
[2025-05-17 16:17:40,578]       |                                ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18184:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18184 | assign sext_ln780_5_fu_3734_p1 = $signed(select_ln90_5_fu_3726_p3);
[2025-05-17 16:17:40,578]       |                                ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18186:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,578] 18186 | assign sext_ln780_6_fu_3764_p1 = $signed(select_ln90_6_fu_3756_p3);
[2025-05-17 16:17:40,578]       |                                ^
[2025-05-17 16:17:40,578] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18188:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,578]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18188 | assign sext_ln780_7_fu_3794_p1 = $signed(select_ln90_7_fu_3786_p3);
[2025-05-17 16:17:40,579]       |                                ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18190:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18190 | assign sext_ln780_8_fu_3824_p1 = $signed(select_ln90_8_fu_3816_p3);
[2025-05-17 16:17:40,579]       |                                ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18192:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18192 | assign sext_ln780_9_fu_3854_p1 = $signed(select_ln90_9_fu_3846_p3);
[2025-05-17 16:17:40,579]       |                                ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18194:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18194 | assign sext_ln780_fu_3584_p1 = $signed(select_ln90_fu_3576_p3);
[2025-05-17 16:17:40,579]       |                              ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18196:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18196 | assign sext_ln840_100_fu_26978_p1 = $signed(add_ln840_143_reg_31613);
[2025-05-17 16:17:40,579]       |                                   ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18198:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18198 | assign sext_ln840_101_fu_26981_p1 = $signed(add_ln840_145_reg_31618);
[2025-05-17 16:17:40,579]       |                                   ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18200:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18200 | assign sext_ln840_102_fu_26990_p1 = $signed(add_ln840_146_fu_26984_p2);
[2025-05-17 16:17:40,579]       |                                   ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18202:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18202 | assign sext_ln840_103_fu_27000_p1 = $signed(add_ln840_147_fu_26994_p2);
[2025-05-17 16:17:40,579]       |                                   ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18204:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18204 | assign sext_ln840_104_fu_27004_p1 = $signed(add_ln840_148_reg_31623);
[2025-05-17 16:17:40,579]       |                                   ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18206:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18206 | assign sext_ln840_105_fu_27007_p1 = $signed(add_ln840_150_reg_31628);
[2025-05-17 16:17:40,579]       |                                   ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18208:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18208 | assign sext_ln840_106_fu_27016_p1 = $signed(add_ln840_151_fu_27010_p2);
[2025-05-17 16:17:40,579]       |                                   ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18210:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18210 | assign sext_ln840_107_fu_27020_p1 = $signed(add_ln840_153_reg_31633);
[2025-05-17 16:17:40,579]       |                                   ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18212:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,579]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,579] 18212 | assign sext_ln840_108_fu_27023_p1 = $signed(add_ln840_155_reg_31638);
[2025-05-17 16:17:40,579]       |                                   ^
[2025-05-17 16:17:40,579] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18214:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18214 | assign sext_ln840_109_fu_27032_p1 = $signed(add_ln840_156_fu_27026_p2);
[2025-05-17 16:17:40,580]       |                                   ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18216:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18216 | assign sext_ln840_10_fu_26351_p1 = $signed(add_ln840_15_reg_31343);
[2025-05-17 16:17:40,580]       |                                  ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18218:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18218 | assign sext_ln840_110_fu_27042_p1 = $signed(add_ln840_157_fu_27036_p2);
[2025-05-17 16:17:40,580]       |                                   ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18220:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18220 | assign sext_ln840_111_fu_27052_p1 = $signed(add_ln840_158_fu_27046_p2);
[2025-05-17 16:17:40,580]       |                                   ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18222:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18222 | assign sext_ln840_112_fu_27067_p1 = $signed(select_ln90_197_fu_27062_p3);
[2025-05-17 16:17:40,580]       |                                   ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18224:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18224 | assign sext_ln840_113_fu_10390_p1 = $signed(select_ln90_199_fu_10382_p3);
[2025-05-17 16:17:40,580]       |                                   ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18226:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18226 | assign sext_ln840_114_fu_27077_p1 = $signed(add_ln840_162_reg_31653);
[2025-05-17 16:17:40,580]       |                                   ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18228:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18228 | assign sext_ln840_115_fu_27086_p1 = $signed(add_ln840_164_reg_31658);
[2025-05-17 16:17:40,580]       |                                   ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18230:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18230 | assign sext_ln840_116_fu_27089_p1 = $signed(add_ln840_166_reg_31663);
[2025-05-17 16:17:40,580]       |                                   ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18232:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18232 | assign sext_ln840_117_fu_27098_p1 = $signed(add_ln840_167_fu_27092_p2);
[2025-05-17 16:17:40,580]       |                                   ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18234:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18234 | assign sext_ln840_118_fu_27108_p1 = $signed(add_ln840_169_reg_31668);
[2025-05-17 16:17:40,580]       |                                   ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18236:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18236 | assign sext_ln840_119_fu_27111_p1 = $signed(add_ln840_171_reg_31673);
[2025-05-17 16:17:40,580]       |                                   ^
[2025-05-17 16:17:40,580] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18238:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,580]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,580] 18238 | assign sext_ln840_11_fu_26360_p1 = $signed(add_ln840_16_fu_26354_p2);
[2025-05-17 16:17:40,580]       |                                  ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18240:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18240 | assign sext_ln840_120_fu_27120_p1 = $signed(add_ln840_172_fu_27114_p2);
[2025-05-17 16:17:40,581]       |                                   ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18242:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18242 | assign sext_ln840_121_fu_27124_p1 = $signed(add_ln840_173_reg_31678);
[2025-05-17 16:17:40,581]       |                                   ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18244:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18244 | assign sext_ln840_122_fu_27127_p1 = $signed(add_ln840_175_reg_31683);
[2025-05-17 16:17:40,581]       |                                   ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18246:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18246 | assign sext_ln840_123_fu_27136_p1 = $signed(add_ln840_176_fu_27130_p2);
[2025-05-17 16:17:40,581]       |                                   ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18248:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18248 | assign sext_ln840_124_fu_27146_p1 = $signed(add_ln840_177_fu_27140_p2);
[2025-05-17 16:17:40,581]       |                                   ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18250:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18250 | assign sext_ln840_125_fu_27156_p1 = $signed(add_ln840_179_reg_31688);
[2025-05-17 16:17:40,581]       |                                   ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18252:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18252 | assign sext_ln840_126_fu_27159_p1 = $signed(add_ln840_181_reg_31693);
[2025-05-17 16:17:40,581]       |                                   ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18254:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18254 | assign sext_ln840_127_fu_27168_p1 = $signed(add_ln840_182_fu_27162_p2);
[2025-05-17 16:17:40,581]       |                                   ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18256:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18256 | assign sext_ln840_128_fu_27172_p1 = $signed(add_ln840_183_reg_31698);
[2025-05-17 16:17:40,581]       |                                   ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18258:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18258 | assign sext_ln840_129_fu_27175_p1 = $signed(add_ln840_185_reg_31703);
[2025-05-17 16:17:40,581]       |                                   ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18260:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18260 | assign sext_ln840_12_fu_26370_p1 = $signed(add_ln840_17_fu_26364_p2);
[2025-05-17 16:17:40,581]       |                                  ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18262:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18262 | assign sext_ln840_130_fu_27184_p1 = $signed(add_ln840_186_fu_27178_p2);
[2025-05-17 16:17:40,581]       |                                   ^
[2025-05-17 16:17:40,581] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18264:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,581]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,581] 18264 | assign sext_ln840_131_fu_27194_p1 = $signed(add_ln840_187_fu_27188_p2);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18266:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18266 | assign sext_ln840_132_fu_27198_p1 = $signed(add_ln840_188_reg_31708);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18268:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18268 | assign sext_ln840_133_fu_27201_p1 = $signed(add_ln840_190_reg_31713);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18270:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18270 | assign sext_ln840_134_fu_27210_p1 = $signed(add_ln840_191_fu_27204_p2);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18272:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18272 | assign sext_ln840_135_fu_27214_p1 = $signed(add_ln840_193_reg_31718);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18274:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18274 | assign sext_ln840_136_fu_27217_p1 = $signed(add_ln840_195_reg_31723);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18276:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18276 | assign sext_ln840_137_fu_27226_p1 = $signed(add_ln840_196_fu_27220_p2);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18278:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18278 | assign sext_ln840_138_fu_27236_p1 = $signed(add_ln840_197_fu_27230_p2);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18280:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18280 | assign sext_ln840_139_fu_27246_p1 = $signed(add_ln840_198_fu_27240_p2);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18282:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18282 | assign sext_ln840_13_fu_26380_p1 = $signed(add_ln840_19_reg_31348);
[2025-05-17 16:17:40,582]       |                                  ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18284:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18284 | assign sext_ln840_140_fu_27261_p1 = $signed(select_ln90_237_fu_27256_p3);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18286:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18286 | assign sext_ln840_141_fu_11802_p1 = $signed(select_ln90_239_fu_11794_p3);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18288:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,582]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,582] 18288 | assign sext_ln840_142_fu_27271_p1 = $signed(add_ln840_202_reg_31738);
[2025-05-17 16:17:40,582]       |                                   ^
[2025-05-17 16:17:40,582] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18290:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18290 | assign sext_ln840_143_fu_27280_p1 = $signed(add_ln840_204_reg_31743);
[2025-05-17 16:17:40,583]       |                                   ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18292:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18292 | assign sext_ln840_144_fu_27283_p1 = $signed(add_ln840_206_reg_31748);
[2025-05-17 16:17:40,583]       |                                   ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18294:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18294 | assign sext_ln840_145_fu_27292_p1 = $signed(add_ln840_207_fu_27286_p2);
[2025-05-17 16:17:40,583]       |                                   ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18296:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18296 | assign sext_ln840_146_fu_27302_p1 = $signed(add_ln840_209_reg_31753);
[2025-05-17 16:17:40,583]       |                                   ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18298:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18298 | assign sext_ln840_147_fu_27305_p1 = $signed(add_ln840_211_reg_31758);
[2025-05-17 16:17:40,583]       |                                   ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18300:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18300 | assign sext_ln840_148_fu_27314_p1 = $signed(add_ln840_212_fu_27308_p2);
[2025-05-17 16:17:40,583]       |                                   ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18302:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18302 | assign sext_ln840_149_fu_27318_p1 = $signed(add_ln840_213_reg_31763);
[2025-05-17 16:17:40,583]       |                                   ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18304:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18304 | assign sext_ln840_14_fu_26383_p1 = $signed(add_ln840_21_reg_31353);
[2025-05-17 16:17:40,583]       |                                  ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18306:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18306 | assign sext_ln840_150_fu_27321_p1 = $signed(add_ln840_215_reg_31768);
[2025-05-17 16:17:40,583]       |                                   ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18308:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18308 | assign sext_ln840_151_fu_27330_p1 = $signed(add_ln840_216_fu_27324_p2);
[2025-05-17 16:17:40,583]       |                                   ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18310:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18310 | assign sext_ln840_152_fu_27340_p1 = $signed(add_ln840_217_fu_27334_p2);
[2025-05-17 16:17:40,583]       |                                   ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18312:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18312 | assign sext_ln840_153_fu_27350_p1 = $signed(add_ln840_219_reg_31773);
[2025-05-17 16:17:40,583]       |                                   ^
[2025-05-17 16:17:40,583] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18314:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,583]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,583] 18314 | assign sext_ln840_154_fu_27353_p1 = $signed(add_ln840_221_reg_31778);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18316:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18316 | assign sext_ln840_155_fu_27362_p1 = $signed(add_ln840_222_fu_27356_p2);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18318:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18318 | assign sext_ln840_156_fu_27366_p1 = $signed(add_ln840_223_reg_31783);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18320:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18320 | assign sext_ln840_157_fu_27369_p1 = $signed(add_ln840_225_reg_31788);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18322:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18322 | assign sext_ln840_158_fu_27378_p1 = $signed(add_ln840_226_fu_27372_p2);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18324:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18324 | assign sext_ln840_159_fu_27388_p1 = $signed(add_ln840_227_fu_27382_p2);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18326:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18326 | assign sext_ln840_15_fu_26392_p1 = $signed(add_ln840_22_fu_26386_p2);
[2025-05-17 16:17:40,584]       |                                  ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18328:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18328 | assign sext_ln840_160_fu_27392_p1 = $signed(add_ln840_228_reg_31793);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18330:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18330 | assign sext_ln840_161_fu_27395_p1 = $signed(add_ln840_230_reg_31798);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18332:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18332 | assign sext_ln840_162_fu_27404_p1 = $signed(add_ln840_231_fu_27398_p2);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18334:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18334 | assign sext_ln840_163_fu_27408_p1 = $signed(add_ln840_233_reg_31803);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18336:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18336 | assign sext_ln840_164_fu_27411_p1 = $signed(add_ln840_235_reg_31808);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18338:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,584] 18338 | assign sext_ln840_165_fu_27420_p1 = $signed(add_ln840_236_fu_27414_p2);
[2025-05-17 16:17:40,584]       |                                   ^
[2025-05-17 16:17:40,584] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18340:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,584]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18340 | assign sext_ln840_166_fu_27430_p1 = $signed(add_ln840_237_fu_27424_p2);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18342:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18342 | assign sext_ln840_167_fu_27440_p1 = $signed(add_ln840_238_fu_27434_p2);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18344:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18344 | assign sext_ln840_168_fu_27455_p1 = $signed(select_ln90_277_fu_27450_p3);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18346:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18346 | assign sext_ln840_169_fu_13214_p1 = $signed(select_ln90_279_fu_13206_p3);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18348:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18348 | assign sext_ln840_16_fu_26396_p1 = $signed(add_ln840_23_reg_31358);
[2025-05-17 16:17:40,585]       |                                  ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18350:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18350 | assign sext_ln840_170_fu_27465_p1 = $signed(add_ln840_242_reg_31823);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18352:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18352 | assign sext_ln840_171_fu_27474_p1 = $signed(add_ln840_244_reg_31828);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18354:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18354 | assign sext_ln840_172_fu_27477_p1 = $signed(add_ln840_246_reg_31833);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18356:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18356 | assign sext_ln840_173_fu_27486_p1 = $signed(add_ln840_247_fu_27480_p2);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18358:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18358 | assign sext_ln840_174_fu_27496_p1 = $signed(add_ln840_249_reg_31838);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18360:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18360 | assign sext_ln840_175_fu_27499_p1 = $signed(add_ln840_251_reg_31843);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18362:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18362 | assign sext_ln840_176_fu_27508_p1 = $signed(add_ln840_252_fu_27502_p2);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,585] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18364:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,585]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,585] 18364 | assign sext_ln840_177_fu_27512_p1 = $signed(add_ln840_253_reg_31848);
[2025-05-17 16:17:40,585]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18366:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18366 | assign sext_ln840_178_fu_27515_p1 = $signed(add_ln840_255_reg_31853);
[2025-05-17 16:17:40,586]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18368:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18368 | assign sext_ln840_179_fu_27524_p1 = $signed(add_ln840_256_fu_27518_p2);
[2025-05-17 16:17:40,586]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18370:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18370 | assign sext_ln840_17_fu_26399_p1 = $signed(add_ln840_25_reg_31363);
[2025-05-17 16:17:40,586]       |                                  ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18372:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18372 | assign sext_ln840_180_fu_27534_p1 = $signed(add_ln840_257_fu_27528_p2);
[2025-05-17 16:17:40,586]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18374:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18374 | assign sext_ln840_181_fu_27544_p1 = $signed(add_ln840_259_reg_31858);
[2025-05-17 16:17:40,586]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18376:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18376 | assign sext_ln840_182_fu_27547_p1 = $signed(add_ln840_261_reg_31863);
[2025-05-17 16:17:40,586]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18378:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18378 | assign sext_ln840_183_fu_27556_p1 = $signed(add_ln840_262_fu_27550_p2);
[2025-05-17 16:17:40,586]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18380:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18380 | assign sext_ln840_184_fu_27560_p1 = $signed(add_ln840_263_reg_31868);
[2025-05-17 16:17:40,586]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18382:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18382 | assign sext_ln840_185_fu_27563_p1 = $signed(add_ln840_265_reg_31873);
[2025-05-17 16:17:40,586]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18384:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18384 | assign sext_ln840_186_fu_27572_p1 = $signed(add_ln840_266_fu_27566_p2);
[2025-05-17 16:17:40,586]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18386:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18386 | assign sext_ln840_187_fu_27582_p1 = $signed(add_ln840_267_fu_27576_p2);
[2025-05-17 16:17:40,586]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18388:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,586] 18388 | assign sext_ln840_188_fu_27586_p1 = $signed(add_ln840_268_reg_31878);
[2025-05-17 16:17:40,586]       |                                   ^
[2025-05-17 16:17:40,586] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18390:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,586]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18390 | assign sext_ln840_189_fu_27589_p1 = $signed(add_ln840_270_reg_31883);
[2025-05-17 16:17:40,587]       |                                   ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18392:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18392 | assign sext_ln840_18_fu_26408_p1 = $signed(add_ln840_26_fu_26402_p2);
[2025-05-17 16:17:40,587]       |                                  ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18394:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18394 | assign sext_ln840_190_fu_27598_p1 = $signed(add_ln840_271_fu_27592_p2);
[2025-05-17 16:17:40,587]       |                                   ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18396:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18396 | assign sext_ln840_191_fu_27602_p1 = $signed(add_ln840_273_reg_31888);
[2025-05-17 16:17:40,587]       |                                   ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18398:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18398 | assign sext_ln840_192_fu_27605_p1 = $signed(add_ln840_275_reg_31893);
[2025-05-17 16:17:40,587]       |                                   ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18400:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18400 | assign sext_ln840_193_fu_27614_p1 = $signed(add_ln840_276_fu_27608_p2);
[2025-05-17 16:17:40,587]       |                                   ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18402:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18402 | assign sext_ln840_194_fu_27624_p1 = $signed(add_ln840_277_fu_27618_p2);
[2025-05-17 16:17:40,587]       |                                   ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18404:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18404 | assign sext_ln840_195_fu_27634_p1 = $signed(add_ln840_278_fu_27628_p2);
[2025-05-17 16:17:40,587]       |                                   ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18406:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18406 | assign sext_ln840_196_fu_27649_p1 = $signed(select_ln90_317_fu_27644_p3);
[2025-05-17 16:17:40,587]       |                                   ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18408:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18408 | assign sext_ln840_197_fu_14626_p1 = $signed(select_ln90_319_fu_14618_p3);
[2025-05-17 16:17:40,587]       |                                   ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18410:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18410 | assign sext_ln840_198_fu_27659_p1 = $signed(add_ln840_282_reg_31908);
[2025-05-17 16:17:40,587]       |                                   ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18412:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18412 | assign sext_ln840_199_fu_27668_p1 = $signed(add_ln840_284_reg_31913);
[2025-05-17 16:17:40,587]       |                                   ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18414:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,587]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,587] 18414 | assign sext_ln840_19_fu_26418_p1 = $signed(add_ln840_27_fu_26412_p2);
[2025-05-17 16:17:40,587]       |                                  ^
[2025-05-17 16:17:40,587] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18416:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18416 | assign sext_ln840_1_fu_4742_p1 = $signed(select_ln90_39_fu_4734_p3);
[2025-05-17 16:17:40,588]       |                                ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18418:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18418 | assign sext_ln840_200_fu_27671_p1 = $signed(add_ln840_286_reg_31918);
[2025-05-17 16:17:40,588]       |                                   ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18420:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18420 | assign sext_ln840_201_fu_27680_p1 = $signed(add_ln840_287_fu_27674_p2);
[2025-05-17 16:17:40,588]       |                                   ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18422:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18422 | assign sext_ln840_202_fu_27690_p1 = $signed(add_ln840_289_reg_31923);
[2025-05-17 16:17:40,588]       |                                   ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18424:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18424 | assign sext_ln840_203_fu_27693_p1 = $signed(add_ln840_291_reg_31928);
[2025-05-17 16:17:40,588]       |                                   ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18426:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18426 | assign sext_ln840_204_fu_27702_p1 = $signed(add_ln840_292_fu_27696_p2);
[2025-05-17 16:17:40,588]       |                                   ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18428:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18428 | assign sext_ln840_205_fu_27706_p1 = $signed(add_ln840_293_reg_31933);
[2025-05-17 16:17:40,588]       |                                   ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18430:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18430 | assign sext_ln840_206_fu_27709_p1 = $signed(add_ln840_295_reg_31938);
[2025-05-17 16:17:40,588]       |                                   ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18432:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18432 | assign sext_ln840_207_fu_27718_p1 = $signed(add_ln840_296_fu_27712_p2);
[2025-05-17 16:17:40,588]       |                                   ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18434:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18434 | assign sext_ln840_208_fu_27728_p1 = $signed(add_ln840_297_fu_27722_p2);
[2025-05-17 16:17:40,588]       |                                   ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18436:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18436 | assign sext_ln840_209_fu_27738_p1 = $signed(add_ln840_299_reg_31943);
[2025-05-17 16:17:40,588]       |                                   ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18438:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18438 | assign sext_ln840_20_fu_26422_p1 = $signed(add_ln840_28_reg_31368);
[2025-05-17 16:17:40,588]       |                                  ^
[2025-05-17 16:17:40,588] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18440:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,588]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,588] 18440 | assign sext_ln840_210_fu_27741_p1 = $signed(add_ln840_301_reg_31948);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18442:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18442 | assign sext_ln840_211_fu_27750_p1 = $signed(add_ln840_302_fu_27744_p2);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18444:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18444 | assign sext_ln840_212_fu_27754_p1 = $signed(add_ln840_303_reg_31953);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18446:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18446 | assign sext_ln840_213_fu_27757_p1 = $signed(add_ln840_305_reg_31958);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18448:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18448 | assign sext_ln840_214_fu_27766_p1 = $signed(add_ln840_306_fu_27760_p2);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18450:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18450 | assign sext_ln840_215_fu_27776_p1 = $signed(add_ln840_307_fu_27770_p2);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18452:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18452 | assign sext_ln840_216_fu_27780_p1 = $signed(add_ln840_308_reg_31963);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18454:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18454 | assign sext_ln840_217_fu_27783_p1 = $signed(add_ln840_310_reg_31968);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18456:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18456 | assign sext_ln840_218_fu_27792_p1 = $signed(add_ln840_311_fu_27786_p2);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18458:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18458 | assign sext_ln840_219_fu_27796_p1 = $signed(add_ln840_313_reg_31973);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18460:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18460 | assign sext_ln840_21_fu_26425_p1 = $signed(add_ln840_30_reg_31373);
[2025-05-17 16:17:40,589]       |                                  ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18462:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18462 | assign sext_ln840_220_fu_27799_p1 = $signed(add_ln840_315_reg_31978);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18464:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,589]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,589] 18464 | assign sext_ln840_221_fu_27808_p1 = $signed(add_ln840_316_fu_27802_p2);
[2025-05-17 16:17:40,589]       |                                   ^
[2025-05-17 16:17:40,589] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18466:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18466 | assign sext_ln840_222_fu_27818_p1 = $signed(add_ln840_317_fu_27812_p2);
[2025-05-17 16:17:40,590]       |                                   ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18468:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18468 | assign sext_ln840_223_fu_27828_p1 = $signed(add_ln840_318_fu_27822_p2);
[2025-05-17 16:17:40,590]       |                                   ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18470:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18470 | assign sext_ln840_224_fu_27843_p1 = $signed(select_ln90_357_fu_27838_p3);
[2025-05-17 16:17:40,590]       |                                   ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18472:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18472 | assign sext_ln840_225_fu_16038_p1 = $signed(select_ln90_359_fu_16030_p3);
[2025-05-17 16:17:40,590]       |                                   ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18474:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18474 | assign sext_ln840_226_fu_27853_p1 = $signed(add_ln840_322_reg_31993);
[2025-05-17 16:17:40,590]       |                                   ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18476:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18476 | assign sext_ln840_227_fu_27862_p1 = $signed(add_ln840_324_reg_31998);
[2025-05-17 16:17:40,590]       |                                   ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18478:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18478 | assign sext_ln840_228_fu_27865_p1 = $signed(add_ln840_326_reg_32003);
[2025-05-17 16:17:40,590]       |                                   ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18480:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18480 | assign sext_ln840_229_fu_27874_p1 = $signed(add_ln840_327_fu_27868_p2);
[2025-05-17 16:17:40,590]       |                                   ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18482:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18482 | assign sext_ln840_22_fu_26434_p1 = $signed(add_ln840_31_fu_26428_p2);
[2025-05-17 16:17:40,590]       |                                  ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18484:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18484 | assign sext_ln840_230_fu_27884_p1 = $signed(add_ln840_329_reg_32008);
[2025-05-17 16:17:40,590]       |                                   ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18486:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18486 | assign sext_ln840_231_fu_27887_p1 = $signed(add_ln840_331_reg_32013);
[2025-05-17 16:17:40,590]       |                                   ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18488:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,590] 18488 | assign sext_ln840_232_fu_27896_p1 = $signed(add_ln840_332_fu_27890_p2);
[2025-05-17 16:17:40,590]       |                                   ^
[2025-05-17 16:17:40,590] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18490:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,590]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18490 | assign sext_ln840_233_fu_27900_p1 = $signed(add_ln840_333_reg_32018);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18492:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18492 | assign sext_ln840_234_fu_27903_p1 = $signed(add_ln840_335_reg_32023);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18494:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18494 | assign sext_ln840_235_fu_27912_p1 = $signed(add_ln840_336_fu_27906_p2);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18496:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18496 | assign sext_ln840_236_fu_27922_p1 = $signed(add_ln840_337_fu_27916_p2);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18498:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18498 | assign sext_ln840_237_fu_27932_p1 = $signed(add_ln840_339_reg_32028);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18500:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18500 | assign sext_ln840_238_fu_27935_p1 = $signed(add_ln840_341_reg_32033);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18502:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18502 | assign sext_ln840_239_fu_27944_p1 = $signed(add_ln840_342_fu_27938_p2);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18504:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18504 | assign sext_ln840_23_fu_26438_p1 = $signed(add_ln840_33_reg_31378);
[2025-05-17 16:17:40,591]       |                                  ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18506:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18506 | assign sext_ln840_240_fu_27948_p1 = $signed(add_ln840_343_reg_32038);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18508:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18508 | assign sext_ln840_241_fu_27951_p1 = $signed(add_ln840_345_reg_32043);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18510:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18510 | assign sext_ln840_242_fu_27960_p1 = $signed(add_ln840_346_fu_27954_p2);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18512:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18512 | assign sext_ln840_243_fu_27970_p1 = $signed(add_ln840_347_fu_27964_p2);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,591] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18514:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,591]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,591] 18514 | assign sext_ln840_244_fu_27974_p1 = $signed(add_ln840_348_reg_32048);
[2025-05-17 16:17:40,591]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18516:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18516 | assign sext_ln840_245_fu_27977_p1 = $signed(add_ln840_350_reg_32053);
[2025-05-17 16:17:40,592]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18518:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18518 | assign sext_ln840_246_fu_27986_p1 = $signed(add_ln840_351_fu_27980_p2);
[2025-05-17 16:17:40,592]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18520:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18520 | assign sext_ln840_247_fu_27990_p1 = $signed(add_ln840_353_reg_32058);
[2025-05-17 16:17:40,592]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18522:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18522 | assign sext_ln840_248_fu_27993_p1 = $signed(add_ln840_355_reg_32063);
[2025-05-17 16:17:40,592]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18524:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18524 | assign sext_ln840_249_fu_28002_p1 = $signed(add_ln840_356_fu_27996_p2);
[2025-05-17 16:17:40,592]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18526:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18526 | assign sext_ln840_24_fu_26441_p1 = $signed(add_ln840_35_reg_31383);
[2025-05-17 16:17:40,592]       |                                  ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18528:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18528 | assign sext_ln840_250_fu_28012_p1 = $signed(add_ln840_357_fu_28006_p2);
[2025-05-17 16:17:40,592]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18530:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18530 | assign sext_ln840_251_fu_28022_p1 = $signed(add_ln840_358_fu_28016_p2);
[2025-05-17 16:17:40,592]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18532:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18532 | assign sext_ln840_252_fu_28037_p1 = $signed(select_ln90_397_fu_28032_p3);
[2025-05-17 16:17:40,592]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18534:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18534 | assign sext_ln840_253_fu_17450_p1 = $signed(select_ln90_399_fu_17442_p3);
[2025-05-17 16:17:40,592]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18536:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18536 | assign sext_ln840_254_fu_28047_p1 = $signed(add_ln840_362_reg_32078);
[2025-05-17 16:17:40,592]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18538:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,592] 18538 | assign sext_ln840_255_fu_28056_p1 = $signed(add_ln840_364_reg_32083);
[2025-05-17 16:17:40,592]       |                                   ^
[2025-05-17 16:17:40,592] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18540:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,592]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18540 | assign sext_ln840_256_fu_28059_p1 = $signed(add_ln840_366_reg_32088);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18542:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18542 | assign sext_ln840_257_fu_28068_p1 = $signed(add_ln840_367_fu_28062_p2);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18544:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18544 | assign sext_ln840_258_fu_28078_p1 = $signed(add_ln840_369_reg_32093);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18546:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18546 | assign sext_ln840_259_fu_28081_p1 = $signed(add_ln840_371_reg_32098);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18548:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18548 | assign sext_ln840_25_fu_26450_p1 = $signed(add_ln840_36_fu_26444_p2);
[2025-05-17 16:17:40,593]       |                                  ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18550:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18550 | assign sext_ln840_260_fu_28090_p1 = $signed(add_ln840_372_fu_28084_p2);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18552:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18552 | assign sext_ln840_261_fu_28094_p1 = $signed(add_ln840_373_reg_32103);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18554:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18554 | assign sext_ln840_262_fu_28097_p1 = $signed(add_ln840_375_reg_32108);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18556:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18556 | assign sext_ln840_263_fu_28106_p1 = $signed(add_ln840_376_fu_28100_p2);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18558:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18558 | assign sext_ln840_264_fu_28116_p1 = $signed(add_ln840_377_fu_28110_p2);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18560:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18560 | assign sext_ln840_265_fu_28126_p1 = $signed(add_ln840_379_reg_32113);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18562:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18562 | assign sext_ln840_266_fu_28129_p1 = $signed(add_ln840_381_reg_32118);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,593] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18564:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,593]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,593] 18564 | assign sext_ln840_267_fu_28138_p1 = $signed(add_ln840_382_fu_28132_p2);
[2025-05-17 16:17:40,593]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18566:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18566 | assign sext_ln840_268_fu_28142_p1 = $signed(add_ln840_383_reg_32123);
[2025-05-17 16:17:40,594]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18568:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18568 | assign sext_ln840_269_fu_28145_p1 = $signed(add_ln840_385_reg_32128);
[2025-05-17 16:17:40,594]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18570:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18570 | assign sext_ln840_26_fu_26460_p1 = $signed(add_ln840_37_fu_26454_p2);
[2025-05-17 16:17:40,594]       |                                  ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18572:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18572 | assign sext_ln840_270_fu_28154_p1 = $signed(add_ln840_386_fu_28148_p2);
[2025-05-17 16:17:40,594]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18574:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18574 | assign sext_ln840_271_fu_28164_p1 = $signed(add_ln840_387_fu_28158_p2);
[2025-05-17 16:17:40,594]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18576:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18576 | assign sext_ln840_272_fu_28168_p1 = $signed(add_ln840_388_reg_32133);
[2025-05-17 16:17:40,594]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18578:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18578 | assign sext_ln840_273_fu_28171_p1 = $signed(add_ln840_390_reg_32138);
[2025-05-17 16:17:40,594]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18580:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18580 | assign sext_ln840_274_fu_28180_p1 = $signed(add_ln840_391_fu_28174_p2);
[2025-05-17 16:17:40,594]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18582:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18582 | assign sext_ln840_275_fu_28184_p1 = $signed(add_ln840_393_reg_32143);
[2025-05-17 16:17:40,594]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18584:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18584 | assign sext_ln840_276_fu_28187_p1 = $signed(add_ln840_395_reg_32148);
[2025-05-17 16:17:40,594]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18586:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18586 | assign sext_ln840_277_fu_28196_p1 = $signed(add_ln840_396_fu_28190_p2);
[2025-05-17 16:17:40,594]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18588:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,594] 18588 | assign sext_ln840_278_fu_28206_p1 = $signed(add_ln840_397_fu_28200_p2);
[2025-05-17 16:17:40,594]       |                                   ^
[2025-05-17 16:17:40,594] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18590:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,594]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18590 | assign sext_ln840_279_fu_28216_p1 = $signed(add_ln840_398_fu_28210_p2);
[2025-05-17 16:17:40,595]       |                                   ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18592:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18592 | assign sext_ln840_27_fu_26470_p1 = $signed(add_ln840_38_fu_26464_p2);
[2025-05-17 16:17:40,595]       |                                  ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18594:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18594 | assign sext_ln840_280_fu_28231_p1 = $signed(select_ln90_437_fu_28226_p3);
[2025-05-17 16:17:40,595]       |                                   ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18596:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18596 | assign sext_ln840_281_fu_18862_p1 = $signed(select_ln90_439_fu_18854_p3);
[2025-05-17 16:17:40,595]       |                                   ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18598:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18598 | assign sext_ln840_282_fu_28241_p1 = $signed(add_ln840_402_reg_32163);
[2025-05-17 16:17:40,595]       |                                   ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18600:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18600 | assign sext_ln840_283_fu_28250_p1 = $signed(add_ln840_404_reg_32168);
[2025-05-17 16:17:40,595]       |                                   ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18602:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18602 | assign sext_ln840_284_fu_28253_p1 = $signed(add_ln840_406_reg_32173);
[2025-05-17 16:17:40,595]       |                                   ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18604:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18604 | assign sext_ln840_285_fu_28262_p1 = $signed(add_ln840_407_fu_28256_p2);
[2025-05-17 16:17:40,595]       |                                   ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18606:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18606 | assign sext_ln840_286_fu_28272_p1 = $signed(add_ln840_409_reg_32178);
[2025-05-17 16:17:40,595]       |                                   ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18608:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18608 | assign sext_ln840_287_fu_28275_p1 = $signed(add_ln840_411_reg_32183);
[2025-05-17 16:17:40,595]       |                                   ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18610:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18610 | assign sext_ln840_288_fu_28284_p1 = $signed(add_ln840_412_fu_28278_p2);
[2025-05-17 16:17:40,595]       |                                   ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18612:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18612 | assign sext_ln840_289_fu_28288_p1 = $signed(add_ln840_413_reg_32188);
[2025-05-17 16:17:40,595]       |                                   ^
[2025-05-17 16:17:40,595] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18614:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,595]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,595] 18614 | assign sext_ln840_28_fu_26485_p1 = $signed(select_ln90_77_fu_26480_p3);
[2025-05-17 16:17:40,595]       |                                  ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18616:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18616 | assign sext_ln840_290_fu_28291_p1 = $signed(add_ln840_415_reg_32193);
[2025-05-17 16:17:40,596]       |                                   ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18618:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18618 | assign sext_ln840_291_fu_28300_p1 = $signed(add_ln840_416_fu_28294_p2);
[2025-05-17 16:17:40,596]       |                                   ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18620:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18620 | assign sext_ln840_292_fu_28310_p1 = $signed(add_ln840_417_fu_28304_p2);
[2025-05-17 16:17:40,596]       |                                   ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18622:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18622 | assign sext_ln840_293_fu_28320_p1 = $signed(add_ln840_419_reg_32198);
[2025-05-17 16:17:40,596]       |                                   ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18624:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18624 | assign sext_ln840_294_fu_28323_p1 = $signed(add_ln840_421_reg_32203);
[2025-05-17 16:17:40,596]       |                                   ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18626:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18626 | assign sext_ln840_295_fu_28332_p1 = $signed(add_ln840_422_fu_28326_p2);
[2025-05-17 16:17:40,596]       |                                   ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18628:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18628 | assign sext_ln840_296_fu_28336_p1 = $signed(add_ln840_423_reg_32208);
[2025-05-17 16:17:40,596]       |                                   ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18630:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18630 | assign sext_ln840_297_fu_28339_p1 = $signed(add_ln840_425_reg_32213);
[2025-05-17 16:17:40,596]       |                                   ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18632:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18632 | assign sext_ln840_298_fu_28348_p1 = $signed(add_ln840_426_fu_28342_p2);
[2025-05-17 16:17:40,596]       |                                   ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18634:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18634 | assign sext_ln840_299_fu_28358_p1 = $signed(add_ln840_427_fu_28352_p2);
[2025-05-17 16:17:40,596]       |                                   ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18636:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18636 | assign sext_ln840_29_fu_6154_p1 = $signed(select_ln90_79_fu_6146_p3);
[2025-05-17 16:17:40,596]       |                                 ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18638:33: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,596] 18638 | assign sext_ln840_2_fu_26301_p1 = $signed(add_ln840_2_reg_31313);
[2025-05-17 16:17:40,596]       |                                 ^
[2025-05-17 16:17:40,596] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18640:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,596]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18640 | assign sext_ln840_300_fu_28362_p1 = $signed(add_ln840_428_reg_32218);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18642:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18642 | assign sext_ln840_301_fu_28365_p1 = $signed(add_ln840_430_reg_32223);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18644:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18644 | assign sext_ln840_302_fu_28374_p1 = $signed(add_ln840_431_fu_28368_p2);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18646:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18646 | assign sext_ln840_303_fu_28378_p1 = $signed(add_ln840_433_reg_32228);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18648:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18648 | assign sext_ln840_304_fu_28381_p1 = $signed(add_ln840_435_reg_32233);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18650:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18650 | assign sext_ln840_305_fu_28390_p1 = $signed(add_ln840_436_fu_28384_p2);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18652:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18652 | assign sext_ln840_306_fu_28400_p1 = $signed(add_ln840_437_fu_28394_p2);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18654:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18654 | assign sext_ln840_307_fu_28410_p1 = $signed(add_ln840_438_fu_28404_p2);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18656:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18656 | assign sext_ln840_308_fu_28425_p1 = $signed(select_ln90_477_fu_28420_p3);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18658:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18658 | assign sext_ln840_309_fu_20274_p1 = $signed(select_ln90_479_fu_20266_p3);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18660:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18660 | assign sext_ln840_30_fu_26495_p1 = $signed(add_ln840_42_reg_31398);
[2025-05-17 16:17:40,597]       |                                  ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18662:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18662 | assign sext_ln840_310_fu_28435_p1 = $signed(add_ln840_442_reg_32248);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18664:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,597]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,597] 18664 | assign sext_ln840_311_fu_28444_p1 = $signed(add_ln840_444_reg_32253);
[2025-05-17 16:17:40,597]       |                                   ^
[2025-05-17 16:17:40,597] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18666:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18666 | assign sext_ln840_312_fu_28447_p1 = $signed(add_ln840_446_reg_32258);
[2025-05-17 16:17:40,598]       |                                   ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18668:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18668 | assign sext_ln840_313_fu_28456_p1 = $signed(add_ln840_447_fu_28450_p2);
[2025-05-17 16:17:40,598]       |                                   ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18670:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18670 | assign sext_ln840_314_fu_28466_p1 = $signed(add_ln840_449_reg_32263);
[2025-05-17 16:17:40,598]       |                                   ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18672:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18672 | assign sext_ln840_315_fu_28469_p1 = $signed(add_ln840_451_reg_32268);
[2025-05-17 16:17:40,598]       |                                   ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18674:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18674 | assign sext_ln840_316_fu_28478_p1 = $signed(add_ln840_452_fu_28472_p2);
[2025-05-17 16:17:40,598]       |                                   ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18676:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18676 | assign sext_ln840_317_fu_28482_p1 = $signed(add_ln840_453_reg_32273);
[2025-05-17 16:17:40,598]       |                                   ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18678:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18678 | assign sext_ln840_318_fu_28485_p1 = $signed(add_ln840_455_reg_32278);
[2025-05-17 16:17:40,598]       |                                   ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18680:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18680 | assign sext_ln840_319_fu_28494_p1 = $signed(add_ln840_456_fu_28488_p2);
[2025-05-17 16:17:40,598]       |                                   ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18682:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18682 | assign sext_ln840_31_fu_26504_p1 = $signed(add_ln840_44_reg_31403);
[2025-05-17 16:17:40,598]       |                                  ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18684:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18684 | assign sext_ln840_320_fu_28504_p1 = $signed(add_ln840_457_fu_28498_p2);
[2025-05-17 16:17:40,598]       |                                   ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18686:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18686 | assign sext_ln840_321_fu_28514_p1 = $signed(add_ln840_459_reg_32283);
[2025-05-17 16:17:40,598]       |                                   ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18688:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18688 | assign sext_ln840_322_fu_28517_p1 = $signed(add_ln840_461_reg_32288);
[2025-05-17 16:17:40,598]       |                                   ^
[2025-05-17 16:17:40,598] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18690:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,598]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,598] 18690 | assign sext_ln840_323_fu_28526_p1 = $signed(add_ln840_462_fu_28520_p2);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18692:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18692 | assign sext_ln840_324_fu_28530_p1 = $signed(add_ln840_463_reg_32293);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18694:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18694 | assign sext_ln840_325_fu_28533_p1 = $signed(add_ln840_465_reg_32298);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18696:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18696 | assign sext_ln840_326_fu_28542_p1 = $signed(add_ln840_466_fu_28536_p2);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18698:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18698 | assign sext_ln840_327_fu_28552_p1 = $signed(add_ln840_467_fu_28546_p2);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18700:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18700 | assign sext_ln840_328_fu_28556_p1 = $signed(add_ln840_468_reg_32303);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18702:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18702 | assign sext_ln840_329_fu_28559_p1 = $signed(add_ln840_470_reg_32308);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18704:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18704 | assign sext_ln840_32_fu_26507_p1 = $signed(add_ln840_46_reg_31408);
[2025-05-17 16:17:40,599]       |                                  ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18706:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18706 | assign sext_ln840_330_fu_28568_p1 = $signed(add_ln840_471_fu_28562_p2);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18708:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18708 | assign sext_ln840_331_fu_28572_p1 = $signed(add_ln840_473_reg_32313);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18710:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18710 | assign sext_ln840_332_fu_28575_p1 = $signed(add_ln840_475_reg_32318);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18712:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18712 | assign sext_ln840_333_fu_28584_p1 = $signed(add_ln840_476_fu_28578_p2);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18714:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,599]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,599] 18714 | assign sext_ln840_334_fu_28594_p1 = $signed(add_ln840_477_fu_28588_p2);
[2025-05-17 16:17:40,599]       |                                   ^
[2025-05-17 16:17:40,599] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18716:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18716 | assign sext_ln840_335_fu_28604_p1 = $signed(add_ln840_478_fu_28598_p2);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18718:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18718 | assign sext_ln840_336_fu_28619_p1 = $signed(select_ln90_517_fu_28614_p3);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18720:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18720 | assign sext_ln840_337_fu_21686_p1 = $signed(select_ln90_519_fu_21678_p3);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18722:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18722 | assign sext_ln840_338_fu_28629_p1 = $signed(add_ln840_482_reg_32333);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18724:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18724 | assign sext_ln840_339_fu_28638_p1 = $signed(add_ln840_484_reg_32338);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18726:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18726 | assign sext_ln840_33_fu_26516_p1 = $signed(add_ln840_47_fu_26510_p2);
[2025-05-17 16:17:40,600]       |                                  ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18728:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18728 | assign sext_ln840_340_fu_28641_p1 = $signed(add_ln840_486_reg_32343);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18730:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18730 | assign sext_ln840_341_fu_28650_p1 = $signed(add_ln840_487_fu_28644_p2);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18732:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18732 | assign sext_ln840_342_fu_28660_p1 = $signed(add_ln840_489_reg_32348);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18734:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18734 | assign sext_ln840_343_fu_28663_p1 = $signed(add_ln840_491_reg_32353);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18736:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18736 | assign sext_ln840_344_fu_28672_p1 = $signed(add_ln840_492_fu_28666_p2);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18738:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18738 | assign sext_ln840_345_fu_28676_p1 = $signed(add_ln840_493_reg_32358);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,600] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18740:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,600]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,600] 18740 | assign sext_ln840_346_fu_28679_p1 = $signed(add_ln840_495_reg_32363);
[2025-05-17 16:17:40,600]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18742:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18742 | assign sext_ln840_347_fu_28688_p1 = $signed(add_ln840_496_fu_28682_p2);
[2025-05-17 16:17:40,601]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18744:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18744 | assign sext_ln840_348_fu_28698_p1 = $signed(add_ln840_497_fu_28692_p2);
[2025-05-17 16:17:40,601]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18746:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18746 | assign sext_ln840_349_fu_28708_p1 = $signed(add_ln840_499_reg_32368);
[2025-05-17 16:17:40,601]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18748:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18748 | assign sext_ln840_34_fu_26526_p1 = $signed(add_ln840_49_reg_31413);
[2025-05-17 16:17:40,601]       |                                  ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18750:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18750 | assign sext_ln840_350_fu_28711_p1 = $signed(add_ln840_501_reg_32373);
[2025-05-17 16:17:40,601]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18752:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18752 | assign sext_ln840_351_fu_28720_p1 = $signed(add_ln840_502_fu_28714_p2);
[2025-05-17 16:17:40,601]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18754:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18754 | assign sext_ln840_352_fu_28724_p1 = $signed(add_ln840_503_reg_32378);
[2025-05-17 16:17:40,601]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18756:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18756 | assign sext_ln840_353_fu_28727_p1 = $signed(add_ln840_505_reg_32383);
[2025-05-17 16:17:40,601]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18758:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18758 | assign sext_ln840_354_fu_28736_p1 = $signed(add_ln840_506_fu_28730_p2);
[2025-05-17 16:17:40,601]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18760:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18760 | assign sext_ln840_355_fu_28746_p1 = $signed(add_ln840_507_fu_28740_p2);
[2025-05-17 16:17:40,601]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18762:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18762 | assign sext_ln840_356_fu_28750_p1 = $signed(add_ln840_508_reg_32388);
[2025-05-17 16:17:40,601]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18764:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18764 | assign sext_ln840_357_fu_28753_p1 = $signed(add_ln840_510_reg_32393);
[2025-05-17 16:17:40,601]       |                                   ^
[2025-05-17 16:17:40,601] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18766:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,601]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,601] 18766 | assign sext_ln840_358_fu_28762_p1 = $signed(add_ln840_511_fu_28756_p2);
[2025-05-17 16:17:40,602]       |                                   ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18768:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,602] 18768 | assign sext_ln840_359_fu_28766_p1 = $signed(add_ln840_513_reg_32398);
[2025-05-17 16:17:40,602]       |                                   ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18770:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,602] 18770 | assign sext_ln840_35_fu_26529_p1 = $signed(add_ln840_51_reg_31418);
[2025-05-17 16:17:40,602]       |                                  ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18772:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,602] 18772 | assign sext_ln840_360_fu_28769_p1 = $signed(add_ln840_515_reg_32403);
[2025-05-17 16:17:40,602]       |                                   ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18774:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,602] 18774 | assign sext_ln840_361_fu_28778_p1 = $signed(add_ln840_516_fu_28772_p2);
[2025-05-17 16:17:40,602]       |                                   ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18776:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,602] 18776 | assign sext_ln840_362_fu_28788_p1 = $signed(add_ln840_517_fu_28782_p2);
[2025-05-17 16:17:40,602]       |                                   ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18778:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,602] 18778 | assign sext_ln840_363_fu_28798_p1 = $signed(add_ln840_518_fu_28792_p2);
[2025-05-17 16:17:40,602]       |                                   ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18780:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,602] 18780 | assign sext_ln840_364_fu_28813_p1 = $signed(select_ln90_557_fu_28808_p3);
[2025-05-17 16:17:40,602]       |                                   ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18782:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,602] 18782 | assign sext_ln840_365_fu_23098_p1 = $signed(select_ln90_559_fu_23090_p3);
[2025-05-17 16:17:40,602]       |                                   ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18784:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,602] 18784 | assign sext_ln840_366_fu_28823_p1 = $signed(add_ln840_522_reg_32418);
[2025-05-17 16:17:40,602]       |                                   ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18786:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,602] 18786 | assign sext_ln840_367_fu_28832_p1 = $signed(add_ln840_524_reg_32423);
[2025-05-17 16:17:40,602]       |                                   ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18788:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,602] 18788 | assign sext_ln840_368_fu_28835_p1 = $signed(add_ln840_526_reg_32428);
[2025-05-17 16:17:40,602]       |                                   ^
[2025-05-17 16:17:40,602] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18790:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,602]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18790 | assign sext_ln840_369_fu_28844_p1 = $signed(add_ln840_527_fu_28838_p2);
[2025-05-17 16:17:40,603]       |                                   ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18792:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18792 | assign sext_ln840_36_fu_26538_p1 = $signed(add_ln840_52_fu_26532_p2);
[2025-05-17 16:17:40,603]       |                                  ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18794:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18794 | assign sext_ln840_370_fu_28854_p1 = $signed(add_ln840_529_reg_32433);
[2025-05-17 16:17:40,603]       |                                   ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18796:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18796 | assign sext_ln840_371_fu_28857_p1 = $signed(add_ln840_531_reg_32438);
[2025-05-17 16:17:40,603]       |                                   ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18798:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18798 | assign sext_ln840_372_fu_28866_p1 = $signed(add_ln840_532_fu_28860_p2);
[2025-05-17 16:17:40,603]       |                                   ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18800:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18800 | assign sext_ln840_373_fu_28870_p1 = $signed(add_ln840_533_reg_32443);
[2025-05-17 16:17:40,603]       |                                   ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18802:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18802 | assign sext_ln840_374_fu_28873_p1 = $signed(add_ln840_535_reg_32448);
[2025-05-17 16:17:40,603]       |                                   ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18804:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18804 | assign sext_ln840_375_fu_28882_p1 = $signed(add_ln840_536_fu_28876_p2);
[2025-05-17 16:17:40,603]       |                                   ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18806:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18806 | assign sext_ln840_376_fu_28892_p1 = $signed(add_ln840_537_fu_28886_p2);
[2025-05-17 16:17:40,603]       |                                   ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18808:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18808 | assign sext_ln840_377_fu_28902_p1 = $signed(add_ln840_539_reg_32453);
[2025-05-17 16:17:40,603]       |                                   ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18810:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18810 | assign sext_ln840_378_fu_28905_p1 = $signed(add_ln840_541_reg_32458);
[2025-05-17 16:17:40,603]       |                                   ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18812:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18812 | assign sext_ln840_379_fu_28914_p1 = $signed(add_ln840_542_fu_28908_p2);
[2025-05-17 16:17:40,603]       |                                   ^
[2025-05-17 16:17:40,603] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18814:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,603]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,603] 18814 | assign sext_ln840_37_fu_26542_p1 = $signed(add_ln840_53_reg_31423);
[2025-05-17 16:17:40,604]       |                                  ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18816:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18816 | assign sext_ln840_380_fu_28918_p1 = $signed(add_ln840_543_reg_32463);
[2025-05-17 16:17:40,604]       |                                   ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18818:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18818 | assign sext_ln840_381_fu_28921_p1 = $signed(add_ln840_545_reg_32468);
[2025-05-17 16:17:40,604]       |                                   ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18820:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18820 | assign sext_ln840_382_fu_28930_p1 = $signed(add_ln840_546_fu_28924_p2);
[2025-05-17 16:17:40,604]       |                                   ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18822:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18822 | assign sext_ln840_383_fu_28940_p1 = $signed(add_ln840_547_fu_28934_p2);
[2025-05-17 16:17:40,604]       |                                   ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18824:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18824 | assign sext_ln840_384_fu_28944_p1 = $signed(add_ln840_548_reg_32473);
[2025-05-17 16:17:40,604]       |                                   ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18826:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18826 | assign sext_ln840_385_fu_28947_p1 = $signed(add_ln840_550_reg_32478);
[2025-05-17 16:17:40,604]       |                                   ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18828:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18828 | assign sext_ln840_386_fu_28956_p1 = $signed(add_ln840_551_fu_28950_p2);
[2025-05-17 16:17:40,604]       |                                   ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18830:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18830 | assign sext_ln840_387_fu_28960_p1 = $signed(add_ln840_553_reg_32483);
[2025-05-17 16:17:40,604]       |                                   ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18832:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18832 | assign sext_ln840_388_fu_28963_p1 = $signed(add_ln840_555_reg_32488);
[2025-05-17 16:17:40,604]       |                                   ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18834:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18834 | assign sext_ln840_389_fu_28972_p1 = $signed(add_ln840_556_fu_28966_p2);
[2025-05-17 16:17:40,604]       |                                   ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18836:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18836 | assign sext_ln840_38_fu_26545_p1 = $signed(add_ln840_55_reg_31428);
[2025-05-17 16:17:40,604]       |                                  ^
[2025-05-17 16:17:40,604] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18838:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,604]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,604] 18838 | assign sext_ln840_390_fu_28982_p1 = $signed(add_ln840_557_fu_28976_p2);
[2025-05-17 16:17:40,604]       |                                   ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18840:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18840 | assign sext_ln840_391_fu_28992_p1 = $signed(add_ln840_558_fu_28986_p2);
[2025-05-17 16:17:40,605]       |                                   ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18842:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18842 | assign sext_ln840_392_fu_29007_p1 = $signed(select_ln90_597_fu_29002_p3);
[2025-05-17 16:17:40,605]       |                                   ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18844:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18844 | assign sext_ln840_393_fu_24510_p1 = $signed(select_ln90_599_fu_24502_p3);
[2025-05-17 16:17:40,605]       |                                   ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18846:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18846 | assign sext_ln840_394_fu_29017_p1 = $signed(add_ln840_562_reg_32503);
[2025-05-17 16:17:40,605]       |                                   ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18848:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18848 | assign sext_ln840_395_fu_29026_p1 = $signed(add_ln840_564_reg_32508);
[2025-05-17 16:17:40,605]       |                                   ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18850:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18850 | assign sext_ln840_396_fu_29029_p1 = $signed(add_ln840_566_reg_32513);
[2025-05-17 16:17:40,605]       |                                   ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18852:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18852 | assign sext_ln840_397_fu_29038_p1 = $signed(add_ln840_567_fu_29032_p2);
[2025-05-17 16:17:40,605]       |                                   ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18854:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18854 | assign sext_ln840_398_fu_29048_p1 = $signed(add_ln840_569_reg_32518);
[2025-05-17 16:17:40,605]       |                                   ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18856:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18856 | assign sext_ln840_399_fu_29051_p1 = $signed(add_ln840_571_reg_32523);
[2025-05-17 16:17:40,605]       |                                   ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18858:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18858 | assign sext_ln840_39_fu_26554_p1 = $signed(add_ln840_56_fu_26548_p2);
[2025-05-17 16:17:40,605]       |                                  ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18860:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18860 | assign sext_ln840_3_fu_26310_p1 = $signed(add_ln840_4_reg_31318);
[2025-05-17 16:17:40,605]       |                                 ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18862:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,605] 18862 | assign sext_ln840_400_fu_29060_p1 = $signed(add_ln840_572_fu_29054_p2);
[2025-05-17 16:17:40,605]       |                                   ^
[2025-05-17 16:17:40,605] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18864:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,605]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18864 | assign sext_ln840_401_fu_29064_p1 = $signed(add_ln840_573_reg_32528);
[2025-05-17 16:17:40,606]       |                                   ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18866:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18866 | assign sext_ln840_402_fu_29067_p1 = $signed(add_ln840_575_reg_32533);
[2025-05-17 16:17:40,606]       |                                   ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18868:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18868 | assign sext_ln840_403_fu_29076_p1 = $signed(add_ln840_576_fu_29070_p2);
[2025-05-17 16:17:40,606]       |                                   ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18870:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18870 | assign sext_ln840_404_fu_29086_p1 = $signed(add_ln840_577_fu_29080_p2);
[2025-05-17 16:17:40,606]       |                                   ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18872:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18872 | assign sext_ln840_405_fu_29096_p1 = $signed(add_ln840_579_reg_32538);
[2025-05-17 16:17:40,606]       |                                   ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18874:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18874 | assign sext_ln840_406_fu_29099_p1 = $signed(add_ln840_581_reg_32543);
[2025-05-17 16:17:40,606]       |                                   ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18876:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18876 | assign sext_ln840_407_fu_29108_p1 = $signed(add_ln840_582_fu_29102_p2);
[2025-05-17 16:17:40,606]       |                                   ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18878:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18878 | assign sext_ln840_408_fu_29112_p1 = $signed(add_ln840_583_reg_32548);
[2025-05-17 16:17:40,606]       |                                   ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18880:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18880 | assign sext_ln840_409_fu_29115_p1 = $signed(add_ln840_585_reg_32553);
[2025-05-17 16:17:40,606]       |                                   ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18882:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18882 | assign sext_ln840_40_fu_26564_p1 = $signed(add_ln840_57_fu_26558_p2);
[2025-05-17 16:17:40,606]       |                                  ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18884:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18884 | assign sext_ln840_410_fu_29124_p1 = $signed(add_ln840_586_fu_29118_p2);
[2025-05-17 16:17:40,606]       |                                   ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18886:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18886 | assign sext_ln840_411_fu_29134_p1 = $signed(add_ln840_587_fu_29128_p2);
[2025-05-17 16:17:40,606]       |                                   ^
[2025-05-17 16:17:40,606] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18888:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,606]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,606] 18888 | assign sext_ln840_412_fu_29138_p1 = $signed(add_ln840_588_reg_32558);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18890:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18890 | assign sext_ln840_413_fu_29141_p1 = $signed(add_ln840_590_reg_32563);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18892:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18892 | assign sext_ln840_414_fu_29150_p1 = $signed(add_ln840_591_fu_29144_p2);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18894:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18894 | assign sext_ln840_415_fu_29154_p1 = $signed(add_ln840_593_reg_32568);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18896:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18896 | assign sext_ln840_416_fu_29157_p1 = $signed(add_ln840_595_reg_32573);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18898:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18898 | assign sext_ln840_417_fu_29166_p1 = $signed(add_ln840_596_fu_29160_p2);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18900:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18900 | assign sext_ln840_418_fu_29176_p1 = $signed(add_ln840_597_fu_29170_p2);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18902:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18902 | assign sext_ln840_419_fu_29186_p1 = $signed(add_ln840_598_fu_29180_p2);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18904:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18904 | assign sext_ln840_41_fu_26574_p1 = $signed(add_ln840_59_reg_31433);
[2025-05-17 16:17:40,607]       |                                  ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18906:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18906 | assign sext_ln840_420_fu_29201_p1 = $signed(select_ln90_637_fu_29196_p3);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18908:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18908 | assign sext_ln840_421_fu_25922_p1 = $signed(select_ln90_639_fu_25914_p3);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18910:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18910 | assign sext_ln840_422_fu_29211_p1 = $signed(add_ln840_602_reg_32588);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18912:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,607]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,607] 18912 | assign sext_ln840_423_fu_29220_p1 = $signed(add_ln840_604_reg_32593);
[2025-05-17 16:17:40,607]       |                                   ^
[2025-05-17 16:17:40,607] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18914:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18914 | assign sext_ln840_424_fu_29223_p1 = $signed(add_ln840_606_reg_32598);
[2025-05-17 16:17:40,608]       |                                   ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18916:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18916 | assign sext_ln840_425_fu_29232_p1 = $signed(add_ln840_607_fu_29226_p2);
[2025-05-17 16:17:40,608]       |                                   ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18918:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18918 | assign sext_ln840_426_fu_29242_p1 = $signed(add_ln840_609_reg_32603);
[2025-05-17 16:17:40,608]       |                                   ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18920:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18920 | assign sext_ln840_427_fu_29245_p1 = $signed(add_ln840_611_reg_32608);
[2025-05-17 16:17:40,608]       |                                   ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18922:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18922 | assign sext_ln840_428_fu_29254_p1 = $signed(add_ln840_612_fu_29248_p2);
[2025-05-17 16:17:40,608]       |                                   ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18924:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18924 | assign sext_ln840_429_fu_29258_p1 = $signed(add_ln840_613_reg_32613);
[2025-05-17 16:17:40,608]       |                                   ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18926:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18926 | assign sext_ln840_42_fu_26577_p1 = $signed(add_ln840_61_reg_31438);
[2025-05-17 16:17:40,608]       |                                  ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18928:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18928 | assign sext_ln840_430_fu_29261_p1 = $signed(add_ln840_615_reg_32618);
[2025-05-17 16:17:40,608]       |                                   ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18930:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18930 | assign sext_ln840_431_fu_29270_p1 = $signed(add_ln840_616_fu_29264_p2);
[2025-05-17 16:17:40,608]       |                                   ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18932:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18932 | assign sext_ln840_432_fu_29280_p1 = $signed(add_ln840_617_fu_29274_p2);
[2025-05-17 16:17:40,608]       |                                   ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18934:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18934 | assign sext_ln840_433_fu_29290_p1 = $signed(add_ln840_619_reg_32623);
[2025-05-17 16:17:40,608]       |                                   ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18936:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18936 | assign sext_ln840_434_fu_29293_p1 = $signed(add_ln840_621_reg_32628);
[2025-05-17 16:17:40,608]       |                                   ^
[2025-05-17 16:17:40,608] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18938:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,608]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,608] 18938 | assign sext_ln840_435_fu_29302_p1 = $signed(add_ln840_622_fu_29296_p2);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18940:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18940 | assign sext_ln840_436_fu_29306_p1 = $signed(add_ln840_623_reg_32633);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18942:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18942 | assign sext_ln840_437_fu_29309_p1 = $signed(add_ln840_625_reg_32638);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18944:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18944 | assign sext_ln840_438_fu_29318_p1 = $signed(add_ln840_626_fu_29312_p2);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18946:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18946 | assign sext_ln840_439_fu_29328_p1 = $signed(add_ln840_627_fu_29322_p2);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18948:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18948 | assign sext_ln840_43_fu_26586_p1 = $signed(add_ln840_62_fu_26580_p2);
[2025-05-17 16:17:40,609]       |                                  ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18950:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18950 | assign sext_ln840_440_fu_29332_p1 = $signed(add_ln840_628_reg_32643);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18952:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18952 | assign sext_ln840_441_fu_29335_p1 = $signed(add_ln840_630_reg_32648);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18954:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18954 | assign sext_ln840_442_fu_29344_p1 = $signed(add_ln840_631_fu_29338_p2);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18956:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18956 | assign sext_ln840_443_fu_29348_p1 = $signed(add_ln840_633_reg_32653);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18958:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18958 | assign sext_ln840_444_fu_29351_p1 = $signed(add_ln840_635_reg_32658);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18960:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18960 | assign sext_ln840_445_fu_29360_p1 = $signed(add_ln840_636_fu_29354_p2);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,609] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18962:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,609]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,609] 18962 | assign sext_ln840_446_fu_29370_p1 = $signed(add_ln840_637_fu_29364_p2);
[2025-05-17 16:17:40,609]       |                                   ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18964:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18964 | assign sext_ln840_447_fu_29380_p1 = $signed(add_ln840_638_fu_29374_p2);
[2025-05-17 16:17:40,610]       |                                   ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18966:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18966 | assign sext_ln840_44_fu_26590_p1 = $signed(add_ln840_63_reg_31443);
[2025-05-17 16:17:40,610]       |                                  ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18968:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18968 | assign sext_ln840_45_fu_26593_p1 = $signed(add_ln840_65_reg_31448);
[2025-05-17 16:17:40,610]       |                                  ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18970:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18970 | assign sext_ln840_46_fu_26602_p1 = $signed(add_ln840_66_fu_26596_p2);
[2025-05-17 16:17:40,610]       |                                  ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18972:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18972 | assign sext_ln840_47_fu_26612_p1 = $signed(add_ln840_67_fu_26606_p2);
[2025-05-17 16:17:40,610]       |                                  ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18974:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18974 | assign sext_ln840_48_fu_26616_p1 = $signed(add_ln840_68_reg_31453);
[2025-05-17 16:17:40,610]       |                                  ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18976:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18976 | assign sext_ln840_49_fu_26619_p1 = $signed(add_ln840_70_reg_31458);
[2025-05-17 16:17:40,610]       |                                  ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18978:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18978 | assign sext_ln840_4_fu_26313_p1 = $signed(add_ln840_6_reg_31323);
[2025-05-17 16:17:40,610]       |                                 ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18980:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18980 | assign sext_ln840_50_fu_26628_p1 = $signed(add_ln840_71_fu_26622_p2);
[2025-05-17 16:17:40,610]       |                                  ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18982:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18982 | assign sext_ln840_51_fu_26632_p1 = $signed(add_ln840_73_reg_31463);
[2025-05-17 16:17:40,610]       |                                  ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18984:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18984 | assign sext_ln840_52_fu_26635_p1 = $signed(add_ln840_75_reg_31468);
[2025-05-17 16:17:40,610]       |                                  ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18986:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,610]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,610] 18986 | assign sext_ln840_53_fu_26644_p1 = $signed(add_ln840_76_fu_26638_p2);
[2025-05-17 16:17:40,610]       |                                  ^
[2025-05-17 16:17:40,610] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18988:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 18988 | assign sext_ln840_54_fu_26654_p1 = $signed(add_ln840_77_fu_26648_p2);
[2025-05-17 16:17:40,611]       |                                  ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18990:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 18990 | assign sext_ln840_55_fu_26664_p1 = $signed(add_ln840_78_fu_26658_p2);
[2025-05-17 16:17:40,611]       |                                  ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18992:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 18992 | assign sext_ln840_56_fu_26679_p1 = $signed(select_ln90_117_fu_26674_p3);
[2025-05-17 16:17:40,611]       |                                  ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18994:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 18994 | assign sext_ln840_57_fu_7566_p1 = $signed(select_ln90_119_fu_7558_p3);
[2025-05-17 16:17:40,611]       |                                 ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18996:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 18996 | assign sext_ln840_58_fu_26689_p1 = $signed(add_ln840_82_reg_31483);
[2025-05-17 16:17:40,611]       |                                  ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:18998:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 18998 | assign sext_ln840_59_fu_26698_p1 = $signed(add_ln840_84_reg_31488);
[2025-05-17 16:17:40,611]       |                                  ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19000:33: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 19000 | assign sext_ln840_5_fu_26322_p1 = $signed(add_ln840_7_fu_26316_p2);
[2025-05-17 16:17:40,611]       |                                 ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19002:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 19002 | assign sext_ln840_60_fu_26701_p1 = $signed(add_ln840_86_reg_31493);
[2025-05-17 16:17:40,611]       |                                  ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19004:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 19004 | assign sext_ln840_61_fu_26710_p1 = $signed(add_ln840_87_fu_26704_p2);
[2025-05-17 16:17:40,611]       |                                  ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19006:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 19006 | assign sext_ln840_62_fu_26720_p1 = $signed(add_ln840_89_reg_31498);
[2025-05-17 16:17:40,611]       |                                  ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19008:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 19008 | assign sext_ln840_63_fu_26723_p1 = $signed(add_ln840_91_reg_31503);
[2025-05-17 16:17:40,611]       |                                  ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19010:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 19010 | assign sext_ln840_64_fu_26732_p1 = $signed(add_ln840_92_fu_26726_p2);
[2025-05-17 16:17:40,611]       |                                  ^
[2025-05-17 16:17:40,611] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19012:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,611]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,611] 19012 | assign sext_ln840_65_fu_26736_p1 = $signed(add_ln840_93_reg_31508);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19014:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19014 | assign sext_ln840_66_fu_26739_p1 = $signed(add_ln840_95_reg_31513);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19016:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19016 | assign sext_ln840_67_fu_26748_p1 = $signed(add_ln840_96_fu_26742_p2);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19018:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19018 | assign sext_ln840_68_fu_26758_p1 = $signed(add_ln840_97_fu_26752_p2);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19020:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19020 | assign sext_ln840_69_fu_26768_p1 = $signed(add_ln840_99_reg_31518);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19022:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19022 | assign sext_ln840_6_fu_26332_p1 = $signed(add_ln840_9_reg_31328);
[2025-05-17 16:17:40,612]       |                                 ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19024:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19024 | assign sext_ln840_70_fu_26771_p1 = $signed(add_ln840_101_reg_31523);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19026:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19026 | assign sext_ln840_71_fu_26780_p1 = $signed(add_ln840_102_fu_26774_p2);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19028:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19028 | assign sext_ln840_72_fu_26784_p1 = $signed(add_ln840_103_reg_31528);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19030:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19030 | assign sext_ln840_73_fu_26787_p1 = $signed(add_ln840_105_reg_31533);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19032:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19032 | assign sext_ln840_74_fu_26796_p1 = $signed(add_ln840_106_fu_26790_p2);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19034:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19034 | assign sext_ln840_75_fu_26806_p1 = $signed(add_ln840_107_fu_26800_p2);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19036:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,612]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,612] 19036 | assign sext_ln840_76_fu_26810_p1 = $signed(add_ln840_108_reg_31538);
[2025-05-17 16:17:40,612]       |                                  ^
[2025-05-17 16:17:40,612] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19038:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19038 | assign sext_ln840_77_fu_26813_p1 = $signed(add_ln840_110_reg_31543);
[2025-05-17 16:17:40,613]       |                                  ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19040:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19040 | assign sext_ln840_78_fu_26822_p1 = $signed(add_ln840_111_fu_26816_p2);
[2025-05-17 16:17:40,613]       |                                  ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19042:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19042 | assign sext_ln840_79_fu_26826_p1 = $signed(add_ln840_113_reg_31548);
[2025-05-17 16:17:40,613]       |                                  ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19044:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19044 | assign sext_ln840_7_fu_26335_p1 = $signed(add_ln840_11_reg_31333);
[2025-05-17 16:17:40,613]       |                                 ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19046:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19046 | assign sext_ln840_80_fu_26829_p1 = $signed(add_ln840_115_reg_31553);
[2025-05-17 16:17:40,613]       |                                  ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19048:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19048 | assign sext_ln840_81_fu_26838_p1 = $signed(add_ln840_116_fu_26832_p2);
[2025-05-17 16:17:40,613]       |                                  ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19050:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19050 | assign sext_ln840_82_fu_26848_p1 = $signed(add_ln840_117_fu_26842_p2);
[2025-05-17 16:17:40,613]       |                                  ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19052:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19052 | assign sext_ln840_83_fu_26858_p1 = $signed(add_ln840_118_fu_26852_p2);
[2025-05-17 16:17:40,613]       |                                  ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19054:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19054 | assign sext_ln840_84_fu_26873_p1 = $signed(select_ln90_157_fu_26868_p3);
[2025-05-17 16:17:40,613]       |                                  ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19056:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19056 | assign sext_ln840_85_fu_8978_p1 = $signed(select_ln90_159_fu_8970_p3);
[2025-05-17 16:17:40,613]       |                                 ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19058:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19058 | assign sext_ln840_86_fu_26883_p1 = $signed(add_ln840_122_reg_31568);
[2025-05-17 16:17:40,613]       |                                  ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19060:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19060 | assign sext_ln840_87_fu_26892_p1 = $signed(add_ln840_124_reg_31573);
[2025-05-17 16:17:40,613]       |                                  ^
[2025-05-17 16:17:40,613] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19062:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,613]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,613] 19062 | assign sext_ln840_88_fu_26895_p1 = $signed(add_ln840_126_reg_31578);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19064:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19064 | assign sext_ln840_89_fu_26904_p1 = $signed(add_ln840_127_fu_26898_p2);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19066:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19066 | assign sext_ln840_8_fu_26344_p1 = $signed(add_ln840_12_fu_26338_p2);
[2025-05-17 16:17:40,614]       |                                 ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19068:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19068 | assign sext_ln840_90_fu_26914_p1 = $signed(add_ln840_129_reg_31583);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19070:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19070 | assign sext_ln840_91_fu_26917_p1 = $signed(add_ln840_131_reg_31588);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19072:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19072 | assign sext_ln840_92_fu_26926_p1 = $signed(add_ln840_132_fu_26920_p2);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19074:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19074 | assign sext_ln840_93_fu_26930_p1 = $signed(add_ln840_133_reg_31593);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19076:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19076 | assign sext_ln840_94_fu_26933_p1 = $signed(add_ln840_135_reg_31598);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19078:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19078 | assign sext_ln840_95_fu_26942_p1 = $signed(add_ln840_136_fu_26936_p2);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19080:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19080 | assign sext_ln840_96_fu_26952_p1 = $signed(add_ln840_137_fu_26946_p2);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19082:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19082 | assign sext_ln840_97_fu_26962_p1 = $signed(add_ln840_139_reg_31603);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19084:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19084 | assign sext_ln840_98_fu_26965_p1 = $signed(add_ln840_141_reg_31608);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,614] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19086:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-05-17 16:17:40,614]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,614] 19086 | assign sext_ln840_99_fu_26974_p1 = $signed(add_ln840_142_fu_26968_p2);
[2025-05-17 16:17:40,614]       |                                  ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19088:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19088 | assign sext_ln840_9_fu_26348_p1 = $signed(add_ln840_13_reg_31338);
[2025-05-17 16:17:40,615]       |                                 ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19090:31: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19090 | assign sext_ln840_fu_26291_p1 = $signed(select_ln90_37_fu_26286_p3);
[2025-05-17 16:17:40,615]       |                               ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19092:29: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19092 | assign sext_ln90_fu_3566_p1 = $signed(local_temp_V_fu_3172_p1);
[2025-05-17 16:17:40,615]       |                             ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19166:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_29832_p2' generates 1 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19166 | assign zext_ln840_10_fu_29838_p1 = xor_ln1039_10_fu_29832_p2;
[2025-05-17 16:17:40,615]       |                                  ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19168:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_29776_p2' generates 1 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19168 | assign zext_ln840_11_fu_29782_p1 = result_V_6_fu_29776_p2;
[2025-05-17 16:17:40,615]       |                                  ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19170:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_29900_p2' generates 1 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19170 | assign zext_ln840_12_fu_29906_p1 = xor_ln1039_12_fu_29900_p2;
[2025-05-17 16:17:40,615]       |                                  ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19172:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_29928_p2' generates 1 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19172 | assign zext_ln840_13_fu_29934_p1 = xor_ln1039_13_fu_29928_p2;
[2025-05-17 16:17:40,615]       |                                  ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19174:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_29872_p2' generates 1 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19174 | assign zext_ln840_14_fu_29878_p1 = result_V_8_fu_29872_p2;
[2025-05-17 16:17:40,615]       |                                  ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19176:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_29996_p2' generates 1 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19176 | assign zext_ln840_15_fu_30002_p1 = xor_ln1039_15_fu_29996_p2;
[2025-05-17 16:17:40,615]       |                                  ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19178:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_30024_p2' generates 1 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19178 | assign zext_ln840_16_fu_30030_p1 = xor_ln1039_16_fu_30024_p2;
[2025-05-17 16:17:40,615]       |                                  ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_29968_p2' generates 1 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19180 | assign zext_ln840_17_fu_29974_p1 = result_V_10_fu_29968_p2;
[2025-05-17 16:17:40,615]       |                                  ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_30092_p2' generates 1 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,615] 19182 | assign zext_ln840_18_fu_30098_p1 = xor_ln1039_18_fu_30092_p2;
[2025-05-17 16:17:40,615]       |                                  ^
[2025-05-17 16:17:40,615] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19184:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_30120_p2' generates 1 bits.
[2025-05-17 16:17:40,615]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19184 | assign zext_ln840_19_fu_30126_p1 = xor_ln1039_19_fu_30120_p2;
[2025-05-17 16:17:40,616]       |                                  ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19186:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_29544_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19186 | assign zext_ln840_1_fu_29550_p1 = xor_ln1039_1_fu_29544_p2;
[2025-05-17 16:17:40,616]       |                                 ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19188:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_30064_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19188 | assign zext_ln840_20_fu_30070_p1 = result_V_12_fu_30064_p2;
[2025-05-17 16:17:40,616]       |                                  ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19190:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_30188_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19190 | assign zext_ln840_21_fu_30194_p1 = xor_ln1039_21_fu_30188_p2;
[2025-05-17 16:17:40,616]       |                                  ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19192:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_30216_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19192 | assign zext_ln840_22_fu_30222_p1 = xor_ln1039_22_fu_30216_p2;
[2025-05-17 16:17:40,616]       |                                  ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19194:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_30160_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19194 | assign zext_ln840_23_fu_30166_p1 = result_V_14_fu_30160_p2;
[2025-05-17 16:17:40,616]       |                                  ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19196:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_30284_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19196 | assign zext_ln840_24_fu_30290_p1 = xor_ln1039_24_fu_30284_p2;
[2025-05-17 16:17:40,616]       |                                  ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19198:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_30312_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19198 | assign zext_ln840_25_fu_30318_p1 = xor_ln1039_25_fu_30312_p2;
[2025-05-17 16:17:40,616]       |                                  ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19200:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_16_fu_30256_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19200 | assign zext_ln840_26_fu_30262_p1 = result_V_16_fu_30256_p2;
[2025-05-17 16:17:40,616]       |                                  ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19202:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_30380_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19202 | assign zext_ln840_27_fu_30386_p1 = xor_ln1039_27_fu_30380_p2;
[2025-05-17 16:17:40,616]       |                                  ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19204:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_30408_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19204 | assign zext_ln840_28_fu_30414_p1 = xor_ln1039_28_fu_30408_p2;
[2025-05-17 16:17:40,616]       |                                  ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19206:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_18_fu_30352_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19206 | assign zext_ln840_29_fu_30358_p1 = result_V_18_fu_30352_p2;
[2025-05-17 16:17:40,616]       |                                  ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19208:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_29488_p2' generates 1 bits.
[2025-05-17 16:17:40,616]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,616] 19208 | assign zext_ln840_2_fu_29494_p1 = result_V_fu_29488_p2;
[2025-05-17 16:17:40,616]       |                                 ^
[2025-05-17 16:17:40,616] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19210:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_30476_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19210 | assign zext_ln840_30_fu_30482_p1 = xor_ln1039_30_fu_30476_p2;
[2025-05-17 16:17:40,617]       |                                  ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19212:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_30504_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19212 | assign zext_ln840_31_fu_30510_p1 = xor_ln1039_31_fu_30504_p2;
[2025-05-17 16:17:40,617]       |                                  ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19214:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_20_fu_30448_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19214 | assign zext_ln840_32_fu_30454_p1 = result_V_20_fu_30448_p2;
[2025-05-17 16:17:40,617]       |                                  ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19216:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_30572_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19216 | assign zext_ln840_33_fu_30578_p1 = xor_ln1039_33_fu_30572_p2;
[2025-05-17 16:17:40,617]       |                                  ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19218:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_30600_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19218 | assign zext_ln840_34_fu_30606_p1 = xor_ln1039_34_fu_30600_p2;
[2025-05-17 16:17:40,617]       |                                  ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19220:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_22_fu_30544_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19220 | assign zext_ln840_35_fu_30550_p1 = result_V_22_fu_30544_p2;
[2025-05-17 16:17:40,617]       |                                  ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19222:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_30668_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19222 | assign zext_ln840_36_fu_30674_p1 = xor_ln1039_36_fu_30668_p2;
[2025-05-17 16:17:40,617]       |                                  ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19224:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_30696_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19224 | assign zext_ln840_37_fu_30702_p1 = xor_ln1039_37_fu_30696_p2;
[2025-05-17 16:17:40,617]       |                                  ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19226:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_24_fu_30640_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19226 | assign zext_ln840_38_fu_30646_p1 = result_V_24_fu_30640_p2;
[2025-05-17 16:17:40,617]       |                                  ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19228:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_30764_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19228 | assign zext_ln840_39_fu_30770_p1 = xor_ln1039_39_fu_30764_p2;
[2025-05-17 16:17:40,617]       |                                  ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19230:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_29612_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19230 | assign zext_ln840_3_fu_29618_p1 = xor_ln1039_3_fu_29612_p2;
[2025-05-17 16:17:40,617]       |                                 ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19232:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_30792_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19232 | assign zext_ln840_40_fu_30798_p1 = xor_ln1039_40_fu_30792_p2;
[2025-05-17 16:17:40,617]       |                                  ^
[2025-05-17 16:17:40,617] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19234:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_26_fu_30736_p2' generates 1 bits.
[2025-05-17 16:17:40,617]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,617] 19234 | assign zext_ln840_41_fu_30742_p1 = result_V_26_fu_30736_p2;
[2025-05-17 16:17:40,618]       |                                  ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19236:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_30860_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19236 | assign zext_ln840_42_fu_30866_p1 = xor_ln1039_42_fu_30860_p2;
[2025-05-17 16:17:40,618]       |                                  ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19238:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_30888_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19238 | assign zext_ln840_43_fu_30894_p1 = xor_ln1039_43_fu_30888_p2;
[2025-05-17 16:17:40,618]       |                                  ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19240:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_28_fu_30832_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19240 | assign zext_ln840_44_fu_30838_p1 = result_V_28_fu_30832_p2;
[2025-05-17 16:17:40,618]       |                                  ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19242:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_30956_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19242 | assign zext_ln840_45_fu_30962_p1 = xor_ln1039_45_fu_30956_p2;
[2025-05-17 16:17:40,618]       |                                  ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19244:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_30984_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19244 | assign zext_ln840_46_fu_30990_p1 = xor_ln1039_46_fu_30984_p2;
[2025-05-17 16:17:40,618]       |                                  ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19246:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_30_fu_30928_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19246 | assign zext_ln840_47_fu_30934_p1 = result_V_30_fu_30928_p2;
[2025-05-17 16:17:40,618]       |                                  ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19248:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_29640_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19248 | assign zext_ln840_4_fu_29646_p1 = xor_ln1039_4_fu_29640_p2;
[2025-05-17 16:17:40,618]       |                                 ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19250:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_29584_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19250 | assign zext_ln840_5_fu_29590_p1 = result_V_2_fu_29584_p2;
[2025-05-17 16:17:40,618]       |                                 ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19252:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_29708_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19252 | assign zext_ln840_6_fu_29714_p1 = xor_ln1039_6_fu_29708_p2;
[2025-05-17 16:17:40,618]       |                                 ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19254:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_29736_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19254 | assign zext_ln840_7_fu_29742_p1 = xor_ln1039_7_fu_29736_p2;
[2025-05-17 16:17:40,618]       |                                 ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19256:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_29680_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19256 | assign zext_ln840_8_fu_29686_p1 = result_V_4_fu_29680_p2;
[2025-05-17 16:17:40,618]       |                                 ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19258:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_29804_p2' generates 1 bits.
[2025-05-17 16:17:40,618]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,618] 19258 | assign zext_ln840_9_fu_29810_p1 = xor_ln1039_9_fu_29804_p2;
[2025-05-17 16:17:40,618]       |                                 ^
[2025-05-17 16:17:40,618] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:19260:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_29516_p2' generates 1 bits.
[2025-05-17 16:17:40,619]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-05-17 16:17:40,619] 19260 | assign zext_ln840_fu_29522_p1 = xor_ln1039_fu_29516_p2;
[2025-05-17 16:17:40,619]       |                               ^
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:294:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   294 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-17 16:17:40,619]       |                                                      ^~
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:351:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   351 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-17 16:17:40,619]       |          ^
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:359:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   359 |         srlo_       <=  'bx;
[2025-05-17 16:17:40,619]       |                     ^~
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:362:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   362 |         addr_       <=  'bx;
[2025-05-17 16:17:40,619]       |                     ^~
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:375:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   375 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,619]       |                ^~
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:385:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   385 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,619]       |                ^~
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:399:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   399 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,619]       |                ^~
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:406:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   406 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,619]       |                ^~
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:419:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   419 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,619]       |                ^~
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:437:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   437 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,619]       |                ^~
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:451:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   451 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,619]       |                ^~
[2025-05-17 16:17:40,619] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:468:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,619]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,619]   468 |    srlo_       <=  'bx;
[2025-05-17 16:17:40,620]       |                ^~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:471:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-05-17 16:17:40,620]   471 |    addr_       <=  'bx;
[2025-05-17 16:17:40,620]       |                ^~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:359:25: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:17:40,620]   359 |         srlo_       <=  'bx;
[2025-05-17 16:17:40,620]       |                         ^~~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:375:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:17:40,620]   375 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,620]       |                   ^~~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:385:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:17:40,620]   385 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,620]       |                   ^~~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:399:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:17:40,620]   399 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,620]       |                   ^~~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:406:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:17:40,620]   406 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,620]       |                   ^~~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:419:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:17:40,620]   419 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,620]       |                   ^~~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:437:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:17:40,620]   437 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,620]       |                   ^~~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:451:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:17:40,620]   451 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,620]       |                   ^~~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:468:20: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-05-17 16:17:40,620]   468 |    srlo_       <=  'bx;
[2025-05-17 16:17:40,620]       |                    ^~~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:294:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,620]   294 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-05-17 16:17:40,620]       |                                                      ^~
[2025-05-17 16:17:40,620] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:351:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.
[2025-05-17 16:17:40,620]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,620]   351 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-05-17 16:17:40,620]       |          ^
[2025-05-17 16:17:40,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:359:25: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,621]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,621]   359 |         srlo_       <=  'bx;
[2025-05-17 16:17:40,621]       |                         ^~~
[2025-05-17 16:17:40,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:362:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,621]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,621]   362 |         addr_       <=  'bx;
[2025-05-17 16:17:40,621]       |                     ^~
[2025-05-17 16:17:40,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:375:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,621]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,621]   375 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,621]       |                   ^~~
[2025-05-17 16:17:40,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:385:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,621]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,621]   385 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,621]       |                   ^~~
[2025-05-17 16:17:40,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:399:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,621]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,621]   399 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,621]       |                   ^~~
[2025-05-17 16:17:40,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:406:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,621]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,621]   406 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,621]       |                   ^~~
[2025-05-17 16:17:40,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:419:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,621]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,621]   419 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,621]       |                   ^~~
[2025-05-17 16:17:40,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:437:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,621]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,621]   437 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,621]       |                   ^~~
[2025-05-17 16:17:40,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:451:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,621]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,621]   451 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,621]       |                   ^~~
[2025-05-17 16:17:40,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:468:20: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-05-17 16:17:40,621]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,621]   468 |    srlo_       <=  'bx;
[2025-05-17 16:17:40,621]       |                    ^~~
[2025-05-17 16:17:40,621] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:471:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,621]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-05-17 16:17:40,621]   471 |    addr_       <=  'bx;
[2025-05-17 16:17:40,621]       |                ^~
[2025-05-17 16:17:40,621] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24916:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,621]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-05-17 16:17:40,621] 24916 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-05-17 16:17:40,621]       |  ^
[2025-05-17 16:17:40,621] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:24917:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,621]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-05-17 16:17:40,622] 24917 | #0 ap_CS_fsm = 4'd1;
[2025-05-17 16:17:40,622]       |  ^
[2025-05-17 16:17:40,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:25059:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,622]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-05-17 16:17:40,622] 25059 |             ap_NS_fsm = 'bx;
[2025-05-17 16:17:40,622]       |                       ^
[2025-05-17 16:17:40,622] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2896:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,622]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,622]  2896 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-05-17 16:17:40,622]       |  ^
[2025-05-17 16:17:40,622] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2897:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,622]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,622]  2897 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-05-17 16:17:40,622]       |  ^
[2025-05-17 16:17:40,622] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2898:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,622]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,622]  2898 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-05-17 16:17:40,622]       |  ^
[2025-05-17 16:17:40,622] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2899:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,622]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,622]  2899 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-05-17 16:17:40,622]       |  ^
[2025-05-17 16:17:40,622] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2900:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,622]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,622]  2900 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-05-17 16:17:40,622]       |  ^
[2025-05-17 16:17:40,622] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:2901:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,622]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,622]  2901 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-05-17 16:17:40,622]       |  ^
[2025-05-17 16:17:40,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:3230:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,622]  3230 |             ap_NS_iter0_fsm = 'bx;
[2025-05-17 16:17:40,622]       |                             ^
[2025-05-17 16:17:40,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:3254:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,622]  3254 |             ap_NS_iter1_fsm = 'bx;
[2025-05-17 16:17:40,622]       |                             ^
[2025-05-17 16:17:40,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:3278:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,622]  3278 |             ap_NS_iter2_fsm = 'bx;
[2025-05-17 16:17:40,622]       |                             ^
[2025-05-17 16:17:40,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:3302:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,622]  3302 |             ap_NS_iter3_fsm = 'bx;
[2025-05-17 16:17:40,622]       |                             ^
[2025-05-17 16:17:40,622] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:3326:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,622]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,622]  3326 |             ap_NS_iter4_fsm = 'bx;
[2025-05-17 16:17:40,623]       |                             ^
[2025-05-17 16:17:40,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:3339:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2025-05-17 16:17:40,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,623]  3339 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2025-05-17 16:17:40,623]       |                                 ^
[2025-05-17 16:17:40,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:3352:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,623]  3352 |             ap_NS_iter5_fsm = 'bx;
[2025-05-17 16:17:40,623]       |                             ^
[2025-05-17 16:17:40,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:3417:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_199_p00' generates 4 bits.
[2025-05-17 16:17:40,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,623]  3417 | assign grp_fu_199_p0 = grp_fu_199_p00;
[2025-05-17 16:17:40,623]       |                      ^
[2025-05-17 16:17:40,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:3419:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'inElem_reg_234' generates 2 bits.
[2025-05-17 16:17:40,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,623]  3419 | assign grp_fu_199_p00 = inElem_reg_234;
[2025-05-17 16:17:40,623]       |                       ^
[2025-05-17 16:17:40,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:3435:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_184_p2' generates 1 bits.
[2025-05-17 16:17:40,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-05-17 16:17:40,623]  3435 | assign out_V_TDATA_int_regslice = result_V_fu_184_p2;
[2025-05-17 16:17:40,623]       |                                 ^
[2025-05-17 16:17:40,623] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:1753:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,623]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-05-17 16:17:40,623]  1753 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-05-17 16:17:40,623]       |  ^
[2025-05-17 16:17:40,623] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:1754:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,623]                                                                                                    : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-05-17 16:17:40,623]  1754 | #0 ap_CS_fsm = 4'd1;
[2025-05-17 16:17:40,623]       |  ^
[2025-05-17 16:17:40,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:1896:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-05-17 16:17:40,623]  1896 |             ap_NS_fsm = 'bx;
[2025-05-17 16:17:40,623]       |                       ^
[2025-05-17 16:17:40,623] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:884:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-05-17 16:17:40,623]   884 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-05-17 16:17:40,623]       |  ^
[2025-05-17 16:17:40,623] %Warning-STMTDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:885:2: Unsupported: Ignoring delay on this delayed statement.
[2025-05-17 16:17:40,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-05-17 16:17:40,623]   885 | #0 ap_CS_fsm = 4'd1;
[2025-05-17 16:17:40,623]       |  ^
[2025-05-17 16:17:40,623] %Warning-WIDTH: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:1027:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-05-17 16:17:40,623]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-05-17 16:17:40,623]  1027 |             ap_NS_fsm = 'bx;
[2025-05-17 16:17:40,623]       |                       ^
[2025-05-17 16:17:40,623] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:359:21: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,623]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,623]   359 |         srlo_       <=  'bx;
[2025-05-17 16:17:40,623]       |                     ^~
[2025-05-17 16:17:40,623]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-05-17 16:17:40,624]                   else you may end up with different sim results.
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:360:21: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   360 |         shift_en_o_ <= 1'bx;
[2025-05-17 16:17:40,624]       |                     ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:361:21: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   361 |         shift_en_   <= 1'bx;
[2025-05-17 16:17:40,624]       |                     ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:362:21: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   362 |         addr_       <=  'bx;
[2025-05-17 16:17:40,624]       |                     ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:363:21: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   363 |         state_      <= 2'bx;
[2025-05-17 16:17:40,624]       |                     ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:368:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   368 |    srlo_       <= i_d;
[2025-05-17 16:17:40,624]       |                ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:369:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   369 |    shift_en_o_ <= 1;
[2025-05-17 16:17:40,624]       |                ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:370:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   370 |    shift_en_   <= 1'bx;
[2025-05-17 16:17:40,624]       |                ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:371:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   371 |    addr_       <= 0;
[2025-05-17 16:17:40,624]       |                ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:372:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   372 |    state_      <= state_one;
[2025-05-17 16:17:40,624]       |                ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:375:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   375 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,624]       |                ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:376:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   376 |    shift_en_o_ <= 0;
[2025-05-17 16:17:40,624]       |                ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:377:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,624]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,624]   377 |    shift_en_   <= 1'bx;
[2025-05-17 16:17:40,624]       |                ^~
[2025-05-17 16:17:40,624] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:378:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   378 |    addr_       <= 0;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:379:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   379 |    state_      <= state_empty;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:385:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   385 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:386:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   386 |    shift_en_o_ <= 0;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:387:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   387 |    shift_en_   <= 1;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:388:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   388 |    addr_       <= 0;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:389:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   389 |    state_      <= state_more;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:392:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   392 |    srlo_       <= i_d;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:393:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   393 |    shift_en_o_ <= 1;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:394:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   394 |    shift_en_   <= 1;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:395:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   395 |    addr_       <= 0;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:396:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   396 |    state_      <= state_one;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,625] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:399:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,625]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,625]   399 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,625]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:400:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   400 |    shift_en_o_ <= 0;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:401:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   401 |    shift_en_   <= 1'bx;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:402:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   402 |    addr_       <= 0;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:403:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   403 |    state_      <= state_one;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:406:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   406 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:407:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   407 |    shift_en_o_ <= 0;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:408:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   408 |    shift_en_   <= 1'bx;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:409:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   409 |    addr_       <= 0;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:410:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   410 |    state_      <= state_empty;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:419:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   419 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:420:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   420 |    shift_en_o_ <= 0;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:421:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,626]   421 |    shift_en_   <= 0;
[2025-05-17 16:17:40,626]       |                ^~
[2025-05-17 16:17:40,626] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:422:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,626]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   422 |    addr_       <= addr;
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:423:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   423 |    state_      <= state_more;
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:426:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   426 |    srlo_       <= srl[addr];
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:427:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   427 |    shift_en_o_ <= 1;
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:428:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   428 |    shift_en_   <= 0;
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:431:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   431 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:432:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   432 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:437:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   437 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:438:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   438 |    shift_en_o_ <= 0;
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:439:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   439 |    shift_en_   <= 1;
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:440:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   440 |    addr_       <= addr+1;
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:441:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   441 |    state_      <= state_more;
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,627] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:444:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,627]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,627]   444 |    srlo_       <= srl[addr];
[2025-05-17 16:17:40,627]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:445:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   445 |    shift_en_o_ <= 1;
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:446:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   446 |    shift_en_   <= 1;
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:447:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   447 |    addr_       <= addr;
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:448:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   448 |    state_      <= state_more;
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:451:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   451 |    srlo_       <= 'bx;
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:452:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   452 |    shift_en_o_ <= 0;
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:453:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   453 |    shift_en_   <= 0;
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:454:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   454 |    addr_       <= addr;
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:455:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   455 |    state_      <= state_more;
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:458:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   458 |    srlo_       <= srl[addr];
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:459:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   459 |    shift_en_o_ <= 1;
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:460:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,628]   460 |    shift_en_   <= 0;
[2025-05-17 16:17:40,628]       |                ^~
[2025-05-17 16:17:40,628] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:461:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,628]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,629]   461 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-05-17 16:17:40,629]       |                ^~
[2025-05-17 16:17:40,629] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:462:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,629]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,629]   462 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-05-17 16:17:40,629]       |                ^~
[2025-05-17 16:17:40,629] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:468:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,629]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,629]   468 |    srlo_       <=  'bx;
[2025-05-17 16:17:40,629]       |                ^~
[2025-05-17 16:17:40,629] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:469:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,629]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,629]   469 |    shift_en_o_ <= 1'bx;
[2025-05-17 16:17:40,629]       |                ^~
[2025-05-17 16:17:40,629] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:470:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,629]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,629]   470 |    shift_en_   <= 1'bx;
[2025-05-17 16:17:40,629]       |                ^~
[2025-05-17 16:17:40,629] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:471:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,629]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,629]   471 |    addr_       <=  'bx;
[2025-05-17 16:17:40,629]       |                ^~
[2025-05-17 16:17:40,629] %Warning-COMBDLY: /tmp/finn_dev_surajkarki/vivado_stitch_proj_pfqmgpy9/finn_design_wrapper.v:472:16: Non-blocking assignment '<=' in combinational logic process
[2025-05-17 16:17:40,629]                                                                                                    : ... This will be executed as a blocking assignment '='!
[2025-05-17 16:17:40,629]   472 |    state_      <= 2'bx;
[2025-05-17 16:17:40,629]       |                ^~
[2025-05-17 16:17:47,858] make: Entering directory '/tmp/finn_dev_surajkarki/verilator_fifosim_smug5_2i'
[2025-05-17 16:17:47,858] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-05-17 16:17:47,859] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-05-17 16:17:47,859] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-05-17 16:17:47,859] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-05-17 16:17:47,859] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-05-17 16:17:47,859] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-05-17 16:17:47,859] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-05-17 16:17:47,859] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-05-17 16:17:47,859] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-05-17 16:17:47,859] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-05-17 16:17:47,859] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-05-17 16:17:47,859] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-05-17 16:17:47,859] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-05-17 16:17:47,859] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper__Syms.o
[2025-05-17 16:17:47,859] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-05-17 16:17:47,859] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-05-17 16:17:47,859] make: Leaving directory '/tmp/finn_dev_surajkarki/verilator_fifosim_smug5_2i'
[2025-05-17 16:17:47,867] Simulation starting
[2025-05-17 16:17:47,867] Number of inputs to write 15
[2025-05-17 16:17:47,867] Number of outputs to expect 1
[2025-05-17 16:17:47,867] No-output timeout clock cycles 100000000
[2025-05-17 16:17:47,867] All inputs written at cycle 15
[2025-05-17 16:17:47,867] Simulation finished
[2025-05-17 16:17:47,868] Number of inputs consumed 15
[2025-05-17 16:17:47,868] Number of outputs produced 1
[2025-05-17 16:17:47,868] Number of clock cycles 223
[2025-05-17 16:17:47,870] Running step: step_out_of_context_synthesis [16/19]
[2025-05-17 16:25:11,480] ap_clk
[2025-05-17 16:25:11,480] xc7z020clg400-1
[2025-05-17 16:25:11,481] 10.000000
[2025-05-17 16:25:11,481] 0
[2025-05-17 16:25:11,481] 
[2025-05-17 16:25:11,481] ****** Vivado v2022.2 (64-bit)
[2025-05-17 16:25:11,481]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-05-17 16:25:11,481]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-05-17 16:25:11,481]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-05-17 16:25:11,481] 
[2025-05-17 16:25:11,481] source finn_design_wrapper.tcl
[2025-05-17 16:25:11,481] # set fpga_part "xc7z020clg400-1"
[2025-05-17 16:25:11,481] # set origin_dir "."
[2025-05-17 16:25:11,481] # if { [info exists ::origin_dir_loc] } {
[2025-05-17 16:25:11,481] #   set origin_dir $::origin_dir_loc
[2025-05-17 16:25:11,481] # }
[2025-05-17 16:25:11,481] # variable script_file
[2025-05-17 16:25:11,481] # set script_file "vivadocompile.tcl"
[2025-05-17 16:25:11,481] # proc help {} {
[2025-05-17 16:25:11,481] #   variable script_file
[2025-05-17 16:25:11,481] #   puts "\nDescription:"
[2025-05-17 16:25:11,481] #   puts "Recreate a Vivado project from this script. The created project will be"
[2025-05-17 16:25:11,481] #   puts "functionally equivalent to the original project for which this script was"
[2025-05-17 16:25:11,481] #   puts "generated. The script contains commands for creating a project, filesets,"
[2025-05-17 16:25:11,481] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2025-05-17 16:25:11,481] #   puts "Syntax:"
[2025-05-17 16:25:11,481] #   puts "$script_file"
[2025-05-17 16:25:11,481] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2025-05-17 16:25:11,481] #   puts "$script_file -tclargs \[--help\]\n"
[2025-05-17 16:25:11,481] #   puts "Usage:"
[2025-05-17 16:25:11,481] #   puts "Name                   Description"
[2025-05-17 16:25:11,481] #   puts "-------------------------------------------------------------------------"
[2025-05-17 16:25:11,481] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2025-05-17 16:25:11,481] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2025-05-17 16:25:11,481] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2025-05-17 16:25:11,481] #   puts "                       when this script was generated.\n"
[2025-05-17 16:25:11,481] #   puts "\[--help\]               Print help information for this script"
[2025-05-17 16:25:11,481] #   puts "-------------------------------------------------------------------------\n"
[2025-05-17 16:25:11,481] #   exit 0
[2025-05-17 16:25:11,481] # }
[2025-05-17 16:25:11,482] # if { $::argc > 0 } {
[2025-05-17 16:25:11,482] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2025-05-17 16:25:11,482] #     set option [string trim [lindex $::argv $i]]
[2025-05-17 16:25:11,482] #     switch -regexp -- $option {
[2025-05-17 16:25:11,482] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2025-05-17 16:25:11,482] #       "--help"       { help }
[2025-05-17 16:25:11,482] #       default {
[2025-05-17 16:25:11,482] #         if { [regexp {^-} $option] } {
[2025-05-17 16:25:11,482] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2025-05-17 16:25:11,482] #           return 1
[2025-05-17 16:25:11,482] #         }
[2025-05-17 16:25:11,482] #       }
[2025-05-17 16:25:11,482] #     }
[2025-05-17 16:25:11,482] #   }
[2025-05-17 16:25:11,482] # }
[2025-05-17 16:25:11,482] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2025-05-17 16:25:11,482] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2025-05-17 16:25:11,482] create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1319.285 ; gain = 0.023 ; free physical = 1865 ; free virtual = 7366
[2025-05-17 16:25:11,482] # set proj_dir [get_property directory [current_project]]
[2025-05-17 16:25:11,482] # set obj [get_projects vivadocompile]
[2025-05-17 16:25:11,482] # set_property "default_lib" "xil_defaultlib" $obj
[2025-05-17 16:25:11,482] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2025-05-17 16:25:11,482] # set_property "simulator_language" "Mixed" $obj
[2025-05-17 16:25:11,482] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2025-05-17 16:25:11,482] #   create_fileset -srcset sources_1
[2025-05-17 16:25:11,482] # }
[2025-05-17 16:25:11,482] # set obj [get_filesets sources_1]
[2025-05-17 16:25:11,482] # source sources.tcl
[2025-05-17 16:25:11,482] ## set files [list \
[2025-05-17 16:25:11,482] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2025-05-17 16:25:11,482] ## "[file normalize "$origin_dir/axilite_if.v"]"\
[2025-05-17 16:25:11,482] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_0.v"]"\
[2025-05-17 16:25:11,482] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_wstrm_0.v"]"\
[2025-05-17 16:25:11,482] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_0.v"]"\
[2025-05-17 16:25:11,482] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_wstrm_0.v"]"\
[2025-05-17 16:25:11,482] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_0.v"]"\
[2025-05-17 16:25:11,482] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_wstrm_0.v"]"\
[2025-05-17 16:25:11,482] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_0.v"]"\
[2025-05-17 16:25:11,482] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_wstrm_0.v"]"\
[2025-05-17 16:25:11,482] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_0_0.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_1_0.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_0_0.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_1_0.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_2_0.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_3_0.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_4_0.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_5_0.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_6_0.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/memstream_axi_wrapper.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_0_mux_154_40_1_1.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_0_mux_42_9_1_1.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_0_regslice_both.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_0.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_2ns_2s_4_1_1.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_1_regslice_both.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_1.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx0_monitor.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx1_monitor.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_2_mul_2ns_2s_4_1_1.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_2_regslice_both.v"]"\
[2025-05-17 16:25:11,483] ## "[file normalize "$origin_dir/MVAU_hls_2.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx0_monitor.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/MVAU_hls_3_regslice_both.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/MVAU_hls_3.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_0.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_1.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_0.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_1.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_2.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_3.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_4.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_5.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_6.v"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/dummy_sv_file.sv"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/dwc_axi.sv"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/dwc.sv"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/memstream_axi.sv"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/memstream.sv"]"\
[2025-05-17 16:25:11,484] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2025-05-17 16:25:11,484] ## ]
[2025-05-17 16:25:11,484] ## add_files -norecurse -fileset $obj $files
[2025-05-17 16:25:11,484] # add_files -norecurse -fileset $obj $files
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/axilite_if.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_MVAU_hls_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_MVAU_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_MVAU_hls_1_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_MVAU_hls_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_MVAU_hls_2_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_MVAU_hls_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_MVAU_hls_3_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,484] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_5_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_6_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/memstream_axi_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_0_mux_154_40_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_0_mux_42_9_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_1_mul_2ns_2s_4_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_1_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_2_mul_2ns_2s_4_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_2_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,485] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_3_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_3_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/MVAU_hls_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/Q_srl.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/StreamingFIFO_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/StreamingFIFO_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/StreamingFIFO_rtl_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/StreamingFIFO_rtl_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/StreamingFIFO_rtl_4.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/StreamingFIFO_rtl_5.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/StreamingFIFO_rtl_6.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/dummy_sv_file.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/dwc_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/dwc.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/memstream_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/memstream.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/dummy_vhdl_file.vhd' cannot be added to the project because it already exists in the project, skipping this file
[2025-05-17 16:25:11,486] # source headers.tcl
[2025-05-17 16:25:11,486] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2025-05-17 16:25:11,486] ## set file [file normalize $file]
[2025-05-17 16:25:11,486] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2025-05-17 16:25:11,486] ## set_property "file_type" "Verilog Header" $file_obj
[2025-05-17 16:25:11,486] # set obj [get_filesets sources_1]
[2025-05-17 16:25:11,486] # set_property "top" "$argv" $obj
[2025-05-17 16:25:11,486] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2025-05-17 16:25:11,486] #   create_fileset -constrset constrs_1
[2025-05-17 16:25:11,486] # }
[2025-05-17 16:25:11,486] # set obj [get_filesets constrs_1]
[2025-05-17 16:25:11,486] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2025-05-17 16:25:11,486] # set file_added [add_files -norecurse -fileset $obj $file]
[2025-05-17 16:25:11,486] # set file "$origin_dir/$argv.xdc"
[2025-05-17 16:25:11,486] # set file [file normalize $file]
[2025-05-17 16:25:11,486] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2025-05-17 16:25:11,486] # set_property "file_type" "XDC" $file_obj
[2025-05-17 16:25:11,486] # set obj [get_filesets constrs_1]
[2025-05-17 16:25:11,486] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2025-05-17 16:25:11,486] #   create_fileset -simset sim_1
[2025-05-17 16:25:11,487] # }
[2025-05-17 16:25:11,487] # set obj [get_filesets sim_1]
[2025-05-17 16:25:11,487] # set obj [get_filesets sim_1]
[2025-05-17 16:25:11,487] # set_property "top" "$argv" $obj
[2025-05-17 16:25:11,487] # set_property "xelab.nosort" "1" $obj
[2025-05-17 16:25:11,487] # set_property "xelab.unifast" "" $obj
[2025-05-17 16:25:11,487] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2025-05-17 16:25:11,487] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2025-05-17 16:25:11,487] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2025-05-17 16:25:11,487] # set obj [get_runs synth_1]
[2025-05-17 16:25:11,487] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2025-05-17 16:25:11,487] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2025-05-17 16:25:11,487] # current_run -synthesis [get_runs synth_1]
[2025-05-17 16:25:11,487] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2025-05-17 16:25:11,487] # current_run -implementation [get_runs impl_1]
[2025-05-17 16:25:11,487] # puts "INFO: Project created:vivadocompile"
[2025-05-17 16:25:11,487] INFO: Project created:vivadocompile
[2025-05-17 16:25:11,487] # launch_runs -jobs 8 impl_1 -to_step route_design
[2025-05-17 16:25:11,487] [Sat May 17 16:18:08 2025] Launched synth_1...
[2025-05-17 16:25:11,487] Run output will be captured here: /tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2025-05-17 16:25:11,487] [Sat May 17 16:18:08 2025] Launched impl_1...
[2025-05-17 16:25:11,487] Run output will be captured here: /tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2025-05-17 16:25:11,487] # wait_on_run impl_1
[2025-05-17 16:25:11,487] [Sat May 17 16:18:08 2025] Waiting for impl_1 to finish...
[2025-05-17 16:25:11,487] 
[2025-05-17 16:25:11,487] *** Running vivado
[2025-05-17 16:25:11,487]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2025-05-17 16:25:11,487] 
[2025-05-17 16:25:11,487] 
[2025-05-17 16:25:11,487] ****** Vivado v2022.2 (64-bit)
[2025-05-17 16:25:11,487]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-05-17 16:25:11,487]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-05-17 16:25:11,487]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-05-17 16:25:11,487] 
[2025-05-17 16:25:11,487] source finn_design_wrapper.tcl -notrace
[2025-05-17 16:25:11,487] create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.281 ; gain = 0.023 ; free physical = 1569 ; free virtual = 6956
[2025-05-17 16:25:11,487] Command: link_design -top finn_design_wrapper -part xc7z020clg400-1
[2025-05-17 16:25:11,487] Design is defaulting to srcset: sources_1
[2025-05-17 16:25:11,487] Design is defaulting to constrset: constrs_1
[2025-05-17 16:25:11,487] INFO: [Device 21-403] Loading part xc7z020clg400-1
[2025-05-17 16:25:11,488] Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1600.727 ; gain = 0.000 ; free physical = 1231 ; free virtual = 6619
[2025-05-17 16:25:11,488] INFO: [Netlist 29-17] Analyzing 543 Unisim elements for replacement
[2025-05-17 16:25:11,488] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2025-05-17 16:25:11,488] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-05-17 16:25:11,488] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-05-17 16:25:11,488] Parsing XDC File [/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-05-17 16:25:11,488] Finished Parsing XDC File [/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-05-17 16:25:11,488] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-05-17 16:25:11,488] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1752.051 ; gain = 0.000 ; free physical = 1138 ; free virtual = 6526
[2025-05-17 16:25:11,488] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-05-17 16:25:11,488]   A total of 2 instances were transformed.
[2025-05-17 16:25:11,488]   RAM64X1S => RAM64X1S (RAMS64E): 2 instances
[2025-05-17 16:25:11,488] 
[2025-05-17 16:25:11,488] 7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-05-17 16:25:11,488] link_design completed successfully
[2025-05-17 16:25:11,488] link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1752.051 ; gain = 430.770 ; free physical = 1138 ; free virtual = 6526
[2025-05-17 16:25:11,488] Command: opt_design
[2025-05-17 16:25:11,488] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-05-17 16:25:11,488] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-05-17 16:25:11,488] Running DRC as a precondition to command opt_design
[2025-05-17 16:25:11,488] 
[2025-05-17 16:25:11,488] Starting DRC Task
[2025-05-17 16:25:11,488] INFO: [DRC 23-27] Running DRC with 4 threads
[2025-05-17 16:25:11,488] INFO: [Project 1-461] DRC finished with 0 Errors
[2025-05-17 16:25:11,488] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2025-05-17 16:25:11,488] 
[2025-05-17 16:25:11,488] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1821.723 ; gain = 69.672 ; free physical = 1132 ; free virtual = 6521
[2025-05-17 16:25:11,488] 
[2025-05-17 16:25:11,488] Starting Cache Timing Information Task
[2025-05-17 16:25:11,488] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-05-17 16:25:11,488] Ending Cache Timing Information Task | Checksum: 1067cd308
[2025-05-17 16:25:11,488] 
[2025-05-17 16:25:11,488] Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2271.551 ; gain = 449.828 ; free physical = 713 ; free virtual = 6116
[2025-05-17 16:25:11,488] 
[2025-05-17 16:25:11,488] Starting Logic Optimization Task
[2025-05-17 16:25:11,488] 
[2025-05-17 16:25:11,488] Phase 1 Retarget
[2025-05-17 16:25:11,488] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/i_fu_308[6]_i_1 into driver instance finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/i_fu_308[6]_i_3, which resulted in an inversion of 4 pins
[2025-05-17 16:25:11,488] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/i_fu_308[6]_i_1__0 into driver instance finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/i_fu_308[6]_i_3__0, which resulted in an inversion of 4 pins
[2025-05-17 16:25:11,488] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-05-17 16:25:11,488] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2025-05-17 16:25:11,489] Phase 1 Retarget | Checksum: e770e89f
[2025-05-17 16:25:11,489] 
[2025-05-17 16:25:11,489] Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2557.371 ; gain = 0.000 ; free physical = 470 ; free virtual = 5873
[2025-05-17 16:25:11,489] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
[2025-05-17 16:25:11,489] 
[2025-05-17 16:25:11,489] Phase 2 Constant propagation
[2025-05-17 16:25:11,489] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-05-17 16:25:11,489] Phase 2 Constant propagation | Checksum: 14786b470
[2025-05-17 16:25:11,489] 
[2025-05-17 16:25:11,489] Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2557.371 ; gain = 0.000 ; free physical = 470 ; free virtual = 5873
[2025-05-17 16:25:11,489] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
[2025-05-17 16:25:11,489] 
[2025-05-17 16:25:11,489] Phase 3 Sweep
[2025-05-17 16:25:11,489] Phase 3 Sweep | Checksum: 13349c4b0
[2025-05-17 16:25:11,489] 
[2025-05-17 16:25:11,489] Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2557.371 ; gain = 0.000 ; free physical = 470 ; free virtual = 5873
[2025-05-17 16:25:11,489] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2025-05-17 16:25:11,489] 
[2025-05-17 16:25:11,489] Phase 4 BUFG optimization
[2025-05-17 16:25:11,489] Phase 4 BUFG optimization | Checksum: 13349c4b0
[2025-05-17 16:25:11,489] 
[2025-05-17 16:25:11,489] Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2589.387 ; gain = 32.016 ; free physical = 470 ; free virtual = 5873
[2025-05-17 16:25:11,489] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2025-05-17 16:25:11,489] 
[2025-05-17 16:25:11,489] Phase 5 Shift Register Optimization
[2025-05-17 16:25:11,489] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2025-05-17 16:25:11,489] Phase 5 Shift Register Optimization | Checksum: 13349c4b0
[2025-05-17 16:25:11,489] 
[2025-05-17 16:25:11,489] Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2589.387 ; gain = 32.016 ; free physical = 470 ; free virtual = 5873
[2025-05-17 16:25:11,489] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2025-05-17 16:25:11,489] 
[2025-05-17 16:25:11,489] Phase 6 Post Processing Netlist
[2025-05-17 16:25:11,489] Phase 6 Post Processing Netlist | Checksum: 13349c4b0
[2025-05-17 16:25:11,489] 
[2025-05-17 16:25:11,489] Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2589.387 ; gain = 32.016 ; free physical = 470 ; free virtual = 5873
[2025-05-17 16:25:11,489] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2025-05-17 16:25:11,489] Opt_design Change Summary
[2025-05-17 16:25:11,489] =========================
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] -------------------------------------------------------------------------------------------------------------------------
[2025-05-17 16:25:11,490] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2025-05-17 16:25:11,490] -------------------------------------------------------------------------------------------------------------------------
[2025-05-17 16:25:11,490] |  Retarget                     |               0  |               2  |                                              0  |
[2025-05-17 16:25:11,490] |  Constant propagation         |               0  |               0  |                                              0  |
[2025-05-17 16:25:11,490] |  Sweep                        |               0  |               0  |                                              0  |
[2025-05-17 16:25:11,490] |  BUFG optimization            |               0  |               0  |                                              0  |
[2025-05-17 16:25:11,490] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2025-05-17 16:25:11,490] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2025-05-17 16:25:11,490] -------------------------------------------------------------------------------------------------------------------------
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] Starting Connectivity Check Task
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2589.387 ; gain = 0.000 ; free physical = 470 ; free virtual = 5873
[2025-05-17 16:25:11,490] Ending Logic Optimization Task | Checksum: 1533b06ec
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2589.387 ; gain = 32.016 ; free physical = 470 ; free virtual = 5873
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] Starting Power Optimization Task
[2025-05-17 16:25:11,490] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2025-05-17 16:25:11,490] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-05-17 16:25:11,490] INFO: [Pwropt 34-9] Applying IDT optimizations ...
[2025-05-17 16:25:11,490] INFO: [Pwropt 34-10] Applying ODC optimizations ...
[2025-05-17 16:25:11,490] Running Vector-less Activity Propagation...
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] Finished Running Vector-less Activity Propagation
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] Starting PowerOpt Patch Enables Task
[2025-05-17 16:25:11,490] INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
[2025-05-17 16:25:11,490] INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
[2025-05-17 16:25:11,490] Number of BRAM Ports augmented: 36 newly gated: 0 Total Ports: 44
[2025-05-17 16:25:11,490] Number of Flops added for Enable Generation: 19
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] Ending PowerOpt Patch Enables Task | Checksum: 18bdc3ac7
[2025-05-17 16:25:11,490] 
[2025-05-17 16:25:11,490] Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2734.246 ; gain = 0.000 ; free physical = 421 ; free virtual = 5827
[2025-05-17 16:25:11,491] Ending Power Optimization Task | Checksum: 18bdc3ac7
[2025-05-17 16:25:11,491] 
[2025-05-17 16:25:11,491] Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2734.246 ; gain = 144.859 ; free physical = 436 ; free virtual = 5843
[2025-05-17 16:25:11,491] 
[2025-05-17 16:25:11,491] Starting Final Cleanup Task
[2025-05-17 16:25:11,491] 
[2025-05-17 16:25:11,491] Starting Logic Optimization Task
[2025-05-17 16:25:11,491] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-05-17 16:25:11,491] Ending Logic Optimization Task | Checksum: 13cac6303
[2025-05-17 16:25:11,491] 
[2025-05-17 16:25:11,491] Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.246 ; gain = 0.000 ; free physical = 447 ; free virtual = 5854
[2025-05-17 16:25:11,491] Ending Final Cleanup Task | Checksum: 13cac6303
[2025-05-17 16:25:11,491] 
[2025-05-17 16:25:11,491] Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2734.246 ; gain = 0.000 ; free physical = 447 ; free virtual = 5854
[2025-05-17 16:25:11,491] 
[2025-05-17 16:25:11,491] Starting Netlist Obfuscation Task
[2025-05-17 16:25:11,491] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.246 ; gain = 0.000 ; free physical = 447 ; free virtual = 5854
[2025-05-17 16:25:11,491] Ending Netlist Obfuscation Task | Checksum: 13cac6303
[2025-05-17 16:25:11,491] 
[2025-05-17 16:25:11,491] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.246 ; gain = 0.000 ; free physical = 447 ; free virtual = 5854
[2025-05-17 16:25:11,491] INFO: [Common 17-83] Releasing license: Implementation
[2025-05-17 16:25:11,491] 32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-05-17 16:25:11,491] opt_design completed successfully
[2025-05-17 16:25:11,491] opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2734.246 ; gain = 982.195 ; free physical = 447 ; free virtual = 5854
[2025-05-17 16:25:11,491] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-05-17 16:25:11,491] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-05-17 16:25:11,491] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2025-05-17 16:25:11,491] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-05-17 16:25:11,491] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-05-17 16:25:11,491] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2025-05-17 16:25:11,491] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2025-05-17 16:25:11,491] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
[2025-05-17 16:25:11,491] INFO: [DRC 23-27] Running DRC with 4 threads
[2025-05-17 16:25:11,491] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2025-05-17 16:25:11,491] report_drc completed successfully
[2025-05-17 16:25:11,491] Command: place_design
[2025-05-17 16:25:11,491] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-05-17 16:25:11,491] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-05-17 16:25:11,491] INFO: [DRC 23-27] Running DRC with 4 threads
[2025-05-17 16:25:11,491] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-05-17 16:25:11,491] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-05-17 16:25:11,492] Running DRC as a precondition to command place_design
[2025-05-17 16:25:11,492] INFO: [DRC 23-27] Running DRC with 4 threads
[2025-05-17 16:25:11,492] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-05-17 16:25:11,492] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Starting Placer Task
[2025-05-17 16:25:11,492] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Phase 1 Placer Initialization
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Phase 1.1 Placer Initialization Netlist Sorting
[2025-05-17 16:25:11,492] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 404 ; free virtual = 5816
[2025-05-17 16:25:11,492] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e4ffc091
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 404 ; free virtual = 5816
[2025-05-17 16:25:11,492] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 404 ; free virtual = 5816
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2025-05-17 16:25:11,492] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d2b12265
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 389 ; free virtual = 5801
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Phase 1.3 Build Placer Netlist Model
[2025-05-17 16:25:11,492] Phase 1.3 Build Placer Netlist Model | Checksum: 12f15d7b4
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 385 ; free virtual = 5799
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Phase 1.4 Constrain Clocks/Macros
[2025-05-17 16:25:11,492] Phase 1.4 Constrain Clocks/Macros | Checksum: 12f15d7b4
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 385 ; free virtual = 5799
[2025-05-17 16:25:11,492] Phase 1 Placer Initialization | Checksum: 12f15d7b4
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 385 ; free virtual = 5799
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Phase 2 Global Placement
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Phase 2.1 Floorplanning
[2025-05-17 16:25:11,492] Phase 2.1 Floorplanning | Checksum: 185911056
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 374 ; free virtual = 5788
[2025-05-17 16:25:11,492] 
[2025-05-17 16:25:11,492] Phase 2.2 Update Timing before SLR Path Opt
[2025-05-17 16:25:11,492] Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10fc67082
[2025-05-17 16:25:11,493] 
[2025-05-17 16:25:11,493] Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 372 ; free virtual = 5787
[2025-05-17 16:25:11,493] 
[2025-05-17 16:25:11,493] Phase 2.3 Post-Processing in Floorplanning
[2025-05-17 16:25:11,493] Phase 2.3 Post-Processing in Floorplanning | Checksum: 10fc67082
[2025-05-17 16:25:11,493] 
[2025-05-17 16:25:11,493] Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 372 ; free virtual = 5787
[2025-05-17 16:25:11,493] 
[2025-05-17 16:25:11,493] Phase 2.4 Global Placement Core
[2025-05-17 16:25:11,493] 
[2025-05-17 16:25:11,493] Phase 2.4.1 UpdateTiming Before Physical Synthesis
[2025-05-17 16:25:11,493] Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 177edc920
[2025-05-17 16:25:11,493] 
[2025-05-17 16:25:11,493] Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 338 ; free virtual = 5753
[2025-05-17 16:25:11,493] 
[2025-05-17 16:25:11,493] Phase 2.4.2 Physical Synthesis In Placer
[2025-05-17 16:25:11,493] INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2972 LUT instances to create LUTNM shape
[2025-05-17 16:25:11,493] INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
[2025-05-17 16:25:11,493] INFO: [Physopt 32-1138] End 1 Pass. Optimized 1430 nets or LUTs. Breaked 0 LUT, combined 1430 existing LUTs and moved 0 existing LUT
[2025-05-17 16:25:11,493] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2025-05-17 16:25:11,493] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2025-05-17 16:25:11,493] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-05-17 16:25:11,493] INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
[2025-05-17 16:25:11,493] INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-05-17 16:25:11,493] INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
[2025-05-17 16:25:11,493] INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-05-17 16:25:11,493] INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
[2025-05-17 16:25:11,493] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-05-17 16:25:11,493] INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
[2025-05-17 16:25:11,493] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-05-17 16:25:11,493] INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
[2025-05-17 16:25:11,493] INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-05-17 16:25:11,493] INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
[2025-05-17 16:25:11,493] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-05-17 16:25:11,493] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 340 ; free virtual = 5757
[2025-05-17 16:25:11,493] 
[2025-05-17 16:25:11,493] Summary of Physical Synthesis Optimizations
[2025-05-17 16:25:11,493] ============================================
[2025-05-17 16:25:11,493] 
[2025-05-17 16:25:11,493] 
[2025-05-17 16:25:11,493] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-05-17 16:25:11,493] |  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-05-17 16:25:11,493] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-05-17 16:25:11,493] |  LUT Combining                                    |            0  |           1430  |                  1430  |           0  |           1  |  00:00:02  |
[2025-05-17 16:25:11,494] |  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-05-17 16:25:11,494] |  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-05-17 16:25:11,494] |  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-05-17 16:25:11,494] |  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-05-17 16:25:11,494] |  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-05-17 16:25:11,494] |  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-05-17 16:25:11,494] |  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-05-17 16:25:11,494] |  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-05-17 16:25:11,494] |  Total                                            |            0  |           1430  |                  1430  |           0  |           9  |  00:00:02  |
[2025-05-17 16:25:11,494] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b2cc9b9d
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 340 ; free virtual = 5758
[2025-05-17 16:25:11,494] Phase 2.4 Global Placement Core | Checksum: 12f403a17
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 340 ; free virtual = 5757
[2025-05-17 16:25:11,494] Phase 2 Global Placement | Checksum: 12f403a17
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 346 ; free virtual = 5763
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Phase 3 Detail Placement
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Phase 3.1 Commit Multi Column Macros
[2025-05-17 16:25:11,494] Phase 3.1 Commit Multi Column Macros | Checksum: 134a9fe2f
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 346 ; free virtual = 5763
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Phase 3.2 Commit Most Macros & LUTRAMs
[2025-05-17 16:25:11,494] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 222b14778
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 346 ; free virtual = 5763
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Phase 3.3 Area Swap Optimization
[2025-05-17 16:25:11,494] Phase 3.3 Area Swap Optimization | Checksum: 190a8066f
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 346 ; free virtual = 5763
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Phase 3.4 Pipeline Register Optimization
[2025-05-17 16:25:11,494] Phase 3.4 Pipeline Register Optimization | Checksum: 1f055f9a9
[2025-05-17 16:25:11,494] 
[2025-05-17 16:25:11,494] Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 346 ; free virtual = 5763
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Phase 3.5 Fast Optimization
[2025-05-17 16:25:11,495] Phase 3.5 Fast Optimization | Checksum: 216f741c4
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 346 ; free virtual = 5764
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Phase 3.6 Small Shape Detail Placement
[2025-05-17 16:25:11,495] Phase 3.6 Small Shape Detail Placement | Checksum: b5f16880
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 330 ; free virtual = 5748
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Phase 3.7 Re-assign LUT pins
[2025-05-17 16:25:11,495] Phase 3.7 Re-assign LUT pins | Checksum: defebbca
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 330 ; free virtual = 5748
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Phase 3.8 Pipeline Register Optimization
[2025-05-17 16:25:11,495] Phase 3.8 Pipeline Register Optimization | Checksum: 221a4db5b
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 330 ; free virtual = 5748
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Phase 3.9 Fast Optimization
[2025-05-17 16:25:11,495] Phase 3.9 Fast Optimization | Checksum: 1b8b16f7f
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Time (s): cpu = 00:01:11 ; elapsed = 00:00:34 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 321 ; free virtual = 5739
[2025-05-17 16:25:11,495] Phase 3 Detail Placement | Checksum: 1b8b16f7f
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 320 ; free virtual = 5738
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Phase 4 Post Placement Optimization and Clean-Up
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Phase 4.1 Post Commit Optimization
[2025-05-17 16:25:11,495] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Phase 4.1.1 Post Placement Optimization
[2025-05-17 16:25:11,495] Post Placement Optimization Initialization | Checksum: 14d48f7f4
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Phase 4.1.1.1 BUFG Insertion
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Starting Physical Synthesis Task
[2025-05-17 16:25:11,495] 
[2025-05-17 16:25:11,495] Phase 1 Physical Synthesis Initialization
[2025-05-17 16:25:11,495] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
[2025-05-17 16:25:11,495] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.289 | TNS=-9.869 |
[2025-05-17 16:25:11,496] Phase 1 Physical Synthesis Initialization | Checksum: d95ca210
[2025-05-17 16:25:11,496] 
[2025-05-17 16:25:11,496] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 313 ; free virtual = 5730
[2025-05-17 16:25:11,496] INFO: [Place 46-33] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A[1279]_i_1_n_3, BUFG insertion was skipped due to placement/routing conflicts.
[2025-05-17 16:25:11,496] INFO: [Place 46-33] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/regslice_both_weights_V_U/B_V_data_1_load_B, BUFG insertion was skipped due to placement/routing conflicts.
[2025-05-17 16:25:11,496] INFO: [Place 46-33] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg[0], BUFG insertion was skipped due to placement/routing conflicts.
[2025-05-17 16:25:11,496] INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
[2025-05-17 16:25:11,496] Ending Physical Synthesis Task | Checksum: 1574851a5
[2025-05-17 16:25:11,496] 
[2025-05-17 16:25:11,496] Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 304 ; free virtual = 5722
[2025-05-17 16:25:11,496] Phase 4.1.1.1 BUFG Insertion | Checksum: 14d48f7f4
[2025-05-17 16:25:11,496] 
[2025-05-17 16:25:11,496] Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 304 ; free virtual = 5722
[2025-05-17 16:25:11,496] 
[2025-05-17 16:25:11,496] Phase 4.1.1.2 Post Placement Timing Optimization
[2025-05-17 16:25:11,496] INFO: [Place 30-746] Post Placement Timing Summary WNS=0.377. For the most accurate timing information please run report_timing.
[2025-05-17 16:25:11,496] Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16ded7625
[2025-05-17 16:25:11,496] 
[2025-05-17 16:25:11,496] Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 335 ; free virtual = 5753
[2025-05-17 16:25:11,496] 
[2025-05-17 16:25:11,496] Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 335 ; free virtual = 5753
[2025-05-17 16:25:11,496] Phase 4.1 Post Commit Optimization | Checksum: 16ded7625
[2025-05-17 16:25:11,496] 
[2025-05-17 16:25:11,496] Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 335 ; free virtual = 5753
[2025-05-17 16:25:11,496] 
[2025-05-17 16:25:11,496] Phase 4.2 Post Placement Cleanup
[2025-05-17 16:25:11,496] Phase 4.2 Post Placement Cleanup | Checksum: 16ded7625
[2025-05-17 16:25:11,496] 
[2025-05-17 16:25:11,496] Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 335 ; free virtual = 5753
[2025-05-17 16:25:11,496] 
[2025-05-17 16:25:11,496] Phase 4.3 Placer Reporting
[2025-05-17 16:25:11,496] 
[2025-05-17 16:25:11,496] Phase 4.3.1 Print Estimated Congestion
[2025-05-17 16:25:11,496] INFO: [Place 30-612] Post-Placement Estimated Congestion
[2025-05-17 16:25:11,496]  ____________________________________________________
[2025-05-17 16:25:11,496] |           | Global Congestion | Short Congestion  |
[2025-05-17 16:25:11,496] | Direction | Region Size       | Region Size       |
[2025-05-17 16:25:11,496] |___________|___________________|___________________|
[2025-05-17 16:25:11,496] |      North|                1x1|                1x1|
[2025-05-17 16:25:11,496] |___________|___________________|___________________|
[2025-05-17 16:25:11,496] |      South|                1x1|                1x1|
[2025-05-17 16:25:11,496] |___________|___________________|___________________|
[2025-05-17 16:25:11,496] |       East|                1x1|                1x1|
[2025-05-17 16:25:11,496] |___________|___________________|___________________|
[2025-05-17 16:25:11,497] |       West|                1x1|                1x1|
[2025-05-17 16:25:11,497] |___________|___________________|___________________|
[2025-05-17 16:25:11,497] 
[2025-05-17 16:25:11,497] Phase 4.3.1 Print Estimated Congestion | Checksum: 16ded7625
[2025-05-17 16:25:11,497] 
[2025-05-17 16:25:11,497] Time (s): cpu = 00:01:48 ; elapsed = 00:01:00 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 335 ; free virtual = 5753
[2025-05-17 16:25:11,497] Phase 4.3 Placer Reporting | Checksum: 16ded7625
[2025-05-17 16:25:11,497] 
[2025-05-17 16:25:11,497] Time (s): cpu = 00:01:48 ; elapsed = 00:01:00 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 335 ; free virtual = 5753
[2025-05-17 16:25:11,497] 
[2025-05-17 16:25:11,497] Phase 4.4 Final Placement Cleanup
[2025-05-17 16:25:11,497] Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 335 ; free virtual = 5753
[2025-05-17 16:25:11,497] 
[2025-05-17 16:25:11,497] Time (s): cpu = 00:01:48 ; elapsed = 00:01:00 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 335 ; free virtual = 5753
[2025-05-17 16:25:11,497] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 173fd6245
[2025-05-17 16:25:11,497] 
[2025-05-17 16:25:11,497] Time (s): cpu = 00:01:48 ; elapsed = 00:01:00 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 335 ; free virtual = 5753
[2025-05-17 16:25:11,497] Ending Placer Task | Checksum: cfe98ce8
[2025-05-17 16:25:11,497] 
[2025-05-17 16:25:11,497] Time (s): cpu = 00:01:48 ; elapsed = 00:01:00 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 335 ; free virtual = 5753
[2025-05-17 16:25:11,497] INFO: [Common 17-83] Releasing license: Implementation
[2025-05-17 16:25:11,497] 77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-05-17 16:25:11,497] place_design completed successfully
[2025-05-17 16:25:11,497] place_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:01 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 359 ; free virtual = 5777
[2025-05-17 16:25:11,497] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-05-17 16:25:11,497] Writing XDEF routing.
[2025-05-17 16:25:11,497] Writing XDEF routing logical nets.
[2025-05-17 16:25:11,497] Writing XDEF routing special nets.
[2025-05-17 16:25:11,497] Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.258 ; gain = 0.000 ; free physical = 331 ; free virtual = 5771
[2025-05-17 16:25:11,497] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2025-05-17 16:25:11,497] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2025-05-17 16:25:11,497] report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 320 ; free virtual = 5744
[2025-05-17 16:25:11,497] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2025-05-17 16:25:11,497] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2025-05-17 16:25:11,497] report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 5735
[2025-05-17 16:25:11,497] Command: phys_opt_design
[2025-05-17 16:25:11,497] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-05-17 16:25:11,497] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-05-17 16:25:11,497] 
[2025-05-17 16:25:11,497] Starting Initial Update Timing Task
[2025-05-17 16:25:11,497] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-05-17 16:25:11,497] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-05-17 16:25:11,497] 
[2025-05-17 16:25:11,497] Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 286 ; free virtual = 5710
[2025-05-17 16:25:11,498] INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.66s |  WALL: 2.59s
[2025-05-17 16:25:11,498] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 286 ; free virtual = 5710
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] Starting Physical Synthesis Task
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] Phase 1 Physical Synthesis Initialization
[2025-05-17 16:25:11,498] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
[2025-05-17 16:25:11,498] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-0.248 |
[2025-05-17 16:25:11,498] Phase 1 Physical Synthesis Initialization | Checksum: 1107d79d3
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 5707
[2025-05-17 16:25:11,498] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-0.248 |
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] Phase 2 DSP Register Optimization
[2025-05-17 16:25:11,498] INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
[2025-05-17 16:25:11,498] INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-05-17 16:25:11,498] Phase 2 DSP Register Optimization | Checksum: 1107d79d3
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 5707
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] Phase 3 Critical Path Optimization
[2025-05-17 16:25:11,498] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-0.248 |
[2025-05-17 16:25:11,498] INFO: [Physopt 32-663] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_47_reg_32824[7].  Re-placed instance finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_47_reg_32824_reg[7]
[2025-05-17 16:25:11,498] INFO: [Physopt 32-735] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_47_reg_32824[7]. Optimization improves timing on the net.
[2025-05-17 16:25:11,498] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.184 | TNS=0.000 |
[2025-05-17 16:25:11,498] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.184 | TNS=0.000 |
[2025-05-17 16:25:11,498] Phase 3 Critical Path Optimization | Checksum: 1107d79d3
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 5707
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] Phase 4 Critical Path Optimization
[2025-05-17 16:25:11,498] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.184 | TNS=0.000 |
[2025-05-17 16:25:11,498] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.184 | TNS=0.000 |
[2025-05-17 16:25:11,498] Phase 4 Critical Path Optimization | Checksum: 1107d79d3
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 5707
[2025-05-17 16:25:11,498] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 5707
[2025-05-17 16:25:11,498] INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.184 | TNS=0.000 |
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] Summary of Physical Synthesis Optimizations
[2025-05-17 16:25:11,498] ============================================
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] 
[2025-05-17 16:25:11,498] -------------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-05-17 16:25:11,499] |  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-05-17 16:25:11,499] -------------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-05-17 16:25:11,499] |  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-05-17 16:25:11,499] |  Critical Path  |          0.432  |          0.248  |            0  |              0  |                     1  |           0  |           2  |  00:00:00  |
[2025-05-17 16:25:11,499] |  Total          |          0.432  |          0.248  |            0  |              0  |                     1  |           0  |           3  |  00:00:00  |
[2025-05-17 16:25:11,499] -------------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-05-17 16:25:11,499] 
[2025-05-17 16:25:11,499] 
[2025-05-17 16:25:11,499] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 283 ; free virtual = 5707
[2025-05-17 16:25:11,499] Ending Physical Synthesis Task | Checksum: 175ad168a
[2025-05-17 16:25:11,499] 
[2025-05-17 16:25:11,499] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 5706
[2025-05-17 16:25:11,499] INFO: [Common 17-83] Releasing license: Implementation
[2025-05-17 16:25:11,499] 98 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-05-17 16:25:11,499] phys_opt_design completed successfully
[2025-05-17 16:25:11,499] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-05-17 16:25:11,499] Writing XDEF routing.
[2025-05-17 16:25:11,499] Writing XDEF routing logical nets.
[2025-05-17 16:25:11,499] Writing XDEF routing special nets.
[2025-05-17 16:25:11,499] Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.262 ; gain = 0.000 ; free physical = 245 ; free virtual = 5691
[2025-05-17 16:25:11,499] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
[2025-05-17 16:25:11,499] Command: route_design
[2025-05-17 16:25:11,499] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-05-17 16:25:11,499] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-05-17 16:25:11,499] Running DRC as a precondition to command route_design
[2025-05-17 16:25:11,499] INFO: [DRC 23-27] Running DRC with 4 threads
[2025-05-17 16:25:11,499] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-05-17 16:25:11,499] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-05-17 16:25:11,499] 
[2025-05-17 16:25:11,499] 
[2025-05-17 16:25:11,499] Starting Routing Task
[2025-05-17 16:25:11,499] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
[2025-05-17 16:25:11,499] 
[2025-05-17 16:25:11,499] Phase 1 Build RT Design
[2025-05-17 16:25:11,499] Checksum: PlaceDB: a134824b ConstDB: 0 ShapeSum: 7ccbf1cd RouteDB: 0
[2025-05-17 16:25:11,499] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2025-05-17 16:25:11,499] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,499] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,499] WARNING: [Route 35-198] Port "s_axis_0_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,499] WARNING: [Route 35-198] Port "s_axis_0_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,499] WARNING: [Route 35-198] Port "s_axis_0_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,499] WARNING: [Route 35-198] Port "s_axis_0_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,499] WARNING: [Route 35-198] Port "s_axis_0_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,499] WARNING: [Route 35-198] Port "s_axis_0_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] WARNING: [Route 35-198] Port "s_axis_0_tdata[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-05-17 16:25:11,500] Post Restoration Checksum: NetGraph: ecb11015 NumContArr: 3da8d37d Constraints: 0 Timing: 0
[2025-05-17 16:25:11,500] Phase 1 Build RT Design | Checksum: 12a59e392
[2025-05-17 16:25:11,500] 
[2025-05-17 16:25:11,500] Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2837.723 ; gain = 83.785 ; free physical = 155 ; free virtual = 5585
[2025-05-17 16:25:11,500] 
[2025-05-17 16:25:11,500] Phase 2 Router Initialization
[2025-05-17 16:25:11,500] 
[2025-05-17 16:25:11,501] Phase 2.1 Fix Topology Constraints
[2025-05-17 16:25:11,501] Phase 2.1 Fix Topology Constraints | Checksum: 12a59e392
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2837.723 ; gain = 83.785 ; free physical = 135 ; free virtual = 5566
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Phase 2.2 Pre Route Cleanup
[2025-05-17 16:25:11,501] Phase 2.2 Pre Route Cleanup | Checksum: 12a59e392
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2837.723 ; gain = 83.785 ; free physical = 135 ; free virtual = 5566
[2025-05-17 16:25:11,501]  Number of Nodes with overlaps = 0
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Phase 2.3 Update Timing
[2025-05-17 16:25:11,501] Phase 2.3 Update Timing | Checksum: 1705cedf2
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2848.848 ; gain = 94.910 ; free physical = 241 ; free virtual = 5584
[2025-05-17 16:25:11,501] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.311  | TNS=0.000  | WHS=0.065  | THS=0.000  |
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Router Utilization Summary
[2025-05-17 16:25:11,501]   Global Vertical Routing Utilization    = 0 %
[2025-05-17 16:25:11,501]   Global Horizontal Routing Utilization  = 0 %
[2025-05-17 16:25:11,501]   Routable Net Status*
[2025-05-17 16:25:11,501]   *Does not include unroutable nets such as driverless and loadless.
[2025-05-17 16:25:11,501]   Run report_route_status for detailed report.
[2025-05-17 16:25:11,501]   Number of Failed Nets               = 15768
[2025-05-17 16:25:11,501]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-05-17 16:25:11,501]   Number of Unrouted Nets             = 15768
[2025-05-17 16:25:11,501]   Number of Partially Routed Nets     = 0
[2025-05-17 16:25:11,501]   Number of Node Overlaps             = 0
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Phase 2 Router Initialization | Checksum: 1e7ee0e79
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 235 ; free virtual = 5578
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Phase 3 Initial Routing
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Phase 3.1 Global Routing
[2025-05-17 16:25:11,501] Phase 3.1 Global Routing | Checksum: 1e7ee0e79
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 235 ; free virtual = 5578
[2025-05-17 16:25:11,501] Phase 3 Initial Routing | Checksum: 12a9316c0
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,501] Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 234 ; free virtual = 5577
[2025-05-17 16:25:11,501] 
[2025-05-17 16:25:11,502] Phase 4 Rip-up And Reroute
[2025-05-17 16:25:11,502] 
[2025-05-17 16:25:11,502] Phase 4.1 Global Iteration 0
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 3299
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 981
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 410
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 147
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 33
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 5
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 3
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 1
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 2
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 0
[2025-05-17 16:25:11,502] INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.035 | TNS=-0.035 | WHS=N/A    | THS=N/A    |
[2025-05-17 16:25:11,502] 
[2025-05-17 16:25:11,502] Phase 4.1 Global Iteration 0 | Checksum: 2412c64ba
[2025-05-17 16:25:11,502] 
[2025-05-17 16:25:11,502] Time (s): cpu = 00:01:28 ; elapsed = 00:00:57 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 217 ; free virtual = 5561
[2025-05-17 16:25:11,502] 
[2025-05-17 16:25:11,502] Phase 4.2 Global Iteration 1
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 667
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 271
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 116
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 41
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 31
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 13
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 9
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 3
[2025-05-17 16:25:11,502]  Number of Nodes with overlaps = 0
[2025-05-17 16:25:11,502] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |
[2025-05-17 16:25:11,502] 
[2025-05-17 16:25:11,502] Phase 4.2 Global Iteration 1 | Checksum: 7efaace3
[2025-05-17 16:25:11,502] 
[2025-05-17 16:25:11,502] Time (s): cpu = 00:01:48 ; elapsed = 00:01:08 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 233 ; free virtual = 5577
[2025-05-17 16:25:11,502] Phase 4 Rip-up And Reroute | Checksum: 7efaace3
[2025-05-17 16:25:11,502] 
[2025-05-17 16:25:11,502] Time (s): cpu = 00:01:48 ; elapsed = 00:01:08 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 233 ; free virtual = 5577
[2025-05-17 16:25:11,502] 
[2025-05-17 16:25:11,502] Phase 5 Delay and Skew Optimization
[2025-05-17 16:25:11,502] 
[2025-05-17 16:25:11,502] Phase 5.1 Delay CleanUp
[2025-05-17 16:25:11,502] Phase 5.1 Delay CleanUp | Checksum: 7efaace3
[2025-05-17 16:25:11,502] 
[2025-05-17 16:25:11,502] Time (s): cpu = 00:01:48 ; elapsed = 00:01:08 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 233 ; free virtual = 5577
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Phase 5.2 Clock Skew Optimization
[2025-05-17 16:25:11,503] Phase 5.2 Clock Skew Optimization | Checksum: 7efaace3
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Time (s): cpu = 00:01:48 ; elapsed = 00:01:08 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 233 ; free virtual = 5577
[2025-05-17 16:25:11,503] Phase 5 Delay and Skew Optimization | Checksum: 7efaace3
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Time (s): cpu = 00:01:49 ; elapsed = 00:01:08 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 233 ; free virtual = 5577
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Phase 6 Post Hold Fix
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Phase 6.1 Hold Fix Iter
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Phase 6.1.1 Update Timing
[2025-05-17 16:25:11,503] Phase 6.1.1 Update Timing | Checksum: 13e7efced
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Time (s): cpu = 00:01:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 233 ; free virtual = 5577
[2025-05-17 16:25:11,503] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.188  | TNS=0.000  | WHS=0.015  | THS=0.000  |
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Phase 6.1 Hold Fix Iter | Checksum: 13e7efced
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Time (s): cpu = 00:01:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 233 ; free virtual = 5576
[2025-05-17 16:25:11,503] Phase 6 Post Hold Fix | Checksum: 13e7efced
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Time (s): cpu = 00:01:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 233 ; free virtual = 5576
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Phase 7 Route finalize
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Router Utilization Summary
[2025-05-17 16:25:11,503]   Global Vertical Routing Utilization    = 3.72181 %
[2025-05-17 16:25:11,503]   Global Horizontal Routing Utilization  = 4.29834 %
[2025-05-17 16:25:11,503]   Routable Net Status*
[2025-05-17 16:25:11,503]   *Does not include unroutable nets such as driverless and loadless.
[2025-05-17 16:25:11,503]   Run report_route_status for detailed report.
[2025-05-17 16:25:11,503]   Number of Failed Nets               = 0
[2025-05-17 16:25:11,503]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-05-17 16:25:11,503]   Number of Unrouted Nets             = 0
[2025-05-17 16:25:11,503]   Number of Partially Routed Nets     = 0
[2025-05-17 16:25:11,503]   Number of Node Overlaps             = 0
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Phase 7 Route finalize | Checksum: 154e0fef9
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Time (s): cpu = 00:01:52 ; elapsed = 00:01:10 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 233 ; free virtual = 5576
[2025-05-17 16:25:11,503] 
[2025-05-17 16:25:11,503] Phase 8 Verifying routed nets
[2025-05-17 16:25:11,504] 
[2025-05-17 16:25:11,504]  Verification completed successfully
[2025-05-17 16:25:11,504] Phase 8 Verifying routed nets | Checksum: 154e0fef9
[2025-05-17 16:25:11,504] 
[2025-05-17 16:25:11,504] Time (s): cpu = 00:01:52 ; elapsed = 00:01:10 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 233 ; free virtual = 5576
[2025-05-17 16:25:11,504] 
[2025-05-17 16:25:11,504] Phase 9 Depositing Routes
[2025-05-17 16:25:11,504] Phase 9 Depositing Routes | Checksum: 18593e0a9
[2025-05-17 16:25:11,504] 
[2025-05-17 16:25:11,504] Time (s): cpu = 00:01:54 ; elapsed = 00:01:11 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 232 ; free virtual = 5575
[2025-05-17 16:25:11,504] 
[2025-05-17 16:25:11,504] Phase 10 Post Router Timing
[2025-05-17 16:25:11,504] INFO: [Route 35-57] Estimated Timing Summary | WNS=0.188  | TNS=0.000  | WHS=0.015  | THS=0.000  |
[2025-05-17 16:25:11,504] 
[2025-05-17 16:25:11,504] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2025-05-17 16:25:11,504] Phase 10 Post Router Timing | Checksum: 18593e0a9
[2025-05-17 16:25:11,504] 
[2025-05-17 16:25:11,504] Time (s): cpu = 00:01:56 ; elapsed = 00:01:12 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 233 ; free virtual = 5576
[2025-05-17 16:25:11,504] INFO: [Route 35-16] Router Completed Successfully
[2025-05-17 16:25:11,504] 
[2025-05-17 16:25:11,504] Time (s): cpu = 00:01:56 ; elapsed = 00:01:12 . Memory (MB): peak = 2874.848 ; gain = 120.910 ; free physical = 248 ; free virtual = 5592
[2025-05-17 16:25:11,504] 
[2025-05-17 16:25:11,504] Routing Is Done.
[2025-05-17 16:25:11,504] INFO: [Common 17-83] Releasing license: Implementation
[2025-05-17 16:25:11,504] 113 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-05-17 16:25:11,504] route_design completed successfully
[2025-05-17 16:25:11,504] route_design: Time (s): cpu = 00:02:00 ; elapsed = 00:01:13 . Memory (MB): peak = 2874.871 ; gain = 122.672 ; free physical = 249 ; free virtual = 5592
[2025-05-17 16:25:11,504] INFO: [Common 17-600] The following parameters have non-default value.
[2025-05-17 16:25:11,504] general.maxThreads
[2025-05-17 16:25:11,504] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-05-17 16:25:11,504] Writing XDEF routing.
[2025-05-17 16:25:11,504] Writing XDEF routing logical nets.
[2025-05-17 16:25:11,504] Writing XDEF routing special nets.
[2025-05-17 16:25:11,504] Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2890.855 ; gain = 8.004 ; free physical = 218 ; free virtual = 5586
[2025-05-17 16:25:11,504] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2025-05-17 16:25:11,504] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-05-17 16:25:11,504] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-05-17 16:25:11,504] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2025-05-17 16:25:11,504] INFO: [DRC 23-27] Running DRC with 4 threads
[2025-05-17 16:25:11,504] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2025-05-17 16:25:11,504] report_drc completed successfully
[2025-05-17 16:25:11,504] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-05-17 16:25:11,504] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-05-17 16:25:11,504] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-05-17 16:25:11,505] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-05-17 16:25:11,505] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-05-17 16:25:11,505] INFO: [DRC 23-133] Running Methodology with 4 threads
[2025-05-17 16:25:11,505] INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_surajkarki/synth_out_of_context_tytnki86/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2025-05-17 16:25:11,505] report_methodology completed successfully
[2025-05-17 16:25:11,505] report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2918.473 ; gain = 0.000 ; free physical = 195 ; free virtual = 5545
[2025-05-17 16:25:11,505] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-05-17 16:25:11,505] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-05-17 16:25:11,505] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-05-17 16:25:11,505] Running Vector-less Activity Propagation...
[2025-05-17 16:25:11,505] 
[2025-05-17 16:25:11,505] Finished Running Vector-less Activity Propagation
[2025-05-17 16:25:11,505] 126 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-05-17 16:25:11,505] report_power completed successfully
[2025-05-17 16:25:11,505] report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.500 ; gain = 40.027 ; free physical = 141 ; free virtual = 5500
[2025-05-17 16:25:11,505] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2025-05-17 16:25:11,505] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2025-05-17 16:25:11,505] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
[2025-05-17 16:25:11,505] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
[2025-05-17 16:25:11,505] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2025-05-17 16:25:11,505] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2025-05-17 16:25:11,505] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2025-05-17 16:25:11,505] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2025-05-17 16:25:11,505] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
[2025-05-17 16:25:11,505] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
[2025-05-17 16:25:11,505] INFO: [Common 17-206] Exiting Vivado at Sat May 17 16:24:17 2025...
[2025-05-17 16:25:11,505] [Sat May 17 16:24:33 2025] impl_1 finished
[2025-05-17 16:25:11,505] wait_on_runs: Time (s): cpu = 00:02:25 ; elapsed = 00:06:25 . Memory (MB): peak = 1319.352 ; gain = 0.000 ; free physical = 1971 ; free virtual = 7330
[2025-05-17 16:25:11,505] # open_run impl_1
[2025-05-17 16:25:11,505] INFO: [Device 21-403] Loading part xc7z020clg400-1
[2025-05-17 16:25:11,505] Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1603.738 ; gain = 0.000 ; free physical = 1611 ; free virtual = 6970
[2025-05-17 16:25:11,505] INFO: [Netlist 29-17] Analyzing 543 Unisim elements for replacement
[2025-05-17 16:25:11,505] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2025-05-17 16:25:11,505] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-05-17 16:25:11,505] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-05-17 16:25:11,505] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2025-05-17 16:25:11,505] INFO: [Timing 38-479] Binary timing data restore complete.
[2025-05-17 16:25:11,505] INFO: [Project 1-856] Restoring constraints from binary archive.
[2025-05-17 16:25:11,505] INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
[2025-05-17 16:25:11,505]   general.maxThreads
[2025-05-17 16:25:11,505] INFO: [Project 1-853] Binary constraint restore complete.
[2025-05-17 16:25:11,505] Reading XDEF placement.
[2025-05-17 16:25:11,505] Reading placer database...
[2025-05-17 16:25:11,505] Reading XDEF routing.
[2025-05-17 16:25:11,505] Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2252.832 ; gain = 8.938 ; free physical = 974 ; free virtual = 6352
[2025-05-17 16:25:11,506] Restored from archive | CPU: 1.880000 secs | Memory: 22.426674 MB |
[2025-05-17 16:25:11,506] Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2252.832 ; gain = 8.938 ; free physical = 974 ; free virtual = 6352
[2025-05-17 16:25:11,506] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.832 ; gain = 0.000 ; free physical = 974 ; free virtual = 6352
[2025-05-17 16:25:11,506] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-05-17 16:25:11,506]   A total of 2 instances were transformed.
[2025-05-17 16:25:11,506]   RAM64X1S => RAM64X1S (RAMS64E): 2 instances
[2025-05-17 16:25:11,506] 
[2025-05-17 16:25:11,506] open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2252.832 ; gain = 933.480 ; free physical = 974 ; free virtual = 6352
[2025-05-17 16:25:11,506] # report_utilization
[2025-05-17 16:25:11,506] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-05-17 16:25:11,506] ------------------------------------------------------------------------------------
[2025-05-17 16:25:11,506] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-05-17 16:25:11,506] | Date         : Sat May 17 16:24:51 2025
[2025-05-17 16:25:11,506] | Host         : finn_dev_surajkarki running 64-bit Ubuntu 22.04.5 LTS
[2025-05-17 16:25:11,506] | Command      : report_utilization
[2025-05-17 16:25:11,506] | Design       : finn_design_wrapper
[2025-05-17 16:25:11,506] | Device       : xc7z020clg400-1
[2025-05-17 16:25:11,506] | Speed File   : -1
[2025-05-17 16:25:11,506] | Design State : Routed
[2025-05-17 16:25:11,506] ------------------------------------------------------------------------------------
[2025-05-17 16:25:11,506] 
[2025-05-17 16:25:11,506] Utilization Design Information
[2025-05-17 16:25:11,506] 
[2025-05-17 16:25:11,506] Table of Contents
[2025-05-17 16:25:11,506] -----------------
[2025-05-17 16:25:11,506] 1. Slice Logic
[2025-05-17 16:25:11,506] 1.1 Summary of Registers by Type
[2025-05-17 16:25:11,506] 2. Slice Logic Distribution
[2025-05-17 16:25:11,506] 3. Memory
[2025-05-17 16:25:11,506] 4. DSP
[2025-05-17 16:25:11,506] 5. IO and GT Specific
[2025-05-17 16:25:11,506] 6. Clocking
[2025-05-17 16:25:11,506] 7. Specific Feature
[2025-05-17 16:25:11,506] 8. Primitives
[2025-05-17 16:25:11,506] 9. Black Boxes
[2025-05-17 16:25:11,506] 10. Instantiated Netlists
[2025-05-17 16:25:11,506] 
[2025-05-17 16:25:11,506] 1. Slice Logic
[2025-05-17 16:25:11,506] --------------
[2025-05-17 16:25:11,506] 
[2025-05-17 16:25:11,506] +----------------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,506] |          Site Type         | Used | Fixed | Prohibited | Available | Util% |
[2025-05-17 16:25:11,506] +----------------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,506] | Slice LUTs                 | 6575 |     0 |          0 |     53200 | 12.36 |
[2025-05-17 16:25:11,507] |   LUT as Logic             | 6533 |     0 |          0 |     53200 | 12.28 |
[2025-05-17 16:25:11,507] |   LUT as Memory            |   42 |     0 |          0 |     17400 |  0.24 |
[2025-05-17 16:25:11,507] |     LUT as Distributed RAM |    2 |     0 |            |           |       |
[2025-05-17 16:25:11,507] |     LUT as Shift Register  |   40 |     0 |            |           |       |
[2025-05-17 16:25:11,507] | Slice Registers            | 7739 |     0 |          0 |    106400 |  7.27 |
[2025-05-17 16:25:11,507] |   Register as Flip Flop    | 7739 |     0 |          0 |    106400 |  7.27 |
[2025-05-17 16:25:11,507] |   Register as Latch        |    0 |     0 |          0 |    106400 |  0.00 |
[2025-05-17 16:25:11,507] | F7 Muxes                   |   80 |     0 |          0 |     26600 |  0.30 |
[2025-05-17 16:25:11,507] | F8 Muxes                   |   20 |     0 |          0 |     13300 |  0.15 |
[2025-05-17 16:25:11,507] +----------------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,507] * Warning! LUT value is adjusted to account for LUT combining.
[2025-05-17 16:25:11,507] 
[2025-05-17 16:25:11,507] 
[2025-05-17 16:25:11,507] 1.1 Summary of Registers by Type
[2025-05-17 16:25:11,507] --------------------------------
[2025-05-17 16:25:11,507] 
[2025-05-17 16:25:11,507] +-------+--------------+-------------+--------------+
[2025-05-17 16:25:11,507] | Total | Clock Enable | Synchronous | Asynchronous |
[2025-05-17 16:25:11,507] +-------+--------------+-------------+--------------+
[2025-05-17 16:25:11,507] | 0     |            _ |           - |            - |
[2025-05-17 16:25:11,507] | 0     |            _ |           - |          Set |
[2025-05-17 16:25:11,507] | 0     |            _ |           - |        Reset |
[2025-05-17 16:25:11,507] | 0     |            _ |         Set |            - |
[2025-05-17 16:25:11,507] | 0     |            _ |       Reset |            - |
[2025-05-17 16:25:11,507] | 0     |          Yes |           - |            - |
[2025-05-17 16:25:11,507] | 0     |          Yes |           - |          Set |
[2025-05-17 16:25:11,507] | 19    |          Yes |           - |        Reset |
[2025-05-17 16:25:11,507] | 22    |          Yes |         Set |            - |
[2025-05-17 16:25:11,507] | 7698  |          Yes |       Reset |            - |
[2025-05-17 16:25:11,507] +-------+--------------+-------------+--------------+
[2025-05-17 16:25:11,507] 
[2025-05-17 16:25:11,507] 
[2025-05-17 16:25:11,507] 2. Slice Logic Distribution
[2025-05-17 16:25:11,507] ---------------------------
[2025-05-17 16:25:11,507] 
[2025-05-17 16:25:11,507] +--------------------------------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,507] |                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
[2025-05-17 16:25:11,507] +--------------------------------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,507] | Slice                                      | 3222 |     0 |          0 |     13300 | 24.23 |
[2025-05-17 16:25:11,507] |   SLICEL                                   | 2201 |     0 |            |           |       |
[2025-05-17 16:25:11,507] |   SLICEM                                   | 1021 |     0 |            |           |       |
[2025-05-17 16:25:11,507] | LUT as Logic                               | 6533 |     0 |          0 |     53200 | 12.28 |
[2025-05-17 16:25:11,507] |   using O5 output only                     |    0 |       |            |           |       |
[2025-05-17 16:25:11,507] |   using O6 output only                     | 4869 |       |            |           |       |
[2025-05-17 16:25:11,507] |   using O5 and O6                          | 1664 |       |            |           |       |
[2025-05-17 16:25:11,508] | LUT as Memory                              |   42 |     0 |          0 |     17400 |  0.24 |
[2025-05-17 16:25:11,508] |   LUT as Distributed RAM                   |    2 |     0 |            |           |       |
[2025-05-17 16:25:11,508] |     using O5 output only                   |    0 |       |            |           |       |
[2025-05-17 16:25:11,508] |     using O6 output only                   |    2 |       |            |           |       |
[2025-05-17 16:25:11,508] |     using O5 and O6                        |    0 |       |            |           |       |
[2025-05-17 16:25:11,508] |   LUT as Shift Register                    |   40 |     0 |            |           |       |
[2025-05-17 16:25:11,508] |     using O5 output only                   |    0 |       |            |           |       |
[2025-05-17 16:25:11,508] |     using O6 output only                   |   40 |       |            |           |       |
[2025-05-17 16:25:11,508] |     using O5 and O6                        |    0 |       |            |           |       |
[2025-05-17 16:25:11,508] | Slice Registers                            | 7739 |     0 |          0 |    106400 |  7.27 |
[2025-05-17 16:25:11,508] |   Register driven from within the Slice    | 2448 |       |            |           |       |
[2025-05-17 16:25:11,508] |   Register driven from outside the Slice   | 5291 |       |            |           |       |
[2025-05-17 16:25:11,508] |     LUT in front of the register is unused | 3381 |       |            |           |       |
[2025-05-17 16:25:11,508] |     LUT in front of the register is used   | 1910 |       |            |           |       |
[2025-05-17 16:25:11,508] | Unique Control Sets                        |   82 |       |          0 |     13300 |  0.62 |
[2025-05-17 16:25:11,508] +--------------------------------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,508] * * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.
[2025-05-17 16:25:11,508] 
[2025-05-17 16:25:11,508] 
[2025-05-17 16:25:11,508] 3. Memory
[2025-05-17 16:25:11,508] ---------
[2025-05-17 16:25:11,508] 
[2025-05-17 16:25:11,508] +-------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,508] |     Site Type     | Used | Fixed | Prohibited | Available | Util% |
[2025-05-17 16:25:11,508] +-------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,508] | Block RAM Tile    |   22 |     0 |          0 |       140 | 15.71 |
[2025-05-17 16:25:11,508] |   RAMB36/FIFO*    |   22 |     0 |          0 |       140 | 15.71 |
[2025-05-17 16:25:11,508] |     RAMB36E1 only |   22 |       |            |           |       |
[2025-05-17 16:25:11,508] |   RAMB18          |    0 |     0 |          0 |       280 |  0.00 |
[2025-05-17 16:25:11,508] +-------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,508] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
[2025-05-17 16:25:11,508] 
[2025-05-17 16:25:11,508] 
[2025-05-17 16:25:11,508] 4. DSP
[2025-05-17 16:25:11,508] ------
[2025-05-17 16:25:11,508] 
[2025-05-17 16:25:11,508] +----------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,508] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2025-05-17 16:25:11,508] +----------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,508] | DSPs           |  129 |     0 |          0 |       220 | 58.64 |
[2025-05-17 16:25:11,508] |   DSP48E1 only |  129 |       |            |           |       |
[2025-05-17 16:25:11,508] +----------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,508] 
[2025-05-17 16:25:11,508] 
[2025-05-17 16:25:11,509] 5. IO and GT Specific
[2025-05-17 16:25:11,509] ---------------------
[2025-05-17 16:25:11,509] 
[2025-05-17 16:25:11,509] +-----------------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,509] |          Site Type          | Used | Fixed | Prohibited | Available | Util% |
[2025-05-17 16:25:11,509] +-----------------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,509] | Bonded IOB                  |    0 |     0 |          0 |       125 |  0.00 |
[2025-05-17 16:25:11,509] | Bonded IPADs                |    0 |     0 |          0 |         2 |  0.00 |
[2025-05-17 16:25:11,509] | Bonded IOPADs               |    0 |     0 |          0 |       130 |  0.00 |
[2025-05-17 16:25:11,509] | PHY_CONTROL                 |    0 |     0 |          0 |         4 |  0.00 |
[2025-05-17 16:25:11,509] | PHASER_REF                  |    0 |     0 |          0 |         4 |  0.00 |
[2025-05-17 16:25:11,509] | OUT_FIFO                    |    0 |     0 |          0 |        16 |  0.00 |
[2025-05-17 16:25:11,509] | IN_FIFO                     |    0 |     0 |          0 |        16 |  0.00 |
[2025-05-17 16:25:11,509] | IDELAYCTRL                  |    0 |     0 |          0 |         4 |  0.00 |
[2025-05-17 16:25:11,509] | IBUFDS                      |    0 |     0 |          0 |       121 |  0.00 |
[2025-05-17 16:25:11,509] | PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        16 |  0.00 |
[2025-05-17 16:25:11,509] | PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        16 |  0.00 |
[2025-05-17 16:25:11,509] | IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       200 |  0.00 |
[2025-05-17 16:25:11,509] | ILOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
[2025-05-17 16:25:11,509] | OLOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
[2025-05-17 16:25:11,509] +-----------------------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,509] 
[2025-05-17 16:25:11,509] 
[2025-05-17 16:25:11,509] 6. Clocking
[2025-05-17 16:25:11,509] -----------
[2025-05-17 16:25:11,509] 
[2025-05-17 16:25:11,509] +------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,509] |  Site Type | Used | Fixed | Prohibited | Available | Util% |
[2025-05-17 16:25:11,509] +------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,509] | BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
[2025-05-17 16:25:11,509] | BUFIO      |    0 |     0 |          0 |        16 |  0.00 |
[2025-05-17 16:25:11,509] | MMCME2_ADV |    0 |     0 |          0 |         4 |  0.00 |
[2025-05-17 16:25:11,509] | PLLE2_ADV  |    0 |     0 |          0 |         4 |  0.00 |
[2025-05-17 16:25:11,509] | BUFMRCE    |    0 |     0 |          0 |         8 |  0.00 |
[2025-05-17 16:25:11,509] | BUFHCE     |    0 |     0 |          0 |        72 |  0.00 |
[2025-05-17 16:25:11,509] | BUFR       |    0 |     0 |          0 |        16 |  0.00 |
[2025-05-17 16:25:11,509] +------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,509] 
[2025-05-17 16:25:11,509] 
[2025-05-17 16:25:11,509] 7. Specific Feature
[2025-05-17 16:25:11,509] -------------------
[2025-05-17 16:25:11,509] 
[2025-05-17 16:25:11,509] +-------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,509] |  Site Type  | Used | Fixed | Prohibited | Available | Util% |
[2025-05-17 16:25:11,509] +-------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,510] | BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
[2025-05-17 16:25:11,510] | CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
[2025-05-17 16:25:11,510] | DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
[2025-05-17 16:25:11,510] | EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
[2025-05-17 16:25:11,510] | FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
[2025-05-17 16:25:11,510] | ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
[2025-05-17 16:25:11,510] | STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
[2025-05-17 16:25:11,510] | XADC        |    0 |     0 |          0 |         1 |  0.00 |
[2025-05-17 16:25:11,510] +-------------+------+-------+------------+-----------+-------+
[2025-05-17 16:25:11,510] 
[2025-05-17 16:25:11,510] 
[2025-05-17 16:25:11,510] 8. Primitives
[2025-05-17 16:25:11,510] -------------
[2025-05-17 16:25:11,510] 
[2025-05-17 16:25:11,510] +----------+------+---------------------+
[2025-05-17 16:25:11,510] | Ref Name | Used | Functional Category |
[2025-05-17 16:25:11,510] +----------+------+---------------------+
[2025-05-17 16:25:11,510] | FDRE     | 7698 |        Flop & Latch |
[2025-05-17 16:25:11,510] | LUT3     | 2640 |                 LUT |
[2025-05-17 16:25:11,510] | LUT6     | 2601 |                 LUT |
[2025-05-17 16:25:11,510] | LUT5     | 1901 |                 LUT |
[2025-05-17 16:25:11,510] | LUT4     |  843 |                 LUT |
[2025-05-17 16:25:11,510] | CARRY4   |  290 |          CarryLogic |
[2025-05-17 16:25:11,510] | LUT2     |  164 |                 LUT |
[2025-05-17 16:25:11,510] | DSP48E1  |  129 |    Block Arithmetic |
[2025-05-17 16:25:11,510] | MUXF7    |   80 |               MuxFx |
[2025-05-17 16:25:11,510] | LUT1     |   48 |                 LUT |
[2025-05-17 16:25:11,510] | SRLC32E  |   40 |  Distributed Memory |
[2025-05-17 16:25:11,510] | RAMB36E1 |   22 |        Block Memory |
[2025-05-17 16:25:11,510] | FDSE     |   22 |        Flop & Latch |
[2025-05-17 16:25:11,510] | MUXF8    |   20 |               MuxFx |
[2025-05-17 16:25:11,510] | FDCE     |   19 |        Flop & Latch |
[2025-05-17 16:25:11,510] | RAMS64E  |    2 |  Distributed Memory |
[2025-05-17 16:25:11,510] +----------+------+---------------------+
[2025-05-17 16:25:11,510] 
[2025-05-17 16:25:11,510] 
[2025-05-17 16:25:11,510] 9. Black Boxes
[2025-05-17 16:25:11,510] --------------
[2025-05-17 16:25:11,510] 
[2025-05-17 16:25:11,510] +----------+------+
[2025-05-17 16:25:11,510] | Ref Name | Used |
[2025-05-17 16:25:11,510] +----------+------+
[2025-05-17 16:25:11,510] 
[2025-05-17 16:25:11,510] 
[2025-05-17 16:25:11,511] 10. Instantiated Netlists
[2025-05-17 16:25:11,511] -------------------------
[2025-05-17 16:25:11,511] 
[2025-05-17 16:25:11,511] +----------+------+
[2025-05-17 16:25:11,511] | Ref Name | Used |
[2025-05-17 16:25:11,511] +----------+------+
[2025-05-17 16:25:11,511] 
[2025-05-17 16:25:11,511] 
[2025-05-17 16:25:11,511] # report_timing
[2025-05-17 16:25:11,511] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
[2025-05-17 16:25:11,511] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
[2025-05-17 16:25:11,511] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-05-17 16:25:11,511] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-05-17 16:25:11,511] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2025-05-17 16:25:11,511] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-05-17 16:25:11,511] ------------------------------------------------------------------------------------
[2025-05-17 16:25:11,511] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-05-17 16:25:11,511] | Date         : Sat May 17 16:24:54 2025
[2025-05-17 16:25:11,511] | Host         : finn_dev_surajkarki running 64-bit Ubuntu 22.04.5 LTS
[2025-05-17 16:25:11,511] | Command      : report_timing
[2025-05-17 16:25:11,511] | Design       : finn_design_wrapper
[2025-05-17 16:25:11,511] | Device       : 7z020-clg400
[2025-05-17 16:25:11,511] | Speed File   : -1  PRODUCTION 1.12 2019-11-22
[2025-05-17 16:25:11,511] ------------------------------------------------------------------------------------
[2025-05-17 16:25:11,511] 
[2025-05-17 16:25:11,511] Timing Report
[2025-05-17 16:25:11,511] 
[2025-05-17 16:25:11,511] Slack (MET) :             0.188ns  (required time - arrival time)
[2025-05-17 16:25:11,511]   Source:                 finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633_reg[2]/C
[2025-05-17 16:25:11,511]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-05-17 16:25:11,511]   Destination:            finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]/D
[2025-05-17 16:25:11,511]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-05-17 16:25:11,511]   Path Group:             ap_clk
[2025-05-17 16:25:11,511]   Path Type:              Setup (Max at Slow Process Corner)
[2025-05-17 16:25:11,511]   Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
[2025-05-17 16:25:11,511]   Data Path Delay:        9.540ns  (logic 3.660ns (38.364%)  route 5.880ns (61.636%))
[2025-05-17 16:25:11,511]   Logic Levels:           12  (CARRY4=4 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
[2025-05-17 16:25:11,511]   Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
[2025-05-17 16:25:11,511]     Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 )
[2025-05-17 16:25:11,511]     Source Clock Delay      (SCD):    0.973ns
[2025-05-17 16:25:11,511]     Clock Pessimism Removal (CPR):    0.000ns
[2025-05-17 16:25:11,511]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2025-05-17 16:25:11,511]     Total System Jitter     (TSJ):    0.071ns
[2025-05-17 16:25:11,511]     Total Input Jitter      (TIJ):    0.000ns
[2025-05-17 16:25:11,512]     Discrete Jitter          (DJ):    0.000ns
[2025-05-17 16:25:11,512]     Phase Error              (PE):    0.000ns
[2025-05-17 16:25:11,512] 
[2025-05-17 16:25:11,512]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2025-05-17 16:25:11,512]   -------------------------------------------------------------------    -------------------
[2025-05-17 16:25:11,512]                          (clock ap_clk rise edge)     0.000     0.000 r
[2025-05-17 16:25:11,512]                                                       0.000     0.000 r  ap_clk (IN)
[2025-05-17 16:25:11,512]                          net (fo=7953, unset)         0.973     0.973    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
[2025-05-17 16:25:11,512]     SLICE_X25Y48         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633_reg[2]/C
[2025-05-17 16:25:11,512]   -------------------------------------------------------------------    -------------------
[2025-05-17 16:25:11,512]     SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633_reg[2]/Q
[2025-05-17 16:25:11,512]                          net (fo=2, routed)           0.812     2.241    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633[2]
[2025-05-17 16:25:11,512]     SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.365 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_56/O
[2025-05-17 16:25:11,512]                          net (fo=2, routed)           0.410     2.776    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_56_n_3
[2025-05-17 16:25:11,512]     SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.117     2.893 f  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_45/O
[2025-05-17 16:25:11,512]                          net (fo=2, routed)           0.590     3.483    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_45_n_3
[2025-05-17 16:25:11,512]     SLICE_X24Y49         LUT5 (Prop_lut5_I3_O)        0.332     3.815 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_31/O
[2025-05-17 16:25:11,512]                          net (fo=3, routed)           0.512     4.327    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_31_n_3
[2025-05-17 16:25:11,512]     SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.153     4.480 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_12/O
[2025-05-17 16:25:11,512]                          net (fo=2, routed)           0.654     5.133    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln840_110_fu_27042_p1[4]
[2025-05-17 16:25:11,512]     SLICE_X27Y48         LUT4 (Prop_lut4_I0_O)        0.327     5.460 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_14/O
[2025-05-17 16:25:11,512]                          net (fo=1, routed)           0.000     5.460    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_14_n_3
[2025-05-17 16:25:11,512]     SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[0])
[2025-05-17 16:25:11,512]                                                       0.247     5.707 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]_i_4/O[0]
[2025-05-17 16:25:11,512]                          net (fo=4, routed)           1.040     6.747    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln840_111_fu_27052_p1[4]
[2025-05-17 16:25:11,512]     SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.299     7.046 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_5/O
[2025-05-17 16:25:11,512]                          net (fo=1, routed)           0.613     7.660    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_5_n_3
[2025-05-17 16:25:11,512]     SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
[2025-05-17 16:25:11,512]                                                       0.547     8.207 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]_i_3/O[2]
[2025-05-17 16:25:11,512]                          net (fo=4, routed)           0.631     8.837    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]_i_3_n_8
[2025-05-17 16:25:11,512]     SLICE_X36Y48         LUT3 (Prop_lut3_I0_O)        0.301     9.138 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[7]_i_13/O
[2025-05-17 16:25:11,512]                          net (fo=1, routed)           0.291     9.429    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[7]_i_13_n_3
[2025-05-17 16:25:11,512]     SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.553 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[7]_i_7/O
[2025-05-17 16:25:11,512]                          net (fo=1, routed)           0.000     9.553    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[7]_i_7_n_3
[2025-05-17 16:25:11,512]     SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
[2025-05-17 16:25:11,512]                                                       0.398     9.951 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[7]_i_1/CO[3]
[2025-05-17 16:25:11,512]                          net (fo=1, routed)           0.000     9.951    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[7]_i_1_n_3
[2025-05-17 16:25:11,512]     SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
[2025-05-17 16:25:11,512]                                                       0.235    10.186 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]_i_1/O[0]
[2025-05-17 16:25:11,512]                          net (fo=2, routed)           0.327    10.513    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_35_fu_27056_p2[8]
[2025-05-17 16:25:11,512]     SLICE_X38Y49         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]/D
[2025-05-17 16:25:11,512]   -------------------------------------------------------------------    -------------------
[2025-05-17 16:25:11,512] 
[2025-05-17 16:25:11,512]                          (clock ap_clk rise edge)    10.000    10.000 r
[2025-05-17 16:25:11,513]                                                       0.000    10.000 r  ap_clk (IN)
[2025-05-17 16:25:11,513]                          net (fo=7953, unset)         0.924    10.924    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
[2025-05-17 16:25:11,513]     SLICE_X38Y49         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]/C
[2025-05-17 16:25:11,513]                          clock pessimism              0.000    10.924
[2025-05-17 16:25:11,513]                          clock uncertainty           -0.035    10.889
[2025-05-17 16:25:11,513]     SLICE_X38Y49         FDRE (Setup_fdre_C_D)       -0.188    10.701    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]
[2025-05-17 16:25:11,513]   -------------------------------------------------------------------
[2025-05-17 16:25:11,513]                          required time                         10.701
[2025-05-17 16:25:11,513]                          arrival time                         -10.513
[2025-05-17 16:25:11,513]   -------------------------------------------------------------------
[2025-05-17 16:25:11,513]                          slack                                  0.188
[2025-05-17 16:25:11,513] 
[2025-05-17 16:25:11,513] 
[2025-05-17 16:25:11,513] 
[2025-05-17 16:25:11,513] 
[2025-05-17 16:25:11,513] # report_power
[2025-05-17 16:25:11,513] Command: report_power
[2025-05-17 16:25:11,513] Running Vector-less Activity Propagation...
[2025-05-17 16:25:11,513] 
[2025-05-17 16:25:11,513] Finished Running Vector-less Activity Propagation
[2025-05-17 16:25:11,513] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-05-17 16:25:11,513] ----------------------------------------------------------------------------------------
[2025-05-17 16:25:11,513] | Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-05-17 16:25:11,513] | Date             : Sat May 17 16:24:58 2025
[2025-05-17 16:25:11,513] | Host             : finn_dev_surajkarki running 64-bit Ubuntu 22.04.5 LTS
[2025-05-17 16:25:11,513] | Command          : report_power
[2025-05-17 16:25:11,513] | Design           : finn_design_wrapper
[2025-05-17 16:25:11,513] | Device           : xc7z020clg400-1
[2025-05-17 16:25:11,513] | Design State     : routed
[2025-05-17 16:25:11,513] | Grade            : commercial
[2025-05-17 16:25:11,513] | Process          : typical
[2025-05-17 16:25:11,513] | Characterization : Production
[2025-05-17 16:25:11,513] ----------------------------------------------------------------------------------------
[2025-05-17 16:25:11,513] 
[2025-05-17 16:25:11,513] Power Report
[2025-05-17 16:25:11,513] 
[2025-05-17 16:25:11,513] Table of Contents
[2025-05-17 16:25:11,513] -----------------
[2025-05-17 16:25:11,513] 1. Summary
[2025-05-17 16:25:11,513] 1.1 On-Chip Components
[2025-05-17 16:25:11,513] 1.2 Power Supply Summary
[2025-05-17 16:25:11,513] 1.3 Confidence Level
[2025-05-17 16:25:11,513] 2. Settings
[2025-05-17 16:25:11,513] 2.1 Environment
[2025-05-17 16:25:11,514] 2.2 Clock Constraints
[2025-05-17 16:25:11,514] 3. Detailed Reports
[2025-05-17 16:25:11,514] 3.1 By Hierarchy
[2025-05-17 16:25:11,514] 
[2025-05-17 16:25:11,514] 1. Summary
[2025-05-17 16:25:11,514] ----------
[2025-05-17 16:25:11,514] 
[2025-05-17 16:25:11,514] +--------------------------+--------------+
[2025-05-17 16:25:11,514] | Total On-Chip Power (W)  | 0.423        |
[2025-05-17 16:25:11,514] | Design Power Budget (W)  | Unspecified* |
[2025-05-17 16:25:11,514] | Power Budget Margin (W)  | NA           |
[2025-05-17 16:25:11,514] | Dynamic (W)              | 0.314        |
[2025-05-17 16:25:11,514] | Device Static (W)        | 0.109        |
[2025-05-17 16:25:11,514] | Effective TJA (C/W)      | 11.5         |
[2025-05-17 16:25:11,514] | Max Ambient (C)          | 80.1         |
[2025-05-17 16:25:11,514] | Junction Temperature (C) | 29.9         |
[2025-05-17 16:25:11,514] | Confidence Level         | Medium       |
[2025-05-17 16:25:11,514] | Setting File             | ---          |
[2025-05-17 16:25:11,514] | Simulation Activity File | ---          |
[2025-05-17 16:25:11,514] | Design Nets Matched      | NA           |
[2025-05-17 16:25:11,514] +--------------------------+--------------+
[2025-05-17 16:25:11,514] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2025-05-17 16:25:11,514] 
[2025-05-17 16:25:11,514] 
[2025-05-17 16:25:11,514] 1.1 On-Chip Components
[2025-05-17 16:25:11,514] ----------------------
[2025-05-17 16:25:11,514] 
[2025-05-17 16:25:11,514] +--------------------------+-----------+----------+-----------+-----------------+
[2025-05-17 16:25:11,514] | On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
[2025-05-17 16:25:11,514] +--------------------------+-----------+----------+-----------+-----------------+
[2025-05-17 16:25:11,514] | Clocks                   |     0.027 |        3 |       --- |             --- |
[2025-05-17 16:25:11,514] | Slice Logic              |     0.082 |    16895 |       --- |             --- |
[2025-05-17 16:25:11,514] |   LUT as Logic           |     0.078 |     6533 |     53200 |           12.28 |
[2025-05-17 16:25:11,514] |   Register               |     0.002 |     7739 |    106400 |            7.27 |
[2025-05-17 16:25:11,514] |   CARRY4                 |     0.001 |      290 |     13300 |            2.18 |
[2025-05-17 16:25:11,514] |   F7/F8 Muxes            |    <0.001 |      100 |     53200 |            0.19 |
[2025-05-17 16:25:11,514] |   LUT as Shift Register  |    <0.001 |       40 |     17400 |            0.23 |
[2025-05-17 16:25:11,514] |   Others                 |     0.000 |      527 |       --- |             --- |
[2025-05-17 16:25:11,514] |   LUT as Distributed RAM |     0.000 |        2 |     17400 |            0.01 |
[2025-05-17 16:25:11,514] | Signals                  |     0.105 |    15768 |       --- |             --- |
[2025-05-17 16:25:11,514] | Block RAM                |     0.065 |       22 |       140 |           15.71 |
[2025-05-17 16:25:11,514] | DSPs                     |     0.036 |      129 |       220 |           58.64 |
[2025-05-17 16:25:11,514] | Static Power             |     0.109 |          |           |                 |
[2025-05-17 16:25:11,514] | Total                    |     0.423 |          |           |                 |
[2025-05-17 16:25:11,514] +--------------------------+-----------+----------+-----------+-----------------+
[2025-05-17 16:25:11,515] 
[2025-05-17 16:25:11,515] 
[2025-05-17 16:25:11,515] 1.2 Power Supply Summary
[2025-05-17 16:25:11,515] ------------------------
[2025-05-17 16:25:11,515] 
[2025-05-17 16:25:11,515] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-05-17 16:25:11,515] | Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
[2025-05-17 16:25:11,515] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-05-17 16:25:11,515] | Vccint    |       1.000 |     0.318 |       0.309 |      0.009 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vccbram   |       1.000 |     0.006 |       0.005 |      0.001 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] | Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
[2025-05-17 16:25:11,515] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-05-17 16:25:11,515] 
[2025-05-17 16:25:11,515] 
[2025-05-17 16:25:11,515] 1.3 Confidence Level
[2025-05-17 16:25:11,515] --------------------
[2025-05-17 16:25:11,515] 
[2025-05-17 16:25:11,515] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-05-17 16:25:11,515] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2025-05-17 16:25:11,515] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-05-17 16:25:11,515] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2025-05-17 16:25:11,515] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2025-05-17 16:25:11,515] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2025-05-17 16:25:11,515] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2025-05-17 16:25:11,515] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2025-05-17 16:25:11,515] |                             |            |                                                |                                                                                                            |
[2025-05-17 16:25:11,516] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2025-05-17 16:25:11,516] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-05-17 16:25:11,516] 
[2025-05-17 16:25:11,516] 
[2025-05-17 16:25:11,516] 2. Settings
[2025-05-17 16:25:11,516] -----------
[2025-05-17 16:25:11,516] 
[2025-05-17 16:25:11,516] 2.1 Environment
[2025-05-17 16:25:11,516] ---------------
[2025-05-17 16:25:11,516] 
[2025-05-17 16:25:11,516] +-----------------------+------------------------+
[2025-05-17 16:25:11,516] | Ambient Temp (C)      | 25.0                   |
[2025-05-17 16:25:11,516] | ThetaJA (C/W)         | 11.5                   |
[2025-05-17 16:25:11,516] | Airflow (LFM)         | 250                    |
[2025-05-17 16:25:11,516] | Heat Sink             | none                   |
[2025-05-17 16:25:11,516] | ThetaSA (C/W)         | 0.0                    |
[2025-05-17 16:25:11,516] | Board Selection       | medium (10"x10")       |
[2025-05-17 16:25:11,516] | # of Board Layers     | 8to11 (8 to 11 Layers) |
[2025-05-17 16:25:11,516] | Board Temperature (C) | 25.0                   |
[2025-05-17 16:25:11,516] +-----------------------+------------------------+
[2025-05-17 16:25:11,516] 
[2025-05-17 16:25:11,516] 
[2025-05-17 16:25:11,516] 2.2 Clock Constraints
[2025-05-17 16:25:11,516] ---------------------
[2025-05-17 16:25:11,516] 
[2025-05-17 16:25:11,516] +--------+--------+-----------------+
[2025-05-17 16:25:11,516] | Clock  | Domain | Constraint (ns) |
[2025-05-17 16:25:11,516] +--------+--------+-----------------+
[2025-05-17 16:25:11,516] | ap_clk | ap_clk |            10.0 |
[2025-05-17 16:25:11,516] +--------+--------+-----------------+
[2025-05-17 16:25:11,516] 
[2025-05-17 16:25:11,516] 
[2025-05-17 16:25:11,516] 3. Detailed Reports
[2025-05-17 16:25:11,516] -------------------
[2025-05-17 16:25:11,516] 
[2025-05-17 16:25:11,516] 3.1 By Hierarchy
[2025-05-17 16:25:11,516] ----------------
[2025-05-17 16:25:11,516] 
[2025-05-17 16:25:11,516] +------------------------+-----------+
[2025-05-17 16:25:11,516] | Name                   | Power (W) |
[2025-05-17 16:25:11,516] +------------------------+-----------+
[2025-05-17 16:25:11,516] | finn_design_wrapper    |     0.314 |
[2025-05-17 16:25:11,516] |   finn_design_i        |     0.314 |
[2025-05-17 16:25:11,516] |     MVAU_hls_0         |     0.229 |
[2025-05-17 16:25:11,516] |       MVAU_hls_0       |     0.168 |
[2025-05-17 16:25:11,517] |       MVAU_hls_0_wstrm |     0.061 |
[2025-05-17 16:25:11,517] |     MVAU_hls_1         |     0.042 |
[2025-05-17 16:25:11,517] |       MVAU_hls_1       |     0.034 |
[2025-05-17 16:25:11,517] |       MVAU_hls_1_wstrm |     0.008 |
[2025-05-17 16:25:11,517] |     MVAU_hls_2         |     0.038 |
[2025-05-17 16:25:11,517] |       MVAU_hls_2       |     0.030 |
[2025-05-17 16:25:11,517] |       MVAU_hls_2_wstrm |     0.008 |
[2025-05-17 16:25:11,517] |     MVAU_hls_3         |     0.002 |
[2025-05-17 16:25:11,517] |       MVAU_hls_3       |     0.001 |
[2025-05-17 16:25:11,517] +------------------------+-----------+
[2025-05-17 16:25:11,517] 
[2025-05-17 16:25:11,517] 
[2025-05-17 16:25:11,517] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-05-17 16:25:11,517] report_power completed successfully
[2025-05-17 16:25:11,517] # set util [report_utilization -return_string]
[2025-05-17 16:25:11,517] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2025-05-17 16:25:11,517] # set util_lutram [exec echo $util | grep LUT | head -n 3 | tail -1 | cut -d| -f3 | tr -d " "]
[2025-05-17 16:25:11,517] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2025-05-17 16:25:11,517] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_GROUP == DSP}'.
[2025-05-17 16:25:11,517] # set util_dsp [llength [get_cells -hier -filter {PRIMITIVE_GROUP == DSP}]]
[2025-05-17 16:25:11,517] # set time_wns [get_property SLACK [get_timing_paths]]
[2025-05-17 16:25:11,517] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}'.
[2025-05-17 16:25:11,517] # set util_bram18 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}]]
[2025-05-17 16:25:11,517] # set util_bram36 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}]]
[2025-05-17 16:25:11,517] # set util_carry [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *CARRY*}]]
[2025-05-17 16:25:11,517] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}'.
[2025-05-17 16:25:11,517] # set util_uram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}]]
[2025-05-17 16:25:11,517] # set vivado_version [version -short]
[2025-05-17 16:25:11,517] # set vivado_build_no [exec echo $util | grep Build | head -n 1 | cut -d\  -f9]
[2025-05-17 16:25:11,517] # set util_bram [expr $util_bram18/2 + $util_bram36]
[2025-05-17 16:25:11,517] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2025-05-17 16:25:11,517] LUT: 6575 FF: 7739 DSP: 0 BRAM: 22
[2025-05-17 16:25:11,517] # set fp [open res.txt w]
[2025-05-17 16:25:11,517] # puts $fp "LUT=$util_lut"
[2025-05-17 16:25:11,517] # puts $fp "LUTRAM=$util_lutram"
[2025-05-17 16:25:11,517] # puts $fp "FF=$util_ff"
[2025-05-17 16:25:11,517] # puts $fp "DSP=$util_dsp"
[2025-05-17 16:25:11,517] # puts $fp "BRAM=$util_bram"
[2025-05-17 16:25:11,517] # puts $fp "BRAM_18K=$util_bram18"
[2025-05-17 16:25:11,517] # puts $fp "BRAM_36K=$util_bram36"
[2025-05-17 16:25:11,517] # puts $fp "URAM=$util_uram"
[2025-05-17 16:25:11,517] # puts $fp "Carry=$util_carry"
[2025-05-17 16:25:11,517] # puts $fp "WNS=$time_wns"
[2025-05-17 16:25:11,517] # puts $fp "Delay=$time_wns"
[2025-05-17 16:25:11,517] # puts $fp "vivado_version=$vivado_version"
[2025-05-17 16:25:11,518] # puts $fp "vivado_build_no=$vivado_build_no"
[2025-05-17 16:25:11,518] # close $fp
[2025-05-17 16:25:11,518] # exit
[2025-05-17 16:25:11,518] INFO: [Common 17-206] Exiting Vivado at Sat May 17 16:25:00 2025...
[2025-05-17 16:25:11,518] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/deps/oh-my-xilinx/vivadoprojgen.sh:30: no matches found: ../*.vhd
[2025-05-17 16:25:11,518] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/deps/oh-my-xilinx/vivadoprojgen.sh:32: no matches found: ../*.h
[2025-05-17 16:25:11,518] /home/surajkarki/Documents/My_Workspace/Coding_Works/finn/deps/oh-my-xilinx/vivadoprojgen.sh:33: no matches found: ../*.xdc
[2025-05-17 16:25:11,518] cat: finn_design_wrapper.xdc: input file is output file
[2025-05-17 16:25:11,518] ['LUT', '6575']
[2025-05-17 16:25:11,518] ['LUTRAM', '42']
[2025-05-17 16:25:11,518] ['FF', '7739']
[2025-05-17 16:25:11,518] ['DSP', '0']
[2025-05-17 16:25:11,518] ['BRAM', '22']
[2025-05-17 16:25:11,518] ['BRAM_18K', '0']
[2025-05-17 16:25:11,518] ['BRAM_36K', '22']
[2025-05-17 16:25:11,518] ['URAM', '0']
[2025-05-17 16:25:11,518] ['Carry', '290']
[2025-05-17 16:25:11,518] ['WNS', '0.188']
[2025-05-17 16:25:11,518] ['Delay', '0.188']
[2025-05-17 16:25:11,518] ['vivado_version', '2022.2']
[2025-05-17 16:25:11,518] ['vivado_build_no', '3671981']
[2025-05-17 16:25:11,518] ['']
[2025-05-17 16:25:11,523] Running step: step_synthesize_bitfile [17/19]
[2025-05-17 16:25:11,525] Running step: step_make_pynq_driver [18/19]
[2025-05-17 16:25:11,526] Running step: step_deployment_package [19/19]
