
*** Running vivado
    with args -log Turbocode_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Turbocode_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Turbocode_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/ip_repo/turbocode_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.cache/ip 
Command: synth_design -top Turbocode_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 807.770 ; gain = 176.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Turbocode_top' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Turbo_Encoder' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'RSC_Encoder_8bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'RSC_Encoder_8bit' (1#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'Interleaver_8bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Interleaver_8bit' (2#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:3]
INFO: [Synth 8-6157] synthesizing module 'DataAssembler' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:3]
WARNING: [Synth 8-6014] Unused sequential element parity_1_reg was removed.  [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:30]
WARNING: [Synth 8-6014] Unused sequential element parity_2_reg was removed.  [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:36]
INFO: [Synth 8-6155] done synthesizing module 'DataAssembler' (3#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Turbo_Encoder' (4#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Turbo_Decoder' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_16bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_16bit' (5#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Disassembler_24bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Disassembler_24bit' (6#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Deinterleaver' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Deinterleaver' (7#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
INFO: [Synth 8-6157] synthesizing module 'check_if_equal' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:23]
WARNING: [Synth 8-3848] Net output_data in module/entity check_if_equal does not have driver. [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:30]
INFO: [Synth 8-6155] done synthesizing module 'check_if_equal' (8#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Turbo_Decoder' (9#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Turbocode_top' (10#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v:3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[7]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[6]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[5]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[4]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[2]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[1]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[0]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port enable
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port reset
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[15]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[13]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[11]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[9]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[7]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[5]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[3]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[1]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[15]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[13]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[11]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[9]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[7]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[5]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[3]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Turbocode_top has unconnected port sw0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 871.383 ; gain = 240.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 871.383 ; gain = 240.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 871.383 ; gain = 240.227
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/constrs_1/imports/Turbocody/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/constrs_1/imports/Turbocody/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/constrs_1/imports/Turbocody/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Turbocode_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Turbocode_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 997.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 997.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 997.301 ; gain = 366.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 997.301 ; gain = 366.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 997.301 ; gain = 366.145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RSC_Encoder_8bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               10
                 iSTATE2 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RSC_Encoder_8bit'
WARNING: [Synth 8-327] inferring latch for variable 'next_data_out_reg' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 997.301 ; gain = 366.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 53    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RSC_Encoder_8bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Interleaver_8bit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module DataAssembler 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Decoder_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module Disassembler_24bit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Deinterleaver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module check_if_equal 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'TE/RSC1/data_out_reg' and it is trimmed from '16' to '15' bits. [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'TE/RSC2/data_out_reg' and it is trimmed from '16' to '15' bits. [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:66]
WARNING: [Synth 8-3331] design Turbocode_top has unconnected port sw0
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_out_reg[7]' (FDE) to 'TE/interleaver/data_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_out_reg[6]' (FDE) to 'TE/interleaver/data_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_out_reg[5]' (FDE) to 'TE/interleaver/data_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_out_reg[4]' (FDE) to 'TE/interleaver/data_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_out_reg[3]' (FDE) to 'TE/interleaver/data_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_out_reg[2]' (FDE) to 'TE/interleaver/data_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_out_reg[1]' (FDE) to 'TE/interleaver/data_in_pass_reg[2]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_out_reg[0]' (FDE) to 'TE/interleaver/data_in_pass_reg[0]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_in_pass_reg[7]' (FDE) to 'TE/interleaver/data_in_pass_reg[2]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_in_pass_reg[6]' (FDE) to 'TE/interleaver/data_in_pass_reg[0]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_in_pass_reg[5]' (FDE) to 'TE/interleaver/data_in_pass_reg[2]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_in_pass_reg[4]' (FDE) to 'TE/interleaver/data_in_pass_reg[2]'
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_in_pass_reg[3]' (FDE) to 'TE/interleaver/data_in_pass_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TE/interleaver/data_in_pass_reg[2] )
INFO: [Synth 8-3886] merging instance 'TE/interleaver/data_in_pass_reg[1]' (FDE) to 'TE/interleaver/data_in_pass_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TE/interleaver/data_in_pass_reg[0] )
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_3_reg[15]' (FDE) to 'TD/disassembler/out_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_3_reg[13]' (FDE) to 'TD/disassembler/out_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_3_reg[11]' (FDE) to 'TD/disassembler/out_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_3_reg[9]' (FDE) to 'TD/disassembler/out_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_3_reg[7]' (FDE) to 'TD/disassembler/out_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_3_reg[5]' (FDE) to 'TD/disassembler/out_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_3_reg[3]' (FDE) to 'TD/disassembler/out_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_3_reg[1]' (FDE) to 'TD/disassembler/out_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[15]' (FDE) to 'TD/disassembler/out_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[13]' (FDE) to 'TD/disassembler/out_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[11]' (FDE) to 'TD/disassembler/out_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[9]' (FDE) to 'TD/disassembler/out_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[7]' (FDE) to 'TD/disassembler/out_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[5]' (FDE) to 'TD/disassembler/out_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[3]' (FDE) to 'TD/disassembler/out_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_2_reg[1]' (FDE) to 'TD/disassembler/out_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'TE/assemble/data_assembled_reg[22]' (FDRE) to 'TE/assemble/data_assembled_reg[19]'
INFO: [Synth 8-3886] merging instance 'TE/assemble/data_assembled_reg[23]' (FDRE) to 'TE/assemble/data_assembled_reg[21]'
INFO: [Synth 8-3886] merging instance 'TE/assemble/data_assembled_reg[16]' (FDRE) to 'TE/assemble/data_assembled_reg[19]'
INFO: [Synth 8-3886] merging instance 'TE/assemble/data_assembled_reg[17]' (FDRE) to 'TE/assemble/data_assembled_reg[19]'
INFO: [Synth 8-3886] merging instance 'TE/assemble/data_assembled_reg[18]' (FDRE) to 'TE/assemble/data_assembled_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TE/assemble/data_assembled_reg[19] )
INFO: [Synth 8-3886] merging instance 'TE/assemble/data_assembled_reg[20]' (FDRE) to 'TE/assemble/data_assembled_reg[21]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_1_reg[6]' (FDE) to 'TD/disassembler/out_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_1_reg[7]' (FDE) to 'TD/disassembler/out_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_1_reg[0]' (FDE) to 'TD/disassembler/out_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_1_reg[1]' (FDE) to 'TD/disassembler/out_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_1_reg[2]' (FDE) to 'TD/disassembler/out_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'TD/disassembler/out_1_reg[4]' (FDE) to 'TD/disassembler/out_1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TD/disassembler/out_1_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 997.301 ; gain = 366.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 997.301 ; gain = 366.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.949 ; gain = 381.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.949 ; gain = 381.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.289 ; gain = 384.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.289 ; gain = 384.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.289 ; gain = 384.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.289 ; gain = 384.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.289 ; gain = 384.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.289 ; gain = 384.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    48|
|3     |LUT1   |   127|
|4     |LUT2   |   141|
|5     |LUT3   |    14|
|6     |LUT4   |    20|
|7     |LUT5   |    23|
|8     |LUT6   |    10|
|9     |MUXF7  |     4|
|10    |MUXF8  |     2|
|11    |FDRE   |   213|
|12    |FDSE   |     8|
|13    |LD     |     6|
|14    |IBUF   |     4|
|15    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------------+------+
|      |Instance          |Module             |Cells |
+------+------------------+-------------------+------+
|1     |top               |                   |   625|
|2     |  TD              |Turbo_Decoder      |   335|
|3     |    check         |check_if_equal     |     5|
|4     |    decoder_1     |Decoder_16bit      |   131|
|5     |    decoder_2     |Decoder_16bit_1    |   131|
|6     |    deinterleaver |Deinterleaver      |    19|
|7     |    disassembler  |Disassembler_24bit |    49|
|8     |      interleaver |Interleaver_8bit_2 |     2|
|9     |  TE              |Turbo_Encoder      |   281|
|10    |    RSC1          |RSC_Encoder_8bit   |   127|
|11    |    RSC2          |RSC_Encoder_8bit_0 |   126|
|12    |    assemble      |DataAssembler      |    24|
|13    |    interleaver   |Interleaver_8bit   |     4|
+------+------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.289 ; gain = 384.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.289 ; gain = 258.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.289 ; gain = 384.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1020.672 ; gain = 637.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.672 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/Turbocode_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Turbocode_top_utilization_synth.rpt -pb Turbo_Encoder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 23:32:49 2023...
