clc
close all;
warning off;
delete *.txt;


disp('<strong>----------------------------------</strong>');
disp('<strong>Greetings from Verilog Course Team</strong>');
disp('<strong>Website:www.verilogcourseteam.com</strong>');
disp('<strong>Email:info@verilogcourseteam.com</strong>');
disp('<strong>WhatsApp @ +91 790 456 8 456</strong>');
disp('<strong>----------------------------------</strong>');
pause(1);

disp('*******************************************************');
disp('DCT AND IDCT ARCHITECTURE USING VERILOG HDL WITH MATLAB');
disp('********************************************************');
pause(2);

MAIN