
ClimateControlAplication.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000016  00800100  000008b0  00000944  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008b0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  00800116  00800116  0000095a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000095a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000098c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000100  00000000  00000000  000009cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000c10  00000000  00000000  00000acc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000482  00000000  00000000  000016dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000954  00000000  00000000  00001b5e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000328  00000000  00000000  000024b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004b1  00000000  00000000  000027dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000c07  00000000  00000000  00002c8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000f8  00000000  00000000  00003894  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	49 c0       	rjmp	.+146    	; 0x94 <__ctors_end>
   2:	00 00       	nop
   4:	64 c0       	rjmp	.+200    	; 0xce <__bad_interrupt>
   6:	00 00       	nop
   8:	62 c0       	rjmp	.+196    	; 0xce <__bad_interrupt>
   a:	00 00       	nop
   c:	60 c0       	rjmp	.+192    	; 0xce <__bad_interrupt>
   e:	00 00       	nop
  10:	5e c0       	rjmp	.+188    	; 0xce <__bad_interrupt>
  12:	00 00       	nop
  14:	5c c0       	rjmp	.+184    	; 0xce <__bad_interrupt>
  16:	00 00       	nop
  18:	5a c0       	rjmp	.+180    	; 0xce <__bad_interrupt>
  1a:	00 00       	nop
  1c:	21 c2       	rjmp	.+1090   	; 0x460 <__vector_7>
  1e:	00 00       	nop
  20:	56 c0       	rjmp	.+172    	; 0xce <__bad_interrupt>
  22:	00 00       	nop
  24:	54 c0       	rjmp	.+168    	; 0xce <__bad_interrupt>
  26:	00 00       	nop
  28:	52 c0       	rjmp	.+164    	; 0xce <__bad_interrupt>
  2a:	00 00       	nop
  2c:	95 c2       	rjmp	.+1322   	; 0x558 <__vector_11>
  2e:	00 00       	nop
  30:	4e c0       	rjmp	.+156    	; 0xce <__bad_interrupt>
  32:	00 00       	nop
  34:	4c c0       	rjmp	.+152    	; 0xce <__bad_interrupt>
  36:	00 00       	nop
  38:	4a c0       	rjmp	.+148    	; 0xce <__bad_interrupt>
  3a:	00 00       	nop
  3c:	97 c2       	rjmp	.+1326   	; 0x56c <__vector_15>
  3e:	00 00       	nop
  40:	46 c0       	rjmp	.+140    	; 0xce <__bad_interrupt>
  42:	00 00       	nop
  44:	44 c0       	rjmp	.+136    	; 0xce <__bad_interrupt>
  46:	00 00       	nop
  48:	42 c0       	rjmp	.+132    	; 0xce <__bad_interrupt>
  4a:	00 00       	nop
  4c:	40 c0       	rjmp	.+128    	; 0xce <__bad_interrupt>
  4e:	00 00       	nop
  50:	3e c0       	rjmp	.+124    	; 0xce <__bad_interrupt>
  52:	00 00       	nop
  54:	3c c0       	rjmp	.+120    	; 0xce <__bad_interrupt>
  56:	00 00       	nop
  58:	3a c0       	rjmp	.+116    	; 0xce <__bad_interrupt>
  5a:	00 00       	nop
  5c:	38 c0       	rjmp	.+112    	; 0xce <__bad_interrupt>
  5e:	00 00       	nop
  60:	36 c0       	rjmp	.+108    	; 0xce <__bad_interrupt>
  62:	00 00       	nop
  64:	0f c2       	rjmp	.+1054   	; 0x484 <__vector_25>
  66:	00 00       	nop
  68:	32 c0       	rjmp	.+100    	; 0xce <__bad_interrupt>
  6a:	00 00       	nop
  6c:	30 c0       	rjmp	.+96     	; 0xce <__bad_interrupt>
  6e:	00 00       	nop
  70:	2e c0       	rjmp	.+92     	; 0xce <__bad_interrupt>
  72:	00 00       	nop
  74:	2c c0       	rjmp	.+88     	; 0xce <__bad_interrupt>
  76:	00 00       	nop
  78:	2a c0       	rjmp	.+84     	; 0xce <__bad_interrupt>
  7a:	00 00       	nop
  7c:	81 c2       	rjmp	.+1282   	; 0x580 <__vector_31>
  7e:	00 00       	nop
  80:	26 c0       	rjmp	.+76     	; 0xce <__bad_interrupt>
  82:	00 00       	nop
  84:	24 c0       	rjmp	.+72     	; 0xce <__bad_interrupt>
  86:	00 00       	nop
  88:	22 c0       	rjmp	.+68     	; 0xce <__bad_interrupt>
  8a:	00 00       	nop
  8c:	20 c0       	rjmp	.+64     	; 0xce <__bad_interrupt>
  8e:	00 00       	nop
  90:	1e c0       	rjmp	.+60     	; 0xce <__bad_interrupt>
	...

00000094 <__ctors_end>:
  94:	11 24       	eor	r1, r1
  96:	1f be       	out	0x3f, r1	; 63
  98:	cf ef       	ldi	r28, 0xFF	; 255
  9a:	d0 e1       	ldi	r29, 0x10	; 16
  9c:	de bf       	out	0x3e, r29	; 62
  9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
  a0:	11 e0       	ldi	r17, 0x01	; 1
  a2:	a0 e0       	ldi	r26, 0x00	; 0
  a4:	b1 e0       	ldi	r27, 0x01	; 1
  a6:	e0 eb       	ldi	r30, 0xB0	; 176
  a8:	f8 e0       	ldi	r31, 0x08	; 8
  aa:	00 e0       	ldi	r16, 0x00	; 0
  ac:	0b bf       	out	0x3b, r16	; 59
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
  b0:	07 90       	elpm	r0, Z+
  b2:	0d 92       	st	X+, r0
  b4:	a6 31       	cpi	r26, 0x16	; 22
  b6:	b1 07       	cpc	r27, r17
  b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
  ba:	21 e0       	ldi	r18, 0x01	; 1
  bc:	a6 e1       	ldi	r26, 0x16	; 22
  be:	b1 e0       	ldi	r27, 0x01	; 1
  c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
  c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
  c4:	a5 32       	cpi	r26, 0x25	; 37
  c6:	b2 07       	cpc	r27, r18
  c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
  ca:	28 d1       	rcall	.+592    	; 0x31c <main>
  cc:	ef c3       	rjmp	.+2014   	; 0x8ac <_exit>

000000ce <__bad_interrupt>:
  ce:	98 cf       	rjmp	.-208    	; 0x0 <__vectors>

000000d0 <ADCsetup>:
void ADCsetup(void)
{
	//Set up analog to digital conversion (ADC)
	//ADMUX register
	//AVcc with external capacitor on AREF pin (the 2 following lines)
	ADMUX &= ~(1<<REFS1);  //Clear REFS1 (although it should be 0 at reset)
  d0:	ec e7       	ldi	r30, 0x7C	; 124
  d2:	f0 e0       	ldi	r31, 0x00	; 0
  d4:	80 81       	ld	r24, Z
  d6:	8f 77       	andi	r24, 0x7F	; 127
  d8:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0);   //Set REFS0
  da:	80 81       	ld	r24, Z
  dc:	80 64       	ori	r24, 0x40	; 64
  de:	80 83       	st	Z, r24
	ADMUX &= (0b11100000); //Single ended input on ADC0
  e0:	80 81       	ld	r24, Z
  e2:	80 7e       	andi	r24, 0xE0	; 224
  e4:	80 83       	st	Z, r24
	ADMUX &= ~(1<<ADLAR);  //Making sure ADLAR is zero (somehow it was set to 1)
  e6:	80 81       	ld	r24, Z
  e8:	8f 7d       	andi	r24, 0xDF	; 223
  ea:	80 83       	st	Z, r24
	//The ACDC control and status register B ADCSRB
	ADCSRB &= ~(1<<ADTS2) & ~(1<<ADTS1) & ~(1<<ADTS0);  //Free running mode
  ec:	eb e7       	ldi	r30, 0x7B	; 123
  ee:	f0 e0       	ldi	r31, 0x00	; 0
  f0:	80 81       	ld	r24, Z
  f2:	88 7f       	andi	r24, 0xF8	; 248
  f4:	80 83       	st	Z, r24
	//The ADC control and status register A ADCSRA
	ADCSRA |= (1<<ADPS2) | (1<<ADPS1) |(1<<ADPS0);//set sampling frequency pre-scaler to a division by 128
  f6:	ea e7       	ldi	r30, 0x7A	; 122
  f8:	f0 e0       	ldi	r31, 0x00	; 0
  fa:	80 81       	ld	r24, Z
  fc:	87 60       	ori	r24, 0x07	; 7
  fe:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADEN) | (1<<ADATE) | (1<<ADIE);//enable ADC, able ADC auto trigger, enable ADC interrupt
 100:	80 81       	ld	r24, Z
 102:	88 6a       	ori	r24, 0xA8	; 168
 104:	80 83       	st	Z, r24
 106:	08 95       	ret

00000108 <sendInfoToComputer>:
}

int sendInfoToComputer(volatile unsigned int* pot1, volatile unsigned int* pot2, volatile unsigned int* rpm )
{
 108:	6f 92       	push	r6
 10a:	7f 92       	push	r7
 10c:	8f 92       	push	r8
 10e:	cf 92       	push	r12
 110:	df 92       	push	r13
 112:	ef 92       	push	r14
 114:	ff 92       	push	r15
 116:	0f 93       	push	r16
 118:	1f 93       	push	r17
 11a:	cf 93       	push	r28
 11c:	df 93       	push	r29
 11e:	3c 01       	movw	r6, r24
 120:	7b 01       	movw	r14, r22
 122:	ea 01       	movw	r28, r20
	//Dynamic memory allocation
	char* text = (char*) malloc(1 + 6 + 4 + 8 + 4 + 7 + 4); //Pot1: xxxx, Pot2: xxxx, RPM: xxxx
 124:	82 e2       	ldi	r24, 0x22	; 34
 126:	90 e0       	ldi	r25, 0x00	; 0
 128:	56 d2       	rcall	.+1196   	; 0x5d6 <malloc>
 12a:	8c 01       	movw	r16, r24
	char* value = (char*) malloc(4); 
 12c:	84 e0       	ldi	r24, 0x04	; 4
 12e:	90 e0       	ldi	r25, 0x00	; 0
 130:	52 d2       	rcall	.+1188   	; 0x5d6 <malloc>
 132:	6c 01       	movw	r12, r24
	if(text == 0 || value == 0) return -1; //Out of memory
 134:	01 15       	cp	r16, r1
 136:	11 05       	cpc	r17, r1
 138:	09 f4       	brne	.+2      	; 0x13c <sendInfoToComputer+0x34>
 13a:	5c c0       	rjmp	.+184    	; 0x1f4 <sendInfoToComputer+0xec>
 13c:	89 2b       	or	r24, r25
 13e:	09 f4       	brne	.+2      	; 0x142 <sendInfoToComputer+0x3a>
 140:	5c c0       	rjmp	.+184    	; 0x1fa <sendInfoToComputer+0xf2>
	strcpy(text,"Pot1: ");
 142:	97 e0       	ldi	r25, 0x07	; 7
 144:	ee e0       	ldi	r30, 0x0E	; 14
 146:	f1 e0       	ldi	r31, 0x01	; 1
 148:	d8 01       	movw	r26, r16
 14a:	01 90       	ld	r0, Z+
 14c:	0d 92       	st	X+, r0
 14e:	9a 95       	dec	r25
 150:	e1 f7       	brne	.-8      	; 0x14a <sendInfoToComputer+0x42>
	itoa(*pot1,value,4);
 152:	f3 01       	movw	r30, r6
 154:	80 81       	ld	r24, Z
 156:	91 81       	ldd	r25, Z+1	; 0x01
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 158:	44 e0       	ldi	r20, 0x04	; 4
 15a:	b6 01       	movw	r22, r12
 15c:	74 d3       	rcall	.+1768   	; 0x846 <__itoa_ncheck>
	strcat(text,value);
 15e:	b6 01       	movw	r22, r12
 160:	c8 01       	movw	r24, r16
 162:	66 d3       	rcall	.+1740   	; 0x830 <strcat>
	strcat(text,", ");
 164:	f8 01       	movw	r30, r16
 166:	01 90       	ld	r0, Z+
 168:	00 20       	and	r0, r0
 16a:	e9 f7       	brne	.-6      	; 0x166 <sendInfoToComputer+0x5e>
 16c:	31 97       	sbiw	r30, 0x01	; 1
 16e:	0f 2e       	mov	r0, r31
 170:	fc e2       	ldi	r31, 0x2C	; 44
 172:	6f 2e       	mov	r6, r31
 174:	f0 e2       	ldi	r31, 0x20	; 32
 176:	7f 2e       	mov	r7, r31
 178:	81 2c       	mov	r8, r1
 17a:	f0 2d       	mov	r31, r0
 17c:	60 82       	st	Z, r6
 17e:	71 82       	std	Z+1, r7	; 0x01
 180:	82 82       	std	Z+2, r8	; 0x02
	itoa(*pot2,value,4);
 182:	f7 01       	movw	r30, r14
 184:	80 81       	ld	r24, Z
 186:	91 81       	ldd	r25, Z+1	; 0x01
 188:	44 e0       	ldi	r20, 0x04	; 4
 18a:	b6 01       	movw	r22, r12
 18c:	5c d3       	rcall	.+1720   	; 0x846 <__itoa_ncheck>
	strcat(text,", ");
 18e:	f8 01       	movw	r30, r16
 190:	01 90       	ld	r0, Z+
 192:	00 20       	and	r0, r0
 194:	e9 f7       	brne	.-6      	; 0x190 <sendInfoToComputer+0x88>
 196:	31 97       	sbiw	r30, 0x01	; 1
 198:	60 82       	st	Z, r6
 19a:	71 82       	std	Z+1, r7	; 0x01
 19c:	82 82       	std	Z+2, r8	; 0x02
	itoa(*rpm,value,4);
 19e:	88 81       	ld	r24, Y
 1a0:	99 81       	ldd	r25, Y+1	; 0x01
 1a2:	44 e0       	ldi	r20, 0x04	; 4
 1a4:	b6 01       	movw	r22, r12
 1a6:	4f d3       	rcall	.+1694   	; 0x846 <__itoa_ncheck>
	strcat(text,value);
 1a8:	b6 01       	movw	r22, r12
 1aa:	c8 01       	movw	r24, r16
 1ac:	41 d3       	rcall	.+1666   	; 0x830 <strcat>
	strcat(text,"\n");
 1ae:	f8 01       	movw	r30, r16
 1b0:	01 90       	ld	r0, Z+
 1b2:	00 20       	and	r0, r0
 1b4:	e9 f7       	brne	.-6      	; 0x1b0 <sendInfoToComputer+0xa8>
 1b6:	31 97       	sbiw	r30, 0x01	; 1
 1b8:	8a e0       	ldi	r24, 0x0A	; 10
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	91 83       	std	Z+1, r25	; 0x01
 1be:	80 83       	st	Z, r24
 1c0:	78 01       	movw	r14, r16
	
	for(int i = 0; i<strlen(text); i++) usart1_transmit(text[i]);
 1c2:	c0 e0       	ldi	r28, 0x00	; 0
 1c4:	d0 e0       	ldi	r29, 0x00	; 0
 1c6:	05 c0       	rjmp	.+10     	; 0x1d2 <sendInfoToComputer+0xca>
 1c8:	f7 01       	movw	r30, r14
 1ca:	81 91       	ld	r24, Z+
 1cc:	7f 01       	movw	r14, r30
 1ce:	fa d1       	rcall	.+1012   	; 0x5c4 <usart1_transmit>
 1d0:	21 96       	adiw	r28, 0x01	; 1
 1d2:	f8 01       	movw	r30, r16
 1d4:	01 90       	ld	r0, Z+
 1d6:	00 20       	and	r0, r0
 1d8:	e9 f7       	brne	.-6      	; 0x1d4 <sendInfoToComputer+0xcc>
 1da:	31 97       	sbiw	r30, 0x01	; 1
 1dc:	e0 1b       	sub	r30, r16
 1de:	f1 0b       	sbc	r31, r17
 1e0:	ce 17       	cp	r28, r30
 1e2:	df 07       	cpc	r29, r31
 1e4:	88 f3       	brcs	.-30     	; 0x1c8 <sendInfoToComputer+0xc0>
	
	//Free the memory
	free(text);
 1e6:	c8 01       	movw	r24, r16
 1e8:	8b d2       	rcall	.+1302   	; 0x700 <free>
	free(value);
 1ea:	c6 01       	movw	r24, r12
 1ec:	89 d2       	rcall	.+1298   	; 0x700 <free>
	return 0;
 1ee:	80 e0       	ldi	r24, 0x00	; 0
 1f0:	90 e0       	ldi	r25, 0x00	; 0
 1f2:	05 c0       	rjmp	.+10     	; 0x1fe <sendInfoToComputer+0xf6>
int sendInfoToComputer(volatile unsigned int* pot1, volatile unsigned int* pot2, volatile unsigned int* rpm )
{
	//Dynamic memory allocation
	char* text = (char*) malloc(1 + 6 + 4 + 8 + 4 + 7 + 4); //Pot1: xxxx, Pot2: xxxx, RPM: xxxx
	char* value = (char*) malloc(4); 
	if(text == 0 || value == 0) return -1; //Out of memory
 1f4:	8f ef       	ldi	r24, 0xFF	; 255
 1f6:	9f ef       	ldi	r25, 0xFF	; 255
 1f8:	02 c0       	rjmp	.+4      	; 0x1fe <sendInfoToComputer+0xf6>
 1fa:	8f ef       	ldi	r24, 0xFF	; 255
 1fc:	9f ef       	ldi	r25, 0xFF	; 255
	
	//Free the memory
	free(text);
	free(value);
	return 0;
}
 1fe:	df 91       	pop	r29
 200:	cf 91       	pop	r28
 202:	1f 91       	pop	r17
 204:	0f 91       	pop	r16
 206:	ff 90       	pop	r15
 208:	ef 90       	pop	r14
 20a:	df 90       	pop	r13
 20c:	cf 90       	pop	r12
 20e:	8f 90       	pop	r8
 210:	7f 90       	pop	r7
 212:	6f 90       	pop	r6
 214:	08 95       	ret

00000216 <TWI_masterReceiverMode>:

int TWI_masterReceiverMode(const char addrs, char* msg, unsigned int msg_len)
{
 216:	ef 92       	push	r14
 218:	ff 92       	push	r15
 21a:	0f 93       	push	r16
 21c:	1f 93       	push	r17
 21e:	cf 93       	push	r28
 220:	df 93       	push	r29
	char status;

	//Master receive mode, follow instruction on page 222 of the AT90CAN128 Data sheet
	//Send start condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
 222:	94 ea       	ldi	r25, 0xA4	; 164
 224:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	//Wait for TWINT flag to be set (Start has been transmitted)
	while ( !(TWCR & (1<<TWINT)));
 228:	ec eb       	ldi	r30, 0xBC	; 188
 22a:	f0 e0       	ldi	r31, 0x00	; 0
 22c:	90 81       	ld	r25, Z
 22e:	99 23       	and	r25, r25
 230:	ec f7       	brge	.-6      	; 0x22c <TWI_masterReceiverMode+0x16>
	//Check the value of the TWI status register, making the pre-scaler
	status = TWSR;
 232:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	if ((status & 0xF8) != 0x08) return -1;	//We are master of the bus
 236:	98 7f       	andi	r25, 0xF8	; 248
 238:	98 30       	cpi	r25, 0x08	; 8
 23a:	09 f0       	breq	.+2      	; 0x23e <TWI_masterReceiverMode+0x28>
 23c:	4a c0       	rjmp	.+148    	; 0x2d2 <TWI_masterReceiverMode+0xbc>

	//Load device address to TWI data register
	TWDR = ((addrs << 1)| 0x01 ); //Shift the 7 bit address and or it with the read bit
 23e:	88 0f       	add	r24, r24
 240:	81 60       	ori	r24, 0x01	; 1
 242:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	TWCR = (1 << TWINT) | (1 << TWEN); //Clear TWINT to start the transmission
 246:	84 e8       	ldi	r24, 0x84	; 132
 248:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	while (!(TWCR & (1<<TWINT)));  //Wait for TWINT flag to be set which indicates that the address was sent and acknowledged
 24c:	ec eb       	ldi	r30, 0xBC	; 188
 24e:	f0 e0       	ldi	r31, 0x00	; 0
 250:	80 81       	ld	r24, Z
 252:	88 23       	and	r24, r24
 254:	ec f7       	brge	.-6      	; 0x250 <TWI_masterReceiverMode+0x3a>
	status = TWSR;
 256:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	if ((status & 0xF8) != 0x40) return -1;  //SLA+R has been sent and acknowledge has been received
 25a:	88 7f       	andi	r24, 0xF8	; 248
 25c:	80 34       	cpi	r24, 0x40	; 64
 25e:	e1 f5       	brne	.+120    	; 0x2d8 <TWI_masterReceiverMode+0xc2>

	for (int i=0; i < msg_len - 1; i++)
 260:	41 50       	subi	r20, 0x01	; 1
 262:	51 09       	sbc	r21, r1
 264:	e9 f0       	breq	.+58     	; 0x2a0 <TWI_masterReceiverMode+0x8a>
 266:	db 01       	movw	r26, r22
 268:	8b 01       	movw	r16, r22
 26a:	04 0f       	add	r16, r20
 26c:	15 1f       	adc	r17, r21
	{
		TWCR = (1 << TWINT) | (1 << TWEN) | (1<<TWEA); //Clear TWINT to start the reception of the next byte
 26e:	ec eb       	ldi	r30, 0xBC	; 188
 270:	f0 e0       	ldi	r31, 0x00	; 0
 272:	94 ec       	ldi	r25, 0xC4	; 196
		//enable acknowledge for the first byte.
		while (!(TWCR & (1<<TWINT)));  //Wait for TWINT flag to be set which indicates that the address was sent and acknowledged
		status = TWSR;
 274:	0f 2e       	mov	r0, r31
 276:	f9 eb       	ldi	r31, 0xB9	; 185
 278:	ef 2e       	mov	r14, r31
 27a:	f1 2c       	mov	r15, r1
 27c:	f0 2d       	mov	r31, r0
		if ((status & 0xF8) != 0x50) return -1;  //Data byte has been received and ACK has been sent

		*(msg + i) = TWDR; 
 27e:	2b eb       	ldi	r18, 0xBB	; 187
 280:	30 e0       	ldi	r19, 0x00	; 0
	status = TWSR;
	if ((status & 0xF8) != 0x40) return -1;  //SLA+R has been sent and acknowledge has been received

	for (int i=0; i < msg_len - 1; i++)
	{
		TWCR = (1 << TWINT) | (1 << TWEN) | (1<<TWEA); //Clear TWINT to start the reception of the next byte
 282:	90 83       	st	Z, r25
		//enable acknowledge for the first byte.
		while (!(TWCR & (1<<TWINT)));  //Wait for TWINT flag to be set which indicates that the address was sent and acknowledged
 284:	80 81       	ld	r24, Z
 286:	88 23       	and	r24, r24
 288:	ec f7       	brge	.-6      	; 0x284 <TWI_masterReceiverMode+0x6e>
		status = TWSR;
 28a:	e7 01       	movw	r28, r14
 28c:	88 81       	ld	r24, Y
		if ((status & 0xF8) != 0x50) return -1;  //Data byte has been received and ACK has been sent
 28e:	88 7f       	andi	r24, 0xF8	; 248
 290:	80 35       	cpi	r24, 0x50	; 80
 292:	29 f5       	brne	.+74     	; 0x2de <TWI_masterReceiverMode+0xc8>

		*(msg + i) = TWDR; 
 294:	e9 01       	movw	r28, r18
 296:	88 81       	ld	r24, Y
 298:	8d 93       	st	X+, r24
	TWCR = (1 << TWINT) | (1 << TWEN); //Clear TWINT to start the transmission
	while (!(TWCR & (1<<TWINT)));  //Wait for TWINT flag to be set which indicates that the address was sent and acknowledged
	status = TWSR;
	if ((status & 0xF8) != 0x40) return -1;  //SLA+R has been sent and acknowledge has been received

	for (int i=0; i < msg_len - 1; i++)
 29a:	a0 17       	cp	r26, r16
 29c:	b1 07       	cpc	r27, r17
 29e:	89 f7       	brne	.-30     	; 0x282 <TWI_masterReceiverMode+0x6c>
		if ((status & 0xF8) != 0x50) return -1;  //Data byte has been received and ACK has been sent

		*(msg + i) = TWDR; 
	}

	TWCR = (1 << TWINT) | (1 << TWEN) ; //Clear TWINT to start the reception of the second byte
 2a0:	84 e8       	ldi	r24, 0x84	; 132
 2a2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	while (!(TWCR & (1<<TWINT)));  //Wait for TWINT flag to be set which indicates that the address was sent and acknowledged
 2a6:	ec eb       	ldi	r30, 0xBC	; 188
 2a8:	f0 e0       	ldi	r31, 0x00	; 0
 2aa:	80 81       	ld	r24, Z
 2ac:	88 23       	and	r24, r24
 2ae:	ec f7       	brge	.-6      	; 0x2aa <TWI_masterReceiverMode+0x94>
	status = TWSR;
 2b0:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	if ((status & 0xF8) != 0x58) return -1;  //Data byte has been received and NACK has been sent, last byte transmited
 2b4:	88 7f       	andi	r24, 0xF8	; 248
 2b6:	88 35       	cpi	r24, 0x58	; 88
 2b8:	a9 f4       	brne	.+42     	; 0x2e4 <TWI_masterReceiverMode+0xce>

	*(msg + msg_len -1) = TWDR;	
 2ba:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 2be:	fb 01       	movw	r30, r22
 2c0:	e4 0f       	add	r30, r20
 2c2:	f5 1f       	adc	r31, r21
 2c4:	80 83       	st	Z, r24

	//Transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
 2c6:	84 e9       	ldi	r24, 0x94	; 148
 2c8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	return 0;
 2cc:	80 e0       	ldi	r24, 0x00	; 0
 2ce:	90 e0       	ldi	r25, 0x00	; 0
 2d0:	0b c0       	rjmp	.+22     	; 0x2e8 <TWI_masterReceiverMode+0xd2>
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
	//Wait for TWINT flag to be set (Start has been transmitted)
	while ( !(TWCR & (1<<TWINT)));
	//Check the value of the TWI status register, making the pre-scaler
	status = TWSR;
	if ((status & 0xF8) != 0x08) return -1;	//We are master of the bus
 2d2:	8f ef       	ldi	r24, 0xFF	; 255
 2d4:	9f ef       	ldi	r25, 0xFF	; 255
 2d6:	08 c0       	rjmp	.+16     	; 0x2e8 <TWI_masterReceiverMode+0xd2>
	//Load device address to TWI data register
	TWDR = ((addrs << 1)| 0x01 ); //Shift the 7 bit address and or it with the read bit
	TWCR = (1 << TWINT) | (1 << TWEN); //Clear TWINT to start the transmission
	while (!(TWCR & (1<<TWINT)));  //Wait for TWINT flag to be set which indicates that the address was sent and acknowledged
	status = TWSR;
	if ((status & 0xF8) != 0x40) return -1;  //SLA+R has been sent and acknowledge has been received
 2d8:	8f ef       	ldi	r24, 0xFF	; 255
 2da:	9f ef       	ldi	r25, 0xFF	; 255
 2dc:	05 c0       	rjmp	.+10     	; 0x2e8 <TWI_masterReceiverMode+0xd2>
	{
		TWCR = (1 << TWINT) | (1 << TWEN) | (1<<TWEA); //Clear TWINT to start the reception of the next byte
		//enable acknowledge for the first byte.
		while (!(TWCR & (1<<TWINT)));  //Wait for TWINT flag to be set which indicates that the address was sent and acknowledged
		status = TWSR;
		if ((status & 0xF8) != 0x50) return -1;  //Data byte has been received and ACK has been sent
 2de:	8f ef       	ldi	r24, 0xFF	; 255
 2e0:	9f ef       	ldi	r25, 0xFF	; 255
 2e2:	02 c0       	rjmp	.+4      	; 0x2e8 <TWI_masterReceiverMode+0xd2>
	}

	TWCR = (1 << TWINT) | (1 << TWEN) ; //Clear TWINT to start the reception of the second byte
	while (!(TWCR & (1<<TWINT)));  //Wait for TWINT flag to be set which indicates that the address was sent and acknowledged
	status = TWSR;
	if ((status & 0xF8) != 0x58) return -1;  //Data byte has been received and NACK has been sent, last byte transmited
 2e4:	8f ef       	ldi	r24, 0xFF	; 255
 2e6:	9f ef       	ldi	r25, 0xFF	; 255
	*(msg + msg_len -1) = TWDR;	

	//Transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
	return 0;
}
 2e8:	df 91       	pop	r29
 2ea:	cf 91       	pop	r28
 2ec:	1f 91       	pop	r17
 2ee:	0f 91       	pop	r16
 2f0:	ff 90       	pop	r15
 2f2:	ef 90       	pop	r14
 2f4:	08 95       	ret

000002f6 <SPI_MasterInit>:

void SPI_MasterInit(void)
{
	/* Set MOSI and SCK output, all others input */
	DDR_SPI |= (1<<DD_MOSI)|(1<<DD_SCK)|(1<<DD_SS); //Master out Slave in (MOSI) is an output, Clock is an output, Slave select at output(this limits the master to be both but OK for here)
 2f6:	84 b1       	in	r24, 0x04	; 4
 2f8:	87 60       	ori	r24, 0x07	; 7
 2fa:	84 b9       	out	0x04, r24	; 4
	DDR_SPI &= ~(1<<DD_MISO);	//Master in Slave out (MISO) is an input
 2fc:	23 98       	cbi	0x04, 3	; 4
	PORTB |= (1<<DD_SS);		//set the slave select high: idle
 2fe:	28 9a       	sbi	0x05, 0	; 5
	/* Enable SPI, Master, set clock rate fck/64 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR1);
 300:	82 e5       	ldi	r24, 0x52	; 82
 302:	8c bd       	out	0x2c, r24	; 44
 304:	08 95       	ret

00000306 <SPI_MasterTransmit>:
	|  |         |  - Don't care bit
	|   ------------- Register address,
	---------------- Read/Write bit (1=write, 0=read)*/

	/* Start transmission */
	SPDR = rwAddress;
 306:	8e bd       	out	0x2e, r24	; 46
	PORTB &= ~(1<<DD_SS); //start transmission by pulling low the Slave Select line
 308:	28 98       	cbi	0x05, 0	; 5
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
 30a:	0d b4       	in	r0, 0x2d	; 45
 30c:	07 fe       	sbrs	r0, 7
 30e:	fd cf       	rjmp	.-6      	; 0x30a <SPI_MasterTransmit+0x4>

	SPDR = cData;
 310:	6e bd       	out	0x2e, r22	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
 312:	0d b4       	in	r0, 0x2d	; 45
 314:	07 fe       	sbrs	r0, 7
 316:	fd cf       	rjmp	.-6      	; 0x312 <SPI_MasterTransmit+0xc>

	PORTB |= (1<<DD_SS); //Return to idle mode
 318:	28 9a       	sbi	0x05, 0	; 5
 31a:	08 95       	ret

0000031c <main>:
int TWI_masterReceiverMode(const char addrs, char* msg, unsigned int msg_len);
void SPI_MasterInit(void);
void SPI_MasterTransmit(uint8_t rwAddress,uint8_t cData);

int main(void)
{
 31c:	cf 93       	push	r28
 31e:	df 93       	push	r29
 320:	00 d0       	rcall	.+0      	; 0x322 <main+0x6>
 322:	cd b7       	in	r28, 0x3d	; 61
 324:	de b7       	in	r29, 0x3e	; 62
	float fan_ctrl;
	char temp[2];
	float temperature, temperature_sp, temperature_err_0, temperature_err, temperature_I, temperature_I_0;
	float Kp, Ki, dt;

	ADCsetup();
 326:	d4 de       	rcall	.-600    	; 0xd0 <ADCsetup>
	ADCSRA |= (1<<ADSC);  //Start ADC
 328:	ea e7       	ldi	r30, 0x7A	; 122
 32a:	f0 e0       	ldi	r31, 0x00	; 0
 32c:	80 81       	ld	r24, Z
 32e:	80 64       	ori	r24, 0x40	; 64
 330:	80 83       	st	Z, r24
	usart1_init(51); //BAUDRATE_19200 (look at page s183 and 203)
 332:	83 e3       	ldi	r24, 0x33	; 51
 334:	90 e0       	ldi	r25, 0x00	; 0
 336:	3b d1       	rcall	.+630    	; 0x5ae <usart1_init>

	// Set up SPI and accelerometer
	SPI_MasterInit();
 338:	de df       	rcall	.-68     	; 0x2f6 <SPI_MasterInit>
	SPI_MasterTransmit(0b10101100,0b00000101); //accelerometer initialization
 33a:	65 e0       	ldi	r22, 0x05	; 5
 33c:	8c ea       	ldi	r24, 0xAC	; 172
 33e:	e3 df       	rcall	.-58     	; 0x306 <SPI_MasterTransmit>
	// Write at address, 0x16 = 0b00010110 shifted one to the left and the MSB is 1 to write
	// --,DRPD,SPI3W,STON,GLVL[1],GLVL[0],MODE[1],MODE[0]
	// GLVL [1:0] --> 0 1 --> 2g range, 64 LSB/g
	// MODE [1:0] --> 0 1 --> measurement mode
    
	sei(); //Enable global interrupts
 340:	78 94       	sei
void SPI_MasterTransmit(uint8_t rwAddress,uint8_t cData);

int main(void)
{
	char LED;
	char isAutomatic = 0xFF;
 342:	dd 24       	eor	r13, r13
 344:	da 94       	dec	r13
	sei(); //Enable global interrupts

    while (1) 
    {

		TWI_masterReceiverMode( LM77_ADDR, temp, strlen(temp));
 346:	8e 01       	movw	r16, r28
 348:	0f 5f       	subi	r16, 0xFF	; 255
 34a:	1f 4f       	sbci	r17, 0xFF	; 255
					case 0b00010000:			//S2 lower button
					temperature_sp -= 0.5;	//Lower the temperature by 0.5ºC
					break;

					case 0b00001000:			//S1 right button
					if(flap_pos == FLAP_POS_L) flap_pos = FLAP_POS_C;	//Move the ventilation directional flap to the windshield
 34c:	0f 2e       	mov	r0, r31
 34e:	f8 e7       	ldi	r31, 0x78	; 120
 350:	af 2e       	mov	r10, r31
 352:	f0 2d       	mov	r31, r0
 354:	0f 2e       	mov	r0, r31
 356:	f5 e0       	ldi	r31, 0x05	; 5
 358:	bf 2e       	mov	r11, r31
 35a:	f0 2d       	mov	r31, r0
					else if (flap_pos == FLAP_POS_C) flap_pos = FLAP_POS_R;
 35c:	0f 2e       	mov	r0, r31
 35e:	fc ef       	ldi	r31, 0xFC	; 252
 360:	6f 2e       	mov	r6, r31
 362:	f0 2d       	mov	r31, r0
 364:	68 94       	set
 366:	77 24       	eor	r7, r7
 368:	73 f8       	bld	r7, 3
					temperature_sp += 0.5;	//Raise the temperature by 0.5ºC
					break;

					case 0b00100000:			//S3 left button
					if(flap_pos == FLAP_POS_R) flap_pos = FLAP_POS_C;	//Move the ventilation directional flap to the floor
					else if (flap_pos == FLAP_POS_C) flap_pos = FLAP_POS_L;
 36a:	0f 2e       	mov	r0, r31
 36c:	f4 ef       	ldi	r31, 0xF4	; 244
 36e:	8f 2e       	mov	r8, r31
 370:	f0 2d       	mov	r31, r0
 372:	99 24       	eor	r9, r9
 374:	93 94       	inc	r9
	sei(); //Enable global interrupts

    while (1) 
    {

		TWI_masterReceiverMode( LM77_ADDR, temp, strlen(temp));
 376:	f8 01       	movw	r30, r16
 378:	01 90       	ld	r0, Z+
 37a:	00 20       	and	r0, r0
 37c:	e9 f7       	brne	.-6      	; 0x378 <main+0x5c>
 37e:	31 97       	sbiw	r30, 0x01	; 1
 380:	af 01       	movw	r20, r30
 382:	40 1b       	sub	r20, r16
 384:	51 0b       	sbc	r21, r17
 386:	b8 01       	movw	r22, r16
 388:	88 e4       	ldi	r24, 0x48	; 72
 38a:	45 df       	rcall	.-374    	; 0x216 <TWI_masterReceiverMode>
		temp[1] = (temp[1]>>3) + ((temp[0]<<5) & !0x07);
 38c:	8a 81       	ldd	r24, Y+2	; 0x02
 38e:	86 95       	lsr	r24
 390:	86 95       	lsr	r24
 392:	86 95       	lsr	r24
 394:	8a 83       	std	Y+2, r24	; 0x02
			fan_ctrl = MIN_FAN_CTRL;
			temperature_I = temperature_I_0;
		}

	/**************** A/M Mode ****************/
		if((buttons == 0b10000000) && bToggle) isAutomatic = ~isAutomatic; //Change the mode if S5 is pressed
 396:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <buttons>
 39a:	80 38       	cpi	r24, 0x80	; 128
 39c:	21 f4       	brne	.+8      	; 0x3a6 <main+0x8a>
 39e:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <bToggle>
 3a2:	81 11       	cpse	r24, r1
 3a4:	d0 94       	com	r13

		//Automatic
		if(isAutomatic)
 3a6:	dd 20       	and	r13, r13
 3a8:	39 f1       	breq	.+78     	; 0x3f8 <main+0xdc>
		{
			if((buttons == 0b10000000) && bToggle) temperature_sp = 20; //Do this just once after the automatic mode is enable
 3aa:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <buttons>
 3ae:	80 38       	cpi	r24, 0x80	; 128
 3b0:	11 f4       	brne	.+4      	; 0x3b6 <main+0x9a>
 3b2:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <bToggle>

			if(overflow3>=250) //Timer/Counter3 takes 20ms to overflow, 250 x 20ms = 5s
 3b6:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <overflow3>
 3ba:	90 91 1e 01 	lds	r25, 0x011E	; 0x80011e <overflow3+0x1>
 3be:	8a 3f       	cpi	r24, 0xFA	; 250
 3c0:	91 05       	cpc	r25, r1
 3c2:	c8 f2       	brcs	.-78     	; 0x376 <main+0x5a>
			{
				if((flap_pos == FLAP_POS_L) || (flap_pos == FLAP_POS_R)) 
 3c4:	84 ef       	ldi	r24, 0xF4	; 244
 3c6:	e8 16       	cp	r14, r24
 3c8:	81 e0       	ldi	r24, 0x01	; 1
 3ca:	f8 06       	cpc	r15, r24
 3cc:	29 f0       	breq	.+10     	; 0x3d8 <main+0xbc>
 3ce:	8c ef       	ldi	r24, 0xFC	; 252
 3d0:	e8 16       	cp	r14, r24
 3d2:	88 e0       	ldi	r24, 0x08	; 8
 3d4:	f8 06       	cpc	r15, r24
 3d6:	21 f4       	brne	.+8      	; 0x3e0 <main+0xc4>
				{
					flap_pos = FLAP_POS_C;
					flap_dir = ~flap_dir;
 3d8:	c0 94       	com	r12

			if(overflow3>=250) //Timer/Counter3 takes 20ms to overflow, 250 x 20ms = 5s
			{
				if((flap_pos == FLAP_POS_L) || (flap_pos == FLAP_POS_R)) 
				{
					flap_pos = FLAP_POS_C;
 3da:	ea 2c       	mov	r14, r10
 3dc:	fb 2c       	mov	r15, r11
					flap_dir = ~flap_dir;
 3de:	07 c0       	rjmp	.+14     	; 0x3ee <main+0xd2>
				}

				else if (flap_dir) flap_pos = FLAP_POS_L;
 3e0:	c1 10       	cpse	r12, r1
 3e2:	03 c0       	rjmp	.+6      	; 0x3ea <main+0xce>
				else flap_pos = FLAP_POS_R;
 3e4:	e6 2c       	mov	r14, r6
 3e6:	f7 2c       	mov	r15, r7
 3e8:	02 c0       	rjmp	.+4      	; 0x3ee <main+0xd2>
				{
					flap_pos = FLAP_POS_C;
					flap_dir = ~flap_dir;
				}

				else if (flap_dir) flap_pos = FLAP_POS_L;
 3ea:	e8 2c       	mov	r14, r8
 3ec:	f9 2c       	mov	r15, r9
				else flap_pos = FLAP_POS_R;

				overflow3 = 0;
 3ee:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <overflow3+0x1>
 3f2:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <overflow3>
 3f6:	bf cf       	rjmp	.-130    	; 0x376 <main+0x5a>
		}

		//Manual
		else
		{
			if (bToggle)		//This is set to true only in the interrupt service routine at the bottom of the code
 3f8:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <bToggle>
 3fc:	88 23       	and	r24, r24
 3fe:	41 f1       	breq	.+80     	; 0x450 <__FUSE_REGION_LENGTH__+0x50>
			{
				switch(buttons & 0b11111000)
 400:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <buttons>
 404:	88 7f       	andi	r24, 0xF8	; 248
 406:	88 30       	cpi	r24, 0x08	; 8
 408:	79 f0       	breq	.+30     	; 0x428 <__FUSE_REGION_LENGTH__+0x28>
 40a:	80 32       	cpi	r24, 0x20	; 32
 40c:	f9 f4       	brne	.+62     	; 0x44c <__FUSE_REGION_LENGTH__+0x4c>
					case 0b01000000:			//S4  upper button
					temperature_sp += 0.5;	//Raise the temperature by 0.5ºC
					break;

					case 0b00100000:			//S3 left button
					if(flap_pos == FLAP_POS_R) flap_pos = FLAP_POS_C;	//Move the ventilation directional flap to the floor
 40e:	8c ef       	ldi	r24, 0xFC	; 252
 410:	e8 16       	cp	r14, r24
 412:	88 e0       	ldi	r24, 0x08	; 8
 414:	f8 06       	cpc	r15, r24
 416:	a9 f0       	breq	.+42     	; 0x442 <__FUSE_REGION_LENGTH__+0x42>
					else if (flap_pos == FLAP_POS_C) flap_pos = FLAP_POS_L;
 418:	88 e7       	ldi	r24, 0x78	; 120
 41a:	e8 16       	cp	r14, r24
 41c:	85 e0       	ldi	r24, 0x05	; 5
 41e:	f8 06       	cpc	r15, r24
 420:	a9 f4       	brne	.+42     	; 0x44c <__FUSE_REGION_LENGTH__+0x4c>
 422:	e8 2c       	mov	r14, r8
 424:	f9 2c       	mov	r15, r9
 426:	12 c0       	rjmp	.+36     	; 0x44c <__FUSE_REGION_LENGTH__+0x4c>
					case 0b00010000:			//S2 lower button
					temperature_sp -= 0.5;	//Lower the temperature by 0.5ºC
					break;

					case 0b00001000:			//S1 right button
					if(flap_pos == FLAP_POS_L) flap_pos = FLAP_POS_C;	//Move the ventilation directional flap to the windshield
 428:	84 ef       	ldi	r24, 0xF4	; 244
 42a:	e8 16       	cp	r14, r24
 42c:	81 e0       	ldi	r24, 0x01	; 1
 42e:	f8 06       	cpc	r15, r24
 430:	59 f0       	breq	.+22     	; 0x448 <__FUSE_REGION_LENGTH__+0x48>
					else if (flap_pos == FLAP_POS_C) flap_pos = FLAP_POS_R;
 432:	88 e7       	ldi	r24, 0x78	; 120
 434:	e8 16       	cp	r14, r24
 436:	85 e0       	ldi	r24, 0x05	; 5
 438:	f8 06       	cpc	r15, r24
 43a:	41 f4       	brne	.+16     	; 0x44c <__FUSE_REGION_LENGTH__+0x4c>
 43c:	e6 2c       	mov	r14, r6
 43e:	f7 2c       	mov	r15, r7
 440:	05 c0       	rjmp	.+10     	; 0x44c <__FUSE_REGION_LENGTH__+0x4c>
					case 0b01000000:			//S4  upper button
					temperature_sp += 0.5;	//Raise the temperature by 0.5ºC
					break;

					case 0b00100000:			//S3 left button
					if(flap_pos == FLAP_POS_R) flap_pos = FLAP_POS_C;	//Move the ventilation directional flap to the floor
 442:	ea 2c       	mov	r14, r10
 444:	fb 2c       	mov	r15, r11
 446:	02 c0       	rjmp	.+4      	; 0x44c <__FUSE_REGION_LENGTH__+0x4c>
					case 0b00010000:			//S2 lower button
					temperature_sp -= 0.5;	//Lower the temperature by 0.5ºC
					break;

					case 0b00001000:			//S1 right button
					if(flap_pos == FLAP_POS_L) flap_pos = FLAP_POS_C;	//Move the ventilation directional flap to the windshield
 448:	ea 2c       	mov	r14, r10
 44a:	fb 2c       	mov	r15, r11
					break;

					default:

					break;
				} bToggle = 0;
 44c:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <bToggle>
			}

			sendInfoToComputer(&pot1,&pot2,&rpm);
 450:	46 e1       	ldi	r20, 0x16	; 22
 452:	51 e0       	ldi	r21, 0x01	; 1
 454:	68 e1       	ldi	r22, 0x18	; 24
 456:	71 e0       	ldi	r23, 0x01	; 1
 458:	8a e1       	ldi	r24, 0x1A	; 26
 45a:	91 e0       	ldi	r25, 0x01	; 1
 45c:	55 de       	rcall	.-854    	; 0x108 <sendInfoToComputer>
 45e:	8b cf       	rjmp	.-234    	; 0x376 <main+0x5a>

00000460 <__vector_7>:
	PORTB |= (1<<DD_SS); //Return to idle mode
}


ISR(INT6_vect)  //Execute the following code if an INT6 interrupt has been generated
{
 460:	1f 92       	push	r1
 462:	0f 92       	push	r0
 464:	0f b6       	in	r0, 0x3f	; 63
 466:	0f 92       	push	r0
 468:	11 24       	eor	r1, r1
 46a:	8f 93       	push	r24
	bToggle = 1;		//Make a record that a button has been pushed or released
 46c:	81 e0       	ldi	r24, 0x01	; 1
 46e:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <bToggle>
	buttons = PINC;		//Make a record of what the input of the Port C looked like
 472:	86 b1       	in	r24, 0x06	; 6
 474:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <buttons>
}
 478:	8f 91       	pop	r24
 47a:	0f 90       	pop	r0
 47c:	0f be       	out	0x3f, r0	; 63
 47e:	0f 90       	pop	r0
 480:	1f 90       	pop	r1
 482:	18 95       	reti

00000484 <__vector_25>:

ISR(ADC_vect)
{
 484:	1f 92       	push	r1
 486:	0f 92       	push	r0
 488:	0f b6       	in	r0, 0x3f	; 63
 48a:	0f 92       	push	r0
 48c:	11 24       	eor	r1, r1
 48e:	0b b6       	in	r0, 0x3b	; 59
 490:	0f 92       	push	r0
 492:	2f 93       	push	r18
 494:	3f 93       	push	r19
 496:	8f 93       	push	r24
 498:	9f 93       	push	r25
 49a:	ef 93       	push	r30
 49c:	ff 93       	push	r31
ADCSRA &= ~(1<<ADIE);      //disable ADC interrupt to prevent value update during the conversion
 49e:	ea e7       	ldi	r30, 0x7A	; 122
 4a0:	f0 e0       	ldi	r31, 0x00	; 0
 4a2:	80 81       	ld	r24, Z
 4a4:	87 7f       	andi	r24, 0xF7	; 247
 4a6:	80 83       	st	Z, r24

//ADCL must be read first, then ADCH, to ensure that the content of the Data Registers belongs to the same conversion
	if(pot_mux == 0)	
 4a8:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <pot_mux>
 4ac:	81 11       	cpse	r24, r1
 4ae:	20 c0       	rjmp	.+64     	; 0x4f0 <__vector_25+0x6c>
	{
		pot1 = ADCL;	   //Load the low byte of the ADC result
 4b0:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
 4b4:	90 e0       	ldi	r25, 0x00	; 0
 4b6:	90 93 1b 01 	sts	0x011B, r25	; 0x80011b <pot1+0x1>
 4ba:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pot1>
		pot1 += (ADCH<<8); //shift the high byte by 8bits to put the high byte in the variable
 4be:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
 4c2:	20 91 1a 01 	lds	r18, 0x011A	; 0x80011a <pot1>
 4c6:	30 91 1b 01 	lds	r19, 0x011B	; 0x80011b <pot1+0x1>
 4ca:	89 2f       	mov	r24, r25
 4cc:	90 e0       	ldi	r25, 0x00	; 0
 4ce:	98 2f       	mov	r25, r24
 4d0:	88 27       	eor	r24, r24
 4d2:	82 0f       	add	r24, r18
 4d4:	93 1f       	adc	r25, r19
 4d6:	90 93 1b 01 	sts	0x011B, r25	; 0x80011b <pot1+0x1>
 4da:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pot1>
		ADMUX &= (0b11100001); //Single ended input on ADC1
 4de:	ec e7       	ldi	r30, 0x7C	; 124
 4e0:	f0 e0       	ldi	r31, 0x00	; 0
 4e2:	80 81       	ld	r24, Z
 4e4:	81 7e       	andi	r24, 0xE1	; 225
 4e6:	80 83       	st	Z, r24
		pot_mux = 1;
 4e8:	81 e0       	ldi	r24, 0x01	; 1
 4ea:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pot_mux>
 4ee:	22 c0       	rjmp	.+68     	; 0x534 <__vector_25+0xb0>
	}

	else if(pot_mux == 1)
 4f0:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <pot_mux>
 4f4:	81 30       	cpi	r24, 0x01	; 1
 4f6:	f1 f4       	brne	.+60     	; 0x534 <__vector_25+0xb0>
	{
		pot2 = ADCL;	   //Load the low byte of the ADC result
 4f8:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
 4fc:	90 e0       	ldi	r25, 0x00	; 0
 4fe:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <pot2+0x1>
 502:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <pot2>
		pot2 += (ADCH<<8); //shift the high byte by 8bits to put the high byte in the variable
 506:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
 50a:	20 91 18 01 	lds	r18, 0x0118	; 0x800118 <pot2>
 50e:	30 91 19 01 	lds	r19, 0x0119	; 0x800119 <pot2+0x1>
 512:	89 2f       	mov	r24, r25
 514:	90 e0       	ldi	r25, 0x00	; 0
 516:	98 2f       	mov	r25, r24
 518:	88 27       	eor	r24, r24
 51a:	82 0f       	add	r24, r18
 51c:	93 1f       	adc	r25, r19
 51e:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <pot2+0x1>
 522:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <pot2>
		ADMUX &= (0b11100000); //Single ended input on ADC0
 526:	ec e7       	ldi	r30, 0x7C	; 124
 528:	f0 e0       	ldi	r31, 0x00	; 0
 52a:	80 81       	ld	r24, Z
 52c:	80 7e       	andi	r24, 0xE0	; 224
 52e:	80 83       	st	Z, r24
		pot_mux = 0;
 530:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <pot_mux>
	}
ADCSRA |= (1<<ADIE);      //re-enable ADC interrupt
 534:	ea e7       	ldi	r30, 0x7A	; 122
 536:	f0 e0       	ldi	r31, 0x00	; 0
 538:	80 81       	ld	r24, Z
 53a:	88 60       	ori	r24, 0x08	; 8
 53c:	80 83       	st	Z, r24
}
 53e:	ff 91       	pop	r31
 540:	ef 91       	pop	r30
 542:	9f 91       	pop	r25
 544:	8f 91       	pop	r24
 546:	3f 91       	pop	r19
 548:	2f 91       	pop	r18
 54a:	0f 90       	pop	r0
 54c:	0b be       	out	0x3b, r0	; 59
 54e:	0f 90       	pop	r0
 550:	0f be       	out	0x3f, r0	; 63
 552:	0f 90       	pop	r0
 554:	1f 90       	pop	r1
 556:	18 95       	reti

00000558 <__vector_11>:

ISR(TIMER1_CAPT_vect)
{
 558:	1f 92       	push	r1
 55a:	0f 92       	push	r0
 55c:	0f b6       	in	r0, 0x3f	; 63
 55e:	0f 92       	push	r0
 560:	11 24       	eor	r1, r1

}
 562:	0f 90       	pop	r0
 564:	0f be       	out	0x3f, r0	; 63
 566:	0f 90       	pop	r0
 568:	1f 90       	pop	r1
 56a:	18 95       	reti

0000056c <__vector_15>:

ISR(TIMER1_OVF_vect)
{
 56c:	1f 92       	push	r1
 56e:	0f 92       	push	r0
 570:	0f b6       	in	r0, 0x3f	; 63
 572:	0f 92       	push	r0
 574:	11 24       	eor	r1, r1

}
 576:	0f 90       	pop	r0
 578:	0f be       	out	0x3f, r0	; 63
 57a:	0f 90       	pop	r0
 57c:	1f 90       	pop	r1
 57e:	18 95       	reti

00000580 <__vector_31>:

ISR(TIMER3_OVF_vect)
{
 580:	1f 92       	push	r1
 582:	0f 92       	push	r0
 584:	0f b6       	in	r0, 0x3f	; 63
 586:	0f 92       	push	r0
 588:	11 24       	eor	r1, r1
 58a:	8f 93       	push	r24
 58c:	9f 93       	push	r25
	overflow3++;
 58e:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <overflow3>
 592:	90 91 1e 01 	lds	r25, 0x011E	; 0x80011e <overflow3+0x1>
 596:	01 96       	adiw	r24, 0x01	; 1
 598:	90 93 1e 01 	sts	0x011E, r25	; 0x80011e <overflow3+0x1>
 59c:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <overflow3>
 5a0:	9f 91       	pop	r25
 5a2:	8f 91       	pop	r24
 5a4:	0f 90       	pop	r0
 5a6:	0f be       	out	0x3f, r0	; 63
 5a8:	0f 90       	pop	r0
 5aa:	1f 90       	pop	r1
 5ac:	18 95       	reti

000005ae <usart1_init>:
 * specified in the ATMEGA128 baudrate setting.
 * \param baud The baudrate param from the ATMEGA32 datasheet.
 */
void usart1_init(unsigned int baudrate) {
	/* Set baud rate */
	UBRR1H = (unsigned char) (baudrate>>8);
 5ae:	90 93 cd 00 	sts	0x00CD, r25	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7e00cd>
	UBRR1L = (unsigned char) baudrate;
 5b2:	80 93 cc 00 	sts	0x00CC, r24	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7e00cc>
	/* Set frame format: 8data, no parity & 1 stop bits */
	UCSR1C = (0<<UMSEL0) | (0<<USBS0) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCSZ2);
 5b6:	86 e0       	ldi	r24, 0x06	; 6
 5b8:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__TEXT_REGION_LENGTH__+0x7e00ca>
	/* Enable receiver, transmitter and receive interrupt */
	UCSR1B = (1<<RXEN1) | (1<<TXEN1);// | (1<<RXCIE1);
 5bc:	88 e1       	ldi	r24, 0x18	; 24
 5be:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
 5c2:	08 95       	ret

000005c4 <usart1_transmit>:
 * Send a single character to the USART used for the communication bus
 * \param data The character you want to send
 */
unsigned char usart1_transmit(char  data ) {
	/* Wait for empty transmit buffer */
	while (!( UCSR1A & (1<<UDRE1)));
 5c4:	e8 ec       	ldi	r30, 0xC8	; 200
 5c6:	f0 e0       	ldi	r31, 0x00	; 0
 5c8:	90 81       	ld	r25, Z
 5ca:	95 ff       	sbrs	r25, 5
 5cc:	fd cf       	rjmp	.-6      	; 0x5c8 <usart1_transmit+0x4>
	/* Put data into buffer, sends the data */
	UDR1 = data;
 5ce:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
	return 0;
}
 5d2:	80 e0       	ldi	r24, 0x00	; 0
 5d4:	08 95       	ret

000005d6 <malloc>:
 5d6:	cf 93       	push	r28
 5d8:	df 93       	push	r29
 5da:	82 30       	cpi	r24, 0x02	; 2
 5dc:	91 05       	cpc	r25, r1
 5de:	10 f4       	brcc	.+4      	; 0x5e4 <malloc+0xe>
 5e0:	82 e0       	ldi	r24, 0x02	; 2
 5e2:	90 e0       	ldi	r25, 0x00	; 0
 5e4:	e0 91 23 01 	lds	r30, 0x0123	; 0x800123 <__flp>
 5e8:	f0 91 24 01 	lds	r31, 0x0124	; 0x800124 <__flp+0x1>
 5ec:	20 e0       	ldi	r18, 0x00	; 0
 5ee:	30 e0       	ldi	r19, 0x00	; 0
 5f0:	c0 e0       	ldi	r28, 0x00	; 0
 5f2:	d0 e0       	ldi	r29, 0x00	; 0
 5f4:	30 97       	sbiw	r30, 0x00	; 0
 5f6:	11 f1       	breq	.+68     	; 0x63c <malloc+0x66>
 5f8:	40 81       	ld	r20, Z
 5fa:	51 81       	ldd	r21, Z+1	; 0x01
 5fc:	48 17       	cp	r20, r24
 5fe:	59 07       	cpc	r21, r25
 600:	c0 f0       	brcs	.+48     	; 0x632 <malloc+0x5c>
 602:	48 17       	cp	r20, r24
 604:	59 07       	cpc	r21, r25
 606:	61 f4       	brne	.+24     	; 0x620 <malloc+0x4a>
 608:	82 81       	ldd	r24, Z+2	; 0x02
 60a:	93 81       	ldd	r25, Z+3	; 0x03
 60c:	20 97       	sbiw	r28, 0x00	; 0
 60e:	19 f0       	breq	.+6      	; 0x616 <malloc+0x40>
 610:	9b 83       	std	Y+3, r25	; 0x03
 612:	8a 83       	std	Y+2, r24	; 0x02
 614:	2b c0       	rjmp	.+86     	; 0x66c <malloc+0x96>
 616:	90 93 24 01 	sts	0x0124, r25	; 0x800124 <__flp+0x1>
 61a:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <__flp>
 61e:	26 c0       	rjmp	.+76     	; 0x66c <malloc+0x96>
 620:	21 15       	cp	r18, r1
 622:	31 05       	cpc	r19, r1
 624:	19 f0       	breq	.+6      	; 0x62c <malloc+0x56>
 626:	42 17       	cp	r20, r18
 628:	53 07       	cpc	r21, r19
 62a:	18 f4       	brcc	.+6      	; 0x632 <malloc+0x5c>
 62c:	9a 01       	movw	r18, r20
 62e:	be 01       	movw	r22, r28
 630:	df 01       	movw	r26, r30
 632:	ef 01       	movw	r28, r30
 634:	02 80       	ldd	r0, Z+2	; 0x02
 636:	f3 81       	ldd	r31, Z+3	; 0x03
 638:	e0 2d       	mov	r30, r0
 63a:	dc cf       	rjmp	.-72     	; 0x5f4 <malloc+0x1e>
 63c:	21 15       	cp	r18, r1
 63e:	31 05       	cpc	r19, r1
 640:	09 f1       	breq	.+66     	; 0x684 <malloc+0xae>
 642:	28 1b       	sub	r18, r24
 644:	39 0b       	sbc	r19, r25
 646:	24 30       	cpi	r18, 0x04	; 4
 648:	31 05       	cpc	r19, r1
 64a:	90 f4       	brcc	.+36     	; 0x670 <malloc+0x9a>
 64c:	12 96       	adiw	r26, 0x02	; 2
 64e:	8d 91       	ld	r24, X+
 650:	9c 91       	ld	r25, X
 652:	13 97       	sbiw	r26, 0x03	; 3
 654:	61 15       	cp	r22, r1
 656:	71 05       	cpc	r23, r1
 658:	21 f0       	breq	.+8      	; 0x662 <malloc+0x8c>
 65a:	fb 01       	movw	r30, r22
 65c:	93 83       	std	Z+3, r25	; 0x03
 65e:	82 83       	std	Z+2, r24	; 0x02
 660:	04 c0       	rjmp	.+8      	; 0x66a <malloc+0x94>
 662:	90 93 24 01 	sts	0x0124, r25	; 0x800124 <__flp+0x1>
 666:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <__flp>
 66a:	fd 01       	movw	r30, r26
 66c:	32 96       	adiw	r30, 0x02	; 2
 66e:	44 c0       	rjmp	.+136    	; 0x6f8 <malloc+0x122>
 670:	fd 01       	movw	r30, r26
 672:	e2 0f       	add	r30, r18
 674:	f3 1f       	adc	r31, r19
 676:	81 93       	st	Z+, r24
 678:	91 93       	st	Z+, r25
 67a:	22 50       	subi	r18, 0x02	; 2
 67c:	31 09       	sbc	r19, r1
 67e:	2d 93       	st	X+, r18
 680:	3c 93       	st	X, r19
 682:	3a c0       	rjmp	.+116    	; 0x6f8 <malloc+0x122>
 684:	20 91 21 01 	lds	r18, 0x0121	; 0x800121 <__brkval>
 688:	30 91 22 01 	lds	r19, 0x0122	; 0x800122 <__brkval+0x1>
 68c:	23 2b       	or	r18, r19
 68e:	41 f4       	brne	.+16     	; 0x6a0 <malloc+0xca>
 690:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
 694:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
 698:	30 93 22 01 	sts	0x0122, r19	; 0x800122 <__brkval+0x1>
 69c:	20 93 21 01 	sts	0x0121, r18	; 0x800121 <__brkval>
 6a0:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
 6a4:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
 6a8:	21 15       	cp	r18, r1
 6aa:	31 05       	cpc	r19, r1
 6ac:	41 f4       	brne	.+16     	; 0x6be <malloc+0xe8>
 6ae:	2d b7       	in	r18, 0x3d	; 61
 6b0:	3e b7       	in	r19, 0x3e	; 62
 6b2:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
 6b6:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
 6ba:	24 1b       	sub	r18, r20
 6bc:	35 0b       	sbc	r19, r21
 6be:	e0 91 21 01 	lds	r30, 0x0121	; 0x800121 <__brkval>
 6c2:	f0 91 22 01 	lds	r31, 0x0122	; 0x800122 <__brkval+0x1>
 6c6:	e2 17       	cp	r30, r18
 6c8:	f3 07       	cpc	r31, r19
 6ca:	a0 f4       	brcc	.+40     	; 0x6f4 <malloc+0x11e>
 6cc:	2e 1b       	sub	r18, r30
 6ce:	3f 0b       	sbc	r19, r31
 6d0:	28 17       	cp	r18, r24
 6d2:	39 07       	cpc	r19, r25
 6d4:	78 f0       	brcs	.+30     	; 0x6f4 <malloc+0x11e>
 6d6:	ac 01       	movw	r20, r24
 6d8:	4e 5f       	subi	r20, 0xFE	; 254
 6da:	5f 4f       	sbci	r21, 0xFF	; 255
 6dc:	24 17       	cp	r18, r20
 6de:	35 07       	cpc	r19, r21
 6e0:	48 f0       	brcs	.+18     	; 0x6f4 <malloc+0x11e>
 6e2:	4e 0f       	add	r20, r30
 6e4:	5f 1f       	adc	r21, r31
 6e6:	50 93 22 01 	sts	0x0122, r21	; 0x800122 <__brkval+0x1>
 6ea:	40 93 21 01 	sts	0x0121, r20	; 0x800121 <__brkval>
 6ee:	81 93       	st	Z+, r24
 6f0:	91 93       	st	Z+, r25
 6f2:	02 c0       	rjmp	.+4      	; 0x6f8 <malloc+0x122>
 6f4:	e0 e0       	ldi	r30, 0x00	; 0
 6f6:	f0 e0       	ldi	r31, 0x00	; 0
 6f8:	cf 01       	movw	r24, r30
 6fa:	df 91       	pop	r29
 6fc:	cf 91       	pop	r28
 6fe:	08 95       	ret

00000700 <free>:
 700:	0f 93       	push	r16
 702:	1f 93       	push	r17
 704:	cf 93       	push	r28
 706:	df 93       	push	r29
 708:	00 97       	sbiw	r24, 0x00	; 0
 70a:	09 f4       	brne	.+2      	; 0x70e <free+0xe>
 70c:	8c c0       	rjmp	.+280    	; 0x826 <free+0x126>
 70e:	fc 01       	movw	r30, r24
 710:	32 97       	sbiw	r30, 0x02	; 2
 712:	13 82       	std	Z+3, r1	; 0x03
 714:	12 82       	std	Z+2, r1	; 0x02
 716:	00 91 23 01 	lds	r16, 0x0123	; 0x800123 <__flp>
 71a:	10 91 24 01 	lds	r17, 0x0124	; 0x800124 <__flp+0x1>
 71e:	01 15       	cp	r16, r1
 720:	11 05       	cpc	r17, r1
 722:	81 f4       	brne	.+32     	; 0x744 <free+0x44>
 724:	20 81       	ld	r18, Z
 726:	31 81       	ldd	r19, Z+1	; 0x01
 728:	82 0f       	add	r24, r18
 72a:	93 1f       	adc	r25, r19
 72c:	20 91 21 01 	lds	r18, 0x0121	; 0x800121 <__brkval>
 730:	30 91 22 01 	lds	r19, 0x0122	; 0x800122 <__brkval+0x1>
 734:	28 17       	cp	r18, r24
 736:	39 07       	cpc	r19, r25
 738:	79 f5       	brne	.+94     	; 0x798 <free+0x98>
 73a:	f0 93 22 01 	sts	0x0122, r31	; 0x800122 <__brkval+0x1>
 73e:	e0 93 21 01 	sts	0x0121, r30	; 0x800121 <__brkval>
 742:	71 c0       	rjmp	.+226    	; 0x826 <free+0x126>
 744:	d8 01       	movw	r26, r16
 746:	40 e0       	ldi	r20, 0x00	; 0
 748:	50 e0       	ldi	r21, 0x00	; 0
 74a:	ae 17       	cp	r26, r30
 74c:	bf 07       	cpc	r27, r31
 74e:	50 f4       	brcc	.+20     	; 0x764 <free+0x64>
 750:	12 96       	adiw	r26, 0x02	; 2
 752:	2d 91       	ld	r18, X+
 754:	3c 91       	ld	r19, X
 756:	13 97       	sbiw	r26, 0x03	; 3
 758:	ad 01       	movw	r20, r26
 75a:	21 15       	cp	r18, r1
 75c:	31 05       	cpc	r19, r1
 75e:	09 f1       	breq	.+66     	; 0x7a2 <free+0xa2>
 760:	d9 01       	movw	r26, r18
 762:	f3 cf       	rjmp	.-26     	; 0x74a <free+0x4a>
 764:	9d 01       	movw	r18, r26
 766:	da 01       	movw	r26, r20
 768:	33 83       	std	Z+3, r19	; 0x03
 76a:	22 83       	std	Z+2, r18	; 0x02
 76c:	60 81       	ld	r22, Z
 76e:	71 81       	ldd	r23, Z+1	; 0x01
 770:	86 0f       	add	r24, r22
 772:	97 1f       	adc	r25, r23
 774:	82 17       	cp	r24, r18
 776:	93 07       	cpc	r25, r19
 778:	69 f4       	brne	.+26     	; 0x794 <free+0x94>
 77a:	ec 01       	movw	r28, r24
 77c:	28 81       	ld	r18, Y
 77e:	39 81       	ldd	r19, Y+1	; 0x01
 780:	26 0f       	add	r18, r22
 782:	37 1f       	adc	r19, r23
 784:	2e 5f       	subi	r18, 0xFE	; 254
 786:	3f 4f       	sbci	r19, 0xFF	; 255
 788:	31 83       	std	Z+1, r19	; 0x01
 78a:	20 83       	st	Z, r18
 78c:	8a 81       	ldd	r24, Y+2	; 0x02
 78e:	9b 81       	ldd	r25, Y+3	; 0x03
 790:	93 83       	std	Z+3, r25	; 0x03
 792:	82 83       	std	Z+2, r24	; 0x02
 794:	45 2b       	or	r20, r21
 796:	29 f4       	brne	.+10     	; 0x7a2 <free+0xa2>
 798:	f0 93 24 01 	sts	0x0124, r31	; 0x800124 <__flp+0x1>
 79c:	e0 93 23 01 	sts	0x0123, r30	; 0x800123 <__flp>
 7a0:	42 c0       	rjmp	.+132    	; 0x826 <free+0x126>
 7a2:	13 96       	adiw	r26, 0x03	; 3
 7a4:	fc 93       	st	X, r31
 7a6:	ee 93       	st	-X, r30
 7a8:	12 97       	sbiw	r26, 0x02	; 2
 7aa:	ed 01       	movw	r28, r26
 7ac:	49 91       	ld	r20, Y+
 7ae:	59 91       	ld	r21, Y+
 7b0:	9e 01       	movw	r18, r28
 7b2:	24 0f       	add	r18, r20
 7b4:	35 1f       	adc	r19, r21
 7b6:	e2 17       	cp	r30, r18
 7b8:	f3 07       	cpc	r31, r19
 7ba:	71 f4       	brne	.+28     	; 0x7d8 <free+0xd8>
 7bc:	80 81       	ld	r24, Z
 7be:	91 81       	ldd	r25, Z+1	; 0x01
 7c0:	84 0f       	add	r24, r20
 7c2:	95 1f       	adc	r25, r21
 7c4:	02 96       	adiw	r24, 0x02	; 2
 7c6:	11 96       	adiw	r26, 0x01	; 1
 7c8:	9c 93       	st	X, r25
 7ca:	8e 93       	st	-X, r24
 7cc:	82 81       	ldd	r24, Z+2	; 0x02
 7ce:	93 81       	ldd	r25, Z+3	; 0x03
 7d0:	13 96       	adiw	r26, 0x03	; 3
 7d2:	9c 93       	st	X, r25
 7d4:	8e 93       	st	-X, r24
 7d6:	12 97       	sbiw	r26, 0x02	; 2
 7d8:	e0 e0       	ldi	r30, 0x00	; 0
 7da:	f0 e0       	ldi	r31, 0x00	; 0
 7dc:	d8 01       	movw	r26, r16
 7de:	12 96       	adiw	r26, 0x02	; 2
 7e0:	8d 91       	ld	r24, X+
 7e2:	9c 91       	ld	r25, X
 7e4:	13 97       	sbiw	r26, 0x03	; 3
 7e6:	00 97       	sbiw	r24, 0x00	; 0
 7e8:	19 f0       	breq	.+6      	; 0x7f0 <free+0xf0>
 7ea:	f8 01       	movw	r30, r16
 7ec:	8c 01       	movw	r16, r24
 7ee:	f6 cf       	rjmp	.-20     	; 0x7dc <free+0xdc>
 7f0:	8d 91       	ld	r24, X+
 7f2:	9c 91       	ld	r25, X
 7f4:	98 01       	movw	r18, r16
 7f6:	2e 5f       	subi	r18, 0xFE	; 254
 7f8:	3f 4f       	sbci	r19, 0xFF	; 255
 7fa:	82 0f       	add	r24, r18
 7fc:	93 1f       	adc	r25, r19
 7fe:	20 91 21 01 	lds	r18, 0x0121	; 0x800121 <__brkval>
 802:	30 91 22 01 	lds	r19, 0x0122	; 0x800122 <__brkval+0x1>
 806:	28 17       	cp	r18, r24
 808:	39 07       	cpc	r19, r25
 80a:	69 f4       	brne	.+26     	; 0x826 <free+0x126>
 80c:	30 97       	sbiw	r30, 0x00	; 0
 80e:	29 f4       	brne	.+10     	; 0x81a <free+0x11a>
 810:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <__flp+0x1>
 814:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <__flp>
 818:	02 c0       	rjmp	.+4      	; 0x81e <free+0x11e>
 81a:	13 82       	std	Z+3, r1	; 0x03
 81c:	12 82       	std	Z+2, r1	; 0x02
 81e:	10 93 22 01 	sts	0x0122, r17	; 0x800122 <__brkval+0x1>
 822:	00 93 21 01 	sts	0x0121, r16	; 0x800121 <__brkval>
 826:	df 91       	pop	r29
 828:	cf 91       	pop	r28
 82a:	1f 91       	pop	r17
 82c:	0f 91       	pop	r16
 82e:	08 95       	ret

00000830 <strcat>:
 830:	fb 01       	movw	r30, r22
 832:	dc 01       	movw	r26, r24
 834:	0d 90       	ld	r0, X+
 836:	00 20       	and	r0, r0
 838:	e9 f7       	brne	.-6      	; 0x834 <strcat+0x4>
 83a:	11 97       	sbiw	r26, 0x01	; 1
 83c:	01 90       	ld	r0, Z+
 83e:	0d 92       	st	X+, r0
 840:	00 20       	and	r0, r0
 842:	e1 f7       	brne	.-8      	; 0x83c <strcat+0xc>
 844:	08 95       	ret

00000846 <__itoa_ncheck>:
 846:	bb 27       	eor	r27, r27
 848:	4a 30       	cpi	r20, 0x0A	; 10
 84a:	31 f4       	brne	.+12     	; 0x858 <__itoa_ncheck+0x12>
 84c:	99 23       	and	r25, r25
 84e:	22 f4       	brpl	.+8      	; 0x858 <__itoa_ncheck+0x12>
 850:	bd e2       	ldi	r27, 0x2D	; 45
 852:	90 95       	com	r25
 854:	81 95       	neg	r24
 856:	9f 4f       	sbci	r25, 0xFF	; 255
 858:	01 c0       	rjmp	.+2      	; 0x85c <__utoa_common>

0000085a <__utoa_ncheck>:
 85a:	bb 27       	eor	r27, r27

0000085c <__utoa_common>:
 85c:	fb 01       	movw	r30, r22
 85e:	55 27       	eor	r21, r21
 860:	aa 27       	eor	r26, r26
 862:	88 0f       	add	r24, r24
 864:	99 1f       	adc	r25, r25
 866:	aa 1f       	adc	r26, r26
 868:	a4 17       	cp	r26, r20
 86a:	10 f0       	brcs	.+4      	; 0x870 <__utoa_common+0x14>
 86c:	a4 1b       	sub	r26, r20
 86e:	83 95       	inc	r24
 870:	50 51       	subi	r21, 0x10	; 16
 872:	b9 f7       	brne	.-18     	; 0x862 <__utoa_common+0x6>
 874:	a0 5d       	subi	r26, 0xD0	; 208
 876:	aa 33       	cpi	r26, 0x3A	; 58
 878:	08 f0       	brcs	.+2      	; 0x87c <__utoa_common+0x20>
 87a:	a9 5d       	subi	r26, 0xD9	; 217
 87c:	a1 93       	st	Z+, r26
 87e:	00 97       	sbiw	r24, 0x00	; 0
 880:	79 f7       	brne	.-34     	; 0x860 <__utoa_common+0x4>
 882:	b1 11       	cpse	r27, r1
 884:	b1 93       	st	Z+, r27
 886:	11 92       	st	Z+, r1
 888:	cb 01       	movw	r24, r22
 88a:	00 c0       	rjmp	.+0      	; 0x88c <strrev>

0000088c <strrev>:
 88c:	dc 01       	movw	r26, r24
 88e:	fc 01       	movw	r30, r24
 890:	67 2f       	mov	r22, r23
 892:	71 91       	ld	r23, Z+
 894:	77 23       	and	r23, r23
 896:	e1 f7       	brne	.-8      	; 0x890 <strrev+0x4>
 898:	32 97       	sbiw	r30, 0x02	; 2
 89a:	04 c0       	rjmp	.+8      	; 0x8a4 <strrev+0x18>
 89c:	7c 91       	ld	r23, X
 89e:	6d 93       	st	X+, r22
 8a0:	70 83       	st	Z, r23
 8a2:	62 91       	ld	r22, -Z
 8a4:	ae 17       	cp	r26, r30
 8a6:	bf 07       	cpc	r27, r31
 8a8:	c8 f3       	brcs	.-14     	; 0x89c <strrev+0x10>
 8aa:	08 95       	ret

000008ac <_exit>:
 8ac:	f8 94       	cli

000008ae <__stop_program>:
 8ae:	ff cf       	rjmp	.-2      	; 0x8ae <__stop_program>
