# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do funct_gen_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS\ module/1.1 {C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ddfs
# 
# Top level modules:
# 	ddfs
# vlog -vlog01compat -work work +incdir+C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS\ module/1.1 {C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module freq_divider
# 
# Top level modules:
# 	freq_divider
# vlog -vlog01compat -work work +incdir+C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS\ module/1.1 {C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/sin_lut.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sin_lut
# 
# Top level modules:
# 	sin_lut
# 
# vlog -vlog01compat -work work +incdir+C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS\ module/1.1 {C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/tb_ddfs.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_ddfs
# 
# Top level modules:
# 	tb_ddfs
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  tb_ddfs
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_ddfs 
# Loading work.tb_ddfs
# Loading work.ddfs
# Loading work.sin_lut
# Loading work.freq_divider
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Tonarini Tommaso  Hostname: MSI-TT  ProcessID: 3700
# 
#           Attempting to use alternate WLF file "./wlftvaaj96".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftvaaj96
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module tb_ddfs at C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/tb_ddfs.v line 180
# Simulation Breakpoint: Break in Module tb_ddfs at C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/tb_ddfs.v line 180
# MACRO ./funct_gen_run_msim_rtl_verilog.do PAUSED at line 19
