You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB



[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: BLOCK_M/N/K selection.

Metrics:
- sm__warps_active.avg.pct_of_peak_sustained_active (>50%)

Rules:
- BLOCK_* must be powers of 2
- Tensor Core: BLOCK_M/N multiple of 16, BLOCK_K multiple of 8 (preference)
- FP32: M/N ∈ {32,64,128,256}, K ∈ {16,32,64}
- Avoid oversized tiles (mask waste)
- Keep baseline tile if unsure

Autotune:
- 2–4 configs max
- Autotune ONLY on @triton.jit kernel



[CURRENT CODE]
```python
import torch
import torch.nn as nn
import torch.nn.functional as F
import triton
import triton.language as tl


@triton.jit
def conv1x1_fwd_kernel(
    x_ptr,  # *[N, C_in, H, W]
    w_ptr,  # *[C_out, C_in, 1, 1] (treated as [C_out, C_in])
    b_ptr,  # *[C_out] (ignored if HAS_BIAS == False)
    y_ptr,  # *[N, C_out, H, W]
    N, C_in, H, W, C_out,
    stride_xn, stride_xc, stride_xh, stride_xw,
    stride_wn, stride_wc,
    stride_yn, stride_yc, stride_yh, stride_yw,
    BLOCK_M: tl.constexpr,  # tile over M = N * H * W
    BLOCK_N: tl.constexpr,  # tile over C_out
    BLOCK_K: tl.constexpr,  # tile over C_in (reduction)
    HAS_BIAS: tl.constexpr,
):
    # Program IDs for 2D launch grid
    pid_m = tl.program_id(axis=0)  # along M (N * H * W)
    pid_n = tl.program_id(axis=1)  # along C_out

    # Offsets along the flattened spatial-batch dimension and output channels
    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)  # [BM]
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)  # [BN]

    M = N * H * W
    mask_m = offs_m < M
    mask_n = offs_n < C_out

    # Decode flat M index -> (n_idx, oh, ow)
    ohw = H * W
    n_idx = offs_m // ohw
    hw_idx = offs_m % ohw
    oh = hw_idx // W
    ow = hw_idx % W

    # Shape them for broadcast: [BM, 1] / [1, BN]
    n_idx = n_idx[:, None]
    oh = oh[:, None]
    ow = ow[:, None]
    offs_n_b = offs_n[None, :]

    # Accumulator in FP32 for better accuracy
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # Loop over input channels (reduction dimension)
    for k0 in range(0, C_in, BLOCK_K):
        offs_k = k0 + tl.arange(0, BLOCK_K)  # [BK]
        mask_k = offs_k < C_in

        offs_k_col = offs_k[None, :]  # [1, BK]  (for x, varying across columns)
        offs_k_row = offs_k[:, None]  # [BK, 1]  (for w, varying across rows)

        # x[n_idx, offs_k, oh, ow] -> [BM, BK]
        ptrs_x = (
            x_ptr
            + n_idx * stride_xn
            + offs_k_col * stride_xc
            + oh * stride_xh
            + ow * stride_xw
        )

        # w[offs_n, offs_k] -> [BK, BN]
        ptrs_w = (
            w_ptr
            + offs_n_b * stride_wn
            + offs_k_row * stride_wc
        )

        mask_x = mask_m[:, None] & mask_k[None, :]
        mask_w = mask_k[:, None] & mask_n[None, :]

        a = tl.load(ptrs_x, mask=mask_x, other=0.0)
        b = tl.load(ptrs_w, mask=mask_w, other=0.0)

        # GEMM: [BM, BK] x [BK, BN] -> [BM, BN]
        acc += tl.dot(a, b)

    # Optional bias add: y += bias[cout]
    if HAS_BIAS:
        bias_vals = tl.load(b_ptr + offs_n, mask=mask_n, other=0.0)
        bias_vals = bias_vals.to(tl.float32)
        acc += bias_vals[None, :]

    # Store to y[n_idx, offs_n, oh, ow]
    ptrs_y = (
        y_ptr
        + n_idx * stride_yn
        + offs_n_b * stride_yc
        + oh * stride_yh
        + ow * stride_yw
    )
    mask_y = mask_m[:, None] & mask_n[None, :]
    tl.store(ptrs_y, acc, mask=mask_y)


def triton_pointwise_conv2d_1x1(
    x: torch.Tensor,
    weight: torch.Tensor,
    bias: torch.Tensor | None = None,
) -> torch.Tensor:
    """
    Pointwise 1x1 Conv2d implemented as a fused GEMM over (N*H*W, C_in) x (C_in, C_out).

    x:      [N, C_in, H, W]  (CUDA tensor)
    weight: [C_out, C_in, 1, 1] (CUDA tensor)
    bias:   [C_out] or None
    """
    assert x.is_cuda, "Input must be on CUDA for Triton kernel."
    assert weight.is_cuda, "Weight must be on CUDA for Triton kernel."
    assert x.ndim == 4
    assert weight.ndim == 4
    N, C_in, H, W = x.shape
    C_out = weight.shape[0]
    assert weight.shape[1] == C_in
    assert weight.shape[2] == 1 and weight.shape[3] == 1

    # Allocate output
    y = torch.empty((N, C_out, H, W), device=x.device, dtype=x.dtype)

    M = N * H * W

    # Tile sizes tuned for large conv1x1 workloads
    BLOCK_M = 128
    BLOCK_N = 128
    BLOCK_K = 32

    grid = lambda META: (
        triton.cdiv(M, META["BLOCK_M"]),
        triton.cdiv(C_out, META["BLOCK_N"]),
    )

    has_bias = bias is not None
    # Dummy pointer if no bias; kernel will never dereference when HAS_BIAS=False
    b_ptr = bias if has_bias else weight

    conv1x1_fwd_kernel[grid](
        x,
        weight,
        b_ptr,
        y,
        N,
        C_in,
        H,
        W,
        C_out,
        x.stride(0),
        x.stride(1),
        x.stride(2),
        x.stride(3),
        weight.stride(0),
        weight.stride(1),
        y.stride(0),
        y.stride(1),
        y.stride(2),
        y.stride(3),
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
        BLOCK_K=BLOCK_K,
        HAS_BIAS=has_bias,
        num_warps=8,
        num_stages=2,
    )

    return y


class ModelNew(nn.Module):
    """
    Triton-accelerated pointwise 1x1 Conv2d replacement.

    Args:
        in_channels (int): Number of channels in the input tensor.
        out_channels (int): Number of channels produced by the convolution.
        bias (bool, optional): If True, includes a learnable bias. Defaults to False.
    """

    def __init__(self, in_channels: int, out_channels: int, bias: bool = False):
        super().__init__()
        # Use nn.Conv2d to manage parameters (weights & bias)
        self.conv = nn.Conv2d(
            in_channels,
            out_channels,
            kernel_size=1,
            stride=1,
            padding=0,
            bias=bias,
        )

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        """
        x: [batch_size, in_channels, height, width]
        Returns: [batch_size, out_channels, height, width]
        """
        # CPU path: just use PyTorch Conv2d
        if not x.is_cuda:
            return self.conv(x)

        # Try Triton implementation on CUDA
        try:
            return triton_pointwise_conv2d_1x1(x, self.conv.weight, self.conv.bias)
        except RuntimeError as e:
            # Robust fallback if GPU OOM occurs: run on CPU to ensure correctness.
            msg = str(e).lower()
            if "out of memory" not in msg:
                raise

            # Move computation to CPU without further stressing GPU memory.
            x_cpu = x.detach().cpu()
            w_cpu = self.conv.weight.detach().cpu()
            b_cpu = (
                self.conv.bias.detach().cpu()
                if self.conv.bias is not None
                else None
            )
            y_cpu = F.conv2d(x_cpu, w_cpu, b_cpu, stride=1, padding=0)
            return y_cpu
```

[NCU PROFILING METRICS]
{
  "conv1x1_fwd_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 14.16,
    "launch__grid_size": 131072,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 16.57,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 90.79,
    "lts__t_sector_hit_rate.pct": 75.0
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
