# RISC-V based CPU
This repository contains all the information needed to build your RISC-V pipelined core, which has support of base interger RV32I instruction format using TL-Verilog on makerchip platform

# Table of Contents
Introduction To RISC-V ISA
Compiler Toolchain
Application Binary Interface
RTL Design Using TL-Verilog and MakerChip
Designing a Simple Calculator
Pipelining the Calculator
Adding Validity to Calculator
Basic RISC-V Core
Program Counter and Instruction Fetch
Instruction Decode and Read Register File
Execute Instruction and Write Register File
Pipelined RISC-V Core
Final 4-Stage RISC-V Core
Final RISC-V Core
Code Comparison
Future Work
References
Acknowledgement
