$date
	Thu Aug 21 17:33:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_jk_ff $end
$scope module uut $end
$var wire 1 ! clear $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var reg 1 % q $end
$var reg 1 & qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#5000
$dumpvars
1&
0%
1$
0#
1"
1!
$end
#6000
0$
1#
#7000
1$
#8000
0$
0#
#9000
1$
#10000
0$
1#
0"
#11000
1$
#12000
0$
0#
#13000
1$
#14000
0$
1#
#15000
0&
1%
1$
1"
#16000
0$
0#
#17000
1$
#18000
0$
1#
#19000
1$
#20000
0$
0#
0"
#21000
1$
#22000
0$
1#
#23000
1$
#24000
0$
0#
#25000
1&
0%
1$
1"
#26000
0$
1#
#27000
1$
#28000
0$
0#
#29000
1$
#30000
0$
1#
0"
#31000
1$
#32000
0$
0#
#33000
1$
#34000
0$
1#
#35000
0&
1%
1$
1"
#36000
0$
0#
#37000
1$
#38000
0$
1#
#39000
1$
#40000
0$
0#
0"
#41000
1$
#42000
0$
1#
#43000
1$
#44000
0$
0#
#45000
1&
0%
1$
1"
#46000
0$
1#
#47000
1$
#48000
0$
0#
#49000
1$
#50000
0$
1#
0"
#51000
1$
#52000
0$
0#
#53000
1$
#54000
0$
1#
#55000
0&
1%
1$
1"
#56000
0$
0#
#57000
1$
#58000
0$
1#
#59000
1$
#60000
0$
0#
0"
#61000
1$
#62000
0$
1#
#63000
1$
#64000
0$
0#
#65000
1&
0%
1$
1"
#66000
0$
1#
#67000
1$
#68000
0$
0#
#69000
1$
#70000
0$
1#
0"
#71000
1$
#72000
0$
0#
#73000
1$
#74000
0$
1#
#75000
0&
1%
1$
1"
#76000
0$
0#
#77000
1$
#78000
0$
1#
#79000
1$
#80000
0$
0#
0"
#81000
1$
#82000
0$
1#
#83000
1$
#84000
0$
0#
#85000
1&
0%
1$
1"
#86000
0$
1#
#87000
1$
#88000
0$
0#
#89000
1$
#90000
0$
1#
0"
#91000
1$
#92000
0$
0#
#93000
1$
#94000
0$
1#
#95000
0&
1%
1$
1"
#96000
0$
0#
#97000
1$
#98000
0$
1#
#99000
1$
#100000
0$
0#
0"
