http://alexforencich.com/wiki/en/verilog/axis/readme
https://github.com/ucsdsysnet/corundum



https://github.com/alexforencich/verilog-pcie   //only ultrascale :(





//sdram controller!
https://www.reddit.com/r/FPGA/comments/hrdnkb/anybody_out_there_familiar_with_sdram_controllers/

