<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS_Archi.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLA_16bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLA_16bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLA_16bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLA_16bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_16bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLA_16bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLA_16bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLA_16bit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_16bit_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLA_16bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CLA_16bit_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA_16bit_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLA_4bit_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLA_8bit_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DRAP_IFETCH_ADDER_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DRAP_Ifetch_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DRAP_Imemory_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DRAP_Imemory_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DRAP_PC_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DRAP_REGFILE.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DRAP_REGFILE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DRAP_REGFILE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DRAP_REGFILE.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DRAP_REGFILE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DRAP_REGFILE.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DRAP_REGFILE.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DRAP_REGFILE.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DRAP_REGFILE.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DRAP_REGFILE.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DRAP_REGFILE.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DRAP_REGFILE.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DRAP_REGFILE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DRAP_REGFILE.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="DRAP_REGFILE.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DRAP_REGFILE.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DRAP_REGFILE.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DRAP_REGFILE.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DRAP_REGFILE.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DRAP_REGFILE.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DRAP_REGFILE_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DRAP_REGFILE_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DRAP_REGFILE_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DRAP_REGFILE_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DRAP_REGFILE_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DRAP_REGFILE_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DRAP_REGFILE_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DRAP_REGFILE_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DRAP_REGFILE_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DRAP_REGFILE_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DRAP_REGFILE_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DRAP_REGFILE_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DRAP_REGFILE_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DRAP_REGFILE_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DRAP_REGFILE_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DRAP_REGFILE_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DRAP_REGFILE_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Ifetch_mux1_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LAC_32bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_24bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu_32bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu_32bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu_32bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_32bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_32bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_32bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu_32bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu_32bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_32bit_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_32bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu_32bit_lac.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu_32bit_lac.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu_32bit_lac.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_32bit_lac.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_32bit_lac.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_32bit_lac.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu_32bit_lac.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu_32bit_lac.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_32bit_lac_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_32bit_lac_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_32bit_lac_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_32bit_lac_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_32bit_lac_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_32bit_lac_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_32bit_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_32bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_32bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux4_1_32bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/DRAP_REGFILE_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/DRAP_REGFILE_synthesis.v"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shiftl2_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_alu_1bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_alu_4bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_mux4_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1393134739" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1393134739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393348153" xil_pn:in_ck="3638825579221641113" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1393348152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DRAP_ALI.v"/>
      <outfile xil_pn:name="DRAP_Dmemory.v"/>
      <outfile xil_pn:name="DRAP_Dmemory_tb.v"/>
      <outfile xil_pn:name="DRAP_IFETCH_ADDER.v"/>
      <outfile xil_pn:name="DRAP_IFETCH_ADDER_tb.v"/>
      <outfile xil_pn:name="DRAP_Ifetch.v"/>
      <outfile xil_pn:name="DRAP_Ifetch_tb.v"/>
      <outfile xil_pn:name="DRAP_Imemory.v"/>
      <outfile xil_pn:name="DRAP_Imemory_tb.v"/>
      <outfile xil_pn:name="DRAP_Irom.v"/>
      <outfile xil_pn:name="DRAP_PC.v"/>
      <outfile xil_pn:name="DRAP_PC_tb.v"/>
      <outfile xil_pn:name="DRAP_REGFILE.v"/>
      <outfile xil_pn:name="DRAP_REGFILE_tb.v"/>
      <outfile xil_pn:name="DRAP_mux2to1.v"/>
      <outfile xil_pn:name="DRAP_shiftl2.v"/>
      <outfile xil_pn:name="DRAP_shiftleft2.v"/>
      <outfile xil_pn:name="Ifetch_mux1_tb.v"/>
      <outfile xil_pn:name="LAC_16bit.v"/>
      <outfile xil_pn:name="LAC_32bit.v"/>
      <outfile xil_pn:name="LAC_32bit_tb.v"/>
      <outfile xil_pn:name="alu_16bit.v"/>
      <outfile xil_pn:name="alu_1bit.v"/>
      <outfile xil_pn:name="alu_1bit_cla.v"/>
      <outfile xil_pn:name="alu_24bit.v"/>
      <outfile xil_pn:name="alu_24bit_tb.v"/>
      <outfile xil_pn:name="alu_32bit.v"/>
      <outfile xil_pn:name="alu_32bit_lac.v"/>
      <outfile xil_pn:name="alu_32bit_lac_tb.v"/>
      <outfile xil_pn:name="alu_32bit_tb.v"/>
      <outfile xil_pn:name="alu_4bit.v"/>
      <outfile xil_pn:name="alu_4bit_cla.v"/>
      <outfile xil_pn:name="alu_4bit_upper.v"/>
      <outfile xil_pn:name="alu_8bit.v"/>
      <outfile xil_pn:name="alu_last_bit.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="mux2_1.v"/>
      <outfile xil_pn:name="mux2_1_32bit.v"/>
      <outfile xil_pn:name="mux2_1_4bit.v"/>
      <outfile xil_pn:name="mux4_1.v"/>
      <outfile xil_pn:name="mux4_1_32bit.v"/>
      <outfile xil_pn:name="mux4_1_32bit_tb.v"/>
      <outfile xil_pn:name="mux4_1_4bit.v"/>
      <outfile xil_pn:name="shiftl2_tb.v"/>
      <outfile xil_pn:name="tb_alu_1bit.v"/>
      <outfile xil_pn:name="tb_alu_4bit.v"/>
      <outfile xil_pn:name="tb_full_adder.v"/>
      <outfile xil_pn:name="tb_mux2_1.v"/>
      <outfile xil_pn:name="tb_mux4_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1393348153" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6052609921494119520" xil_pn:start_ts="1393348153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393348153" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1330381906672530594" xil_pn:start_ts="1393348153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393346978" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3338216217607793351" xil_pn:start_ts="1393346978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1393348153" xil_pn:in_ck="3638825579221641113" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1393348153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DRAP_ALI.v"/>
      <outfile xil_pn:name="DRAP_Dmemory.v"/>
      <outfile xil_pn:name="DRAP_Dmemory_tb.v"/>
      <outfile xil_pn:name="DRAP_IFETCH_ADDER.v"/>
      <outfile xil_pn:name="DRAP_IFETCH_ADDER_tb.v"/>
      <outfile xil_pn:name="DRAP_Ifetch.v"/>
      <outfile xil_pn:name="DRAP_Ifetch_tb.v"/>
      <outfile xil_pn:name="DRAP_Imemory.v"/>
      <outfile xil_pn:name="DRAP_Imemory_tb.v"/>
      <outfile xil_pn:name="DRAP_Irom.v"/>
      <outfile xil_pn:name="DRAP_PC.v"/>
      <outfile xil_pn:name="DRAP_PC_tb.v"/>
      <outfile xil_pn:name="DRAP_REGFILE.v"/>
      <outfile xil_pn:name="DRAP_REGFILE_tb.v"/>
      <outfile xil_pn:name="DRAP_mux2to1.v"/>
      <outfile xil_pn:name="DRAP_shiftl2.v"/>
      <outfile xil_pn:name="DRAP_shiftleft2.v"/>
      <outfile xil_pn:name="Ifetch_mux1_tb.v"/>
      <outfile xil_pn:name="LAC_16bit.v"/>
      <outfile xil_pn:name="LAC_32bit.v"/>
      <outfile xil_pn:name="LAC_32bit_tb.v"/>
      <outfile xil_pn:name="alu_16bit.v"/>
      <outfile xil_pn:name="alu_1bit.v"/>
      <outfile xil_pn:name="alu_1bit_cla.v"/>
      <outfile xil_pn:name="alu_24bit.v"/>
      <outfile xil_pn:name="alu_24bit_tb.v"/>
      <outfile xil_pn:name="alu_32bit.v"/>
      <outfile xil_pn:name="alu_32bit_lac.v"/>
      <outfile xil_pn:name="alu_32bit_lac_tb.v"/>
      <outfile xil_pn:name="alu_32bit_tb.v"/>
      <outfile xil_pn:name="alu_4bit.v"/>
      <outfile xil_pn:name="alu_4bit_cla.v"/>
      <outfile xil_pn:name="alu_4bit_upper.v"/>
      <outfile xil_pn:name="alu_8bit.v"/>
      <outfile xil_pn:name="alu_last_bit.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="mux2_1.v"/>
      <outfile xil_pn:name="mux2_1_32bit.v"/>
      <outfile xil_pn:name="mux2_1_4bit.v"/>
      <outfile xil_pn:name="mux4_1.v"/>
      <outfile xil_pn:name="mux4_1_32bit.v"/>
      <outfile xil_pn:name="mux4_1_32bit_tb.v"/>
      <outfile xil_pn:name="mux4_1_4bit.v"/>
      <outfile xil_pn:name="shiftl2_tb.v"/>
      <outfile xil_pn:name="tb_alu_1bit.v"/>
      <outfile xil_pn:name="tb_alu_4bit.v"/>
      <outfile xil_pn:name="tb_full_adder.v"/>
      <outfile xil_pn:name="tb_mux2_1.v"/>
      <outfile xil_pn:name="tb_mux4_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1393348162" xil_pn:in_ck="3638825579221641113" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3290321201456167583" xil_pn:start_ts="1393348153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_32bit_lac_tb_beh.prj"/>
      <outfile xil_pn:name="alu_32bit_lac_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1393348166" xil_pn:in_ck="-5012785883010020840" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7700791533098692604" xil_pn:start_ts="1393348162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_32bit_lac_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1390962047" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1390962047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390962705" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8902063425481386086" xil_pn:start_ts="1390962704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
