Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 10 01:35:57 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3284 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.441    -1134.225                   1088                13631        0.027        0.000                      0                13631        1.667        0.000                       0                  3290  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out4_clk_wiz_0    {0.000 2.917}        5.833           171.429         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out4_clk_wiz_0_1  {0.000 2.917}        5.833           171.429         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out4_clk_wiz_0         -2.441    -1134.225                   1088                13568        0.091        0.000                      0                13568        1.667        0.000                       0                  3286  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out4_clk_wiz_0_1       -2.440    -1133.445                   1087                13568        0.091        0.000                      0                13568        1.667        0.000                       0                  3286  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0         -2.441    -1134.225                   1088                13568        0.027        0.000                      0                13568  
clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1       -2.441    -1134.225                   1088                13568        0.027        0.000                      0                13568  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out4_clk_wiz_0    clk_out4_clk_wiz_0          0.302        0.000                      0                   63        0.850        0.000                      0                   63  
**async_default**     clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0          0.302        0.000                      0                   63        0.787        0.000                      0                   63  
**async_default**     clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1        0.302        0.000                      0                   63        0.787        0.000                      0                   63  
**async_default**     clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0_1        0.302        0.000                      0                   63        0.850        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :         1088  Failing Endpoints,  Worst Slack       -2.441ns,  Total Violation    -1134.225ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.441ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 3.616ns (44.112%)  route 4.581ns (55.888%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 3.926 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.813 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.802     5.616    cpu0/if_id0/id0/jmp_addr1[26]
    SLICE_X29Y135        LUT6 (Prop_lut6_I3_O)        0.301     5.917 r  cpu0/if_id0/ex_jmp_addr[26]_i_1/O
                         net (fo=1, routed)           0.000     5.917    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[26]
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.606     3.926    cpu0/id_ex0/clk_out4
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                         clock pessimism             -0.418     3.508    
                         clock uncertainty           -0.063     3.445    
    SLICE_X29Y135        FDRE (Setup_fdre_C_D)        0.031     3.476    cpu0/id_ex0/ex_jmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          3.476    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 -2.441    

Slack (VIOLATED) :        -2.329ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 3.822ns (47.252%)  route 4.267ns (52.748%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.014 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.488     5.502    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.808 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.808    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.480    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 -2.329    

Slack (VIOLATED) :        -2.305ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 3.588ns (44.523%)  route 4.471ns (55.477%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.780 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.692     5.472    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.306     5.778 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.778    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[21]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.031     3.474    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                 -2.305    

Slack (VIOLATED) :        -2.236ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.996ns  (logic 3.733ns (46.686%)  route 4.263ns (53.314%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.930 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.484     5.415    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.301     5.716 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.716    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[30]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.480    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                 -2.236    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 3.464ns (43.426%)  route 4.513ns (56.574%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.655 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[3]
                         net (fo=1, routed)           0.734     5.389    cpu0/if_id0/id0/jmp_addr1[19]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.307     5.696 r  cpu0/if_id0/ex_jmp_addr[19]_i_1/O
                         net (fo=1, routed)           0.000     5.696    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[19]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[19]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.029     3.472    cpu0/id_ex0/ex_jmp_addr_reg[19]
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.169ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 3.499ns (44.169%)  route 4.423ns (55.831%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.923 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.696 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.644     5.340    cpu0/if_id0/id0/jmp_addr1[22]
    SLICE_X31Y134        LUT6 (Prop_lut6_I3_O)        0.301     5.641 r  cpu0/if_id0/ex_jmp_addr[22]_i_1/O
                         net (fo=1, routed)           0.000     5.641    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[22]
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.603     3.923    cpu0/id_ex0/clk_out4
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[22]/C
                         clock pessimism             -0.418     3.505    
                         clock uncertainty           -0.063     3.442    
    SLICE_X31Y134        FDRE (Setup_fdre_C_D)        0.031     3.473    cpu0/id_ex0/ex_jmp_addr_reg[22]
  -------------------------------------------------------------------
                         required time                          3.473    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                 -2.169    

Slack (VIOLATED) :        -2.162ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 3.705ns (46.775%)  route 4.216ns (53.225%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 3.929 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.897 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.437     5.334    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.306     5.640 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.640    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[25]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.609     3.929    cpu0/id_ex0/clk_out4
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.418     3.511    
                         clock uncertainty           -0.063     3.448    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     3.479    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          3.479    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.473ns (44.001%)  route 4.420ns (55.999%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.923 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.676 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.641     5.317    cpu0/if_id0/id0/jmp_addr1[20]
    SLICE_X31Y134        LUT6 (Prop_lut6_I3_O)        0.295     5.612 r  cpu0/if_id0/ex_jmp_addr[20]_i_1/O
                         net (fo=1, routed)           0.000     5.612    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[20]
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.603     3.923    cpu0/id_ex0/clk_out4
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/C
                         clock pessimism             -0.418     3.505    
                         clock uncertainty           -0.063     3.442    
    SLICE_X31Y134        FDRE (Setup_fdre_C_D)        0.031     3.473    cpu0/id_ex0/ex_jmp_addr_reg[20]
  -------------------------------------------------------------------
                         required time                          3.473    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.139ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.471ns (43.978%)  route 4.422ns (56.022%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.663 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.643     5.306    cpu0/if_id0/id0/jmp_addr1[17]
    SLICE_X31Y135        LUT6 (Prop_lut6_I3_O)        0.306     5.612 r  cpu0/if_id0/ex_jmp_addr[17]_i_1/O
                         net (fo=1, routed)           0.000     5.612    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[17]
    SLICE_X31Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[17]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y135        FDRE (Setup_fdre_C_D)        0.031     3.474    cpu0/id_ex0/ex_jmp_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                 -2.139    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 3.815ns (48.328%)  route 4.079ns (51.672%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.006 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.300     5.306    cpu0/if_id0/id0/jmp_addr1[31]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.307     5.613 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000     5.613    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[31]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.032     3.481    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                          3.481    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 -2.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.199    -0.446    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.136    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.199    -0.446    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.136    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.199    -0.446    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.136    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.199    -0.446    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.136    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cpu0/if_id0/id_prediction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_prediction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.196%)  route 0.284ns (66.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.634    -0.495    cpu0/if_id0/clk_out4
    SLICE_X39Y130        FDRE                                         r  cpu0/if_id0/id_prediction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  cpu0/if_id0/id_prediction_reg[2]/Q
                         net (fo=1, routed)           0.284    -0.070    cpu0/id_ex0/id_prediction[2]
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.911    -0.257    cpu0/id_ex0/clk_out4
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/C
                         clock pessimism              0.030    -0.227    
    SLICE_X30Y135        FDRE (Hold_fdre_C_D)         0.063    -0.164    cpu0/id_ex0/ex_prediction_reg[2]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.218    -0.472    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.232    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism             -0.218    -0.472    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.232    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism             -0.218    -0.472    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.232    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism             -0.218    -0.472    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.232    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.543%)  route 0.279ns (66.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.279    -0.068    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD1
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.218    -0.472    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.163    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.917 }
Period(ns):         5.833
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y20    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y19    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y21    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X1Y18    ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y14    ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X1Y19    ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y15    ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X2Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y28    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       5.833       154.167    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.917       1.667      SLICE_X30Y101   hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.917       1.667      SLICE_X30Y101   hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y132   cpu0/mem_ctrl0/cache0/tag_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y132   cpu0/mem_ctrl0/cache0/tag_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y132   cpu0/mem_ctrl0/cache0/tag_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y132   cpu0/mem_ctrl0/cache0/tag_reg_0_255_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.917       1.667      SLICE_X38Y107   hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.917       1.667      SLICE_X38Y107   hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :         1087  Failing Endpoints,  Worst Slack       -2.440ns,  Total Violation    -1133.445ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 3.616ns (44.112%)  route 4.581ns (55.888%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 3.926 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.813 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.802     5.616    cpu0/if_id0/id0/jmp_addr1[26]
    SLICE_X29Y135        LUT6 (Prop_lut6_I3_O)        0.301     5.917 r  cpu0/if_id0/ex_jmp_addr[26]_i_1/O
                         net (fo=1, routed)           0.000     5.917    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[26]
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.606     3.926    cpu0/id_ex0/clk_out4
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                         clock pessimism             -0.418     3.508    
                         clock uncertainty           -0.063     3.445    
    SLICE_X29Y135        FDRE (Setup_fdre_C_D)        0.031     3.476    cpu0/id_ex0/ex_jmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          3.476    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.328ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 3.822ns (47.252%)  route 4.267ns (52.748%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.014 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.488     5.502    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.808 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.808    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.480    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 -2.328    

Slack (VIOLATED) :        -2.304ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 3.588ns (44.523%)  route 4.471ns (55.477%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.780 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.692     5.472    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.306     5.778 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.778    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[21]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.031     3.474    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                 -2.304    

Slack (VIOLATED) :        -2.235ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.996ns  (logic 3.733ns (46.686%)  route 4.263ns (53.314%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.930 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.484     5.415    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.301     5.716 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.716    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[30]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.480    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                 -2.235    

Slack (VIOLATED) :        -2.224ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 3.464ns (43.426%)  route 4.513ns (56.574%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.655 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[3]
                         net (fo=1, routed)           0.734     5.389    cpu0/if_id0/id0/jmp_addr1[19]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.307     5.696 r  cpu0/if_id0/ex_jmp_addr[19]_i_1/O
                         net (fo=1, routed)           0.000     5.696    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[19]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[19]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.029     3.472    cpu0/id_ex0/ex_jmp_addr_reg[19]
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -2.224    

Slack (VIOLATED) :        -2.168ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 3.499ns (44.169%)  route 4.423ns (55.831%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.923 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.696 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.644     5.340    cpu0/if_id0/id0/jmp_addr1[22]
    SLICE_X31Y134        LUT6 (Prop_lut6_I3_O)        0.301     5.641 r  cpu0/if_id0/ex_jmp_addr[22]_i_1/O
                         net (fo=1, routed)           0.000     5.641    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[22]
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.603     3.923    cpu0/id_ex0/clk_out4
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[22]/C
                         clock pessimism             -0.418     3.505    
                         clock uncertainty           -0.063     3.442    
    SLICE_X31Y134        FDRE (Setup_fdre_C_D)        0.031     3.473    cpu0/id_ex0/ex_jmp_addr_reg[22]
  -------------------------------------------------------------------
                         required time                          3.473    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                 -2.168    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 3.705ns (46.775%)  route 4.216ns (53.225%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 3.929 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.897 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.437     5.334    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.306     5.640 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.640    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[25]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.609     3.929    cpu0/id_ex0/clk_out4
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.418     3.511    
                         clock uncertainty           -0.063     3.448    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     3.479    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          3.479    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :        -2.139ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.473ns (44.001%)  route 4.420ns (55.999%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.923 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.676 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.641     5.317    cpu0/if_id0/id0/jmp_addr1[20]
    SLICE_X31Y134        LUT6 (Prop_lut6_I3_O)        0.295     5.612 r  cpu0/if_id0/ex_jmp_addr[20]_i_1/O
                         net (fo=1, routed)           0.000     5.612    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[20]
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.603     3.923    cpu0/id_ex0/clk_out4
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/C
                         clock pessimism             -0.418     3.505    
                         clock uncertainty           -0.063     3.442    
    SLICE_X31Y134        FDRE (Setup_fdre_C_D)        0.031     3.473    cpu0/id_ex0/ex_jmp_addr_reg[20]
  -------------------------------------------------------------------
                         required time                          3.473    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                 -2.139    

Slack (VIOLATED) :        -2.138ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.471ns (43.978%)  route 4.422ns (56.022%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.663 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.643     5.306    cpu0/if_id0/id0/jmp_addr1[17]
    SLICE_X31Y135        LUT6 (Prop_lut6_I3_O)        0.306     5.612 r  cpu0/if_id0/ex_jmp_addr[17]_i_1/O
                         net (fo=1, routed)           0.000     5.612    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[17]
    SLICE_X31Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[17]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y135        FDRE (Setup_fdre_C_D)        0.031     3.474    cpu0/id_ex0/ex_jmp_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                 -2.138    

Slack (VIOLATED) :        -2.132ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 3.815ns (48.328%)  route 4.079ns (51.672%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.006 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.300     5.306    cpu0/if_id0/id0/jmp_addr1[31]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.307     5.613 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000     5.613    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[31]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.032     3.481    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                          3.481    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 -2.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.199    -0.446    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.136    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.199    -0.446    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.136    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.199    -0.446    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.136    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.199    -0.446    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.136    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cpu0/if_id0/id_prediction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_prediction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.196%)  route 0.284ns (66.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.634    -0.495    cpu0/if_id0/clk_out4
    SLICE_X39Y130        FDRE                                         r  cpu0/if_id0/id_prediction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  cpu0/if_id0/id_prediction_reg[2]/Q
                         net (fo=1, routed)           0.284    -0.070    cpu0/id_ex0/id_prediction[2]
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.911    -0.257    cpu0/id_ex0/clk_out4
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/C
                         clock pessimism              0.030    -0.227    
    SLICE_X30Y135        FDRE (Hold_fdre_C_D)         0.063    -0.164    cpu0/id_ex0/ex_prediction_reg[2]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.218    -0.472    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.232    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism             -0.218    -0.472    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.232    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism             -0.218    -0.472    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.232    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism             -0.218    -0.472    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.232    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.543%)  route 0.279ns (66.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.279    -0.068    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD1
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.218    -0.472    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.163    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 2.917 }
Period(ns):         5.833
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y20    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y19    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y21    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X1Y18    ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y14    ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X1Y19    ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y15    ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X2Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y28    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       5.833       154.167    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.917       1.667      SLICE_X30Y101   hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.917       1.667      SLICE_X30Y101   hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y132   cpu0/mem_ctrl0/cache0/tag_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y132   cpu0/mem_ctrl0/cache0/tag_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y132   cpu0/mem_ctrl0/cache0/tag_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y132   cpu0/mem_ctrl0/cache0/tag_reg_0_255_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.917       1.667      SLICE_X38Y107   hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.917       1.667      SLICE_X38Y107   hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :         1088  Failing Endpoints,  Worst Slack       -2.441ns,  Total Violation    -1134.225ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.441ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 3.616ns (44.112%)  route 4.581ns (55.888%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 3.926 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.813 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.802     5.616    cpu0/if_id0/id0/jmp_addr1[26]
    SLICE_X29Y135        LUT6 (Prop_lut6_I3_O)        0.301     5.917 r  cpu0/if_id0/ex_jmp_addr[26]_i_1/O
                         net (fo=1, routed)           0.000     5.917    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[26]
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.606     3.926    cpu0/id_ex0/clk_out4
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                         clock pessimism             -0.418     3.508    
                         clock uncertainty           -0.063     3.445    
    SLICE_X29Y135        FDRE (Setup_fdre_C_D)        0.031     3.476    cpu0/id_ex0/ex_jmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          3.476    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 -2.441    

Slack (VIOLATED) :        -2.329ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 3.822ns (47.252%)  route 4.267ns (52.748%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.014 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.488     5.502    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.808 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.808    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.480    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 -2.329    

Slack (VIOLATED) :        -2.305ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 3.588ns (44.523%)  route 4.471ns (55.477%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.780 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.692     5.472    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.306     5.778 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.778    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[21]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.031     3.474    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                 -2.305    

Slack (VIOLATED) :        -2.236ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.996ns  (logic 3.733ns (46.686%)  route 4.263ns (53.314%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.930 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.484     5.415    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.301     5.716 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.716    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[30]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.480    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                 -2.236    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 3.464ns (43.426%)  route 4.513ns (56.574%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.655 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[3]
                         net (fo=1, routed)           0.734     5.389    cpu0/if_id0/id0/jmp_addr1[19]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.307     5.696 r  cpu0/if_id0/ex_jmp_addr[19]_i_1/O
                         net (fo=1, routed)           0.000     5.696    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[19]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[19]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.029     3.472    cpu0/id_ex0/ex_jmp_addr_reg[19]
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.169ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 3.499ns (44.169%)  route 4.423ns (55.831%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.923 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.696 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.644     5.340    cpu0/if_id0/id0/jmp_addr1[22]
    SLICE_X31Y134        LUT6 (Prop_lut6_I3_O)        0.301     5.641 r  cpu0/if_id0/ex_jmp_addr[22]_i_1/O
                         net (fo=1, routed)           0.000     5.641    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[22]
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.603     3.923    cpu0/id_ex0/clk_out4
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[22]/C
                         clock pessimism             -0.418     3.505    
                         clock uncertainty           -0.063     3.442    
    SLICE_X31Y134        FDRE (Setup_fdre_C_D)        0.031     3.473    cpu0/id_ex0/ex_jmp_addr_reg[22]
  -------------------------------------------------------------------
                         required time                          3.473    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                 -2.169    

Slack (VIOLATED) :        -2.162ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 3.705ns (46.775%)  route 4.216ns (53.225%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 3.929 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.897 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.437     5.334    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.306     5.640 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.640    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[25]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.609     3.929    cpu0/id_ex0/clk_out4
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.418     3.511    
                         clock uncertainty           -0.063     3.448    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     3.479    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          3.479    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.473ns (44.001%)  route 4.420ns (55.999%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.923 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.676 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.641     5.317    cpu0/if_id0/id0/jmp_addr1[20]
    SLICE_X31Y134        LUT6 (Prop_lut6_I3_O)        0.295     5.612 r  cpu0/if_id0/ex_jmp_addr[20]_i_1/O
                         net (fo=1, routed)           0.000     5.612    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[20]
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.603     3.923    cpu0/id_ex0/clk_out4
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/C
                         clock pessimism             -0.418     3.505    
                         clock uncertainty           -0.063     3.442    
    SLICE_X31Y134        FDRE (Setup_fdre_C_D)        0.031     3.473    cpu0/id_ex0/ex_jmp_addr_reg[20]
  -------------------------------------------------------------------
                         required time                          3.473    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.139ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.471ns (43.978%)  route 4.422ns (56.022%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.663 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.643     5.306    cpu0/if_id0/id0/jmp_addr1[17]
    SLICE_X31Y135        LUT6 (Prop_lut6_I3_O)        0.306     5.612 r  cpu0/if_id0/ex_jmp_addr[17]_i_1/O
                         net (fo=1, routed)           0.000     5.612    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[17]
    SLICE_X31Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[17]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y135        FDRE (Setup_fdre_C_D)        0.031     3.474    cpu0/id_ex0/ex_jmp_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                 -2.139    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 3.815ns (48.328%)  route 4.079ns (51.672%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.006 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.300     5.306    cpu0/if_id0/id0/jmp_addr1[31]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.307     5.613 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000     5.613    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[31]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.032     3.481    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                          3.481    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 -2.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.063    -0.383    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.073    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.063    -0.383    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.073    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.063    -0.383    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.073    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.063    -0.383    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.073    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu0/if_id0/id_prediction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_prediction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.196%)  route 0.284ns (66.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.030ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.634    -0.495    cpu0/if_id0/clk_out4
    SLICE_X39Y130        FDRE                                         r  cpu0/if_id0/id_prediction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  cpu0/if_id0/id_prediction_reg[2]/Q
                         net (fo=1, routed)           0.284    -0.070    cpu0/id_ex0/id_prediction[2]
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.911    -0.257    cpu0/id_ex0/clk_out4
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/C
                         clock pessimism              0.030    -0.227    
                         clock uncertainty            0.063    -0.164    
    SLICE_X30Y135        FDRE (Hold_fdre_C_D)         0.063    -0.101    cpu0/id_ex0/ex_prediction_reg[2]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.218    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.169    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism             -0.218    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.169    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism             -0.218    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.169    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism             -0.218    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.169    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.543%)  route 0.279ns (66.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.279    -0.068    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD1
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.218    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.100    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :         1088  Failing Endpoints,  Worst Slack       -2.441ns,  Total Violation    -1134.225ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.441ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 3.616ns (44.112%)  route 4.581ns (55.888%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 3.926 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.813 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.802     5.616    cpu0/if_id0/id0/jmp_addr1[26]
    SLICE_X29Y135        LUT6 (Prop_lut6_I3_O)        0.301     5.917 r  cpu0/if_id0/ex_jmp_addr[26]_i_1/O
                         net (fo=1, routed)           0.000     5.917    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[26]
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.606     3.926    cpu0/id_ex0/clk_out4
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                         clock pessimism             -0.418     3.508    
                         clock uncertainty           -0.063     3.445    
    SLICE_X29Y135        FDRE (Setup_fdre_C_D)        0.031     3.476    cpu0/id_ex0/ex_jmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          3.476    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 -2.441    

Slack (VIOLATED) :        -2.329ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 3.822ns (47.252%)  route 4.267ns (52.748%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.014 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.488     5.502    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.808 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.808    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.480    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 -2.329    

Slack (VIOLATED) :        -2.305ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 3.588ns (44.523%)  route 4.471ns (55.477%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.780 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.692     5.472    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.306     5.778 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.778    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[21]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.031     3.474    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                 -2.305    

Slack (VIOLATED) :        -2.236ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.996ns  (logic 3.733ns (46.686%)  route 4.263ns (53.314%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.930 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.484     5.415    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.301     5.716 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.716    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[30]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.480    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                 -2.236    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 3.464ns (43.426%)  route 4.513ns (56.574%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.655 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[3]
                         net (fo=1, routed)           0.734     5.389    cpu0/if_id0/id0/jmp_addr1[19]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.307     5.696 r  cpu0/if_id0/ex_jmp_addr[19]_i_1/O
                         net (fo=1, routed)           0.000     5.696    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[19]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[19]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.029     3.472    cpu0/id_ex0/ex_jmp_addr_reg[19]
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.169ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 3.499ns (44.169%)  route 4.423ns (55.831%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.923 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.696 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.644     5.340    cpu0/if_id0/id0/jmp_addr1[22]
    SLICE_X31Y134        LUT6 (Prop_lut6_I3_O)        0.301     5.641 r  cpu0/if_id0/ex_jmp_addr[22]_i_1/O
                         net (fo=1, routed)           0.000     5.641    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[22]
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.603     3.923    cpu0/id_ex0/clk_out4
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[22]/C
                         clock pessimism             -0.418     3.505    
                         clock uncertainty           -0.063     3.442    
    SLICE_X31Y134        FDRE (Setup_fdre_C_D)        0.031     3.473    cpu0/id_ex0/ex_jmp_addr_reg[22]
  -------------------------------------------------------------------
                         required time                          3.473    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                 -2.169    

Slack (VIOLATED) :        -2.162ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 3.705ns (46.775%)  route 4.216ns (53.225%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 3.929 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.897 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.437     5.334    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.306     5.640 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.640    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[25]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.609     3.929    cpu0/id_ex0/clk_out4
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.418     3.511    
                         clock uncertainty           -0.063     3.448    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     3.479    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          3.479    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.473ns (44.001%)  route 4.420ns (55.999%))
  Logic Levels:           16  (CARRY4=9 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.923 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.676 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.641     5.317    cpu0/if_id0/id0/jmp_addr1[20]
    SLICE_X31Y134        LUT6 (Prop_lut6_I3_O)        0.295     5.612 r  cpu0/if_id0/ex_jmp_addr[20]_i_1/O
                         net (fo=1, routed)           0.000     5.612    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[20]
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.603     3.923    cpu0/id_ex0/clk_out4
    SLICE_X31Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/C
                         clock pessimism             -0.418     3.505    
                         clock uncertainty           -0.063     3.442    
    SLICE_X31Y134        FDRE (Setup_fdre_C_D)        0.031     3.473    cpu0/id_ex0/ex_jmp_addr_reg[20]
  -------------------------------------------------------------------
                         required time                          3.473    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.139ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.471ns (43.978%)  route 4.422ns (56.022%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.924 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.663 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.643     5.306    cpu0/if_id0/id0/jmp_addr1[17]
    SLICE_X31Y135        LUT6 (Prop_lut6_I3_O)        0.306     5.612 r  cpu0/if_id0/ex_jmp_addr[17]_i_1/O
                         net (fo=1, routed)           0.000     5.612    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[17]
    SLICE_X31Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.604     3.924    cpu0/id_ex0/clk_out4
    SLICE_X31Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[17]/C
                         clock pessimism             -0.418     3.506    
                         clock uncertainty           -0.063     3.443    
    SLICE_X31Y135        FDRE (Setup_fdre_C_D)        0.031     3.474    cpu0/id_ex0/ex_jmp_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                 -2.139    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 3.815ns (48.328%)  route 4.079ns (51.672%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.738    -2.281    cpu0/id_ex0/clk_out4
    SLICE_X27Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.825 r  cpu0/id_ex0/ex_reg1_reg[10]/Q
                         net (fo=14, routed)          1.157    -0.668    cpu0/id_ex0/ex_reg1[10]
    SLICE_X26Y139        LUT4 (Prop_lut4_I0_O)        0.124    -0.544 r  cpu0/id_ex0/_jmp_enable_i_123/O
                         net (fo=1, routed)           0.000    -0.544    cpu0/id_ex0/_jmp_enable_i_123_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.006 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.006    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.120 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.120    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.234 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.331    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     1.975    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.099 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.257    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.381 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.555    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.679 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.352    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.476 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.476    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.989 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.989    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.106    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.223    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.457    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.574    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.691    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.006 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.300     5.306    cpu0/if_id0/id0/jmp_addr1[31]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.307     5.613 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000     5.613    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[31]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.610     3.930    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism             -0.418     3.512    
                         clock uncertainty           -0.063     3.449    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.032     3.481    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                          3.481    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 -2.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.063    -0.383    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.073    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.063    -0.383    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.073    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.063    -0.383    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.073    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296    -0.045    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.063    -0.383    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.073    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu0/if_id0/id_prediction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_prediction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.196%)  route 0.284ns (66.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.030ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.634    -0.495    cpu0/if_id0/clk_out4
    SLICE_X39Y130        FDRE                                         r  cpu0/if_id0/id_prediction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  cpu0/if_id0/id_prediction_reg[2]/Q
                         net (fo=1, routed)           0.284    -0.070    cpu0/id_ex0/id_prediction[2]
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.911    -0.257    cpu0/id_ex0/clk_out4
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/C
                         clock pessimism              0.030    -0.227    
                         clock uncertainty            0.063    -0.164    
    SLICE_X30Y135        FDRE (Hold_fdre_C_D)         0.063    -0.101    cpu0/id_ex0/ex_prediction_reg[2]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.218    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.169    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism             -0.218    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.169    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism             -0.218    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.169    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.138    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism             -0.218    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.169    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.543%)  route 0.279ns (66.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.641    -0.488    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.279    -0.068    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD1
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.914    -0.254    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.218    -0.472    
                         clock uncertainty            0.063    -0.409    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.100    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 3.761 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.492    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.441     3.761    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     3.262    
                         clock uncertainty           -0.063     3.199    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     2.794    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 3.761 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.492    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.441     3.761    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     3.262    
                         clock uncertainty           -0.063     3.199    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     2.794    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.456ns (10.832%)  route 3.754ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.754     1.917    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y100        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.577%)  route 0.661ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.661     0.309    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.918    -0.250    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism             -0.199    -0.449    
    SLICE_X16Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.541    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.580%)  route 0.897ns (86.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.897     0.545    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y107        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.918    -0.250    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y107        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.199    -0.449    
    SLICE_X16Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.541    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.503%)  route 0.903ns (86.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.903     0.551    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y106        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y106        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X16Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 3.761 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.492    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.441     3.761    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     3.262    
                         clock uncertainty           -0.063     3.199    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     2.794    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 3.761 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.492    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.441     3.761    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     3.262    
                         clock uncertainty           -0.063     3.199    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     2.794    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.456ns (10.832%)  route 3.754ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.754     1.917    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y100        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.577%)  route 0.661ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.661     0.309    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.918    -0.250    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism             -0.199    -0.449    
                         clock uncertainty            0.063    -0.386    
    SLICE_X16Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.580%)  route 0.897ns (86.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.897     0.545    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y107        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.918    -0.250    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y107        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.199    -0.449    
                         clock uncertainty            0.063    -0.386    
    SLICE_X16Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.503%)  route 0.903ns (86.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.903     0.551    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y106        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y106        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X16Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 3.761 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.492    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.441     3.761    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     3.262    
                         clock uncertainty           -0.063     3.199    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     2.794    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 3.761 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.492    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.441     3.761    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     3.262    
                         clock uncertainty           -0.063     3.199    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     2.794    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.456ns (10.832%)  route 3.754ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.754     1.917    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y100        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.577%)  route 0.661ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.661     0.309    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.918    -0.250    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism             -0.199    -0.449    
                         clock uncertainty            0.063    -0.386    
    SLICE_X16Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.580%)  route 0.897ns (86.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.897     0.545    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y107        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.918    -0.250    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y107        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.199    -0.449    
                         clock uncertainty            0.063    -0.386    
    SLICE_X16Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.503%)  route 0.903ns (86.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.903     0.551    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y106        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y106        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X16Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.063    -0.385    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 3.761 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.492    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.441     3.761    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     3.262    
                         clock uncertainty           -0.063     3.200    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     2.795    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          2.795    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 3.761 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.492    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.441     3.761    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     3.262    
                         clock uncertainty           -0.063     3.200    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     2.795    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          2.795    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.456ns (10.832%)  route 3.754ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.754     1.917    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y100        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     1.775    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.934 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.726    -2.293    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.837 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     1.770    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        1.614     3.934    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.418     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.048    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  1.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.577%)  route 0.661ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.661     0.309    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.918    -0.250    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism             -0.199    -0.449    
    SLICE_X16Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.541    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.358    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.580%)  route 0.897ns (86.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.897     0.545    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y107        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.918    -0.250    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y107        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.199    -0.449    
    SLICE_X16Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.541    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.503%)  route 0.903ns (86.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.903     0.551    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y106        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y106        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X16Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.636    -0.493    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.352 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.596    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3284, routed)        0.919    -0.249    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.136    





