;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @-127, 100
	SUB @-127, 100
	DJN -1, @-24
	MOV -7, <-20
	SUB -7, <-20
	SUB 12, @111
	JMN -207, @-120
	SUB @121, 106
	SUB @121, 103
	SUB @127, 166
	SUB @121, 106
	SUB -207, <-120
	SUB @121, 106
	ADD #12, @-810
	ADD @0, @2
	SUB #72, @206
	SUB -207, <-120
	SUB @127, 100
	MOV @121, 109
	SUB @121, 106
	SPL -1, @-21
	JMP -7, @-20
	ADD -207, <-120
	MOV 12, @10
	JMN 36, 8
	MOV 36, @8
	ADD 210, 60
	ADD 210, 30
	ADD 210, 60
	ADD @-30, 9
	ADD #270, <2
	SUB #141, 106
	SUB #12, @-810
	SUB @121, 106
	SPL 210, 30
	SPL 0, <922
	ADD #12, @-810
	ADD #12, @-810
	ADD 270, 60
	ADD 3, 220
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	SUB -207, <-120
	JMN 46, <408
	SUB 12, @617
	SUB @-127, 100
	SUB @-127, 100
