Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 13 18:56:00 2025
| Host         : SHUYIDESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file circuit1_timing_summary_routed.rpt -pb circuit1_timing_summary_routed.pb -rpx circuit1_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit1
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCH1
                            (input port)
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.537ns  (logic 5.325ns (50.539%)  route 5.212ns (49.461%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  SWITCH1 (IN)
                         net (fo=0)                   0.000     0.000    SWITCH1
    M5                   IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SWITCH1_IBUF_inst/O
                         net (fo=2, routed)           3.346     4.797    SWITCH1_IBUF
    SLICE_X0Y59          LUT4 (Prop_lut4_I0_O)        0.152     4.949 r  LED2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.866     6.814    LED2_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.722    10.537 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    10.537    LED2
    E13                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH1
                            (input port)
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.303ns  (logic 5.094ns (49.444%)  route 5.209ns (50.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  SWITCH1 (IN)
                         net (fo=0)                   0.000     0.000    SWITCH1
    M5                   IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SWITCH1_IBUF_inst/O
                         net (fo=2, routed)           3.346     4.797    SWITCH1_IBUF
    SLICE_X0Y59          LUT4 (Prop_lut4_I1_O)        0.124     4.921 r  LED3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.863     6.784    LED3_OBUF
    F13                  OBUF (Prop_obuf_I_O)         3.520    10.303 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    10.303    LED3
    F13                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH2
                            (input port)
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 5.110ns (62.390%)  route 3.080ns (37.610%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  SWITCH2 (IN)
                         net (fo=0)                   0.000     0.000    SWITCH2
    G18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SWITCH2_IBUF_inst/O
                         net (fo=3, routed)           1.214     2.677    SWITCH2_IBUF
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.124     2.801 r  LED4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.867     4.668    LED4_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.522     8.190 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000     8.190    LED4
    E18                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCH4
                            (input port)
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.483ns (66.455%)  route 0.748ns (33.545%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  SWITCH4 (IN)
                         net (fo=0)                   0.000     0.000    SWITCH4
    H14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SWITCH4_IBUF_inst/O
                         net (fo=3, routed)           0.347     0.565    SWITCH4_IBUF
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.045     0.610 r  LED3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.401     1.011    LED3_OBUF
    F13                  OBUF (Prop_obuf_I_O)         1.221     2.231 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     2.231    LED3
    F13                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH4
                            (input port)
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.486ns (65.769%)  route 0.773ns (34.231%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  SWITCH4 (IN)
                         net (fo=0)                   0.000     0.000    SWITCH4
    H14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SWITCH4_IBUF_inst/O
                         net (fo=3, routed)           0.348     0.566    SWITCH4_IBUF
    SLICE_X0Y59          LUT2 (Prop_lut2_I0_O)        0.045     0.611 r  LED4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.425     1.035    LED4_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.223     2.259 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000     2.259    LED4
    E18                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH4
                            (input port)
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.548ns (66.959%)  route 0.764ns (33.041%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  SWITCH4 (IN)
                         net (fo=0)                   0.000     0.000    SWITCH4
    H14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SWITCH4_IBUF_inst/O
                         net (fo=3, routed)           0.347     0.565    SWITCH4_IBUF
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.048     0.613 r  LED2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.417     1.029    LED2_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.283     2.313 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     2.313    LED2
    E13                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------





