# 🏗️ RTL Design and Synthesis Workshop (Sky130)

Welcome to the **RTL Workshop** 🎓 — a hands-on journey into **Verilog RTL design, simulation, synthesis, and digital circuit optimization**.
This repository is structured into **daily modules** 🗂️, with labs, code examples, and detailed explanations.

---

## 📑 Table of Contents

1. ℹ️ [About This Workshop](#about-this-workshop)
2. 🎯 [Prerequisites](#prerequisites)
3. 🗂️ [Workshop Structure](#workshop-structure)
4. 📜 [License](#license)
5. 🙌 [Acknowledgements](#acknowledgements)

---

## ℹ️ About This Workshop

This workshop is designed for **students, hobbyists, and engineers** who want to dive into:

* 📝 **Verilog RTL design and simulation**
* 🖥️ Simulation & waveform analysis using **Icarus Verilog + GTKWave**
* ⚙️ **Logic synthesis** with **Yosys** and the **SKY130 open-source PDK**
* 🔑 Key concepts:

  * Testbenches
  * Timing libraries
  * D flip-flop coding styles
  * Optimization techniques

---

## 🎯 Prerequisites

To get the most out of this workshop, you should have:

* 📘 **Basic knowledge** of digital logic (gates, FFs, mux, etc.)
* 💻 Familiarity with **Linux shell commands**
* 🐧 A Linux environment (or **WSL** on Windows/macOS)
* 🛠️ Tools installed:

  * `git`
  * `iverilog`
  * `gtkwave`
  * `yosys`
  * Text editor (vim, VS Code, nano, etc.)

---

## 🗂️ Workshop Structure

The workshop is split into **5 days**, each with a **dedicated folder and README**:

* 📘 **Day 1:** Introduction to Verilog RTL Design & Synthesis
* ⏱️ **Day 2:** Timing Libraries, Synthesis Approaches & Efficient Flip-Flop Coding
* ⚡ **Day 3:** Combinational and Sequential Optimization
* 🔄 **Day 4:** Gate-Level Simulation (GLS), Blocking vs. Non-Blocking, and Synthesis-Simulation Mismatch
* 🧹 **Day 5:** Optimization in Synthesis

Each day includes:
✅ Concept explanations
✅ Step-by-step labs with code & screenshots
✅ Best practices for RTL design

---

## 📜 License

This project is licensed under the **Attribution 4.0 International License**.
See the `LICENSE` file for details.
---
enshots for each day’s README?
