Analysis & Synthesis report for RISC_V_Single_Cycle
Thu Dec 02 22:55:32 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |RISC_V_Single_Cycle
 13. Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_RS_Immediate
 14. Parameter Settings for User Entity Instance: Adder_32_Bits:PC_PLUS_I
 15. Parameter Settings for User Entity Instance: Adder_32_Bits:PC_PLUS_4
 16. Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_PC
 17. Parameter Settings for User Entity Instance: PC_Register:PROGRAM_COUNTER
 18. Parameter Settings for User Entity Instance: Program_Memory:PROGRAM_MEMORY
 19. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT
 20. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_zero
 21. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_ra
 22. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_sp
 23. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_gp
 24. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_tp
 25. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t0
 26. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t1
 27. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t2
 28. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s0_fp
 29. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s1
 30. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a0
 31. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a1
 32. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a2
 33. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a3
 34. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a4
 35. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a5
 36. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a6
 37. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a7
 38. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s2
 39. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s3
 40. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s4
 41. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s5
 42. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s6
 43. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s7
 44. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s8
 45. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s9
 46. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s10
 47. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s11
 48. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t3
 49. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t4
 50. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t5
 51. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t6
 52. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister1
 53. Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister2
 54. Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_HAZARD
 55. Parameter Settings for User Entity Instance: Multiplexer_3_to_1:Multiplexer_A
 56. Parameter Settings for User Entity Instance: Multiplexer_3_to_1:Multiplexer_B
 57. Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_REG_IMM
 58. Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_jal_a_alu
 59. Parameter Settings for User Entity Instance: Data_Memory:Data_Memory
 60. Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_DATA_WB
 61. Port Connectivity Checks: "EX_MEM:EX_MEM"
 62. Port Connectivity Checks: "FLIP_FLOP:PLEASE"
 63. Port Connectivity Checks: "Forward_UNIT:Forward_UNIT"
 64. Port Connectivity Checks: "ID_EX:Decode_Execute_Reg"
 65. Port Connectivity Checks: "Multiplexer_2_to_1:MUX_HAZARD"
 66. Port Connectivity Checks: "Register_File:REGISTER_FILE_UNIT|Register:Register_zero"
 67. Port Connectivity Checks: "Register_File:REGISTER_FILE_UNIT"
 68. Port Connectivity Checks: "HAZARD_UNIT:HAZARD_UNIT"
 69. Port Connectivity Checks: "Adder_32_Bits:PC_PLUS_4"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 02 22:55:32 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; RISC_V_Single_Cycle                         ;
; Top-level Entity Name              ; RISC_V_Single_Cycle                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 18,124                                      ;
;     Total combinational functions  ; 8,889                                       ;
;     Dedicated logic registers      ; 9,654                                       ;
; Total registers                    ; 9654                                        ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; 10M50DAF484C7G      ;                     ;
; Top-level entity name                                            ; RISC_V_Single_Cycle ; RISC_V_Single_Cycle ;
; Family name                                                      ; MAX 10              ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                        ; Library ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------+---------+
; ../src/Xor_2_1.v                   ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Xor_2_1.v               ;         ;
; ../src/RISC_V_Single_Cycle.v       ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v   ;         ;
; ../src/Register_File.v             ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Register_File.v         ;         ;
; ../src/Register.v                  ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Register.v              ;         ;
; ../src/Program_Memory.v            ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Program_Memory.v        ;         ;
; ../src/PC_Register.v               ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/PC_Register.v           ;         ;
; ../src/MUX_Register_File.v         ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/MUX_Register_File.v     ;         ;
; ../src/Multiplexer_3_to_1.v        ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v    ;         ;
; ../src/Multiplexer_2_to_1.v        ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Multiplexer_2_to_1.v    ;         ;
; ../src/MEM_WB.v                    ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/MEM_WB.v                ;         ;
; ../src/Immediate_Unit.v            ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Immediate_Unit.v        ;         ;
; ../src/IF_ID.v                     ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/IF_ID.v                 ;         ;
; ../src/ID_EX.v                     ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/ID_EX.v                 ;         ;
; ../src/HAZARD_UNIT.v               ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/HAZARD_UNIT.v           ;         ;
; ../src/Forward_UNIT.v              ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Forward_UNIT.v          ;         ;
; ../src/FLIP_FLOP.v                 ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/FLIP_FLOP.v             ;         ;
; ../src/EX_MEM.v                    ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/EX_MEM.v                ;         ;
; ../src/Decoder_Register_File.v     ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Decoder_Register_File.v ;         ;
; ../src/Data_Memory.v               ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Data_Memory.v           ;         ;
; ../src/Control.v                   ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Control.v               ;         ;
; ../src/And_2_1.v                   ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/And_2_1.v               ;         ;
; ../src/ALU_Control.v               ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/ALU_Control.v           ;         ;
; ../src/ALU.v                       ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/ALU.v                   ;         ;
; ../src/Adder_32_Bits.v             ; yes             ; User Verilog HDL File        ; C:/PROJECTS/PIPELINE_V7/src/Adder_32_Bits.v         ;         ;
; /projects/pipeline_v7/src/text.dat ; yes             ; Auto-Found Unspecified File  ; /projects/pipeline_v7/src/text.dat                  ;         ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 18,124    ;
;                                             ;           ;
; Total combinational functions               ; 8889      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 7725      ;
;     -- 3 input functions                    ; 804       ;
;     -- <=2 input functions                  ; 360       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 8707      ;
;     -- arithmetic mode                      ; 182       ;
;                                             ;           ;
; Total registers                             ; 9654      ;
;     -- Dedicated logic registers            ; 9654      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 9654      ;
; Total fan-out                               ; 63748     ;
; Average fan-out                             ; 3.43      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                           ; Entity Name         ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------+---------------------+--------------+
; |RISC_V_Single_Cycle                     ; 8889 (0)            ; 9654 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 34   ; 0            ; 0          ; |RISC_V_Single_Cycle                                                          ; RISC_V_Single_Cycle ; work         ;
;    |ALU:ALU_UNIT|                        ; 833 (833)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|ALU:ALU_UNIT                                             ; ALU                 ; work         ;
;    |ALU_Control:ALU_CONTROL_UNIT|        ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|ALU_Control:ALU_CONTROL_UNIT                             ; ALU_Control         ; work         ;
;    |Adder_32_Bits:PC_PLUS_I|             ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Adder_32_Bits:PC_PLUS_I                                  ; Adder_32_Bits       ; work         ;
;    |Control:CONTROL_UNIT|                ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Control:CONTROL_UNIT                                     ; Control             ; work         ;
;    |Data_Memory:Data_Memory|             ; 5728 (5728)         ; 8192 (8192)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Data_Memory:Data_Memory                                  ; Data_Memory         ; work         ;
;    |EX_MEM:EX_MEM|                       ; 110 (110)           ; 130 (130)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|EX_MEM:EX_MEM                                            ; EX_MEM              ; work         ;
;    |FLIP_FLOP:PLEASE|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|FLIP_FLOP:PLEASE                                         ; FLIP_FLOP           ; work         ;
;    |Forward_UNIT:Forward_UNIT|           ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Forward_UNIT:Forward_UNIT                                ; Forward_UNIT        ; work         ;
;    |HAZARD_UNIT:HAZARD_UNIT|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|HAZARD_UNIT:HAZARD_UNIT                                  ; HAZARD_UNIT         ; work         ;
;    |ID_EX:Decode_Execute_Reg|            ; 1421 (1421)         ; 144 (144)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|ID_EX:Decode_Execute_Reg                                 ; ID_EX               ; work         ;
;    |IF_ID:Fetch_Decode_Reg|              ; 110 (110)           ; 61 (61)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|IF_ID:Fetch_Decode_Reg                                   ; IF_ID               ; work         ;
;    |Immediate_Unit:IMM_UNIT|             ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT                                  ; Immediate_Unit      ; work         ;
;    |MEM_WB:MEM_WB|                       ; 0 (0)               ; 71 (71)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|MEM_WB:MEM_WB                                            ; MEM_WB              ; work         ;
;    |Multiplexer_2_to_1:MUX_DATA_WB|      ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Multiplexer_2_to_1:MUX_DATA_WB                           ; Multiplexer_2_to_1  ; work         ;
;    |Multiplexer_2_to_1:MUX_REG_IMM|      ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Multiplexer_2_to_1:MUX_REG_IMM                           ; Multiplexer_2_to_1  ; work         ;
;    |Multiplexer_2_to_1:MUX_RS_Immediate| ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Multiplexer_2_to_1:MUX_RS_Immediate                      ; Multiplexer_2_to_1  ; work         ;
;    |Multiplexer_2_to_1:MUX_jal_a_alu|    ; 99 (99)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Multiplexer_2_to_1:MUX_jal_a_alu                         ; Multiplexer_2_to_1  ; work         ;
;    |Multiplexer_3_to_1:Multiplexer_B|    ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_B                         ; Multiplexer_3_to_1  ; work         ;
;    |PC_Register:PROGRAM_COUNTER|         ; 31 (31)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|PC_Register:PROGRAM_COUNTER                              ; PC_Register         ; work         ;
;    |Program_Memory:PROGRAM_MEMORY|       ; 220 (220)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY                            ; Program_Memory      ; work         ;
;    |Register_File:REGISTER_FILE_UNIT|    ; 41 (31)             ; 992 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT                         ; Register_File       ; work         ;
;       |Register:Register_a0|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a0    ; Register            ; work         ;
;       |Register:Register_a1|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a1    ; Register            ; work         ;
;       |Register:Register_a2|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a2    ; Register            ; work         ;
;       |Register:Register_a3|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a3    ; Register            ; work         ;
;       |Register:Register_a4|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a4    ; Register            ; work         ;
;       |Register:Register_a5|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a5    ; Register            ; work         ;
;       |Register:Register_a6|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a6    ; Register            ; work         ;
;       |Register:Register_a7|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_a7    ; Register            ; work         ;
;       |Register:Register_gp|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_gp    ; Register            ; work         ;
;       |Register:Register_ra|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_ra    ; Register            ; work         ;
;       |Register:Register_s0_fp|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s0_fp ; Register            ; work         ;
;       |Register:Register_s10|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s10   ; Register            ; work         ;
;       |Register:Register_s11|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s11   ; Register            ; work         ;
;       |Register:Register_s1|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s1    ; Register            ; work         ;
;       |Register:Register_s2|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s2    ; Register            ; work         ;
;       |Register:Register_s3|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s3    ; Register            ; work         ;
;       |Register:Register_s4|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s4    ; Register            ; work         ;
;       |Register:Register_s5|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s5    ; Register            ; work         ;
;       |Register:Register_s6|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s6    ; Register            ; work         ;
;       |Register:Register_s7|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s7    ; Register            ; work         ;
;       |Register:Register_s8|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s8    ; Register            ; work         ;
;       |Register:Register_s9|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_s9    ; Register            ; work         ;
;       |Register:Register_sp|             ; 10 (10)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_sp    ; Register            ; work         ;
;       |Register:Register_t0|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t0    ; Register            ; work         ;
;       |Register:Register_t1|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t1    ; Register            ; work         ;
;       |Register:Register_t2|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t2    ; Register            ; work         ;
;       |Register:Register_t3|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t3    ; Register            ; work         ;
;       |Register:Register_t4|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t4    ; Register            ; work         ;
;       |Register:Register_t5|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t5    ; Register            ; work         ;
;       |Register:Register_t6|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_t6    ; Register            ; work         ;
;       |Register:Register_tp|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Register_File:REGISTER_FILE_UNIT|Register:Register_tp    ; Register            ; work         ;
;    |Xor_2_1:XOR_GATE|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISC_V_Single_Cycle|Xor_2_1:XOR_GATE                                         ; Xor_2_1             ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                 ;
+---------------------------------------------------------------------------+--------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                     ;
+---------------------------------------------------------------------------+--------------------------------------------------------+
; Register_File:REGISTER_FILE_UNIT|Register:Register_zero|DataOutput[0..31] ; Stuck at GND due to stuck port data_in                 ;
; ID_EX:Decode_Execute_Reg|Immediate_out[21..31]                            ; Merged with ID_EX:Decode_Execute_Reg|Immediate_out[20] ;
; EX_MEM:EX_MEM|immediate_out[21..31]                                       ; Merged with EX_MEM:EX_MEM|immediate_out[20]            ;
; IF_ID:Fetch_Decode_Reg|instruction_out[29,30]                             ; Merged with IF_ID:Fetch_Decode_Reg|instruction_out[31] ;
; IF_ID:Fetch_Decode_Reg|instruction_out[1]                                 ; Merged with IF_ID:Fetch_Decode_Reg|instruction_out[0]  ;
; Total Number of Removed Registers = 57                                    ;                                                        ;
+---------------------------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9654  ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 39    ;
; Number of registers using Asynchronous Clear ; 1024  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9216  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; PC_Register:PROGRAM_COUNTER|PC_Value[22]                             ; 2       ;
; Register_File:REGISTER_FILE_UNIT|Register:Register_sp|DataOutput[28] ; 2       ;
; Register_File:REGISTER_FILE_UNIT|Register:Register_sp|DataOutput[16] ; 2       ;
; Register_File:REGISTER_FILE_UNIT|Register:Register_sp|DataOutput[9]  ; 2       ;
; Register_File:REGISTER_FILE_UNIT|Register:Register_sp|DataOutput[8]  ; 2       ;
; Register_File:REGISTER_FILE_UNIT|Register:Register_sp|DataOutput[7]  ; 2       ;
; Register_File:REGISTER_FILE_UNIT|Register:Register_sp|DataOutput[6]  ; 2       ;
; Register_File:REGISTER_FILE_UNIT|Register:Register_sp|DataOutput[5]  ; 2       ;
; Register_File:REGISTER_FILE_UNIT|Register:Register_sp|DataOutput[4]  ; 2       ;
; Register_File:REGISTER_FILE_UNIT|Register:Register_sp|DataOutput[3]  ; 2       ;
; Register_File:REGISTER_FILE_UNIT|Register:Register_sp|DataOutput[2]  ; 2       ;
; Total number of inverted registers = 11                              ;         ;
+----------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RISC_V_Single_Cycle|ID_EX:Decode_Execute_Reg|Mem_Write_out     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RISC_V_Single_Cycle|ID_EX:Decode_Execute_Reg|Immediate_out[2]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Single_Cycle|ID_EX:Decode_Execute_Reg|Immediate_out[15] ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |RISC_V_Single_Cycle|ID_EX:Decode_Execute_Reg|A_out[27]         ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |RISC_V_Single_Cycle|ID_EX:Decode_Execute_Reg|B_out[8]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_B|Mux31     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A|Mux1      ;
; 21:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |RISC_V_Single_Cycle|ALU:ALU_UNIT|Mux23                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 36 LEs               ; 20 LEs                 ; No         ; |RISC_V_Single_Cycle|ALU:ALU_UNIT|Mux17                         ;
; 21:1               ; 8 bits    ; 112 LEs       ; 72 LEs               ; 40 LEs                 ; No         ; |RISC_V_Single_Cycle|ALU:ALU_UNIT|Mux15                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |RISC_V_Single_Cycle|ALU:ALU_UNIT|Mux27                         ;
; 22:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |RISC_V_Single_Cycle|ALU:ALU_UNIT|Mux6                          ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |RISC_V_Single_Cycle|ALU:ALU_UNIT|Mux29                         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |RISC_V_Single_Cycle|ALU:ALU_UNIT|Mux2                          ;
; 24:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |RISC_V_Single_Cycle|ALU:ALU_UNIT|Mux0                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |RISC_V_Single_Cycle ;
+----------------------+-------+------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                 ;
+----------------------+-------+------------------------------------------------------+
; PROGRAM_MEMORY_DEPTH ; 256   ; Signed Integer                                       ;
; DATA_WIDTH           ; 32    ; Signed Integer                                       ;
; DATA_MEMORY_DEPTH    ; 256   ; Signed Integer                                       ;
+----------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_RS_Immediate ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_32_Bits:PC_PLUS_I ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; NBits          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_32_Bits:PC_PLUS_4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; NBits          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_PC ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; NBits          ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_Register:PROGRAM_COUNTER ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Program_Memory:PROGRAM_MEMORY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; MEMORY_DEPTH   ; 256   ; Signed Integer                                    ;
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_zero ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
; initvalue      ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_ra ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_sp ;
+----------------+----------------------------------+------------------------------------------------+
; Parameter Name ; Value                            ; Type                                           ;
+----------------+----------------------------------+------------------------------------------------+
; N              ; 32                               ; Signed Integer                                 ;
; initvalue      ; 00010000000000010000001111111100 ; Unsigned Binary                                ;
+----------------+----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_gp ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_tp ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s0_fp ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                               ;
; initvalue      ; 0     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a3 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a4 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_a7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s3 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s4 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s8 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s9 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s10 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
; initvalue      ; 0     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_s11 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
; initvalue      ; 0     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t3 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t4 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|Register:Register_t6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
; initvalue      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_HAZARD ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; NBits          ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_3_to_1:Multiplexer_A ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_3_to_1:Multiplexer_B ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_REG_IMM ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_jal_a_alu ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Memory:Data_Memory ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                              ;
; MEMORY_DEPTH   ; 256   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer_2_to_1:MUX_DATA_WB ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:EX_MEM"                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; B_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; JAL_C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "FLIP_FLOP:PLEASE" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; enable ; Input ; Info     ; Stuck at VCC     ;
+--------+-------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Forward_UNIT:Forward_UNIT"                                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EX_MEM_Rd ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; MEM_WB_Rd ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:Decode_Execute_Reg"                                                                                                                       ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                         ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_in ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "RD_in[31..5]" will be connected to GND. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Multiplexer_2_to_1:MUX_HAZARD" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; Mux_Data_0_i ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_File:REGISTER_FILE_UNIT|Register:Register_zero" ;
+-----------+-------+----------+------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                              ;
+-----------+-------+----------+------------------------------------------------------+
; DataInput ; Input ; Info     ; Stuck at GND                                         ;
+-----------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_File:REGISTER_FILE_UNIT"                                                                                                                                                             ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Write_Register_i ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HAZARD_UNIT:HAZARD_UNIT"                                                                                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_EX_Rd ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Adder_32_Bits:PC_PLUS_4" ;
+--------------+-------+----------+-------------------+
; Port         ; Type  ; Severity ; Details           ;
+--------------+-------+----------+-------------------+
; Data1[31..3] ; Input ; Info     ; Stuck at GND      ;
; Data1[1..0]  ; Input ; Info     ; Stuck at GND      ;
; Data1[2]     ; Input ; Info     ; Stuck at VCC      ;
+--------------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 9654                        ;
;     ENA               ; 8192                        ;
;     ENA CLR           ; 994                         ;
;     ENA CLR SLD       ; 30                          ;
;     SCLR              ; 37                          ;
;     SLD               ; 9                           ;
;     plain             ; 392                         ;
; cycloneiii_lcell_comb ; 8889                        ;
;     arith             ; 182                         ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 124                         ;
;     normal            ; 8707                        ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 289                         ;
;         3 data inputs ; 680                         ;
;         4 data inputs ; 7725                        ;
;                       ;                             ;
; Max LUT depth         ; 24.00                       ;
; Average LUT depth     ; 6.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Dec 02 22:53:37 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/xor_2_1.v
    Info (12023): Found entity 1: Xor_2_1 File: C:/PROJECTS/PIPELINE_V7/src/Xor_2_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/risc_v_single_cycle_tb.v
    Info (12023): Found entity 1: RISC_V_Single_Cycle_TB File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle_TB.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/risc_v_single_cycle.v
    Info (12023): Found entity 1: RISC_V_Single_Cycle File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/register_file.v
    Info (12023): Found entity 1: Register_File File: C:/PROJECTS/PIPELINE_V7/src/Register_File.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/register.v
    Info (12023): Found entity 1: Register File: C:/PROJECTS/PIPELINE_V7/src/Register.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/program_memory.v
    Info (12023): Found entity 1: Program_Memory File: C:/PROJECTS/PIPELINE_V7/src/Program_Memory.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/pc_register.v
    Info (12023): Found entity 1: PC_Register File: C:/PROJECTS/PIPELINE_V7/src/PC_Register.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/mux_register_file.v
    Info (12023): Found entity 1: MUXRegisterFile File: C:/PROJECTS/PIPELINE_V7/src/MUX_Register_File.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/multiplexer_3_to_1.v
    Info (12023): Found entity 1: Multiplexer_3_to_1 File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/multiplexer_2_to_1.v
    Info (12023): Found entity 1: Multiplexer_2_to_1 File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_2_to_1.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/mem_wb.v
    Info (12023): Found entity 1: MEM_WB File: C:/PROJECTS/PIPELINE_V7/src/MEM_WB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/immediate_unit.v
    Info (12023): Found entity 1: Immediate_Unit File: C:/PROJECTS/PIPELINE_V7/src/Immediate_Unit.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/if_id.v
    Info (12023): Found entity 1: IF_ID File: C:/PROJECTS/PIPELINE_V7/src/IF_ID.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/id_ex.v
    Info (12023): Found entity 1: ID_EX File: C:/PROJECTS/PIPELINE_V7/src/ID_EX.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/hazard_values.v
    Info (12023): Found entity 1: Hazard_Values File: C:/PROJECTS/PIPELINE_V7/src/Hazard_Values.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/hazard_unit.v
    Info (12023): Found entity 1: HAZARD_UNIT File: C:/PROJECTS/PIPELINE_V7/src/HAZARD_UNIT.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/forward_unit.v
    Info (12023): Found entity 1: Forward_UNIT File: C:/PROJECTS/PIPELINE_V7/src/Forward_UNIT.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/flip_flop.v
    Info (12023): Found entity 1: FLIP_FLOP File: C:/PROJECTS/PIPELINE_V7/src/FLIP_FLOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/ex_mem.v
    Info (12023): Found entity 1: EX_MEM File: C:/PROJECTS/PIPELINE_V7/src/EX_MEM.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/decoder_register_file.v
    Info (12023): Found entity 1: Decoder_Register_File File: C:/PROJECTS/PIPELINE_V7/src/Decoder_Register_File.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/data_memory.v
    Info (12023): Found entity 1: Data_Memory File: C:/PROJECTS/PIPELINE_V7/src/Data_Memory.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/control.v
    Info (12023): Found entity 1: Control File: C:/PROJECTS/PIPELINE_V7/src/Control.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/and_2_1.v
    Info (12023): Found entity 1: And_2_1 File: C:/PROJECTS/PIPELINE_V7/src/And_2_1.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/alu_control.v
    Info (12023): Found entity 1: ALU_Control File: C:/PROJECTS/PIPELINE_V7/src/ALU_Control.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/alu.v
    Info (12023): Found entity 1: ALU File: C:/PROJECTS/PIPELINE_V7/src/ALU.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /projects/pipeline_v7/src/adder_32_bits.v
    Info (12023): Found entity 1: Adder_32_Bits File: C:/PROJECTS/PIPELINE_V7/src/Adder_32_Bits.v Line: 13
Info (12127): Elaborating entity "RISC_V_Single_Cycle" for the top level hierarchy
Info (12128): Elaborating entity "And_2_1" for hierarchy "And_2_1:AND_Z_y_B" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 185
Info (12128): Elaborating entity "Xor_2_1" for hierarchy "Xor_2_1:XOR_GATE" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 195
Info (12128): Elaborating entity "Multiplexer_2_to_1" for hierarchy "Multiplexer_2_to_1:MUX_RS_Immediate" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 209
Info (12128): Elaborating entity "Adder_32_Bits" for hierarchy "Adder_32_Bits:PC_PLUS_I" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 218
Info (12128): Elaborating entity "PC_Register" for hierarchy "PC_Register:PROGRAM_COUNTER" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 253
Info (12128): Elaborating entity "Program_Memory" for hierarchy "Program_Memory:PROGRAM_MEMORY" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 264
Warning (10850): Verilog HDL warning at Program_Memory.v(34): number of words (110) in memory file does not match the number of elements in the address range [0:255] File: C:/PROJECTS/PIPELINE_V7/src/Program_Memory.v Line: 34
Warning (10030): Net "rom.data_a" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0' File: C:/PROJECTS/PIPELINE_V7/src/Program_Memory.v Line: 30
Warning (10030): Net "rom.waddr_a" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0' File: C:/PROJECTS/PIPELINE_V7/src/Program_Memory.v Line: 30
Warning (10030): Net "rom.we_a" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0' File: C:/PROJECTS/PIPELINE_V7/src/Program_Memory.v Line: 30
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:Fetch_Decode_Reg" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 290
Info (12128): Elaborating entity "Control" for hierarchy "Control:CONTROL_UNIT" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 306
Info (12128): Elaborating entity "HAZARD_UNIT" for hierarchy "HAZARD_UNIT:HAZARD_UNIT" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 324
Info (12128): Elaborating entity "ALU_Control" for hierarchy "ALU_Control:ALU_CONTROL_UNIT" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 337
Info (12128): Elaborating entity "Register_File" for hierarchy "Register_File:REGISTER_FILE_UNIT" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 352
Info (12128): Elaborating entity "Decoder_Register_File" for hierarchy "Register_File:REGISTER_FILE_UNIT|Decoder_Register_File:DECODER_REG_FILE" File: C:/PROJECTS/PIPELINE_V7/src/Register_File.v Line: 43
Info (12128): Elaborating entity "Register" for hierarchy "Register_File:REGISTER_FILE_UNIT|Register:Register_zero" File: C:/PROJECTS/PIPELINE_V7/src/Register_File.v Line: 59
Info (12128): Elaborating entity "Register" for hierarchy "Register_File:REGISTER_FILE_UNIT|Register:Register_sp" File: C:/PROJECTS/PIPELINE_V7/src/Register_File.v Line: 89
Info (12128): Elaborating entity "MUXRegisterFile" for hierarchy "Register_File:REGISTER_FILE_UNIT|MUXRegisterFile:MUXRegister1" File: C:/PROJECTS/PIPELINE_V7/src/Register_File.v Line: 485
Info (12128): Elaborating entity "Immediate_Unit" for hierarchy "Immediate_Unit:IMM_UNIT" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 359
Info (12128): Elaborating entity "Multiplexer_2_to_1" for hierarchy "Multiplexer_2_to_1:MUX_HAZARD" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 373
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:Decode_Execute_Reg" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 415
Warning (10230): Verilog HDL assignment warning at ID_EX.v(81): truncated value with size 32 to match size of target (5) File: C:/PROJECTS/PIPELINE_V7/src/ID_EX.v Line: 81
Warning (10230): Verilog HDL assignment warning at ID_EX.v(82): truncated value with size 32 to match size of target (5) File: C:/PROJECTS/PIPELINE_V7/src/ID_EX.v Line: 82
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_UNIT" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 430
Warning (10764): Verilog HDL warning at ALU.v(58): converting signed shift amount to unsigned File: C:/PROJECTS/PIPELINE_V7/src/ALU.v Line: 58
Warning (10764): Verilog HDL warning at ALU.v(61): converting signed shift amount to unsigned File: C:/PROJECTS/PIPELINE_V7/src/ALU.v Line: 61
Info (12128): Elaborating entity "Multiplexer_3_to_1" for hierarchy "Multiplexer_3_to_1:Multiplexer_A" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 445
Warning (10270): Verilog HDL Case Statement warning at Multiplexer_3_to_1.v(26): incomplete case statement has no default case item File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at Multiplexer_3_to_1.v(25): inferring latch(es) for variable "Mux_Output_o", which holds its previous value in one or more paths through the always construct File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[0]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[1]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[2]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[3]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[4]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[5]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[6]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[7]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[8]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[9]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[10]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[11]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[12]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[13]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[14]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[15]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[16]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[17]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[18]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[19]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[20]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[21]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[22]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[23]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[24]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[25]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[26]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[27]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[28]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[29]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[30]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (10041): Inferred latch for "Mux_Output_o[31]" at Multiplexer_3_to_1.v(25) File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Info (12128): Elaborating entity "Forward_UNIT" for hierarchy "Forward_UNIT:Forward_UNIT" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 503
Info (12128): Elaborating entity "FLIP_FLOP" for hierarchy "FLIP_FLOP:PLEASE" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 514
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:EX_MEM" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 554
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Data_Memory:Data_Memory" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 572
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:MEM_WB" File: C:/PROJECTS/PIPELINE_V7/src/RISC_V_Single_Cycle.v Line: 593
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/PROJECTS/PIPELINE_V7/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_380ed46.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "Data_Memory:Data_Memory|ram" is uninferred due to asynchronous read logic File: C:/PROJECTS/PIPELINE_V7/src/Data_Memory.v Line: 33
    Info (276013): RAM logic "Program_Memory:PROGRAM_MEMORY|rom" is uninferred because MIF is not supported for the selected family File: C:/PROJECTS/PIPELINE_V7/src/Program_Memory.v Line: 30
    Info (276013): RAM logic "Register_File:REGISTER_FILE_UNIT|Decoder_Register_File:DECODER_REG_FILE|Ram0" is uninferred because MIF is not supported for the selected family File: C:/PROJECTS/PIPELINE_V7/src/Decoder_Register_File.v Line: 20
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/PROJECTS/PIPELINE_V7/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_380ed46.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[31]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[30]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[29]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[28]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[27]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[26]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[25]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[24]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[23]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[22]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[21]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[20]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[19]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[18]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[17]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[16]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[15]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[14]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[13]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[12]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[11]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[10]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[9]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[8]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[7]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[6]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[5]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[4]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[3]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[2]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[1]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_B|Mux_Output_o[0]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[31]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[30]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[29]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[28]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[27]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[26]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[25]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[24]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[23]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[22]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[21]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[20]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[19]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[18]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[17]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[16]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[15]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[14]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[13]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[12]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[11]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[10]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[9]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[8]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[7]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[6]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[5]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[4]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[3]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[2]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[1]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (14026): LATCH primitive "Multiplexer_3_to_1:Multiplexer_A|Mux_Output_o[0]" is permanently enabled File: C:/PROJECTS/PIPELINE_V7/src/Multiplexer_3_to_1.v Line: 25
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/PROJECTS/PIPELINE_V7/src/Register.v Line: 31
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 18191 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 18157 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Thu Dec 02 22:55:32 2021
    Info: Elapsed time: 00:01:55
    Info: Total CPU time (on all processors): 00:02:27


