use crate::types::*;

use std::collections::HashMap;
use std::rc::Rc;
use std::iter;

const FINISH_STATE : &'static str = "__FINISH";

fn gen_verilog_io_params(params: &Vec<Var>, returns: &Vec<Var>) -> Vec<(VVar, IOType)> {
    let var_list_of_params = params.iter().map(|var| {
        (VVar {name: var.name.clone(), bits: 32, idx: None}, IOType::Input)
    });
    let var_list_of_returns = returns.iter().map(|var| {
        (VVar {name: var.name.clone(), bits: 32, idx: None}, IOType::OutputReg)
    });
    var_list_of_params.chain(var_list_of_returns).collect::<Vec<_>>()
}

struct CompilerState {
    regs: Vec<VVar>,
    wires : Vec<VAssign>,
    always: Vec<VAlways>
}

impl CompilerState {
    fn new(regs: Vec<VVar>, wires : Vec<VAssign>, always: Vec<VAlways>) -> CompilerState {
        CompilerState {regs, wires, always}
    }

    fn new_reg(&mut self, name: &str, bits: i32, idx: Option<i32>) -> VVar {
        let v = VVar {name: String::from(name), bits, idx};
        self.regs.push(v);
        self.regs.last().unwrap().clone()
    }

    fn new_wire(&mut self, name: &str, bits: i32, idx: Option<i32>, expr: VExpr) -> VVar {
        let v = VVar {name: String::from(name), bits, idx};
        self.wires.push(VAssign { lhs: v, rhs: expr.clone() });
        self.wires.last().unwrap().lhs.clone()
    }

    fn add_event(&mut self, cond: VExpr, assigns: Vec<VAssign>) {
        let clk = VVar {name: String::from("clk"), bits: 1, idx: None};
        self.always.push(VAlways {clk, cond, assigns})
    }
}

fn get<'a, K : std::hash::Hash + std::cmp::Eq + std::fmt::Debug, V>(map: &'a HashMap<K, V>, key: &K) -> &'a V {
    map.get(key).expect(&format!("{:?} is not found.\n", key))
}

fn reduce(es: &Vec<VExpr>, op: &BinOp) -> Option<VExpr> {
    if es.len() == 0 {
        None
    } else {
        let mut ret = es[0].clone();
        for e in &es[1..] {
            ret = VExpr::BinExp(*op, Rc::new(ret), Rc::new(e.clone()));
        }
        Some(ret)
    }
}

fn ir_var_to_verilog_var(var: &Var) -> VVar {
    VVar {name: var.name.clone(), bits: 32, idx: None}
}

fn make_rst_n() -> VVar {
    VVar {name: String::from("rst_n"), bits: 1, idx: None}
}

// Create CFG state machine and returs en/done signals 
fn gen_cfg_state_machine(ir: &SchedCDFGIR, cs: &mut CompilerState) 
    -> (HashMap<Label, VVar>, HashMap<Label, VVar>) {
    // make CFG FSM
    let cur_state = cs.new_reg("cur_state", 1, None);
    let prev_state = cs.new_reg("prev_state", 1, None);

    let mut ens = HashMap::<Label, VVar>::new();
    let mut dones = HashMap::<Label, VVar>::new();
    let mut states = HashMap::<Label, i32>::new();

    let rst_n = make_rst_n();

    let not_reset = VExpr::Var (rst_n.clone());
    let reset = VExpr::UnExp(UnOp::Not, Rc::new(VExpr::Var (rst_n.clone())));

    // Create ens/dones/states;
    let finish_state = FINISH_STATE.to_string();
    let labels = ir.cdfg.iter().map(|(l, _)| l).chain(iter::once(&finish_state)).collect::<Vec<_>>();
    {
        let mut cnt = 0;
        for &l in &labels {
            let l_en = cs.new_reg(&format!("{}_en", l), 1, None);
            ens.insert(l.clone(), l_en.clone());
    
            let l_done = cs.new_reg(&format!("{}_en", l), 1, None);
            dones.insert(l.clone(), l_done.clone());

            states.insert(l.clone(), cnt);
            cnt += 1;
        }
    }
    
    // State machine init
    {
        let start = ir.start.clone();
        let start_state = get(&states, &start);
        let mut assigns = Vec::<VAssign>::new();
        assigns.push(VAssign {lhs: cur_state.clone(), rhs: VExpr::Const(*start_state)});
        assigns.push(VAssign {lhs: prev_state.clone(), rhs: VExpr::Const(*start_state)});
        // TODO: Add initialization of ``start'' state
        cs.add_event(reset, assigns);
    }

    for (l, bb) in &ir.cdfg {
        let l_state = get(&states, l);
        let l_done = get(&dones, l);
        let l_en = get(&ens, l);

        let mut conds = vec![not_reset.clone()];
        // cur_satet == l_state
        conds.push(VExpr::BinExp(BinOp::Eq, Rc::new(VExpr::Var (cur_state.clone())), Rc::new(VExpr::Const(l_state.clone()))));
        // l_done
        conds.push(VExpr::Var(l_done.clone()));
        // l_en <= 0;
        let disable = VAssign {lhs: l_en.clone(), rhs: VExpr::Const(0)};
        // prev_state <= cur_state
        let prev_assign = VAssign {lhs: prev_state.clone(), rhs: VExpr::Var (cur_state.clone())};
        cs.add_event(reduce(&conds, &BinOp::And).unwrap(), vec![disable, prev_assign]);
        
        let mut add_transition = |next_l: &Label, extra_cond: &Option<VExpr>| {
            let next_state = get(&states, next_l).clone();
            let next_en = get(&ens, next_l).clone();
            let enable = VAssign {lhs: next_en, rhs: VExpr::Const(1)};
            let change_cur_state = VAssign {lhs: cur_state.clone(), rhs: VExpr::Const(next_state.clone())};
            // TODO: add initialization of the next state
            let actions = vec![enable, change_cur_state];
            match extra_cond {
                None => {
                    cs.add_event(reduce(&conds, &BinOp::And).unwrap(), actions);
                }
                Some (c) => { 
                    // TODO: Refactor
                    conds.push(c.clone());
                    cs.add_event(reduce(&conds, &BinOp::And).unwrap(), actions);
                    conds.pop();
                }
            }
        };
        match bb.exit {
            ExitOp::JMP(ref next_l) => {
                add_transition(next_l, &None);
            },
            ExitOp::JC(ref cond, ref next_l1, ref next_l2) => {
                let t_cond = VExpr::Var(ir_var_to_verilog_var(cond.clone()));
                let f_cond = VExpr::UnExp(UnOp::Not, Rc::new(t_cond.clone()));
                for (l, cond) in vec![(&next_l1, &t_cond), (&next_l2, &f_cond)] {
                    add_transition(l, &Some(cond.clone()));
                }
            },
            ExitOp::RET => {
                add_transition(&FINISH_STATE.to_string(), &None);
            }
        }
    }

    (ens, dones)
}

fn gen_verilog_definitions(ir: &SchedCDFGIR) -> (Vec<VVar>, Vec<VAssign>, Vec<VAlways>) {
    let regs = Vec::<VVar>::new();
    let wires = Vec::<VAssign>::new();
    let always = Vec::<VAlways>::new();

    let mut cs = CompilerState::new(regs, wires, always);
    let (ens, dones) = gen_cfg_state_machine(ir, &mut cs);

    (cs.regs, cs.wires, cs.always)
}

pub fn compile_sched_cdfg_ir(ir: &SchedCDFGIR) ->VerilogIR {
    let name = &ir.name;
    let io_params = gen_verilog_io_params(&ir.params, &ir.returns);
    let (regs, wires, always) = gen_verilog_definitions(ir);
    VerilogIR { name: name.clone() , io_params, regs, wires, always }
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::types::*;
    use crate::gen_verilog;

    fn v(s: &str) -> Var {
        var_from_str(s)
    }

    fn a(v: Var) -> Arg {
        Arg::Var(v)
    }

    fn c(n: i32) -> Arg {
        Arg::Val(n)
    }

    fn stmt(v: &str, e: Expr) -> Stmt {
        Stmt {var: String::from(v), expr: e}
    }

    fn s(v: &str) -> String {
        String::from(v)
    }

    fn e(var: Var, d: DepType) -> Edge {
        Edge {var: var, dep_type: d}
    }
    
    #[test]
    fn collatz_sched_cdfg_ir() {
        let init = {
            let mut dfg = HashMap::<Var, DFGNode<Sched>>::new();
            dfg.insert(v("cur0"), DFGNode {
                stmt: stmt("cur0", copy(a(v("n")))),
                prevs: vec![],
                succs: vec![e(v("cur1"), DepType::InterBB)],
                sched: Sched {sched: 0}
            });
            dfg.insert(v("step0"), DFGNode {
                stmt: stmt("step0", copy(c(0))),
                prevs: vec![],
                succs: vec![e(v("step1"), DepType::InterBB)],
                sched: Sched {sched: 0}
            });
            dfg.insert(v("test0"), DFGNode {
                stmt: stmt("test0", gt(a(v("n")), c(1))),
                prevs: vec![],
                succs: vec![e(v("test1"), DepType::InterBB)],
                sched: Sched {sched: 0}
            });

            let body = DFGBBBody::Seq(dfg);
            DFGBB {
                prevs: vec![],
                body,
                exit: ExitOp::JC(var_from_str("test0"), label_from_str("LOOP"), label_from_str("EXIT")),
            }
        };

        let loop_ = {
            let mut dfg = HashMap::<Var, DFGNode<Sched>>::new();
            dfg.insert(v("cur0"), DFGNode {
                stmt: stmt("cur0", mu(a(v("cur0")), a(v("cur1")))),
                prevs: vec![e(v("cur0"), DepType::InterBB), e(v("cur2"), DepType::Carried(1)),],
                succs: vec![e(v("tmp1"), DepType::Intra), 
                            e(v("tmp2"), DepType::Intra),
                            e(v("tmp4"), DepType::Intra),
                            e(v("test1"), DepType::Intra),],
                sched: Sched {sched: 0}
            });
            dfg.insert(v("step1"), DFGNode {
                stmt: stmt("step1", mu(a(v("step0")), a(v("step2")))),
                prevs: vec![e(v("step0"), DepType::InterBB), e(v("step2"), DepType::Carried(1)),],
                succs: vec![e(v("step2"), DepType::Intra),],
                sched: Sched {sched: 0}
            });
            dfg.insert(v("tmp1"), DFGNode {
                stmt: stmt("tmp1", div(a(v("cur1")), c(2))),
                prevs: vec![e(v("cur1"), DepType::Intra)],
                succs: vec![e(v("cur2"), DepType::Intra),],
                sched: Sched {sched: 0}
            });
            dfg.insert(v("tmp2"), DFGNode {
                stmt: stmt("tmp2", mult(a(v("cur1")), c(3))),
                prevs: vec![e(v("cur1"), DepType::Intra)],
                succs: vec![e(v("tmp3"), DepType::Intra),],
                sched: Sched {sched: 0}
            });
            dfg.insert(v("tmp3"), DFGNode {
                stmt: stmt("tmp3", plus(a(v("tmp2")), c(1))),
                prevs: vec![e(v("tmp2"), DepType::Intra)],
                succs: vec![e(v("cur2"), DepType::Intra),],
                sched: Sched {sched: 1}
            });
            dfg.insert(v("tmp4"), DFGNode {
                stmt: stmt("tmp4", mod_(a(v("cur1")), c(2))),
                prevs: vec![e(v("cur1"), DepType::Intra)],
                succs: vec![e(v("tmp5"), DepType::Intra),],
                sched: Sched {sched: 0}
            });
            dfg.insert(v("tmp5"), DFGNode {
                stmt: stmt("tmp5", eq(a(v("tmp4")), c(0))),
                prevs: vec![e(v("tmp4"), DepType::Intra)],
                succs: vec![e(v("cur2"), DepType::Intra),],
                sched: Sched {sched: 1}
            });
            dfg.insert(v("cur2"), DFGNode {
                stmt: stmt("cur2", select(a(v("tmp5")), a(v("tmp1")), a(v("tmp3")))),
                prevs: vec![
                    e(v("tmp5"), DepType::Intra), 
                    e(v("tmp1"), DepType::Intra),
                    e(v("tmp3"), DepType::Intra)
                ],
                succs: vec![e(v("cur1"), DepType::Carried(1)),],
                sched: Sched {sched: 1}
            });
            dfg.insert(v("step2"), DFGNode {
                stmt: stmt("step2", plus(a(v("step1")), c(1))),
                prevs: vec![e(v("step1"), DepType::Intra)],
                succs: vec![e(v("step1"), DepType::Carried(1)),],
                sched: Sched {sched: 0}
            });
            dfg.insert(v("test1"), DFGNode {
                stmt: stmt("test1", gt(a(v("cur1")), c(1))),
                prevs: vec![e(v("cur1"), DepType::Intra)],
                succs: vec![],
                sched: Sched {sched: 0}
            });
            let body = DFGBBBody::Pipe(dfg, v("test1"), 2);
            DFGBB {
                prevs: vec![s("INIT")],
                body,
                exit: ExitOp::JMP(s("EXIT")),
            }
        };

        let exit = {
            let mut dfg = HashMap::<Var, DFGNode<Sched>>::new();
            dfg.insert(v("step"), DFGNode {
                stmt: stmt("step", ita(a(v("step0")), a(v("step2")))),
                prevs: vec![e(v("step0"), DepType::InterBB), e(v("step0"), DepType::InterBB),],
                succs: vec![],
                sched: Sched {sched: 0}
            });
            let body = DFGBBBody::Seq(dfg);
            DFGBB {
                prevs: vec![s("INIT"), s("LOOP")],
                body,
                exit: ExitOp::RET,
            }
        };

        let mut cdfg: HashMap<Label, DFGBB<Sched, i32>> = HashMap::new();
        cdfg.insert(String::from("INIT"), init);
        cdfg.insert(String::from("LOOP"), loop_);
        cdfg.insert(String::from("EXIT"), exit);


        let ir = GenCDFGIR {
            name: String::from("collatz"),
            start: String::from("INIT"),
            params: vec![Var {name: String::from("n")}],
            cdfg,
            returns: vec![Var {name: String::from("iter")}],
        };
        let ir = compile_sched_cdfg_ir(&ir);
        let mut vec: Vec<u8> = Vec::new();
        gen_verilog::generate_verilog_to_stream(&ir, &mut vec);
        let s = vec.iter().map(|&u| u as char).collect::<String>();
        println!("----- generated verilog ----- :\n");
        println!("{}", s);
        println!("----- generated verilog end -----\n");
    }
}