// Seed: 17298075
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge id_3) begin
    id_2 = id_1;
  end
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1,
    input  wor  id_2,
    input  tri  id_3,
    input  wire id_4,
    output wand id_5
);
  tri1 id_7;
  wire id_8;
  assign id_1 = id_2;
  assign id_7 = 1;
  wire id_9, id_10;
  module_0(
      id_10, id_10, id_8
  ); id_11(
      .id_0(1'd0), .id_1(id_3), .id_2(1), .id_3(1)
  );
endmodule
