I 000062 55 2364          1311501707458 Design_Register_4_Bit
(_unit VHDL (register_4_bit 0 5 (design_register_4_bit 0 9 ))
  (_version v33)
  (_time 1311501707459 2011.07.24 14:31:47)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(2)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000050 55 3595          1311501707930 IR_Parser
(_unit VHDL (ir_parser 0 4 (ir_parser 0 9 ))
  (_version v33)
  (_time 1311501707930 2011.07.24 14:31:47)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 0 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 0 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 0 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 0 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000063 55 2172          1311501708169 Design_Register_16_Bit
(_unit VHDL (register_16_bit 0 5 (design_register_16_bit 0 9 ))
  (_version v33)
  (_time 1311501708169 2011.07.24 14:31:48)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000061 55 2908          1311501708485 Designe_Flow_Control
(_unit VHDL (flow_control 0 4 (designe_flow_control 0 9 ))
  (_version v33)
  (_time 1311501708485 2011.07.24 14:31:48)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4)(5)(9)(7)(8)(11)(10)(6))(_sensitivity(2)(3)(0)(1)(14)(13)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000064 55 1641          1311501708680 Designe_Address_Adapter
(_unit VHDL (address_adapter 0 4 (designe_address_adapter 0 8 ))
  (_version v33)
  (_time 1311501708679 2011.07.24 14:31:48)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000060 55 2402          1311501708847 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 0 4 (design_decoder_4x16 0 8 ))
  (_version v33)
  (_time 1311501708846 2011.07.24 14:31:48)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 1610          1311501709013 Designe_MUX_2x1
(_unit VHDL (mux_2x1 0 4 (designe_mux_2x1 0 8 ))
  (_version v33)
  (_time 1311501709013 2011.07.24 14:31:49)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
I 000062 55 2147          1311501709202 Designe_Address_Adder
(_unit VHDL (address_adder 0 5 (designe_address_adder 0 9 ))
  (_version v33)
  (_time 1311501709202 2011.07.24 14:31:49)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 0 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000056 55 2465          1311501709458 Designe_MUX_4x1
(_unit VHDL (mux_4x1 0 4 (designe_mux_4x1 0 8 ))
  (_version v33)
  (_time 1311501709457 2011.07.24 14:31:49)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(3)(4)(2)(5)(0)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000061 55 4101          1311501709714 Designe_Memory_16x16
(_unit VHDL (memory_16x16 0 4 (designe_memory_16x16 0 8 ))
  (_version v33)
  (_time 1311501709714 2011.07.24 14:31:49)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 0 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 0 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 0 15 (_process 0 ((((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000056 55 2575          1311501709970 Designe_MUX_8x1
(_unit VHDL (mux_8x1 0 4 (designe_mux_8x1 0 8 ))
  (_version v33)
  (_time 1311501709970 2011.07.24 14:31:49)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(9))(_sensitivity(0)(4)(3)(2)(1)(5)(6)(7)(8)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000064 55 1835          1311501710226 Design_Sequence_Counter
(_unit VHDL (sequence_counter 0 5 (design_sequence_counter 0 9 ))
  (_version v33)
  (_time 1311501710225 2011.07.24 14:31:50)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000065 55 1891          1311501710471 Designe_Destination_Sync
(_unit VHDL (destination_sync 0 4 (designe_destination_sync 0 9 ))
  (_version v33)
  (_time 1311501710470 2011.07.24 14:31:50)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000058 55 1893          1311501710653 Designe_Convertor
(_unit VHDL (convertor 0 5 (designe_convertor 0 9 ))
  (_version v33)
  (_time 1311501710653 2011.07.24 14:31:50)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000058 55 1614          1311501710841 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 0 4 (design_sc_cleaner 0 8 ))
  (_version v33)
  (_time 1311501710841 2011.07.24 14:31:50)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000054 55 34164         1311501711070 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311501711069 2011.07.24 14:31:51)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000051 55 3460          1311501711281 Design_ALU
(_unit VHDL (alu 0 5 (design_alu 0 10 ))
  (_version v33)
  (_time 1311501711281 2011.07.24 14:31:51)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(7)(4)(5)(6))(_sensitivity(3)(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000059 55 1785          1311501711475 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 0 4 (design_decoder_3x8 0 8 ))
  (_version v33)
  (_time 1311501711475 2011.07.24 14:31:51)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
V 000054 55 34497         1311501711744 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311501711743 2011.07.24 14:31:51)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000061 55 2934          1311661211052 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311661211052 2011.07.26 10:50:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(8)(11)(10)(9)(7)(6)(5)(4))(_sensitivity(3)(0)(2)(1)(12)(13)(14)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000058 55 1638          1311661276034 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311661276035 2011.07.26 10:51:16)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000061 55 4127          1311662725858 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311662725858 2011.07.26 11:15:25)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000061 55 4127          1311662810488 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311662810488 2011.07.26 11:16:50)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000064 55 1670          1311663191892 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311663191892 2011.07.26 11:23:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311663192119 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311663192119 2011.07.26 11:23:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311663192367 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311663192367 2011.07.26 11:23:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(7)(4)(5)(6))(_sensitivity(1)(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311663192728 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311663192727 2011.07.26 11:23:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311663192959 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311663192958 2011.07.26 11:23:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311663193148 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311663193148 2011.07.26 11:23:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311663193393 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311663193392 2011.07.26 11:23:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311663193639 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311663193639 2011.07.26 11:23:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(10)(11)(5)(9)(8)(7)(6)(4))(_sensitivity(0)(3)(2)(1)(12)(13)(14)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311663193881 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311663193881 2011.07.26 11:23:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311663194140 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311663194139 2011.07.26 11:23:14)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(0)(2)(5)(1)(7)(8)(3)(6)(4)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311663194353 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311663194352 2011.07.26 11:23:14)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311663194727 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311663194726 2011.07.26 11:23:14)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311663194950 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311663194950 2011.07.26 11:23:14)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311663195206 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311663195206 2011.07.26 11:23:15)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311663195450 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311663195449 2011.07.26 11:23:15)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311663195695 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311663195695 2011.07.26 11:23:15)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311663195939 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311663195938 2011.07.26 11:23:15)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311663196313 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311663196313 2011.07.26 11:23:16)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1311779162139 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311779162138 2011.07.27 19:36:02)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311779162589 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311779162588 2011.07.27 19:36:02)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311779162999 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311779162998 2011.07.27 19:36:02)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(7)(4)(5)(6)(8))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311779163269 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311779163268 2011.07.27 19:36:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311779163579 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311779163578 2011.07.27 19:36:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311779163859 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311779163858 2011.07.27 19:36:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311779164109 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311779164108 2011.07.27 19:36:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311779164409 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311779164408 2011.07.27 19:36:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(0)(3)(2)(1)(12)(14)(13)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311779164669 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311779164668 2011.07.27 19:36:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311779164918 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311779164918 2011.07.27 19:36:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(2)(1)(3)(4)(0)(8)(5)(7)(6)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311779165189 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311779165188 2011.07.27 19:36:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311779165559 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311779165558 2011.07.27 19:36:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311779165909 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311779165908 2011.07.27 19:36:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311779166199 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311779166198 2011.07.27 19:36:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311779166449 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311779166448 2011.07.27 19:36:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311779166679 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311779166678 2011.07.27 19:36:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311779166929 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311779166928 2011.07.27 19:36:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311779167189 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311779167188 2011.07.27 19:36:07)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000058 55 1638          1311821374680 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311821374680 2011.07.28 07:19:34)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000061 55 4127          1311821419613 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311821419613 2011.07.28 07:20:19)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000061 55 2934          1311821438582 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311821438582 2011.07.28 07:20:38)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(5)(4)(6)(7)(8)(9)(10)(11))(_sensitivity(0)(3)(2)(1)(12)(13)(14)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
V 000054 55 34497         1311821438872 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311821438872 2011.07.28 07:20:38)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000061 55 4127          1311821480390 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311821480390 2011.07.28 07:21:20)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000061 55 2934          1311821556208 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311821556208 2011.07.28 07:22:36)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(5)(4)(6)(7)(8)(9)(10)(11))(_sensitivity(0)(3)(2)(1)(12)(13)(14)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000058 55 1638          1311821687668 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311821687668 2011.07.28 07:24:47)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000061 55 2934          1311821752805 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311821752805 2011.07.28 07:25:52)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(5)(4)(6)(7)(8)(9)(10)(11))(_sensitivity(0)(3)(2)(1)(12)(13)(14)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000061 55 2934          1311821764884 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311821764884 2011.07.28 07:26:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(5)(4)(6)(7)(8)(9)(10)(11))(_sensitivity(0)(3)(2)(1)(12)(13)(14)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
V 000054 55 34497         1311821847675 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311821847675 2011.07.28 07:27:27)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000061 55 4127          1311827033898 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311827033898 2011.07.28 08:53:53)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000061 55 4127          1311827036419 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311827036419 2011.07.28 08:53:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000064 55 1670          1311827162313 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311827162313 2011.07.28 08:56:02)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311827162602 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311827162602 2011.07.28 08:56:02)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311827162881 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311827162881 2011.07.28 08:56:02)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(7)(4)(5)(6)(8))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311827163170 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311827163169 2011.07.28 08:56:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311827163527 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311827163526 2011.07.28 08:56:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311827163748 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311827163748 2011.07.28 08:56:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311827163993 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311827163993 2011.07.28 08:56:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311827164303 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311827164303 2011.07.28 08:56:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(0)(3)(2)(1)(12)(14)(13)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311827164535 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311827164535 2011.07.28 08:56:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311827164894 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311827164894 2011.07.28 08:56:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(8)(6)(5)(7)(0)(4)(3)(2)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311827165116 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311827165116 2011.07.28 08:56:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311827165574 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311827165574 2011.07.28 08:56:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311827165808 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311827165807 2011.07.28 08:56:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311827166063 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311827166063 2011.07.28 08:56:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311827166347 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311827166346 2011.07.28 08:56:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311827166574 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311827166574 2011.07.28 08:56:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311827166818 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311827166818 2011.07.28 08:56:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311827167114 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311827167114 2011.07.28 08:56:07)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1311827522536 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311827522537 2011.07.28 09:02:02)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311827522772 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311827522772 2011.07.28 09:02:02)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311827523012 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311827523012 2011.07.28 09:02:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(7)(4)(5)(6))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311827523237 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311827523237 2011.07.28 09:02:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311827523554 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311827523553 2011.07.28 09:02:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311827523769 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311827523768 2011.07.28 09:02:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311827524002 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311827524002 2011.07.28 09:02:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311827524237 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311827524237 2011.07.28 09:02:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(10)(11)(5)(9)(8)(7)(6)(4))(_sensitivity(0)(3)(2)(1)(12)(13)(14)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311827524450 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311827524450 2011.07.28 09:02:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311827524680 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311827524680 2011.07.28 09:02:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)(0)(4)(3)(2)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311827524913 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311827524913 2011.07.28 09:02:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311827525184 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311827525183 2011.07.28 09:02:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311827525488 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311827525488 2011.07.28 09:02:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311827525737 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311827525737 2011.07.28 09:02:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311827525975 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311827525975 2011.07.28 09:02:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311827526225 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311827526224 2011.07.28 09:02:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311827526468 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311827526468 2011.07.28 09:02:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311827526753 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311827526753 2011.07.28 09:02:06)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1311828848560 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311828848560 2011.07.28 09:24:08)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311828848801 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311828848800 2011.07.28 09:24:08)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311828849056 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311828849056 2011.07.28 09:24:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(7)(4)(5)(6))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311828849306 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311828849305 2011.07.28 09:24:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311828849561 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311828849560 2011.07.28 09:24:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311828849794 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311828849794 2011.07.28 09:24:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311828850060 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311828850060 2011.07.28 09:24:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311828850296 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311828850296 2011.07.28 09:24:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(0)(3)(2)(1)(12)(14)(13)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311828850534 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311828850534 2011.07.28 09:24:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311828850783 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311828850782 2011.07.28 09:24:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(0)(4)(3)(2)(1)(5)(6)(7)(8)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311828851006 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311828851006 2011.07.28 09:24:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(3)(4)(5)(2)(0)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311828851229 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311828851228 2011.07.28 09:24:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311828851474 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311828851473 2011.07.28 09:24:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(4)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311828851734 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311828851734 2011.07.28 09:24:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311828851969 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311828851969 2011.07.28 09:24:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311828852196 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311828852195 2011.07.28 09:24:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311828852485 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311828852484 2011.07.28 09:24:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311828852745 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311828852744 2011.07.28 09:24:12)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000061 55 4127          1311829889322 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311829889322 2011.07.28 09:41:29)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000064 55 1670          1311830789809 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311830789809 2011.07.28 09:56:29)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311830790175 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311830790175 2011.07.28 09:56:30)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311830790416 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311830790416 2011.07.28 09:56:30)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311830790644 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311830790643 2011.07.28 09:56:30)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311830790881 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311830790880 2011.07.28 09:56:30)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311830791114 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311830791114 2011.07.28 09:56:31)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311830791342 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311830791341 2011.07.28 09:56:31)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311830791730 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311830791730 2011.07.28 09:56:31)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(0)(3)(2)(1)(12)(14)(13)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311830791949 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311830791948 2011.07.28 09:56:31)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311830792164 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311830792163 2011.07.28 09:56:32)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(0)(7)(8)(2)(1)(6)(3)(4)(5)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311830792359 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311830792358 2011.07.28 09:56:32)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(3)(4)(5)(2)(0)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311830792549 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311830792548 2011.07.28 09:56:32)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311830792792 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311830792792 2011.07.28 09:56:32)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311830792972 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311830792971 2011.07.28 09:56:32)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311830793176 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311830793175 2011.07.28 09:56:33)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311830793381 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311830793381 2011.07.28 09:56:33)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311830793719 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311830793718 2011.07.28 09:56:33)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311830793990 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311830793989 2011.07.28 09:56:33)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1311830919088 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311830919088 2011.07.28 09:58:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311830919336 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311830919336 2011.07.28 09:58:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311830919841 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311830919841 2011.07.28 09:58:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311830920116 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311830920116 2011.07.28 09:58:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311830920368 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311830920368 2011.07.28 09:58:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311830920572 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311830920572 2011.07.28 09:58:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311830920767 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311830920767 2011.07.28 09:58:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311830920980 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311830920980 2011.07.28 09:58:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(0)(3)(2)(1)(12)(14)(13)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311830921172 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311830921172 2011.07.28 09:58:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311830921380 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311830921380 2011.07.28 09:58:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(0)(7)(8)(2)(1)(6)(3)(4)(5)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311830921753 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311830921753 2011.07.28 09:58:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(3)(4)(5)(2)(0)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311830921962 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311830921962 2011.07.28 09:58:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311830922228 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311830922228 2011.07.28 09:58:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311830922429 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311830922429 2011.07.28 09:58:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311830922669 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311830922668 2011.07.28 09:58:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311830922884 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311830922884 2011.07.28 09:58:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311830923105 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311830923104 2011.07.28 09:58:43)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311830923389 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311830923389 2011.07.28 09:58:43)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1311831047330 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311831047330 2011.07.28 10:00:47)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311831047720 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311831047720 2011.07.28 10:00:47)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311831047970 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311831047970 2011.07.28 10:00:47)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311831048220 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311831048219 2011.07.28 10:00:48)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311831048407 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311831048407 2011.07.28 10:00:48)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311831048606 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311831048606 2011.07.28 10:00:48)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311831048813 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311831048812 2011.07.28 10:00:48)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311831049051 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311831049051 2011.07.28 10:00:49)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(8)(7)(4)(6)(9)(11)(5)(10))(_sensitivity(1)(0)(3)(2)(12)(13)(14)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311831049257 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311831049257 2011.07.28 10:00:49)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311831049570 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311831049570 2011.07.28 10:00:49)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(0)(4)(3)(2)(1)(5)(6)(7)(8)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311831049769 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311831049768 2011.07.28 10:00:49)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311831049970 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311831049969 2011.07.28 10:00:49)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311831050171 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311831050171 2011.07.28 10:00:50)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311831050372 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311831050371 2011.07.28 10:00:50)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311831050587 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311831050587 2011.07.28 10:00:50)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311831050782 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311831050782 2011.07.28 10:00:50)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311831050982 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311831050982 2011.07.28 10:00:50)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311831051241 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311831051241 2011.07.28 10:00:51)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1311833581278 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311833581277 2011.07.28 10:43:01)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311833581675 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311833581675 2011.07.28 10:43:01)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311833581935 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311833581935 2011.07.28 10:43:01)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311833582191 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311833582191 2011.07.28 10:43:02)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311833582620 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311833582620 2011.07.28 10:43:02)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311833582855 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311833582855 2011.07.28 10:43:02)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311833583077 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311833583077 2011.07.28 10:43:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311833583302 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311833583302 2011.07.28 10:43:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(8)(7)(4)(6)(9)(11)(5)(10))(_sensitivity(1)(0)(3)(2)(12)(13)(14)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311833583533 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311833583533 2011.07.28 10:43:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311833583778 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311833583777 2011.07.28 10:43:03)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(0)(4)(3)(2)(1)(5)(6)(7)(8)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311833584022 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311833584022 2011.07.28 10:43:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311833584234 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311833584233 2011.07.28 10:43:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311833584590 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311833584590 2011.07.28 10:43:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311833584858 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311833584858 2011.07.28 10:43:04)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311833585086 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311833585085 2011.07.28 10:43:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311833585310 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311833585309 2011.07.28 10:43:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311833585524 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311833585523 2011.07.28 10:43:05)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311833585801 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311833585801 2011.07.28 10:43:05)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1311833589623 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311833589623 2011.07.28 10:43:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311833589847 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311833589847 2011.07.28 10:43:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311833590179 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311833590179 2011.07.28 10:43:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311833590543 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311833590542 2011.07.28 10:43:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311833590813 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311833590812 2011.07.28 10:43:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311833591070 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311833591070 2011.07.28 10:43:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311833591412 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311833591412 2011.07.28 10:43:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311833591637 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311833591637 2011.07.28 10:43:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(0)(3)(2)(1)(12)(14)(13)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311833591862 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311833591862 2011.07.28 10:43:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311833592102 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311833592102 2011.07.28 10:43:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(0)(4)(3)(2)(1)(5)(6)(7)(8)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311833592369 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311833592369 2011.07.28 10:43:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(3)(4)(5)(2)(0)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311833592576 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311833592576 2011.07.28 10:43:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311833592804 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311833592804 2011.07.28 10:43:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(4)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311833593038 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311833593037 2011.07.28 10:43:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311833593301 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311833593301 2011.07.28 10:43:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311833593515 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311833593515 2011.07.28 10:43:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311833593737 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311833593736 2011.07.28 10:43:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311833594032 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311833594032 2011.07.28 10:43:14)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000061 55 4127          1311833741478 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311833741478 2011.07.28 10:45:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000061 55 4127          1311834402644 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311834402644 2011.07.28 10:56:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000064 55 1670          1311834821666 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311834821665 2011.07.28 11:03:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311834821921 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311834821920 2011.07.28 11:03:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311834822180 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311834822180 2011.07.28 11:03:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311834822495 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311834822495 2011.07.28 11:03:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311834822694 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311834822694 2011.07.28 11:03:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311834822904 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311834822904 2011.07.28 11:03:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311834823105 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311834823104 2011.07.28 11:03:43)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311834823323 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311834823323 2011.07.28 11:03:43)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(8)(7)(4)(6)(9)(11)(5)(10))(_sensitivity(14)(1)(0)(3)(2)(12)(13)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311834823560 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311834823560 2011.07.28 11:03:43)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311834823771 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311834823771 2011.07.28 11:03:43)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(6)(7)(8)(0)(4)(3)(2)(1)(5)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311834823999 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311834823998 2011.07.28 11:03:43)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311834824216 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311834824215 2011.07.28 11:03:44)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311834824552 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311834824552 2011.07.28 11:03:44)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311834824811 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311834824811 2011.07.28 11:03:44)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311834825016 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311834825016 2011.07.28 11:03:45)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311834825255 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311834825254 2011.07.28 11:03:45)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311834825476 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311834825476 2011.07.28 11:03:45)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311834825741 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311834825740 2011.07.28 11:03:45)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1311834833667 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311834833667 2011.07.28 11:03:53)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311834833990 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311834833990 2011.07.28 11:03:53)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311834834227 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311834834227 2011.07.28 11:03:54)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311834834597 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311834834597 2011.07.28 11:03:54)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311834834821 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311834834821 2011.07.28 11:03:54)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311834835044 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311834835043 2011.07.28 11:03:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311834835255 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311834835254 2011.07.28 11:03:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311834835468 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311834835468 2011.07.28 11:03:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(14)(13)(0)(3)(2)(1)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311834835710 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311834835710 2011.07.28 11:03:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311834835955 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311834835955 2011.07.28 11:03:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(2)(1)(6)(3)(4)(5)(7)(8)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311834836177 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311834836177 2011.07.28 11:03:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311834836517 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311834836517 2011.07.28 11:03:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311834836745 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311834836745 2011.07.28 11:03:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311834836979 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311834836978 2011.07.28 11:03:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311834837217 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311834837217 2011.07.28 11:03:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311834837429 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311834837428 2011.07.28 11:03:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311834837653 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311834837652 2011.07.28 11:03:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311834837918 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311834837917 2011.07.28 11:03:57)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1311875416237 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1311875416237 2011.07.28 22:20:16)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1311875416723 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1311875416723 2011.07.28 22:20:16)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1311875417014 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1311875417014 2011.07.28 22:20:17)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1311875417251 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1311875417251 2011.07.28 22:20:17)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1311875417648 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1311875417647 2011.07.28 22:20:17)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1311875417897 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1311875417896 2011.07.28 22:20:17)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1311875418104 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1311875418104 2011.07.28 22:20:18)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1311875418321 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1311875418321 2011.07.28 22:20:18)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(14)(13)(0)(3)(2)(1)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1311875418550 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1311875418550 2011.07.28 22:20:18)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1311875418786 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1311875418786 2011.07.28 22:20:18)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(2)(1)(6)(3)(4)(5)(7)(8)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1311875419037 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1311875419037 2011.07.28 22:20:19)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1311875419237 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1311875419237 2011.07.28 22:20:19)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1311875419503 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1311875419502 2011.07.28 22:20:19)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1311875419706 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1311875419705 2011.07.28 22:20:19)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1311875419947 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1311875419947 2011.07.28 22:20:19)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1311875420153 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1311875420152 2011.07.28 22:20:20)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1311875420363 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1311875420362 2011.07.28 22:20:20)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1311875420634 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311875420634 2011.07.28 22:20:20)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1312409802626 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1312409802625 2011.08.04 02:46:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1312409803032 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1312409803031 2011.08.04 02:46:43)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1312409803297 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1312409803296 2011.08.04 02:46:43)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(4)(6)(7)(5)(8))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1312409803516 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1312409803515 2011.08.04 02:46:43)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1312409803750 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1312409803749 2011.08.04 02:46:43)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1312409804093 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1312409804092 2011.08.04 02:46:44)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1312409804296 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1312409804295 2011.08.04 02:46:44)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1312409804483 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1312409804482 2011.08.04 02:46:44)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(0)(3)(2)(1)(12)(14)(13)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1312409804686 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1312409804685 2011.08.04 02:46:44)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1312409804873 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1312409804872 2011.08.04 02:46:44)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(2)(1)(6)(3)(4)(5)(0)(7)(8)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1312409805076 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1312409805075 2011.08.04 02:46:45)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1312409805263 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1312409805262 2011.08.04 02:46:45)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1312409805450 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1312409805449 2011.08.04 02:46:45)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1312409805606 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1312409805605 2011.08.04 02:46:45)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1312409805793 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1312409805792 2011.08.04 02:46:45)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1312409806074 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1312409806073 2011.08.04 02:46:46)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1312409806261 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1312409806260 2011.08.04 02:46:46)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1312409806511 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312409806510 2011.08.04 02:46:46)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1312409933511 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1312409933510 2011.08.04 02:48:53)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1312409933698 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1312409933697 2011.08.04 02:48:53)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1312409934041 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1312409934040 2011.08.04 02:48:54)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1312409934244 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1312409934243 2011.08.04 02:48:54)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1312409934415 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1312409934414 2011.08.04 02:48:54)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1312409934603 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1312409934602 2011.08.04 02:48:54)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1312409934774 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1312409934773 2011.08.04 02:48:54)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1312409934976 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1312409934976 2011.08.04 02:48:54)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(7)(6)(8)(4)(9)(11)(5)(10))(_sensitivity(14)(2)(1)(0)(3)(12)(13)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1312409935133 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1312409935132 2011.08.04 02:48:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1312409935305 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1312409935304 2011.08.04 02:48:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(0)(4)(3)(2)(1)(5)(6)(7)(8)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1312409935476 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1312409935475 2011.08.04 02:48:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(3)(4)(5)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1312409935632 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1312409935631 2011.08.04 02:48:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)(2)(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1312409935804 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1312409935803 2011.08.04 02:48:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(4)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1312409935975 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1312409935974 2011.08.04 02:48:55)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1312409936131 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1312409936130 2011.08.04 02:48:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1312409936287 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1312409936286 2011.08.04 02:48:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1312409936428 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1312409936427 2011.08.04 02:48:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1312409936615 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312409936614 2011.08.04 02:48:56)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1312410501430 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1312410501429 2011.08.04 02:58:21)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1312410501602 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1312410501601 2011.08.04 02:58:21)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1312410501789 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1312410501788 2011.08.04 02:58:21)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(4)(6)(7)(5)(8))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1312410502070 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1312410502069 2011.08.04 02:58:22)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1312410502257 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1312410502256 2011.08.04 02:58:22)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1312410502413 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1312410502412 2011.08.04 02:58:22)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1312410502600 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1312410502599 2011.08.04 02:58:22)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1312410502772 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1312410502771 2011.08.04 02:58:22)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(0)(3)(2)(1)(12)(14)(13)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1312410502928 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1312410502927 2011.08.04 02:58:22)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1312410503099 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1312410503098 2011.08.04 02:58:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(2)(1)(6)(3)(4)(5)(0)(7)(8)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1312410503271 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1312410503270 2011.08.04 02:58:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1312410503411 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1312410503410 2011.08.04 02:58:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1312410503583 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1312410503582 2011.08.04 02:58:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1312410503754 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1312410503753 2011.08.04 02:58:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1312410503957 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1312410503956 2011.08.04 02:58:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1312410504129 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1312410504128 2011.08.04 02:58:24)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1312410504285 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1312410504284 2011.08.04 02:58:24)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1312410504519 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312410504518 2011.08.04 02:58:24)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
V 000054 55 34497         1312448058589 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312448058588 2011.08.04 13:24:18)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
V 000054 55 34497         1312540032469 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312540032481 2011.08.05 14:57:12)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1312540386779 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1312540386779 2011.08.05 15:03:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1312540386979 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1312540386978 2011.08.05 15:03:06)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1312540387203 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1312540387203 2011.08.05 15:03:07)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1312540387370 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1312540387369 2011.08.05 15:03:07)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1312540387568 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1312540387567 2011.08.05 15:03:07)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1312540387746 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1312540387745 2011.08.05 15:03:07)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1312540387934 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1312540387934 2011.08.05 15:03:07)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1312540388125 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1312540388125 2011.08.05 15:03:08)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(14)(13)(0)(3)(2)(1)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1312540388290 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1312540388290 2011.08.05 15:03:08)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1312540388480 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1312540388479 2011.08.05 15:03:08)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(2)(1)(6)(3)(4)(5)(7)(8)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1312540388691 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1312540388690 2011.08.05 15:03:08)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1312540388887 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1312540388886 2011.08.05 15:03:08)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1312540389070 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1312540389069 2011.08.05 15:03:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1312540389249 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1312540389248 2011.08.05 15:03:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1312540389432 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1312540389431 2011.08.05 15:03:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1312540389628 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1312540389628 2011.08.05 15:03:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1312540389804 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1312540389803 2011.08.05 15:03:09)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1312540390079 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312540390078 2011.08.05 15:03:10)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1312540581890 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1312540581890 2011.08.05 15:06:21)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1312540582101 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1312540582101 2011.08.05 15:06:22)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1312540582303 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1312540582303 2011.08.05 15:06:22)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1312540582494 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1312540582493 2011.08.05 15:06:22)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1312540582691 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1312540582690 2011.08.05 15:06:22)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1312540582858 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1312540582858 2011.08.05 15:06:22)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1312540583036 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1312540583036 2011.08.05 15:06:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1312540583204 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1312540583204 2011.08.05 15:06:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(14)(13)(0)(3)(2)(1)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1312540583370 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1312540583370 2011.08.05 15:06:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1312540583537 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1312540583536 2011.08.05 15:06:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(2)(1)(6)(3)(4)(5)(7)(8)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1312540583704 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1312540583703 2011.08.05 15:06:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1312540583871 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1312540583870 2011.08.05 15:06:23)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1312540584038 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1312540584038 2011.08.05 15:06:24)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1312540584206 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1312540584205 2011.08.05 15:06:24)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1312540584378 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1312540584378 2011.08.05 15:06:24)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1312540584610 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1312540584609 2011.08.05 15:06:24)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1312540584766 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1312540584766 2011.08.05 15:06:24)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1312540584965 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312540584965 2011.08.05 15:06:24)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1312540676687 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1312540676687 2011.08.05 15:07:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1312540676859 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1312540676859 2011.08.05 15:07:56)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1312540677045 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1312540677045 2011.08.05 15:07:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1312540677222 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1312540677221 2011.08.05 15:07:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1312540677387 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1312540677386 2011.08.05 15:07:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1312540677553 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1312540677553 2011.08.05 15:07:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1312540677731 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1312540677731 2011.08.05 15:07:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1312540677912 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1312540677912 2011.08.05 15:07:57)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(14)(13)(0)(3)(2)(1)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1312540678087 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1312540678086 2011.08.05 15:07:58)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1312540678265 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1312540678264 2011.08.05 15:07:58)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(2)(1)(6)(3)(4)(5)(7)(8)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1312540678444 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1312540678443 2011.08.05 15:07:58)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1312540678643 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1312540678643 2011.08.05 15:07:58)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1312540678821 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1312540678821 2011.08.05 15:07:58)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1312540678982 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1312540678981 2011.08.05 15:07:58)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1312540679159 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1312540679159 2011.08.05 15:07:59)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1312540679331 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1312540679331 2011.08.05 15:07:59)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1312540679509 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1312540679508 2011.08.05 15:07:59)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1312540679719 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312540679718 2011.08.05 15:07:59)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
I 000064 55 1670          1312540750150 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1312540750149 2011.08.05 15:09:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1312540750338 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1312540750338 2011.08.05 15:09:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1312540750695 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1312540750695 2011.08.05 15:09:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1312540750896 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1312540750896 2011.08.05 15:09:10)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1312540751083 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1312540751083 2011.08.05 15:09:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1312540751261 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1312540751260 2011.08.05 15:09:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1312540751440 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1312540751439 2011.08.05 15:09:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1312540751619 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1312540751619 2011.08.05 15:09:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(14)(13)(0)(3)(2)(1)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1312540751795 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1312540751794 2011.08.05 15:09:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1312540751973 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1312540751972 2011.08.05 15:09:11)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(2)(1)(6)(3)(4)(5)(7)(8)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1312540752151 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1312540752150 2011.08.05 15:09:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1312540752329 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1312540752328 2011.08.05 15:09:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1312540752628 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1312540752627 2011.08.05 15:09:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1312540752797 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1312540752796 2011.08.05 15:09:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1312540752979 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1312540752978 2011.08.05 15:09:12)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1312540753152 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1312540753151 2011.08.05 15:09:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1312540753285 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1312540753284 2011.08.05 15:09:13)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1312540753462 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312540753461 2011.08.05 15:09:13)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
V 000064 55 1670          1312621899441 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1312621899441 2011.08.06 13:41:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
V 000059 55 1810          1312621899842 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1312621899842 2011.08.06 13:41:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
V 000051 55 3477          1312621900084 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1312621900084 2011.08.06 13:41:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
V 000062 55 2174          1312621900309 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1312621900309 2011.08.06 13:41:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
V 000065 55 1921          1312621900732 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1312621900732 2011.08.06 13:41:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
V 000061 55 4127          1312621900958 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1312621900958 2011.08.06 13:41:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
V 000050 55 3618          1312621901152 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1312621901152 2011.08.06 13:41:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
V 000061 55 2934          1312621901421 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1312621901421 2011.08.06 13:41:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(14)(13)(0)(3)(2)(1)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
V 000060 55 2428          1312621901641 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1312621901641 2011.08.06 13:41:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
V 000056 55 2596          1312621901859 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1312621901859 2011.08.06 13:41:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(2)(1)(6)(3)(4)(5)(7)(8)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
V 000056 55 2486          1312621902131 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1312621902130 2011.08.06 13:41:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
V 000058 55 1638          1312621902361 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1312621902361 2011.08.06 13:41:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
V 000062 55 2392          1312621902610 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1312621902609 2011.08.06 13:41:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55               1312621902843 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1312621902843 2011.08.06 13:41:42)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1670          1312698817606 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1312698817635 2011.08.07 11:03:37)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
I 000059 55 1810          1312698818106 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1312698818105 2011.08.07 11:03:38)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
I 000051 55 3477          1312698818356 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1312698818355 2011.08.07 11:03:38)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
I 000062 55 2174          1312698818806 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1312698818805 2011.08.07 11:03:38)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
I 000065 55 1921          1312698819056 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1312698819055 2011.08.07 11:03:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
I 000061 55 4127          1312698819266 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1312698819265 2011.08.07 11:03:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
I 000050 55 3618          1312698819546 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1312698819545 2011.08.07 11:03:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
I 000061 55 2934          1312698819746 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1312698819745 2011.08.07 11:03:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(14)(13)(0)(3)(2)(1)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
I 000060 55 2428          1312698819936 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1312698819935 2011.08.07 11:03:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000056 55 2596          1312698820166 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1312698820165 2011.08.07 11:03:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(0)(7)(8)(2)(1)(6)(3)(4)(5)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
I 000056 55 2486          1312698820405 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1312698820405 2011.08.07 11:03:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
I 000058 55 1638          1312698820816 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1312698820815 2011.08.07 11:03:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
I 000062 55 2392          1312698821066 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1312698821065 2011.08.07 11:03:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
I 000058 55 1935          1312698821286 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1312698821285 2011.08.07 11:03:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
I 000064 55 1865          1312698821506 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1312698821505 2011.08.07 11:03:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
I 000063 55 2201          1312698821666 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1312698821665 2011.08.07 11:03:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
I 000056 55 1631          1312698821866 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1312698821865 2011.08.07 11:03:41)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1312698822156 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312698822155 2011.08.07 11:03:42)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
V 000054 55 34497         1312698846776 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312698846775 2011.08.07 11:04:06)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
V 000064 55 1670          1312722996833 Designe_Address_Adapter
(_unit VHDL (address_adapter 1 4 (designe_address_adapter 1 8 ))
  (_version v33)
  (_time 1312722996832 2011.08.07 17:46:36)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adaptor.vhd\(\./src/address adaptor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708636)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
V 000059 55 1810          1312722997317 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 1 4 (design_decoder_3x8 1 8 ))
  (_version v33)
  (_time 1312722997316 2011.08.07 17:46:37)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 3x8.vhd\(\./src/decoder 3x8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711432)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
V 000051 55 3477          1312722997738 Design_ALU
(_unit VHDL (alu 1 5 (design_alu 1 10 ))
  (_version v33)
  (_time 1312722997737 2011.08.07 17:46:37)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/alu.vhd\(\./src/alu.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501711227)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 1 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 1 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 1 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(8)(4)(6)(7)(5))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
V 000062 55 2174          1312722997957 Designe_Address_Adder
(_unit VHDL (address_adder 1 5 (designe_address_adder 1 9 ))
  (_version v33)
  (_time 1312722997956 2011.08.07 17:46:37)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/address adder.vhd\(\./src/address adder.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709162)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
V 000065 55 1921          1312722998144 Designe_Destination_Sync
(_unit VHDL (destination_sync 1 4 (designe_destination_sync 1 9 ))
  (_version v33)
  (_time 1312722998143 2011.08.07 17:46:38)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/destination sync.vhd\(\./src/destination sync.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710385)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
V 000061 55 4127          1312722998347 Designe_Memory_16x16
(_unit VHDL (memory_16x16 1 4 (designe_memory_16x16 1 8 ))
  (_version v33)
  (_time 1312722998346 2011.08.07 17:46:38)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/memory 16x16.vhd\(\./src/memory 16x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709596)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 1 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 1 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
V 000050 55 3618          1312722998565 IR_Parser
(_unit VHDL (ir_parser 1 4 (ir_parser 1 9 ))
  (_version v33)
  (_time 1312722998564 2011.08.07 17:46:38)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/ir parser.vhd\(\./src/ir parser.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707894)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 1 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 1 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 1 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 1 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 1 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 1 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 1 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 1 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 1 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
V 000061 55 2934          1312722998799 Designe_Flow_Control
(_unit VHDL (flow_control 1 4 (designe_flow_control 1 9 ))
  (_version v33)
  (_time 1312722998798 2011.08.07 17:46:38)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/flow control.vhd\(\./src/flow control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708313)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(6)(7)(8)(9)(5)(11)(4)(10))(_sensitivity(14)(13)(0)(3)(2)(1)(12)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
V 000060 55 2428          1312722999017 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 1 4 (design_decoder_4x16 1 8 ))
  (_version v33)
  (_time 1312722999016 2011.08.07 17:46:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/decoder 4x16.vhd\(\./src/decoder 4x16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708807)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
V 000056 55 2596          1312722999236 Designe_MUX_8x1
(_unit VHDL (mux_8x1 1 4 (designe_mux_8x1 1 8 ))
  (_version v33)
  (_time 1312722999235 2011.08.07 17:46:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 8x1.vhd\(\./src/mux 8x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709857)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(9))(_sensitivity(2)(1)(6)(3)(4)(5)(7)(8)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
V 000056 55 2486          1312722999439 Designe_MUX_4x1
(_unit VHDL (mux_4x1 1 4 (designe_mux_4x1 1 8 ))
  (_version v33)
  (_time 1312722999438 2011.08.07 17:46:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 4x1.vhd\(\./src/mux 4x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501709337)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4)(3)(2)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
V 000058 55 1638          1312722999719 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 1 4 (design_sc_cleaner 1 8 ))
  (_version v33)
  (_time 1312722999718 2011.08.07 17:46:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sc cleaner.vhd\(\./src/sc cleaner.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710798)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(1))(_sensitivity(3)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
V 000062 55 2392          1312722999891 Design_Register_4_Bit
(_unit VHDL (register_4_bit 1 5 (design_register_4_bit 1 9 ))
  (_version v33)
  (_time 1312722999890 2011.08.07 17:46:39)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 4 bit.vhd\(\./src/register 4 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501707413)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
V 000058 55 1935          1312723000109 Designe_Convertor
(_unit VHDL (convertor 1 5 (designe_convertor 1 9 ))
  (_version v33)
  (_time 1312723000108 2011.08.07 17:46:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/std ulogic vector to integer.vhd\(\./src/std ulogic vector to integer.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710611)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 1 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
V 000064 55 1865          1312723000312 Design_Sequence_Counter
(_unit VHDL (sequence_counter 1 5 (design_sequence_counter 1 9 ))
  (_version v33)
  (_time 1312723000311 2011.08.07 17:46:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/sequence counter.vhd\(\./src/sequence counter.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710113)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
V 000063 55 2201          1312723000546 Design_Register_16_Bit
(_unit VHDL (register_16_bit 1 5 (design_register_16_bit 1 9 ))
  (_version v33)
  (_time 1312723000545 2011.08.07 17:46:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/register 16 bit.vhd\(\./src/register 16 bit.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708066)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 1 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 1 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
V 000056 55 1631          1312723000733 Designe_MUX_2x1
(_unit VHDL (mux_2x1 1 4 (designe_mux_2x1 1 8 ))
  (_version v33)
  (_time 1312723000732 2011.08.07 17:46:40)
  (_source (\c:/Users/Hamed/Desktop/Computer_System_Architecture_Project - Single Core/Single Core/src/mux 2x1.vhd\(\./src/mux 2x1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501708973)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 1 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 1 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000054 55 34497         1312723000999 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1312723000998 2011.08.07 17:46:40)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311501710997)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 161 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 162 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 163 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 59 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 168 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 169 (_entity (_in ))))
        (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 171 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 173 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 65 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 71 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 82 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 83 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 84 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 90 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 92 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 93 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 94 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 76 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 77 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 186 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 187 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 188 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 178 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 179 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 180 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 251 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 259 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
      ((Z)(NET20165))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Z)(Z))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 272 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 282 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 288 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 299 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((INC)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 309 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 315 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 322 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET20165))
      ((Inc_PC)(NET656))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 341 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 349 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 359 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 367 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 375 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 383 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 389 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 398 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 404 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((INC)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(INC))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 414 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 422 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 430 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 446 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 454 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 462 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 468 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 475 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 482 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 490 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 496 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 65 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 161 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 163 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 171 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 178 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 188 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 193 (_architecture ((i 4)))))
    (_signal (_internal NET20165 ~extieee.std_logic_1164.std_ulogic 0 197 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 198 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 199 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 202 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 211 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 211 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 212 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 213 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 215 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 215 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 216 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 217 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 218 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 221 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 233 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 235 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 241 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ))))
    (_process
      (line__513(_architecture 0 0 513 (_assignment (_simple)(_target(47)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
