<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="31" Lut="77" T_Register="1675(31)" T_Alu="188(0)" T_Lut="4456(77)" T_Bsram="10(0)">
    <SubModule name="cpu_1" Register="542" Alu="64" Lut="1604" T_Register="1534(542)" T_Alu="188(64)" T_Lut="2911(1604)">
        <SubModule name="cpu_regs" Register="992" Alu="10" Lut="1062" T_Register="992(992)" T_Alu="10(10)" T_Lut="1062(1062)"/>
        <SubModule name="SignExtendSelector" Lut="44" T_Lut="44(44)"/>
        <SubModule name="control_stall_id" Alu="10" Lut="1" T_Alu="10(10)" T_Lut="1(1)"/>
        <SubModule name="cpu_alu" Alu="84" Lut="120" T_Alu="84(84)" T_Lut="120(120)"/>
        <SubModule name="control_bypass_ex" Alu="20" T_Alu="20(20)"/>
        <SubModule name="mem_write_selector" Lut="80" T_Lut="80(80)"/>
    </SubModule>
    <SubModule name="bu" Lut="50" T_Lut="50(50)"/>
    <SubModule name="mem" Register="79" Lut="191" Bsram="8" T_Register="79(79)" T_Lut="191(191)" T_Bsram="8(8)"/>
    <SubModule name="bm" Register="1" Lut="63" T_Register="1(1)" T_Lut="63(63)"/>
    <SubModule name="slower_clock"/>
    <SubModule name="D1" Register="30" Lut="1164" T_Register="30(30)" T_Lut="1164(1164)" T_Bsram="2(0)">
        <SubModule name="text_Buffer" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="attributes_Buffer" Bsram="1" T_Bsram="1(1)"/>
    </SubModule>
</Module>
