
Lab_0_Post_Lab.elf:     file format elf32-littlenios2
Lab_0_Post_Lab.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00800248

Program Header:
    LOAD off    0x00001000 vaddr 0x00800000 paddr 0x00800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x000073c0 memsz 0x000073c0 flags r-x
    LOAD off    0x000083e0 vaddr 0x008073e0 paddr 0x00809098 align 2**12
         filesz 0x00001cb8 memsz 0x00001cb8 flags rw-
    LOAD off    0x0000ad50 vaddr 0x0080ad50 paddr 0x0080ad50 align 2**12
         filesz 0x00000000 memsz 0x00000154 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00800000  00800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000228  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00006e84  00800248  00800248  00001248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000314  008070cc  008070cc  000080cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cb8  008073e0  00809098  000083e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000154  0080ad50  0080ad50  0000ad50  2**2
                  ALLOC, SMALL_DATA
  6 .sdram_0      00000000  0080aea4  0080aea4  0000a098  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  0000a098  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000b28  00000000  00000000  0000a0c0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00018357  00000000  00000000  0000abe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000069bf  00000000  00000000  00022f3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000773a  00000000  00000000  000298fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  0000191c  00000000  00000000  00031038  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002e18  00000000  00000000  00032954  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00004a4c  00000000  00000000  0003576c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000060  00000000  00000000  0003a1b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000698  00000000  00000000  0003a218  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0003d312  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0003d315  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0003d321  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0003d322  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0003d323  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0003d327  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0003d32b  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0003d32f  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0003d33a  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  0003d345  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000003  00000000  00000000  0003d350  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000022  00000000  00000000  0003d353  2**0
                  CONTENTS, READONLY
 29 .jdi          00004a3a  00000000  00000000  0003d375  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0008f68c  00000000  00000000  00041daf  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00800000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
00800248 l    d  .text	00000000 .text
008070cc l    d  .rodata	00000000 .rodata
008073e0 l    d  .rwdata	00000000 .rwdata
0080ad50 l    d  .bss	00000000 .bss
0080aea4 l    d  .sdram_0	00000000 .sdram_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../Lab_0_Post_Lab_bsp//obj/HAL/src/crt0.o
00800290 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 findfp.c
00800464 l     F .text	00000008 __fp_unlock
00800478 l     F .text	0000019c __sinit.part.1
00800614 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
008073e0 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_close.c
008030c0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
008031cc l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
008031f8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
008032e4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
008033c4 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
008034b0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00803684 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
00809080 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
008038d0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00803a04 l     F .text	00000034 alt_dev_reg
00807db4 l     O .rwdata	00001060 jtag_uart_0
00808e14 l     O .rwdata	00000120 lcd_display
00808f34 l     O .rwdata	000000c4 uart
00808ff8 l     O .rwdata	00000030 audio_i2c_config
00809028 l     O .rwdata	00000030 Audio
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00803d3c l     F .text	00000210 altera_avalon_jtag_uart_irq
00803f4c l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
00809084 l     O .rwdata	00000004 colstart
00804584 l     F .text	000000b8 lcd_write_command
0080463c l     F .text	000000d8 lcd_write_data
00804714 l     F .text	000000d0 lcd_clear_screen
008047e4 l     F .text	000001ec lcd_repaint_screen
008049d0 l     F .text	000000cc lcd_scroll_up
00804a9c l     F .text	000002ac lcd_handle_escape
00805220 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00805460 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00805704 l     F .text	000000a0 altera_avalon_uart_irq
008057a4 l     F .text	000000e4 altera_avalon_uart_rxirq
00805888 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00805a24 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00805c3c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00805f98 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0080616c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
0080642c l     F .text	0000003c alt_get_errno
00806468 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00807260 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0080ad78 g     O .bss	00000004 alt_instruction_exception_handler
00802eb8 g     F .text	00000054 _isatty_r
008035c0 g     F .text	0000007c alt_main
008002f8 g     F .text	000000c0 _puts_r
0080ada4 g     O .bss	00000100 alt_irq
00802be0 g     F .text	00000060 _lseek_r
00809098 g       *ABS*	00000000 __flash_rwdata_start
0080aea4 g       *ABS*	00000000 __alt_heap_start
00802194 g     F .text	0000005c __sseek
008007b4 g     F .text	00000010 __sinit
0080061c g     F .text	00000068 __sfmoreglue
00803660 g     F .text	00000024 __malloc_unlock
00801880 g     F .text	0000015c memmove
0080079c g     F .text	00000018 _cleanup
00806854 g     F .text	00000024 altera_nios2_gen2_irq_init
00800000 g     F .entry	0000001c __reset
00800020 g       *ABS*	00000000 __flash_exceptions_start
00802e5c g     F .text	0000005c _fstat_r
0080ad5c g     O .bss	00000004 errno
00802110 g     F .text	00000008 __seofread
0080ad64 g     O .bss	00000004 alt_argv
00811058 g       *ABS*	00000000 _gp
00806824 g     F .text	00000030 usleep
00807c34 g     O .rwdata	00000180 alt_fd_list
008069d0 g     F .text	00000090 alt_find_dev
00801738 g     F .text	00000148 memcpy
0080046c g     F .text	0000000c _cleanup_r
00806230 g     F .text	0000007c alt_io_redirect
008070cc g       *ABS*	00000000 __DTOR_END__
008003b8 g     F .text	00000014 puts
00806c9c g     F .text	0000009c alt_exception_cause_generated_bad_addr
00804144 g     F .text	0000021c altera_avalon_jtag_uart_read
00803004 g     F .text	00000064 .hidden __udivsi3
00803320 g     F .text	000000a4 isatty
00806c0c g     F .text	00000090 alt_icache_flush
0080ad58 g     O .bss	00000004 __malloc_top_pad
00800804 g     F .text	000004bc __sfvwrite_r
00802068 g     F .text	00000054 _sbrk_r
00802dfc g     F .text	00000060 _read_r
00809078 g     O .rwdata	00000004 alt_max_fd
00802400 g     F .text	000000f0 _fclose_r
0080277c g     F .text	00000030 fflush
0080ad54 g     O .bss	00000004 __malloc_max_sbrked_mem
008062ac g     F .text	00000180 alt_irq_register
008034ec g     F .text	000000d4 lseek
00809058 g     O .rwdata	00000004 _global_impure_ptr
00801b04 g     F .text	00000564 _realloc_r
0080aea4 g       *ABS*	00000000 __bss_end
0080671c g     F .text	00000108 alt_tick
00805660 g     F .text	000000a4 altera_avalon_uart_init
008007d4 g     F .text	00000018 __fp_lock_all
00806680 g     F .text	0000009c alt_alarm_stop
0080ad6c g     O .bss	00000004 alt_irq_active
008000fc g     F .exceptions	000000d8 alt_irq_handler
00807c0c g     O .rwdata	00000028 alt_dev_null
00805f50 g     F .text	00000048 alt_dcache_flush_all
00809098 g       *ABS*	00000000 __ram_rwdata_end
00809070 g     O .rwdata	00000008 alt_dev_list
0080390c g     F .text	000000f8 write
008073e0 g       *ABS*	00000000 __ram_rodata_end
00803234 g     F .text	000000b0 fstat
00803068 g     F .text	00000058 .hidden __umodsi3
0080aea4 g       *ABS*	00000000 end
00804d48 g     F .text	000004d8 altera_avalon_lcd_16207_write
00805c78 g     F .text	000001ac altera_avalon_uart_write
00803c88 g     F .text	000000b4 altera_avalon_jtag_uart_init
008001d4 g     F .exceptions	00000074 alt_instruction_exception_entry
008070cc g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
008054dc g     F .text	00000074 alt_avalon_timer_sc_init
008055b0 g     F .text	00000060 altera_avalon_uart_write_fd
00805610 g     F .text	00000050 altera_avalon_uart_close_fd
00804360 g     F .text	00000224 altera_avalon_jtag_uart_write
008007c4 g     F .text	00000004 __sfp_lock_acquire
00801654 g     F .text	000000e4 memchr
008028d0 g     F .text	00000310 _free_r
00806f18 g     F .text	00000180 __call_exitprocs
00809060 g     O .rwdata	00000004 __malloc_sbrk_base
00800248 g     F .text	0000004c _start
0080ad70 g     O .bss	00000004 _alt_tick_rate
0080ad74 g     O .bss	00000004 _alt_nticks
008036c0 g     F .text	000000fc read
00803a70 g     F .text	000000b4 alt_sys_init
00806e00 g     F .text	00000118 __register_exitproc
00803fec g     F .text	00000068 altera_avalon_jtag_uart_close
008073e0 g       *ABS*	00000000 __ram_rwdata_start
008070cc g       *ABS*	00000000 __ram_rodata_start
0080ad7c g     O .bss	00000028 __malloc_current_mallinfo
00803b24 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00806b68 g     F .text	000000a4 alt_get_fd
00806878 g     F .text	00000158 alt_busy_sleep
008023ac g     F .text	00000054 _close_r
00806d84 g     F .text	0000007c memcmp
00803be4 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0080aea4 g       *ABS*	00000000 __alt_stack_base
00803c34 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00802258 g     F .text	00000154 __swsetup_r
00800684 g     F .text	00000118 __sfp
00807804 g     O .rwdata	00000408 __malloc_av_
008007d0 g     F .text	00000004 __sinit_lock_release
008020bc g     F .text	00000054 __sread
00806a60 g     F .text	00000108 alt_find_file
00805fd4 g     F .text	000000a4 alt_dev_llist_insert
0080363c g     F .text	00000024 __malloc_lock
00803820 g     F .text	000000b0 sbrk
00802720 g     F .text	0000005c _fflush_r
0080ad50 g       *ABS*	00000000 __bss_start
008019dc g     F .text	00000128 memset
00800294 g     F .text	00000064 main
0080ad68 g     O .bss	00000004 alt_envp
0080ad50 g     O .bss	00000004 __malloc_max_total_mem
00803b84 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
008052cc g     F .text	00000134 altera_avalon_lcd_16207_init
008021f0 g     F .text	00000008 __sclose
01000000 g       *ABS*	00000000 __alt_heap_limit
008024f0 g     F .text	00000014 fclose
00800e48 g     F .text	0000080c _malloc_r
0080907c g     O .rwdata	00000004 alt_errno
00800cc0 g     F .text	000000c4 _fwalk
00802f0c g     F .text	00000084 .hidden __divsi3
008027ac g     F .text	00000124 _malloc_trim_r
008070cc g       *ABS*	00000000 __CTOR_END__
008070cc g       *ABS*	00000000 __flash_rodata_start
008070cc g       *ABS*	00000000 __DTOR_LIST__
00803a38 g     F .text	00000038 alt_irq_init
008037bc g     F .text	00000064 alt_release_fd
00806d38 g     F .text	00000014 atexit
008021f8 g     F .text	00000060 _write_r
0080905c g     O .rwdata	00000004 _impure_ptr
0080ad60 g     O .bss	00000004 alt_argc
00802504 g     F .text	0000021c __sflush_r
008060d8 g     F .text	00000060 _do_dtors
00800000 g       *ABS*	00000000 __alt_mem_sdram_0
00800020 g       .exceptions	00000000 alt_irq_entry
008007ec g     F .text	00000018 __fp_unlock_all
00805400 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
00809068 g     O .rwdata	00000008 alt_fs_list
00800020 g       *ABS*	00000000 __ram_exceptions_start
00809098 g       *ABS*	00000000 _edata
00805550 g     F .text	00000060 altera_avalon_uart_read_fd
0080aea4 g       *ABS*	00000000 _end
00800248 g       *ABS*	00000000 __ram_exceptions_end
00804054 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
00802118 g     F .text	0000007c __swrite
00809064 g     O .rwdata	00000004 __malloc_trim_threshold
00806d4c g     F .text	00000038 exit
00800d84 g     F .text	000000c4 _fwalk_reent
00802f90 g     F .text	00000074 .hidden __modsi3
00809094 g     O .rwdata	00000004 __ctype_ptr__
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
008007c8 g     F .text	00000004 __sfp_lock_release
0080715f g     O .rodata	00000101 _ctype_
008059d0 g     F .text	00000054 altera_avalon_uart_close
00807098 g     F .text	00000034 _exit
00805e24 g     F .text	0000012c alt_alarm_start
00802c40 g     F .text	000001bc __smakebuf_r
008003cc g     F .text	00000098 strlen
0080652c g     F .text	00000154 open
00806138 g     F .text	00000034 alt_icache_flush_all
00809088 g     O .rwdata	00000004 alt_priority_mask
00805a60 g     F .text	000001dc altera_avalon_uart_read
0080908c g     O .rwdata	00000008 alt_alarm_list
00806078 g     F .text	00000060 _do_ctors
008030fc g     F .text	000000d0 close
0080342c g     F .text	00000084 alt_load
008007cc g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

00800000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
  800000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
  800004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
  800008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
  80000c:	00bffd16 	blt	zero,r2,800004 <__alt_data_end+0xff800004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  800010:	00402034 	movhi	at,128
    ori r1, r1, %lo(_start)
  800014:	08409214 	ori	at,at,584
    jmp r1
  800018:	0800683a 	jmp	at
  80001c:	00000000 	call	0 <__alt_mem_sdram_0-0x800000>

Disassembly of section .exceptions:

00800020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  800044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000fc0 	call	8000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000706 	br	8000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  80008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  800094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  800098:	08001d40 	call	8001d4 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  80009c:	1000021e 	bne	r2,zero,8000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  8000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  8000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  8000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  8000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  8000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  8000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000f8:	ef80083a 	eret

008000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000fc:	defff904 	addi	sp,sp,-28
  800100:	dfc00615 	stw	ra,24(sp)
  800104:	df000515 	stw	fp,20(sp)
  800108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  80010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800110:	0005313a 	rdctl	r2,ipending
  800114:	e0bffe15 	stw	r2,-8(fp)

  return active;
  800118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  80011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
  800120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800124:	00800044 	movi	r2,1
  800128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  80012c:	e0fffb17 	ldw	r3,-20(fp)
  800130:	e0bffc17 	ldw	r2,-16(fp)
  800134:	1884703a 	and	r2,r3,r2
  800138:	10001526 	beq	r2,zero,800190 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
  80013c:	00802074 	movhi	r2,129
  800140:	10ab6904 	addi	r2,r2,-21084
  800144:	e0fffd17 	ldw	r3,-12(fp)
  800148:	180690fa 	slli	r3,r3,3
  80014c:	10c5883a 	add	r2,r2,r3
  800150:	10c00017 	ldw	r3,0(r2)
  800154:	00802074 	movhi	r2,129
  800158:	10ab6904 	addi	r2,r2,-21084
  80015c:	e13ffd17 	ldw	r4,-12(fp)
  800160:	200890fa 	slli	r4,r4,3
  800164:	1105883a 	add	r2,r2,r4
  800168:	10800104 	addi	r2,r2,4
  80016c:	10800017 	ldw	r2,0(r2)
  800170:	e17ffd17 	ldw	r5,-12(fp)
  800174:	1009883a 	mov	r4,r2
  800178:	183ee83a 	callr	r3
#endif
        break;
  80017c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800180:	0005313a 	rdctl	r2,ipending
  800184:	e0bfff15 	stw	r2,-4(fp)

  return active;
  800188:	e0bfff17 	ldw	r2,-4(fp)
  80018c:	00000706 	br	8001ac <alt_irq_handler+0xb0>
      }
      mask <<= 1;
  800190:	e0bffc17 	ldw	r2,-16(fp)
  800194:	1085883a 	add	r2,r2,r2
  800198:	e0bffc15 	stw	r2,-16(fp)
      i++;
  80019c:	e0bffd17 	ldw	r2,-12(fp)
  8001a0:	10800044 	addi	r2,r2,1
  8001a4:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  8001a8:	003fe006 	br	80012c <__alt_data_end+0xff80012c>

    active = alt_irq_pending ();
  8001ac:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
  8001b0:	e0bffb17 	ldw	r2,-20(fp)
  8001b4:	103fda1e 	bne	r2,zero,800120 <__alt_data_end+0xff800120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
  8001b8:	0001883a 	nop
}
  8001bc:	0001883a 	nop
  8001c0:	e037883a 	mov	sp,fp
  8001c4:	dfc00117 	ldw	ra,4(sp)
  8001c8:	df000017 	ldw	fp,0(sp)
  8001cc:	dec00204 	addi	sp,sp,8
  8001d0:	f800283a 	ret

008001d4 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
  8001d4:	defffb04 	addi	sp,sp,-20
  8001d8:	dfc00415 	stw	ra,16(sp)
  8001dc:	df000315 	stw	fp,12(sp)
  8001e0:	df000304 	addi	fp,sp,12
  8001e4:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
  8001e8:	000531fa 	rdctl	r2,exception
  8001ec:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
  8001f0:	e0bffd17 	ldw	r2,-12(fp)
  8001f4:	10801f0c 	andi	r2,r2,124
  8001f8:	1004d0ba 	srli	r2,r2,2
  8001fc:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
  800200:	0005333a 	rdctl	r2,badaddr
  800204:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
  800208:	d0a74817 	ldw	r2,-25312(gp)
  80020c:	10000726 	beq	r2,zero,80022c <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
  800210:	d0a74817 	ldw	r2,-25312(gp)
  800214:	e0fffd17 	ldw	r3,-12(fp)
  800218:	e1bffe17 	ldw	r6,-8(fp)
  80021c:	e17fff17 	ldw	r5,-4(fp)
  800220:	1809883a 	mov	r4,r3
  800224:	103ee83a 	callr	r2
  800228:	00000206 	br	800234 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
  80022c:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
  800230:	0005883a 	mov	r2,zero
}
  800234:	e037883a 	mov	sp,fp
  800238:	dfc00117 	ldw	ra,4(sp)
  80023c:	df000017 	ldw	fp,0(sp)
  800240:	dec00204 	addi	sp,sp,8
  800244:	f800283a 	ret

Disassembly of section .text:

00800248 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  800248:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  80024c:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  800250:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
  800254:	00bffd16 	blt	zero,r2,80024c <__alt_data_end+0xff80024c>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  800258:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  80025c:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
  800260:	06802074 	movhi	gp,129
    ori gp, gp, %lo(_gp)
  800264:	d6841614 	ori	gp,gp,4184
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  800268:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  80026c:	10ab5414 	ori	r2,r2,44368

    movhi r3, %hi(__bss_end)
  800270:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  800274:	18eba914 	ori	r3,r3,44708

    beq r2, r3, 1f
  800278:	10c00326 	beq	r2,r3,800288 <_start+0x40>

0:
    stw zero, (r2)
  80027c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  800280:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  800284:	10fffd36 	bltu	r2,r3,80027c <__alt_data_end+0xff80027c>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  800288:	080342c0 	call	80342c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  80028c:	08035c00 	call	8035c0 <alt_main>

00800290 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  800290:	003fff06 	br	800290 <__alt_data_end+0xff800290>

00800294 <main>:

#include <stdio.h>
#include "system.h"
#include "altera_avalon_pio_regs.h"
int main()
{
  800294:	defffb04 	addi	sp,sp,-20
  800298:	dfc00415 	stw	ra,16(sp)
  80029c:	df000315 	stw	fp,12(sp)
  8002a0:	df000304 	addi	fp,sp,12
int buttons;
int switches;
printf("Hello from Nios II!\n");
  8002a4:	01002034 	movhi	r4,128
  8002a8:	211c3304 	addi	r4,r4,28876
  8002ac:	08003b80 	call	8003b8 <puts>



while(1){
	buttons = IORD(BUTTON_PIO_BASE, 0);
  8002b0:	00804034 	movhi	r2,256
  8002b4:	10844804 	addi	r2,r2,4384
  8002b8:	10800037 	ldwio	r2,0(r2)
  8002bc:	e0bffd15 	stw	r2,-12(fp)
	switches = IORD(SWITCH_PIO_BASE, 0);
  8002c0:	00804034 	movhi	r2,256
  8002c4:	10844404 	addi	r2,r2,4368
  8002c8:	10800037 	ldwio	r2,0(r2)
  8002cc:	e0bffe15 	stw	r2,-8(fp)
	int orButSwitch =  (~buttons)|switches;
  8002d0:	e0bffd17 	ldw	r2,-12(fp)
  8002d4:	0086303a 	nor	r3,zero,r2
  8002d8:	e0bffe17 	ldw	r2,-8(fp)
  8002dc:	1884b03a 	or	r2,r3,r2
  8002e0:	e0bfff15 	stw	r2,-4(fp)
	IOWR(LED_PIO_BASE, 0, orButSwitch);
  8002e4:	00804034 	movhi	r2,256
  8002e8:	10844c04 	addi	r2,r2,4400
  8002ec:	e0ffff17 	ldw	r3,-4(fp)
  8002f0:	10c00035 	stwio	r3,0(r2)



}
  8002f4:	003fee06 	br	8002b0 <__alt_data_end+0xff8002b0>

008002f8 <_puts_r>:
  8002f8:	defff604 	addi	sp,sp,-40
  8002fc:	dc000715 	stw	r16,28(sp)
  800300:	2021883a 	mov	r16,r4
  800304:	2809883a 	mov	r4,r5
  800308:	dc400815 	stw	r17,32(sp)
  80030c:	dfc00915 	stw	ra,36(sp)
  800310:	2823883a 	mov	r17,r5
  800314:	08003cc0 	call	8003cc <strlen>
  800318:	10c00044 	addi	r3,r2,1
  80031c:	d8800115 	stw	r2,4(sp)
  800320:	00802034 	movhi	r2,128
  800324:	109c3804 	addi	r2,r2,28896
  800328:	d8800215 	stw	r2,8(sp)
  80032c:	00800044 	movi	r2,1
  800330:	d8800315 	stw	r2,12(sp)
  800334:	00800084 	movi	r2,2
  800338:	dc400015 	stw	r17,0(sp)
  80033c:	d8c00615 	stw	r3,24(sp)
  800340:	dec00415 	stw	sp,16(sp)
  800344:	d8800515 	stw	r2,20(sp)
  800348:	80000226 	beq	r16,zero,800354 <_puts_r+0x5c>
  80034c:	80800e17 	ldw	r2,56(r16)
  800350:	10001426 	beq	r2,zero,8003a4 <_puts_r+0xac>
  800354:	81400217 	ldw	r5,8(r16)
  800358:	2880030b 	ldhu	r2,12(r5)
  80035c:	10c8000c 	andi	r3,r2,8192
  800360:	1800061e 	bne	r3,zero,80037c <_puts_r+0x84>
  800364:	29001917 	ldw	r4,100(r5)
  800368:	00f7ffc4 	movi	r3,-8193
  80036c:	10880014 	ori	r2,r2,8192
  800370:	20c6703a 	and	r3,r4,r3
  800374:	2880030d 	sth	r2,12(r5)
  800378:	28c01915 	stw	r3,100(r5)
  80037c:	d9800404 	addi	r6,sp,16
  800380:	8009883a 	mov	r4,r16
  800384:	08008040 	call	800804 <__sfvwrite_r>
  800388:	1000091e 	bne	r2,zero,8003b0 <_puts_r+0xb8>
  80038c:	00800284 	movi	r2,10
  800390:	dfc00917 	ldw	ra,36(sp)
  800394:	dc400817 	ldw	r17,32(sp)
  800398:	dc000717 	ldw	r16,28(sp)
  80039c:	dec00a04 	addi	sp,sp,40
  8003a0:	f800283a 	ret
  8003a4:	8009883a 	mov	r4,r16
  8003a8:	08007b40 	call	8007b4 <__sinit>
  8003ac:	003fe906 	br	800354 <__alt_data_end+0xff800354>
  8003b0:	00bfffc4 	movi	r2,-1
  8003b4:	003ff606 	br	800390 <__alt_data_end+0xff800390>

008003b8 <puts>:
  8003b8:	00802074 	movhi	r2,129
  8003bc:	10a41704 	addi	r2,r2,-28580
  8003c0:	200b883a 	mov	r5,r4
  8003c4:	11000017 	ldw	r4,0(r2)
  8003c8:	08002f81 	jmpi	8002f8 <_puts_r>

008003cc <strlen>:
  8003cc:	208000cc 	andi	r2,r4,3
  8003d0:	10002026 	beq	r2,zero,800454 <strlen+0x88>
  8003d4:	20800007 	ldb	r2,0(r4)
  8003d8:	10002026 	beq	r2,zero,80045c <strlen+0x90>
  8003dc:	2005883a 	mov	r2,r4
  8003e0:	00000206 	br	8003ec <strlen+0x20>
  8003e4:	10c00007 	ldb	r3,0(r2)
  8003e8:	18001826 	beq	r3,zero,80044c <strlen+0x80>
  8003ec:	10800044 	addi	r2,r2,1
  8003f0:	10c000cc 	andi	r3,r2,3
  8003f4:	183ffb1e 	bne	r3,zero,8003e4 <__alt_data_end+0xff8003e4>
  8003f8:	10c00017 	ldw	r3,0(r2)
  8003fc:	01ffbff4 	movhi	r7,65279
  800400:	39ffbfc4 	addi	r7,r7,-257
  800404:	00ca303a 	nor	r5,zero,r3
  800408:	01a02074 	movhi	r6,32897
  80040c:	19c7883a 	add	r3,r3,r7
  800410:	31a02004 	addi	r6,r6,-32640
  800414:	1946703a 	and	r3,r3,r5
  800418:	1986703a 	and	r3,r3,r6
  80041c:	1800091e 	bne	r3,zero,800444 <strlen+0x78>
  800420:	10800104 	addi	r2,r2,4
  800424:	10c00017 	ldw	r3,0(r2)
  800428:	19cb883a 	add	r5,r3,r7
  80042c:	00c6303a 	nor	r3,zero,r3
  800430:	28c6703a 	and	r3,r5,r3
  800434:	1986703a 	and	r3,r3,r6
  800438:	183ff926 	beq	r3,zero,800420 <__alt_data_end+0xff800420>
  80043c:	00000106 	br	800444 <strlen+0x78>
  800440:	10800044 	addi	r2,r2,1
  800444:	10c00007 	ldb	r3,0(r2)
  800448:	183ffd1e 	bne	r3,zero,800440 <__alt_data_end+0xff800440>
  80044c:	1105c83a 	sub	r2,r2,r4
  800450:	f800283a 	ret
  800454:	2005883a 	mov	r2,r4
  800458:	003fe706 	br	8003f8 <__alt_data_end+0xff8003f8>
  80045c:	0005883a 	mov	r2,zero
  800460:	f800283a 	ret

00800464 <__fp_unlock>:
  800464:	0005883a 	mov	r2,zero
  800468:	f800283a 	ret

0080046c <_cleanup_r>:
  80046c:	01402034 	movhi	r5,128
  800470:	29490004 	addi	r5,r5,9216
  800474:	0800d841 	jmpi	800d84 <_fwalk_reent>

00800478 <__sinit.part.1>:
  800478:	defff704 	addi	sp,sp,-36
  80047c:	00c02034 	movhi	r3,128
  800480:	dfc00815 	stw	ra,32(sp)
  800484:	ddc00715 	stw	r23,28(sp)
  800488:	dd800615 	stw	r22,24(sp)
  80048c:	dd400515 	stw	r21,20(sp)
  800490:	dd000415 	stw	r20,16(sp)
  800494:	dcc00315 	stw	r19,12(sp)
  800498:	dc800215 	stw	r18,8(sp)
  80049c:	dc400115 	stw	r17,4(sp)
  8004a0:	dc000015 	stw	r16,0(sp)
  8004a4:	18c11b04 	addi	r3,r3,1132
  8004a8:	24000117 	ldw	r16,4(r4)
  8004ac:	20c00f15 	stw	r3,60(r4)
  8004b0:	2080bb04 	addi	r2,r4,748
  8004b4:	00c000c4 	movi	r3,3
  8004b8:	20c0b915 	stw	r3,740(r4)
  8004bc:	2080ba15 	stw	r2,744(r4)
  8004c0:	2000b815 	stw	zero,736(r4)
  8004c4:	05c00204 	movi	r23,8
  8004c8:	00800104 	movi	r2,4
  8004cc:	2025883a 	mov	r18,r4
  8004d0:	b80d883a 	mov	r6,r23
  8004d4:	81001704 	addi	r4,r16,92
  8004d8:	000b883a 	mov	r5,zero
  8004dc:	80000015 	stw	zero,0(r16)
  8004e0:	80000115 	stw	zero,4(r16)
  8004e4:	80000215 	stw	zero,8(r16)
  8004e8:	8080030d 	sth	r2,12(r16)
  8004ec:	80001915 	stw	zero,100(r16)
  8004f0:	8000038d 	sth	zero,14(r16)
  8004f4:	80000415 	stw	zero,16(r16)
  8004f8:	80000515 	stw	zero,20(r16)
  8004fc:	80000615 	stw	zero,24(r16)
  800500:	08019dc0 	call	8019dc <memset>
  800504:	05802034 	movhi	r22,128
  800508:	94400217 	ldw	r17,8(r18)
  80050c:	05402034 	movhi	r21,128
  800510:	05002034 	movhi	r20,128
  800514:	04c02034 	movhi	r19,128
  800518:	b5882f04 	addi	r22,r22,8380
  80051c:	ad484604 	addi	r21,r21,8472
  800520:	a5086504 	addi	r20,r20,8596
  800524:	9cc87c04 	addi	r19,r19,8688
  800528:	85800815 	stw	r22,32(r16)
  80052c:	85400915 	stw	r21,36(r16)
  800530:	85000a15 	stw	r20,40(r16)
  800534:	84c00b15 	stw	r19,44(r16)
  800538:	84000715 	stw	r16,28(r16)
  80053c:	00800284 	movi	r2,10
  800540:	8880030d 	sth	r2,12(r17)
  800544:	00800044 	movi	r2,1
  800548:	b80d883a 	mov	r6,r23
  80054c:	89001704 	addi	r4,r17,92
  800550:	000b883a 	mov	r5,zero
  800554:	88000015 	stw	zero,0(r17)
  800558:	88000115 	stw	zero,4(r17)
  80055c:	88000215 	stw	zero,8(r17)
  800560:	88001915 	stw	zero,100(r17)
  800564:	8880038d 	sth	r2,14(r17)
  800568:	88000415 	stw	zero,16(r17)
  80056c:	88000515 	stw	zero,20(r17)
  800570:	88000615 	stw	zero,24(r17)
  800574:	08019dc0 	call	8019dc <memset>
  800578:	94000317 	ldw	r16,12(r18)
  80057c:	00800484 	movi	r2,18
  800580:	8c400715 	stw	r17,28(r17)
  800584:	8d800815 	stw	r22,32(r17)
  800588:	8d400915 	stw	r21,36(r17)
  80058c:	8d000a15 	stw	r20,40(r17)
  800590:	8cc00b15 	stw	r19,44(r17)
  800594:	8080030d 	sth	r2,12(r16)
  800598:	00800084 	movi	r2,2
  80059c:	80000015 	stw	zero,0(r16)
  8005a0:	80000115 	stw	zero,4(r16)
  8005a4:	80000215 	stw	zero,8(r16)
  8005a8:	80001915 	stw	zero,100(r16)
  8005ac:	8080038d 	sth	r2,14(r16)
  8005b0:	80000415 	stw	zero,16(r16)
  8005b4:	80000515 	stw	zero,20(r16)
  8005b8:	80000615 	stw	zero,24(r16)
  8005bc:	b80d883a 	mov	r6,r23
  8005c0:	000b883a 	mov	r5,zero
  8005c4:	81001704 	addi	r4,r16,92
  8005c8:	08019dc0 	call	8019dc <memset>
  8005cc:	00800044 	movi	r2,1
  8005d0:	84000715 	stw	r16,28(r16)
  8005d4:	85800815 	stw	r22,32(r16)
  8005d8:	85400915 	stw	r21,36(r16)
  8005dc:	85000a15 	stw	r20,40(r16)
  8005e0:	84c00b15 	stw	r19,44(r16)
  8005e4:	90800e15 	stw	r2,56(r18)
  8005e8:	dfc00817 	ldw	ra,32(sp)
  8005ec:	ddc00717 	ldw	r23,28(sp)
  8005f0:	dd800617 	ldw	r22,24(sp)
  8005f4:	dd400517 	ldw	r21,20(sp)
  8005f8:	dd000417 	ldw	r20,16(sp)
  8005fc:	dcc00317 	ldw	r19,12(sp)
  800600:	dc800217 	ldw	r18,8(sp)
  800604:	dc400117 	ldw	r17,4(sp)
  800608:	dc000017 	ldw	r16,0(sp)
  80060c:	dec00904 	addi	sp,sp,36
  800610:	f800283a 	ret

00800614 <__fp_lock>:
  800614:	0005883a 	mov	r2,zero
  800618:	f800283a 	ret

0080061c <__sfmoreglue>:
  80061c:	defffc04 	addi	sp,sp,-16
  800620:	dc400115 	stw	r17,4(sp)
  800624:	2c7fffc4 	addi	r17,r5,-1
  800628:	8c401a24 	muli	r17,r17,104
  80062c:	dc800215 	stw	r18,8(sp)
  800630:	2825883a 	mov	r18,r5
  800634:	89401d04 	addi	r5,r17,116
  800638:	dc000015 	stw	r16,0(sp)
  80063c:	dfc00315 	stw	ra,12(sp)
  800640:	0800e480 	call	800e48 <_malloc_r>
  800644:	1021883a 	mov	r16,r2
  800648:	10000726 	beq	r2,zero,800668 <__sfmoreglue+0x4c>
  80064c:	11000304 	addi	r4,r2,12
  800650:	10000015 	stw	zero,0(r2)
  800654:	14800115 	stw	r18,4(r2)
  800658:	11000215 	stw	r4,8(r2)
  80065c:	89801a04 	addi	r6,r17,104
  800660:	000b883a 	mov	r5,zero
  800664:	08019dc0 	call	8019dc <memset>
  800668:	8005883a 	mov	r2,r16
  80066c:	dfc00317 	ldw	ra,12(sp)
  800670:	dc800217 	ldw	r18,8(sp)
  800674:	dc400117 	ldw	r17,4(sp)
  800678:	dc000017 	ldw	r16,0(sp)
  80067c:	dec00404 	addi	sp,sp,16
  800680:	f800283a 	ret

00800684 <__sfp>:
  800684:	defffb04 	addi	sp,sp,-20
  800688:	dc000015 	stw	r16,0(sp)
  80068c:	04002074 	movhi	r16,129
  800690:	84241604 	addi	r16,r16,-28584
  800694:	dcc00315 	stw	r19,12(sp)
  800698:	2027883a 	mov	r19,r4
  80069c:	81000017 	ldw	r4,0(r16)
  8006a0:	dfc00415 	stw	ra,16(sp)
  8006a4:	dc800215 	stw	r18,8(sp)
  8006a8:	20800e17 	ldw	r2,56(r4)
  8006ac:	dc400115 	stw	r17,4(sp)
  8006b0:	1000021e 	bne	r2,zero,8006bc <__sfp+0x38>
  8006b4:	08004780 	call	800478 <__sinit.part.1>
  8006b8:	81000017 	ldw	r4,0(r16)
  8006bc:	2480b804 	addi	r18,r4,736
  8006c0:	047fffc4 	movi	r17,-1
  8006c4:	91000117 	ldw	r4,4(r18)
  8006c8:	94000217 	ldw	r16,8(r18)
  8006cc:	213fffc4 	addi	r4,r4,-1
  8006d0:	20000a16 	blt	r4,zero,8006fc <__sfp+0x78>
  8006d4:	8080030f 	ldh	r2,12(r16)
  8006d8:	10000c26 	beq	r2,zero,80070c <__sfp+0x88>
  8006dc:	80c01d04 	addi	r3,r16,116
  8006e0:	00000206 	br	8006ec <__sfp+0x68>
  8006e4:	18bfe60f 	ldh	r2,-104(r3)
  8006e8:	10000826 	beq	r2,zero,80070c <__sfp+0x88>
  8006ec:	213fffc4 	addi	r4,r4,-1
  8006f0:	1c3ffd04 	addi	r16,r3,-12
  8006f4:	18c01a04 	addi	r3,r3,104
  8006f8:	247ffa1e 	bne	r4,r17,8006e4 <__alt_data_end+0xff8006e4>
  8006fc:	90800017 	ldw	r2,0(r18)
  800700:	10001d26 	beq	r2,zero,800778 <__sfp+0xf4>
  800704:	1025883a 	mov	r18,r2
  800708:	003fee06 	br	8006c4 <__alt_data_end+0xff8006c4>
  80070c:	00bfffc4 	movi	r2,-1
  800710:	8080038d 	sth	r2,14(r16)
  800714:	00800044 	movi	r2,1
  800718:	8080030d 	sth	r2,12(r16)
  80071c:	80001915 	stw	zero,100(r16)
  800720:	80000015 	stw	zero,0(r16)
  800724:	80000215 	stw	zero,8(r16)
  800728:	80000115 	stw	zero,4(r16)
  80072c:	80000415 	stw	zero,16(r16)
  800730:	80000515 	stw	zero,20(r16)
  800734:	80000615 	stw	zero,24(r16)
  800738:	01800204 	movi	r6,8
  80073c:	000b883a 	mov	r5,zero
  800740:	81001704 	addi	r4,r16,92
  800744:	08019dc0 	call	8019dc <memset>
  800748:	8005883a 	mov	r2,r16
  80074c:	80000c15 	stw	zero,48(r16)
  800750:	80000d15 	stw	zero,52(r16)
  800754:	80001115 	stw	zero,68(r16)
  800758:	80001215 	stw	zero,72(r16)
  80075c:	dfc00417 	ldw	ra,16(sp)
  800760:	dcc00317 	ldw	r19,12(sp)
  800764:	dc800217 	ldw	r18,8(sp)
  800768:	dc400117 	ldw	r17,4(sp)
  80076c:	dc000017 	ldw	r16,0(sp)
  800770:	dec00504 	addi	sp,sp,20
  800774:	f800283a 	ret
  800778:	01400104 	movi	r5,4
  80077c:	9809883a 	mov	r4,r19
  800780:	080061c0 	call	80061c <__sfmoreglue>
  800784:	90800015 	stw	r2,0(r18)
  800788:	103fde1e 	bne	r2,zero,800704 <__alt_data_end+0xff800704>
  80078c:	00800304 	movi	r2,12
  800790:	98800015 	stw	r2,0(r19)
  800794:	0005883a 	mov	r2,zero
  800798:	003ff006 	br	80075c <__alt_data_end+0xff80075c>

0080079c <_cleanup>:
  80079c:	00802074 	movhi	r2,129
  8007a0:	10a41604 	addi	r2,r2,-28584
  8007a4:	11000017 	ldw	r4,0(r2)
  8007a8:	01402034 	movhi	r5,128
  8007ac:	29490004 	addi	r5,r5,9216
  8007b0:	0800d841 	jmpi	800d84 <_fwalk_reent>

008007b4 <__sinit>:
  8007b4:	20800e17 	ldw	r2,56(r4)
  8007b8:	10000126 	beq	r2,zero,8007c0 <__sinit+0xc>
  8007bc:	f800283a 	ret
  8007c0:	08004781 	jmpi	800478 <__sinit.part.1>

008007c4 <__sfp_lock_acquire>:
  8007c4:	f800283a 	ret

008007c8 <__sfp_lock_release>:
  8007c8:	f800283a 	ret

008007cc <__sinit_lock_acquire>:
  8007cc:	f800283a 	ret

008007d0 <__sinit_lock_release>:
  8007d0:	f800283a 	ret

008007d4 <__fp_lock_all>:
  8007d4:	00802074 	movhi	r2,129
  8007d8:	10a41704 	addi	r2,r2,-28580
  8007dc:	11000017 	ldw	r4,0(r2)
  8007e0:	01402034 	movhi	r5,128
  8007e4:	29418504 	addi	r5,r5,1556
  8007e8:	0800cc01 	jmpi	800cc0 <_fwalk>

008007ec <__fp_unlock_all>:
  8007ec:	00802074 	movhi	r2,129
  8007f0:	10a41704 	addi	r2,r2,-28580
  8007f4:	11000017 	ldw	r4,0(r2)
  8007f8:	01402034 	movhi	r5,128
  8007fc:	29411904 	addi	r5,r5,1124
  800800:	0800cc01 	jmpi	800cc0 <_fwalk>

00800804 <__sfvwrite_r>:
  800804:	30800217 	ldw	r2,8(r6)
  800808:	10006726 	beq	r2,zero,8009a8 <__sfvwrite_r+0x1a4>
  80080c:	28c0030b 	ldhu	r3,12(r5)
  800810:	defff404 	addi	sp,sp,-48
  800814:	dd400715 	stw	r21,28(sp)
  800818:	dd000615 	stw	r20,24(sp)
  80081c:	dc000215 	stw	r16,8(sp)
  800820:	dfc00b15 	stw	ra,44(sp)
  800824:	df000a15 	stw	fp,40(sp)
  800828:	ddc00915 	stw	r23,36(sp)
  80082c:	dd800815 	stw	r22,32(sp)
  800830:	dcc00515 	stw	r19,20(sp)
  800834:	dc800415 	stw	r18,16(sp)
  800838:	dc400315 	stw	r17,12(sp)
  80083c:	1880020c 	andi	r2,r3,8
  800840:	2821883a 	mov	r16,r5
  800844:	202b883a 	mov	r21,r4
  800848:	3029883a 	mov	r20,r6
  80084c:	10002726 	beq	r2,zero,8008ec <__sfvwrite_r+0xe8>
  800850:	28800417 	ldw	r2,16(r5)
  800854:	10002526 	beq	r2,zero,8008ec <__sfvwrite_r+0xe8>
  800858:	1880008c 	andi	r2,r3,2
  80085c:	a4400017 	ldw	r17,0(r20)
  800860:	10002a26 	beq	r2,zero,80090c <__sfvwrite_r+0x108>
  800864:	05a00034 	movhi	r22,32768
  800868:	0027883a 	mov	r19,zero
  80086c:	0025883a 	mov	r18,zero
  800870:	b5bf0004 	addi	r22,r22,-1024
  800874:	980d883a 	mov	r6,r19
  800878:	a809883a 	mov	r4,r21
  80087c:	90004626 	beq	r18,zero,800998 <__sfvwrite_r+0x194>
  800880:	900f883a 	mov	r7,r18
  800884:	b480022e 	bgeu	r22,r18,800890 <__sfvwrite_r+0x8c>
  800888:	01e00034 	movhi	r7,32768
  80088c:	39ff0004 	addi	r7,r7,-1024
  800890:	80800917 	ldw	r2,36(r16)
  800894:	81400717 	ldw	r5,28(r16)
  800898:	103ee83a 	callr	r2
  80089c:	0080570e 	bge	zero,r2,8009fc <__sfvwrite_r+0x1f8>
  8008a0:	a0c00217 	ldw	r3,8(r20)
  8008a4:	98a7883a 	add	r19,r19,r2
  8008a8:	90a5c83a 	sub	r18,r18,r2
  8008ac:	1885c83a 	sub	r2,r3,r2
  8008b0:	a0800215 	stw	r2,8(r20)
  8008b4:	103fef1e 	bne	r2,zero,800874 <__alt_data_end+0xff800874>
  8008b8:	0005883a 	mov	r2,zero
  8008bc:	dfc00b17 	ldw	ra,44(sp)
  8008c0:	df000a17 	ldw	fp,40(sp)
  8008c4:	ddc00917 	ldw	r23,36(sp)
  8008c8:	dd800817 	ldw	r22,32(sp)
  8008cc:	dd400717 	ldw	r21,28(sp)
  8008d0:	dd000617 	ldw	r20,24(sp)
  8008d4:	dcc00517 	ldw	r19,20(sp)
  8008d8:	dc800417 	ldw	r18,16(sp)
  8008dc:	dc400317 	ldw	r17,12(sp)
  8008e0:	dc000217 	ldw	r16,8(sp)
  8008e4:	dec00c04 	addi	sp,sp,48
  8008e8:	f800283a 	ret
  8008ec:	800b883a 	mov	r5,r16
  8008f0:	a809883a 	mov	r4,r21
  8008f4:	08022580 	call	802258 <__swsetup_r>
  8008f8:	1000eb1e 	bne	r2,zero,800ca8 <__sfvwrite_r+0x4a4>
  8008fc:	80c0030b 	ldhu	r3,12(r16)
  800900:	a4400017 	ldw	r17,0(r20)
  800904:	1880008c 	andi	r2,r3,2
  800908:	103fd61e 	bne	r2,zero,800864 <__alt_data_end+0xff800864>
  80090c:	1880004c 	andi	r2,r3,1
  800910:	10003f1e 	bne	r2,zero,800a10 <__sfvwrite_r+0x20c>
  800914:	0039883a 	mov	fp,zero
  800918:	0025883a 	mov	r18,zero
  80091c:	90001a26 	beq	r18,zero,800988 <__sfvwrite_r+0x184>
  800920:	1880800c 	andi	r2,r3,512
  800924:	84c00217 	ldw	r19,8(r16)
  800928:	10002126 	beq	r2,zero,8009b0 <__sfvwrite_r+0x1ac>
  80092c:	982f883a 	mov	r23,r19
  800930:	94c09336 	bltu	r18,r19,800b80 <__sfvwrite_r+0x37c>
  800934:	1881200c 	andi	r2,r3,1152
  800938:	10009e1e 	bne	r2,zero,800bb4 <__sfvwrite_r+0x3b0>
  80093c:	81000017 	ldw	r4,0(r16)
  800940:	b80d883a 	mov	r6,r23
  800944:	e00b883a 	mov	r5,fp
  800948:	08018800 	call	801880 <memmove>
  80094c:	80c00217 	ldw	r3,8(r16)
  800950:	81000017 	ldw	r4,0(r16)
  800954:	9005883a 	mov	r2,r18
  800958:	1ce7c83a 	sub	r19,r3,r19
  80095c:	25cf883a 	add	r7,r4,r23
  800960:	84c00215 	stw	r19,8(r16)
  800964:	81c00015 	stw	r7,0(r16)
  800968:	a0c00217 	ldw	r3,8(r20)
  80096c:	e0b9883a 	add	fp,fp,r2
  800970:	90a5c83a 	sub	r18,r18,r2
  800974:	18a7c83a 	sub	r19,r3,r2
  800978:	a4c00215 	stw	r19,8(r20)
  80097c:	983fce26 	beq	r19,zero,8008b8 <__alt_data_end+0xff8008b8>
  800980:	80c0030b 	ldhu	r3,12(r16)
  800984:	903fe61e 	bne	r18,zero,800920 <__alt_data_end+0xff800920>
  800988:	8f000017 	ldw	fp,0(r17)
  80098c:	8c800117 	ldw	r18,4(r17)
  800990:	8c400204 	addi	r17,r17,8
  800994:	003fe106 	br	80091c <__alt_data_end+0xff80091c>
  800998:	8cc00017 	ldw	r19,0(r17)
  80099c:	8c800117 	ldw	r18,4(r17)
  8009a0:	8c400204 	addi	r17,r17,8
  8009a4:	003fb306 	br	800874 <__alt_data_end+0xff800874>
  8009a8:	0005883a 	mov	r2,zero
  8009ac:	f800283a 	ret
  8009b0:	81000017 	ldw	r4,0(r16)
  8009b4:	80800417 	ldw	r2,16(r16)
  8009b8:	11005736 	bltu	r2,r4,800b18 <__sfvwrite_r+0x314>
  8009bc:	85c00517 	ldw	r23,20(r16)
  8009c0:	95c05536 	bltu	r18,r23,800b18 <__sfvwrite_r+0x314>
  8009c4:	00a00034 	movhi	r2,32768
  8009c8:	10bfffc4 	addi	r2,r2,-1
  8009cc:	9009883a 	mov	r4,r18
  8009d0:	1480012e 	bgeu	r2,r18,8009d8 <__sfvwrite_r+0x1d4>
  8009d4:	1009883a 	mov	r4,r2
  8009d8:	b80b883a 	mov	r5,r23
  8009dc:	0802f0c0 	call	802f0c <__divsi3>
  8009e0:	15cf383a 	mul	r7,r2,r23
  8009e4:	81400717 	ldw	r5,28(r16)
  8009e8:	80800917 	ldw	r2,36(r16)
  8009ec:	e00d883a 	mov	r6,fp
  8009f0:	a809883a 	mov	r4,r21
  8009f4:	103ee83a 	callr	r2
  8009f8:	00bfdb16 	blt	zero,r2,800968 <__alt_data_end+0xff800968>
  8009fc:	8080030b 	ldhu	r2,12(r16)
  800a00:	10801014 	ori	r2,r2,64
  800a04:	8080030d 	sth	r2,12(r16)
  800a08:	00bfffc4 	movi	r2,-1
  800a0c:	003fab06 	br	8008bc <__alt_data_end+0xff8008bc>
  800a10:	0027883a 	mov	r19,zero
  800a14:	0011883a 	mov	r8,zero
  800a18:	0039883a 	mov	fp,zero
  800a1c:	0025883a 	mov	r18,zero
  800a20:	90001f26 	beq	r18,zero,800aa0 <__sfvwrite_r+0x29c>
  800a24:	40005a26 	beq	r8,zero,800b90 <__sfvwrite_r+0x38c>
  800a28:	982d883a 	mov	r22,r19
  800a2c:	94c0012e 	bgeu	r18,r19,800a34 <__sfvwrite_r+0x230>
  800a30:	902d883a 	mov	r22,r18
  800a34:	81000017 	ldw	r4,0(r16)
  800a38:	80800417 	ldw	r2,16(r16)
  800a3c:	b02f883a 	mov	r23,r22
  800a40:	81c00517 	ldw	r7,20(r16)
  800a44:	1100032e 	bgeu	r2,r4,800a54 <__sfvwrite_r+0x250>
  800a48:	80c00217 	ldw	r3,8(r16)
  800a4c:	38c7883a 	add	r3,r7,r3
  800a50:	1d801816 	blt	r3,r22,800ab4 <__sfvwrite_r+0x2b0>
  800a54:	b1c03e16 	blt	r22,r7,800b50 <__sfvwrite_r+0x34c>
  800a58:	80800917 	ldw	r2,36(r16)
  800a5c:	81400717 	ldw	r5,28(r16)
  800a60:	e00d883a 	mov	r6,fp
  800a64:	da000115 	stw	r8,4(sp)
  800a68:	a809883a 	mov	r4,r21
  800a6c:	103ee83a 	callr	r2
  800a70:	102f883a 	mov	r23,r2
  800a74:	da000117 	ldw	r8,4(sp)
  800a78:	00bfe00e 	bge	zero,r2,8009fc <__alt_data_end+0xff8009fc>
  800a7c:	9de7c83a 	sub	r19,r19,r23
  800a80:	98001f26 	beq	r19,zero,800b00 <__sfvwrite_r+0x2fc>
  800a84:	a0800217 	ldw	r2,8(r20)
  800a88:	e5f9883a 	add	fp,fp,r23
  800a8c:	95e5c83a 	sub	r18,r18,r23
  800a90:	15efc83a 	sub	r23,r2,r23
  800a94:	a5c00215 	stw	r23,8(r20)
  800a98:	b83f8726 	beq	r23,zero,8008b8 <__alt_data_end+0xff8008b8>
  800a9c:	903fe11e 	bne	r18,zero,800a24 <__alt_data_end+0xff800a24>
  800aa0:	8f000017 	ldw	fp,0(r17)
  800aa4:	8c800117 	ldw	r18,4(r17)
  800aa8:	0011883a 	mov	r8,zero
  800aac:	8c400204 	addi	r17,r17,8
  800ab0:	003fdb06 	br	800a20 <__alt_data_end+0xff800a20>
  800ab4:	180d883a 	mov	r6,r3
  800ab8:	e00b883a 	mov	r5,fp
  800abc:	da000115 	stw	r8,4(sp)
  800ac0:	d8c00015 	stw	r3,0(sp)
  800ac4:	08018800 	call	801880 <memmove>
  800ac8:	d8c00017 	ldw	r3,0(sp)
  800acc:	80800017 	ldw	r2,0(r16)
  800ad0:	800b883a 	mov	r5,r16
  800ad4:	a809883a 	mov	r4,r21
  800ad8:	10c5883a 	add	r2,r2,r3
  800adc:	80800015 	stw	r2,0(r16)
  800ae0:	d8c00015 	stw	r3,0(sp)
  800ae4:	08027200 	call	802720 <_fflush_r>
  800ae8:	d8c00017 	ldw	r3,0(sp)
  800aec:	da000117 	ldw	r8,4(sp)
  800af0:	103fc21e 	bne	r2,zero,8009fc <__alt_data_end+0xff8009fc>
  800af4:	182f883a 	mov	r23,r3
  800af8:	9de7c83a 	sub	r19,r19,r23
  800afc:	983fe11e 	bne	r19,zero,800a84 <__alt_data_end+0xff800a84>
  800b00:	800b883a 	mov	r5,r16
  800b04:	a809883a 	mov	r4,r21
  800b08:	08027200 	call	802720 <_fflush_r>
  800b0c:	103fbb1e 	bne	r2,zero,8009fc <__alt_data_end+0xff8009fc>
  800b10:	0011883a 	mov	r8,zero
  800b14:	003fdb06 	br	800a84 <__alt_data_end+0xff800a84>
  800b18:	94c0012e 	bgeu	r18,r19,800b20 <__sfvwrite_r+0x31c>
  800b1c:	9027883a 	mov	r19,r18
  800b20:	980d883a 	mov	r6,r19
  800b24:	e00b883a 	mov	r5,fp
  800b28:	08018800 	call	801880 <memmove>
  800b2c:	80800217 	ldw	r2,8(r16)
  800b30:	80c00017 	ldw	r3,0(r16)
  800b34:	14c5c83a 	sub	r2,r2,r19
  800b38:	1cc7883a 	add	r3,r3,r19
  800b3c:	80800215 	stw	r2,8(r16)
  800b40:	80c00015 	stw	r3,0(r16)
  800b44:	10004326 	beq	r2,zero,800c54 <__sfvwrite_r+0x450>
  800b48:	9805883a 	mov	r2,r19
  800b4c:	003f8606 	br	800968 <__alt_data_end+0xff800968>
  800b50:	b00d883a 	mov	r6,r22
  800b54:	e00b883a 	mov	r5,fp
  800b58:	da000115 	stw	r8,4(sp)
  800b5c:	08018800 	call	801880 <memmove>
  800b60:	80800217 	ldw	r2,8(r16)
  800b64:	80c00017 	ldw	r3,0(r16)
  800b68:	da000117 	ldw	r8,4(sp)
  800b6c:	1585c83a 	sub	r2,r2,r22
  800b70:	1dad883a 	add	r22,r3,r22
  800b74:	80800215 	stw	r2,8(r16)
  800b78:	85800015 	stw	r22,0(r16)
  800b7c:	003fbf06 	br	800a7c <__alt_data_end+0xff800a7c>
  800b80:	81000017 	ldw	r4,0(r16)
  800b84:	9027883a 	mov	r19,r18
  800b88:	902f883a 	mov	r23,r18
  800b8c:	003f6c06 	br	800940 <__alt_data_end+0xff800940>
  800b90:	900d883a 	mov	r6,r18
  800b94:	01400284 	movi	r5,10
  800b98:	e009883a 	mov	r4,fp
  800b9c:	08016540 	call	801654 <memchr>
  800ba0:	10003e26 	beq	r2,zero,800c9c <__sfvwrite_r+0x498>
  800ba4:	10800044 	addi	r2,r2,1
  800ba8:	1727c83a 	sub	r19,r2,fp
  800bac:	02000044 	movi	r8,1
  800bb0:	003f9d06 	br	800a28 <__alt_data_end+0xff800a28>
  800bb4:	80800517 	ldw	r2,20(r16)
  800bb8:	81400417 	ldw	r5,16(r16)
  800bbc:	81c00017 	ldw	r7,0(r16)
  800bc0:	10a7883a 	add	r19,r2,r2
  800bc4:	9885883a 	add	r2,r19,r2
  800bc8:	1026d7fa 	srli	r19,r2,31
  800bcc:	396dc83a 	sub	r22,r7,r5
  800bd0:	b1000044 	addi	r4,r22,1
  800bd4:	9885883a 	add	r2,r19,r2
  800bd8:	1027d07a 	srai	r19,r2,1
  800bdc:	2485883a 	add	r2,r4,r18
  800be0:	980d883a 	mov	r6,r19
  800be4:	9880022e 	bgeu	r19,r2,800bf0 <__sfvwrite_r+0x3ec>
  800be8:	1027883a 	mov	r19,r2
  800bec:	100d883a 	mov	r6,r2
  800bf0:	18c1000c 	andi	r3,r3,1024
  800bf4:	18001c26 	beq	r3,zero,800c68 <__sfvwrite_r+0x464>
  800bf8:	300b883a 	mov	r5,r6
  800bfc:	a809883a 	mov	r4,r21
  800c00:	0800e480 	call	800e48 <_malloc_r>
  800c04:	102f883a 	mov	r23,r2
  800c08:	10002926 	beq	r2,zero,800cb0 <__sfvwrite_r+0x4ac>
  800c0c:	81400417 	ldw	r5,16(r16)
  800c10:	b00d883a 	mov	r6,r22
  800c14:	1009883a 	mov	r4,r2
  800c18:	08017380 	call	801738 <memcpy>
  800c1c:	8080030b 	ldhu	r2,12(r16)
  800c20:	00fedfc4 	movi	r3,-1153
  800c24:	10c4703a 	and	r2,r2,r3
  800c28:	10802014 	ori	r2,r2,128
  800c2c:	8080030d 	sth	r2,12(r16)
  800c30:	bd89883a 	add	r4,r23,r22
  800c34:	9d8fc83a 	sub	r7,r19,r22
  800c38:	85c00415 	stw	r23,16(r16)
  800c3c:	84c00515 	stw	r19,20(r16)
  800c40:	81000015 	stw	r4,0(r16)
  800c44:	9027883a 	mov	r19,r18
  800c48:	81c00215 	stw	r7,8(r16)
  800c4c:	902f883a 	mov	r23,r18
  800c50:	003f3b06 	br	800940 <__alt_data_end+0xff800940>
  800c54:	800b883a 	mov	r5,r16
  800c58:	a809883a 	mov	r4,r21
  800c5c:	08027200 	call	802720 <_fflush_r>
  800c60:	103fb926 	beq	r2,zero,800b48 <__alt_data_end+0xff800b48>
  800c64:	003f6506 	br	8009fc <__alt_data_end+0xff8009fc>
  800c68:	a809883a 	mov	r4,r21
  800c6c:	0801b040 	call	801b04 <_realloc_r>
  800c70:	102f883a 	mov	r23,r2
  800c74:	103fee1e 	bne	r2,zero,800c30 <__alt_data_end+0xff800c30>
  800c78:	81400417 	ldw	r5,16(r16)
  800c7c:	a809883a 	mov	r4,r21
  800c80:	08028d00 	call	8028d0 <_free_r>
  800c84:	8080030b 	ldhu	r2,12(r16)
  800c88:	00ffdfc4 	movi	r3,-129
  800c8c:	1884703a 	and	r2,r3,r2
  800c90:	00c00304 	movi	r3,12
  800c94:	a8c00015 	stw	r3,0(r21)
  800c98:	003f5906 	br	800a00 <__alt_data_end+0xff800a00>
  800c9c:	94c00044 	addi	r19,r18,1
  800ca0:	02000044 	movi	r8,1
  800ca4:	003f6006 	br	800a28 <__alt_data_end+0xff800a28>
  800ca8:	00bfffc4 	movi	r2,-1
  800cac:	003f0306 	br	8008bc <__alt_data_end+0xff8008bc>
  800cb0:	00800304 	movi	r2,12
  800cb4:	a8800015 	stw	r2,0(r21)
  800cb8:	8080030b 	ldhu	r2,12(r16)
  800cbc:	003f5006 	br	800a00 <__alt_data_end+0xff800a00>

00800cc0 <_fwalk>:
  800cc0:	defff704 	addi	sp,sp,-36
  800cc4:	dd000415 	stw	r20,16(sp)
  800cc8:	dfc00815 	stw	ra,32(sp)
  800ccc:	ddc00715 	stw	r23,28(sp)
  800cd0:	dd800615 	stw	r22,24(sp)
  800cd4:	dd400515 	stw	r21,20(sp)
  800cd8:	dcc00315 	stw	r19,12(sp)
  800cdc:	dc800215 	stw	r18,8(sp)
  800ce0:	dc400115 	stw	r17,4(sp)
  800ce4:	dc000015 	stw	r16,0(sp)
  800ce8:	2500b804 	addi	r20,r4,736
  800cec:	a0002326 	beq	r20,zero,800d7c <_fwalk+0xbc>
  800cf0:	282b883a 	mov	r21,r5
  800cf4:	002f883a 	mov	r23,zero
  800cf8:	05800044 	movi	r22,1
  800cfc:	04ffffc4 	movi	r19,-1
  800d00:	a4400117 	ldw	r17,4(r20)
  800d04:	a4800217 	ldw	r18,8(r20)
  800d08:	8c7fffc4 	addi	r17,r17,-1
  800d0c:	88000d16 	blt	r17,zero,800d44 <_fwalk+0x84>
  800d10:	94000304 	addi	r16,r18,12
  800d14:	94800384 	addi	r18,r18,14
  800d18:	8080000b 	ldhu	r2,0(r16)
  800d1c:	8c7fffc4 	addi	r17,r17,-1
  800d20:	813ffd04 	addi	r4,r16,-12
  800d24:	b080042e 	bgeu	r22,r2,800d38 <_fwalk+0x78>
  800d28:	9080000f 	ldh	r2,0(r18)
  800d2c:	14c00226 	beq	r2,r19,800d38 <_fwalk+0x78>
  800d30:	a83ee83a 	callr	r21
  800d34:	b8aeb03a 	or	r23,r23,r2
  800d38:	84001a04 	addi	r16,r16,104
  800d3c:	94801a04 	addi	r18,r18,104
  800d40:	8cfff51e 	bne	r17,r19,800d18 <__alt_data_end+0xff800d18>
  800d44:	a5000017 	ldw	r20,0(r20)
  800d48:	a03fed1e 	bne	r20,zero,800d00 <__alt_data_end+0xff800d00>
  800d4c:	b805883a 	mov	r2,r23
  800d50:	dfc00817 	ldw	ra,32(sp)
  800d54:	ddc00717 	ldw	r23,28(sp)
  800d58:	dd800617 	ldw	r22,24(sp)
  800d5c:	dd400517 	ldw	r21,20(sp)
  800d60:	dd000417 	ldw	r20,16(sp)
  800d64:	dcc00317 	ldw	r19,12(sp)
  800d68:	dc800217 	ldw	r18,8(sp)
  800d6c:	dc400117 	ldw	r17,4(sp)
  800d70:	dc000017 	ldw	r16,0(sp)
  800d74:	dec00904 	addi	sp,sp,36
  800d78:	f800283a 	ret
  800d7c:	002f883a 	mov	r23,zero
  800d80:	003ff206 	br	800d4c <__alt_data_end+0xff800d4c>

00800d84 <_fwalk_reent>:
  800d84:	defff704 	addi	sp,sp,-36
  800d88:	dd000415 	stw	r20,16(sp)
  800d8c:	dfc00815 	stw	ra,32(sp)
  800d90:	ddc00715 	stw	r23,28(sp)
  800d94:	dd800615 	stw	r22,24(sp)
  800d98:	dd400515 	stw	r21,20(sp)
  800d9c:	dcc00315 	stw	r19,12(sp)
  800da0:	dc800215 	stw	r18,8(sp)
  800da4:	dc400115 	stw	r17,4(sp)
  800da8:	dc000015 	stw	r16,0(sp)
  800dac:	2500b804 	addi	r20,r4,736
  800db0:	a0002326 	beq	r20,zero,800e40 <_fwalk_reent+0xbc>
  800db4:	282b883a 	mov	r21,r5
  800db8:	2027883a 	mov	r19,r4
  800dbc:	002f883a 	mov	r23,zero
  800dc0:	05800044 	movi	r22,1
  800dc4:	04bfffc4 	movi	r18,-1
  800dc8:	a4400117 	ldw	r17,4(r20)
  800dcc:	a4000217 	ldw	r16,8(r20)
  800dd0:	8c7fffc4 	addi	r17,r17,-1
  800dd4:	88000c16 	blt	r17,zero,800e08 <_fwalk_reent+0x84>
  800dd8:	84000304 	addi	r16,r16,12
  800ddc:	8080000b 	ldhu	r2,0(r16)
  800de0:	8c7fffc4 	addi	r17,r17,-1
  800de4:	817ffd04 	addi	r5,r16,-12
  800de8:	b080052e 	bgeu	r22,r2,800e00 <_fwalk_reent+0x7c>
  800dec:	8080008f 	ldh	r2,2(r16)
  800df0:	9809883a 	mov	r4,r19
  800df4:	14800226 	beq	r2,r18,800e00 <_fwalk_reent+0x7c>
  800df8:	a83ee83a 	callr	r21
  800dfc:	b8aeb03a 	or	r23,r23,r2
  800e00:	84001a04 	addi	r16,r16,104
  800e04:	8cbff51e 	bne	r17,r18,800ddc <__alt_data_end+0xff800ddc>
  800e08:	a5000017 	ldw	r20,0(r20)
  800e0c:	a03fee1e 	bne	r20,zero,800dc8 <__alt_data_end+0xff800dc8>
  800e10:	b805883a 	mov	r2,r23
  800e14:	dfc00817 	ldw	ra,32(sp)
  800e18:	ddc00717 	ldw	r23,28(sp)
  800e1c:	dd800617 	ldw	r22,24(sp)
  800e20:	dd400517 	ldw	r21,20(sp)
  800e24:	dd000417 	ldw	r20,16(sp)
  800e28:	dcc00317 	ldw	r19,12(sp)
  800e2c:	dc800217 	ldw	r18,8(sp)
  800e30:	dc400117 	ldw	r17,4(sp)
  800e34:	dc000017 	ldw	r16,0(sp)
  800e38:	dec00904 	addi	sp,sp,36
  800e3c:	f800283a 	ret
  800e40:	002f883a 	mov	r23,zero
  800e44:	003ff206 	br	800e10 <__alt_data_end+0xff800e10>

00800e48 <_malloc_r>:
  800e48:	defff504 	addi	sp,sp,-44
  800e4c:	dc800315 	stw	r18,12(sp)
  800e50:	dfc00a15 	stw	ra,40(sp)
  800e54:	df000915 	stw	fp,36(sp)
  800e58:	ddc00815 	stw	r23,32(sp)
  800e5c:	dd800715 	stw	r22,28(sp)
  800e60:	dd400615 	stw	r21,24(sp)
  800e64:	dd000515 	stw	r20,20(sp)
  800e68:	dcc00415 	stw	r19,16(sp)
  800e6c:	dc400215 	stw	r17,8(sp)
  800e70:	dc000115 	stw	r16,4(sp)
  800e74:	288002c4 	addi	r2,r5,11
  800e78:	00c00584 	movi	r3,22
  800e7c:	2025883a 	mov	r18,r4
  800e80:	18807f2e 	bgeu	r3,r2,801080 <_malloc_r+0x238>
  800e84:	047ffe04 	movi	r17,-8
  800e88:	1462703a 	and	r17,r2,r17
  800e8c:	8800a316 	blt	r17,zero,80111c <_malloc_r+0x2d4>
  800e90:	8940a236 	bltu	r17,r5,80111c <_malloc_r+0x2d4>
  800e94:	080363c0 	call	80363c <__malloc_lock>
  800e98:	00807dc4 	movi	r2,503
  800e9c:	1441e92e 	bgeu	r2,r17,801644 <_malloc_r+0x7fc>
  800ea0:	8804d27a 	srli	r2,r17,9
  800ea4:	1000a126 	beq	r2,zero,80112c <_malloc_r+0x2e4>
  800ea8:	00c00104 	movi	r3,4
  800eac:	18811e36 	bltu	r3,r2,801328 <_malloc_r+0x4e0>
  800eb0:	8804d1ba 	srli	r2,r17,6
  800eb4:	12000e44 	addi	r8,r2,57
  800eb8:	11c00e04 	addi	r7,r2,56
  800ebc:	4209883a 	add	r4,r8,r8
  800ec0:	04c02034 	movhi	r19,128
  800ec4:	2109883a 	add	r4,r4,r4
  800ec8:	9cde0104 	addi	r19,r19,30724
  800ecc:	2109883a 	add	r4,r4,r4
  800ed0:	9909883a 	add	r4,r19,r4
  800ed4:	24000117 	ldw	r16,4(r4)
  800ed8:	213ffe04 	addi	r4,r4,-8
  800edc:	24009726 	beq	r4,r16,80113c <_malloc_r+0x2f4>
  800ee0:	80800117 	ldw	r2,4(r16)
  800ee4:	01bfff04 	movi	r6,-4
  800ee8:	014003c4 	movi	r5,15
  800eec:	1184703a 	and	r2,r2,r6
  800ef0:	1447c83a 	sub	r3,r2,r17
  800ef4:	28c00716 	blt	r5,r3,800f14 <_malloc_r+0xcc>
  800ef8:	1800920e 	bge	r3,zero,801144 <_malloc_r+0x2fc>
  800efc:	84000317 	ldw	r16,12(r16)
  800f00:	24008e26 	beq	r4,r16,80113c <_malloc_r+0x2f4>
  800f04:	80800117 	ldw	r2,4(r16)
  800f08:	1184703a 	and	r2,r2,r6
  800f0c:	1447c83a 	sub	r3,r2,r17
  800f10:	28fff90e 	bge	r5,r3,800ef8 <__alt_data_end+0xff800ef8>
  800f14:	3809883a 	mov	r4,r7
  800f18:	01802034 	movhi	r6,128
  800f1c:	9c000417 	ldw	r16,16(r19)
  800f20:	319e0104 	addi	r6,r6,30724
  800f24:	32000204 	addi	r8,r6,8
  800f28:	82013426 	beq	r16,r8,8013fc <_malloc_r+0x5b4>
  800f2c:	80c00117 	ldw	r3,4(r16)
  800f30:	00bfff04 	movi	r2,-4
  800f34:	188e703a 	and	r7,r3,r2
  800f38:	3c45c83a 	sub	r2,r7,r17
  800f3c:	00c003c4 	movi	r3,15
  800f40:	18811f16 	blt	r3,r2,8013c0 <_malloc_r+0x578>
  800f44:	32000515 	stw	r8,20(r6)
  800f48:	32000415 	stw	r8,16(r6)
  800f4c:	10007f0e 	bge	r2,zero,80114c <_malloc_r+0x304>
  800f50:	00807fc4 	movi	r2,511
  800f54:	11c0fd36 	bltu	r2,r7,80134c <_malloc_r+0x504>
  800f58:	3806d0fa 	srli	r3,r7,3
  800f5c:	01c00044 	movi	r7,1
  800f60:	30800117 	ldw	r2,4(r6)
  800f64:	19400044 	addi	r5,r3,1
  800f68:	294b883a 	add	r5,r5,r5
  800f6c:	1807d0ba 	srai	r3,r3,2
  800f70:	294b883a 	add	r5,r5,r5
  800f74:	294b883a 	add	r5,r5,r5
  800f78:	298b883a 	add	r5,r5,r6
  800f7c:	38c6983a 	sll	r3,r7,r3
  800f80:	29c00017 	ldw	r7,0(r5)
  800f84:	2a7ffe04 	addi	r9,r5,-8
  800f88:	1886b03a 	or	r3,r3,r2
  800f8c:	82400315 	stw	r9,12(r16)
  800f90:	81c00215 	stw	r7,8(r16)
  800f94:	30c00115 	stw	r3,4(r6)
  800f98:	2c000015 	stw	r16,0(r5)
  800f9c:	3c000315 	stw	r16,12(r7)
  800fa0:	2005d0ba 	srai	r2,r4,2
  800fa4:	01400044 	movi	r5,1
  800fa8:	288a983a 	sll	r5,r5,r2
  800fac:	19406f36 	bltu	r3,r5,80116c <_malloc_r+0x324>
  800fb0:	28c4703a 	and	r2,r5,r3
  800fb4:	10000a1e 	bne	r2,zero,800fe0 <_malloc_r+0x198>
  800fb8:	00bfff04 	movi	r2,-4
  800fbc:	294b883a 	add	r5,r5,r5
  800fc0:	2088703a 	and	r4,r4,r2
  800fc4:	28c4703a 	and	r2,r5,r3
  800fc8:	21000104 	addi	r4,r4,4
  800fcc:	1000041e 	bne	r2,zero,800fe0 <_malloc_r+0x198>
  800fd0:	294b883a 	add	r5,r5,r5
  800fd4:	28c4703a 	and	r2,r5,r3
  800fd8:	21000104 	addi	r4,r4,4
  800fdc:	103ffc26 	beq	r2,zero,800fd0 <__alt_data_end+0xff800fd0>
  800fe0:	02bfff04 	movi	r10,-4
  800fe4:	024003c4 	movi	r9,15
  800fe8:	21800044 	addi	r6,r4,1
  800fec:	318d883a 	add	r6,r6,r6
  800ff0:	318d883a 	add	r6,r6,r6
  800ff4:	318d883a 	add	r6,r6,r6
  800ff8:	998d883a 	add	r6,r19,r6
  800ffc:	333ffe04 	addi	r12,r6,-8
  801000:	2017883a 	mov	r11,r4
  801004:	31800104 	addi	r6,r6,4
  801008:	34000017 	ldw	r16,0(r6)
  80100c:	31fffd04 	addi	r7,r6,-12
  801010:	81c0041e 	bne	r16,r7,801024 <_malloc_r+0x1dc>
  801014:	0000fb06 	br	801404 <_malloc_r+0x5bc>
  801018:	1801030e 	bge	r3,zero,801428 <_malloc_r+0x5e0>
  80101c:	84000317 	ldw	r16,12(r16)
  801020:	81c0f826 	beq	r16,r7,801404 <_malloc_r+0x5bc>
  801024:	80800117 	ldw	r2,4(r16)
  801028:	1284703a 	and	r2,r2,r10
  80102c:	1447c83a 	sub	r3,r2,r17
  801030:	48fff90e 	bge	r9,r3,801018 <__alt_data_end+0xff801018>
  801034:	80800317 	ldw	r2,12(r16)
  801038:	81000217 	ldw	r4,8(r16)
  80103c:	89400054 	ori	r5,r17,1
  801040:	81400115 	stw	r5,4(r16)
  801044:	20800315 	stw	r2,12(r4)
  801048:	11000215 	stw	r4,8(r2)
  80104c:	8463883a 	add	r17,r16,r17
  801050:	9c400515 	stw	r17,20(r19)
  801054:	9c400415 	stw	r17,16(r19)
  801058:	18800054 	ori	r2,r3,1
  80105c:	88800115 	stw	r2,4(r17)
  801060:	8a000315 	stw	r8,12(r17)
  801064:	8a000215 	stw	r8,8(r17)
  801068:	88e3883a 	add	r17,r17,r3
  80106c:	88c00015 	stw	r3,0(r17)
  801070:	9009883a 	mov	r4,r18
  801074:	08036600 	call	803660 <__malloc_unlock>
  801078:	80800204 	addi	r2,r16,8
  80107c:	00001b06 	br	8010ec <_malloc_r+0x2a4>
  801080:	04400404 	movi	r17,16
  801084:	89402536 	bltu	r17,r5,80111c <_malloc_r+0x2d4>
  801088:	080363c0 	call	80363c <__malloc_lock>
  80108c:	00800184 	movi	r2,6
  801090:	01000084 	movi	r4,2
  801094:	04c02034 	movhi	r19,128
  801098:	1085883a 	add	r2,r2,r2
  80109c:	9cde0104 	addi	r19,r19,30724
  8010a0:	1085883a 	add	r2,r2,r2
  8010a4:	9885883a 	add	r2,r19,r2
  8010a8:	14000117 	ldw	r16,4(r2)
  8010ac:	10fffe04 	addi	r3,r2,-8
  8010b0:	80c0d926 	beq	r16,r3,801418 <_malloc_r+0x5d0>
  8010b4:	80c00117 	ldw	r3,4(r16)
  8010b8:	81000317 	ldw	r4,12(r16)
  8010bc:	00bfff04 	movi	r2,-4
  8010c0:	1884703a 	and	r2,r3,r2
  8010c4:	81400217 	ldw	r5,8(r16)
  8010c8:	8085883a 	add	r2,r16,r2
  8010cc:	10c00117 	ldw	r3,4(r2)
  8010d0:	29000315 	stw	r4,12(r5)
  8010d4:	21400215 	stw	r5,8(r4)
  8010d8:	18c00054 	ori	r3,r3,1
  8010dc:	10c00115 	stw	r3,4(r2)
  8010e0:	9009883a 	mov	r4,r18
  8010e4:	08036600 	call	803660 <__malloc_unlock>
  8010e8:	80800204 	addi	r2,r16,8
  8010ec:	dfc00a17 	ldw	ra,40(sp)
  8010f0:	df000917 	ldw	fp,36(sp)
  8010f4:	ddc00817 	ldw	r23,32(sp)
  8010f8:	dd800717 	ldw	r22,28(sp)
  8010fc:	dd400617 	ldw	r21,24(sp)
  801100:	dd000517 	ldw	r20,20(sp)
  801104:	dcc00417 	ldw	r19,16(sp)
  801108:	dc800317 	ldw	r18,12(sp)
  80110c:	dc400217 	ldw	r17,8(sp)
  801110:	dc000117 	ldw	r16,4(sp)
  801114:	dec00b04 	addi	sp,sp,44
  801118:	f800283a 	ret
  80111c:	00800304 	movi	r2,12
  801120:	90800015 	stw	r2,0(r18)
  801124:	0005883a 	mov	r2,zero
  801128:	003ff006 	br	8010ec <__alt_data_end+0xff8010ec>
  80112c:	01002004 	movi	r4,128
  801130:	02001004 	movi	r8,64
  801134:	01c00fc4 	movi	r7,63
  801138:	003f6106 	br	800ec0 <__alt_data_end+0xff800ec0>
  80113c:	4009883a 	mov	r4,r8
  801140:	003f7506 	br	800f18 <__alt_data_end+0xff800f18>
  801144:	81000317 	ldw	r4,12(r16)
  801148:	003fde06 	br	8010c4 <__alt_data_end+0xff8010c4>
  80114c:	81c5883a 	add	r2,r16,r7
  801150:	11400117 	ldw	r5,4(r2)
  801154:	9009883a 	mov	r4,r18
  801158:	29400054 	ori	r5,r5,1
  80115c:	11400115 	stw	r5,4(r2)
  801160:	08036600 	call	803660 <__malloc_unlock>
  801164:	80800204 	addi	r2,r16,8
  801168:	003fe006 	br	8010ec <__alt_data_end+0xff8010ec>
  80116c:	9c000217 	ldw	r16,8(r19)
  801170:	00bfff04 	movi	r2,-4
  801174:	85800117 	ldw	r22,4(r16)
  801178:	b0ac703a 	and	r22,r22,r2
  80117c:	b4400336 	bltu	r22,r17,80118c <_malloc_r+0x344>
  801180:	b445c83a 	sub	r2,r22,r17
  801184:	00c003c4 	movi	r3,15
  801188:	18805d16 	blt	r3,r2,801300 <_malloc_r+0x4b8>
  80118c:	05c02074 	movhi	r23,129
  801190:	00802074 	movhi	r2,129
  801194:	10ab5604 	addi	r2,r2,-21160
  801198:	bde41804 	addi	r23,r23,-28576
  80119c:	15400017 	ldw	r21,0(r2)
  8011a0:	b8c00017 	ldw	r3,0(r23)
  8011a4:	00bfffc4 	movi	r2,-1
  8011a8:	858d883a 	add	r6,r16,r22
  8011ac:	8d6b883a 	add	r21,r17,r21
  8011b0:	1880ea26 	beq	r3,r2,80155c <_malloc_r+0x714>
  8011b4:	ad4403c4 	addi	r21,r21,4111
  8011b8:	00bc0004 	movi	r2,-4096
  8011bc:	a8aa703a 	and	r21,r21,r2
  8011c0:	a80b883a 	mov	r5,r21
  8011c4:	9009883a 	mov	r4,r18
  8011c8:	d9800015 	stw	r6,0(sp)
  8011cc:	08020680 	call	802068 <_sbrk_r>
  8011d0:	1029883a 	mov	r20,r2
  8011d4:	00bfffc4 	movi	r2,-1
  8011d8:	d9800017 	ldw	r6,0(sp)
  8011dc:	a080e826 	beq	r20,r2,801580 <_malloc_r+0x738>
  8011e0:	a180a636 	bltu	r20,r6,80147c <_malloc_r+0x634>
  8011e4:	07002074 	movhi	fp,129
  8011e8:	e72b5f04 	addi	fp,fp,-21124
  8011ec:	e0800017 	ldw	r2,0(fp)
  8011f0:	a887883a 	add	r3,r21,r2
  8011f4:	e0c00015 	stw	r3,0(fp)
  8011f8:	3500e626 	beq	r6,r20,801594 <_malloc_r+0x74c>
  8011fc:	b9000017 	ldw	r4,0(r23)
  801200:	00bfffc4 	movi	r2,-1
  801204:	2080ee26 	beq	r4,r2,8015c0 <_malloc_r+0x778>
  801208:	a185c83a 	sub	r2,r20,r6
  80120c:	10c5883a 	add	r2,r2,r3
  801210:	e0800015 	stw	r2,0(fp)
  801214:	a0c001cc 	andi	r3,r20,7
  801218:	1800bc26 	beq	r3,zero,80150c <_malloc_r+0x6c4>
  80121c:	a0e9c83a 	sub	r20,r20,r3
  801220:	00840204 	movi	r2,4104
  801224:	a5000204 	addi	r20,r20,8
  801228:	10c7c83a 	sub	r3,r2,r3
  80122c:	a545883a 	add	r2,r20,r21
  801230:	1083ffcc 	andi	r2,r2,4095
  801234:	18abc83a 	sub	r21,r3,r2
  801238:	a80b883a 	mov	r5,r21
  80123c:	9009883a 	mov	r4,r18
  801240:	08020680 	call	802068 <_sbrk_r>
  801244:	00ffffc4 	movi	r3,-1
  801248:	10c0e126 	beq	r2,r3,8015d0 <_malloc_r+0x788>
  80124c:	1505c83a 	sub	r2,r2,r20
  801250:	1545883a 	add	r2,r2,r21
  801254:	10800054 	ori	r2,r2,1
  801258:	e0c00017 	ldw	r3,0(fp)
  80125c:	9d000215 	stw	r20,8(r19)
  801260:	a0800115 	stw	r2,4(r20)
  801264:	a8c7883a 	add	r3,r21,r3
  801268:	e0c00015 	stw	r3,0(fp)
  80126c:	84c00e26 	beq	r16,r19,8012a8 <_malloc_r+0x460>
  801270:	018003c4 	movi	r6,15
  801274:	3580a72e 	bgeu	r6,r22,801514 <_malloc_r+0x6cc>
  801278:	81400117 	ldw	r5,4(r16)
  80127c:	013ffe04 	movi	r4,-8
  801280:	b0bffd04 	addi	r2,r22,-12
  801284:	1104703a 	and	r2,r2,r4
  801288:	2900004c 	andi	r4,r5,1
  80128c:	2088b03a 	or	r4,r4,r2
  801290:	81000115 	stw	r4,4(r16)
  801294:	01400144 	movi	r5,5
  801298:	8089883a 	add	r4,r16,r2
  80129c:	21400115 	stw	r5,4(r4)
  8012a0:	21400215 	stw	r5,8(r4)
  8012a4:	3080cd36 	bltu	r6,r2,8015dc <_malloc_r+0x794>
  8012a8:	00802074 	movhi	r2,129
  8012ac:	10ab5504 	addi	r2,r2,-21164
  8012b0:	11000017 	ldw	r4,0(r2)
  8012b4:	20c0012e 	bgeu	r4,r3,8012bc <_malloc_r+0x474>
  8012b8:	10c00015 	stw	r3,0(r2)
  8012bc:	00802074 	movhi	r2,129
  8012c0:	10ab5404 	addi	r2,r2,-21168
  8012c4:	11000017 	ldw	r4,0(r2)
  8012c8:	9c000217 	ldw	r16,8(r19)
  8012cc:	20c0012e 	bgeu	r4,r3,8012d4 <_malloc_r+0x48c>
  8012d0:	10c00015 	stw	r3,0(r2)
  8012d4:	80c00117 	ldw	r3,4(r16)
  8012d8:	00bfff04 	movi	r2,-4
  8012dc:	1886703a 	and	r3,r3,r2
  8012e0:	1c45c83a 	sub	r2,r3,r17
  8012e4:	1c400236 	bltu	r3,r17,8012f0 <_malloc_r+0x4a8>
  8012e8:	00c003c4 	movi	r3,15
  8012ec:	18800416 	blt	r3,r2,801300 <_malloc_r+0x4b8>
  8012f0:	9009883a 	mov	r4,r18
  8012f4:	08036600 	call	803660 <__malloc_unlock>
  8012f8:	0005883a 	mov	r2,zero
  8012fc:	003f7b06 	br	8010ec <__alt_data_end+0xff8010ec>
  801300:	88c00054 	ori	r3,r17,1
  801304:	80c00115 	stw	r3,4(r16)
  801308:	8463883a 	add	r17,r16,r17
  80130c:	10800054 	ori	r2,r2,1
  801310:	9c400215 	stw	r17,8(r19)
  801314:	88800115 	stw	r2,4(r17)
  801318:	9009883a 	mov	r4,r18
  80131c:	08036600 	call	803660 <__malloc_unlock>
  801320:	80800204 	addi	r2,r16,8
  801324:	003f7106 	br	8010ec <__alt_data_end+0xff8010ec>
  801328:	00c00504 	movi	r3,20
  80132c:	18804a2e 	bgeu	r3,r2,801458 <_malloc_r+0x610>
  801330:	00c01504 	movi	r3,84
  801334:	18806e36 	bltu	r3,r2,8014f0 <_malloc_r+0x6a8>
  801338:	8804d33a 	srli	r2,r17,12
  80133c:	12001bc4 	addi	r8,r2,111
  801340:	11c01b84 	addi	r7,r2,110
  801344:	4209883a 	add	r4,r8,r8
  801348:	003edd06 	br	800ec0 <__alt_data_end+0xff800ec0>
  80134c:	3804d27a 	srli	r2,r7,9
  801350:	00c00104 	movi	r3,4
  801354:	1880442e 	bgeu	r3,r2,801468 <_malloc_r+0x620>
  801358:	00c00504 	movi	r3,20
  80135c:	18808136 	bltu	r3,r2,801564 <_malloc_r+0x71c>
  801360:	11401704 	addi	r5,r2,92
  801364:	10c016c4 	addi	r3,r2,91
  801368:	294b883a 	add	r5,r5,r5
  80136c:	294b883a 	add	r5,r5,r5
  801370:	294b883a 	add	r5,r5,r5
  801374:	994b883a 	add	r5,r19,r5
  801378:	28800017 	ldw	r2,0(r5)
  80137c:	01802034 	movhi	r6,128
  801380:	297ffe04 	addi	r5,r5,-8
  801384:	319e0104 	addi	r6,r6,30724
  801388:	28806526 	beq	r5,r2,801520 <_malloc_r+0x6d8>
  80138c:	01bfff04 	movi	r6,-4
  801390:	10c00117 	ldw	r3,4(r2)
  801394:	1986703a 	and	r3,r3,r6
  801398:	38c0022e 	bgeu	r7,r3,8013a4 <_malloc_r+0x55c>
  80139c:	10800217 	ldw	r2,8(r2)
  8013a0:	28bffb1e 	bne	r5,r2,801390 <__alt_data_end+0xff801390>
  8013a4:	11400317 	ldw	r5,12(r2)
  8013a8:	98c00117 	ldw	r3,4(r19)
  8013ac:	81400315 	stw	r5,12(r16)
  8013b0:	80800215 	stw	r2,8(r16)
  8013b4:	2c000215 	stw	r16,8(r5)
  8013b8:	14000315 	stw	r16,12(r2)
  8013bc:	003ef806 	br	800fa0 <__alt_data_end+0xff800fa0>
  8013c0:	88c00054 	ori	r3,r17,1
  8013c4:	80c00115 	stw	r3,4(r16)
  8013c8:	8463883a 	add	r17,r16,r17
  8013cc:	34400515 	stw	r17,20(r6)
  8013d0:	34400415 	stw	r17,16(r6)
  8013d4:	10c00054 	ori	r3,r2,1
  8013d8:	8a000315 	stw	r8,12(r17)
  8013dc:	8a000215 	stw	r8,8(r17)
  8013e0:	88c00115 	stw	r3,4(r17)
  8013e4:	88a3883a 	add	r17,r17,r2
  8013e8:	88800015 	stw	r2,0(r17)
  8013ec:	9009883a 	mov	r4,r18
  8013f0:	08036600 	call	803660 <__malloc_unlock>
  8013f4:	80800204 	addi	r2,r16,8
  8013f8:	003f3c06 	br	8010ec <__alt_data_end+0xff8010ec>
  8013fc:	30c00117 	ldw	r3,4(r6)
  801400:	003ee706 	br	800fa0 <__alt_data_end+0xff800fa0>
  801404:	5ac00044 	addi	r11,r11,1
  801408:	588000cc 	andi	r2,r11,3
  80140c:	31800204 	addi	r6,r6,8
  801410:	103efd1e 	bne	r2,zero,801008 <__alt_data_end+0xff801008>
  801414:	00002406 	br	8014a8 <_malloc_r+0x660>
  801418:	14000317 	ldw	r16,12(r2)
  80141c:	143f251e 	bne	r2,r16,8010b4 <__alt_data_end+0xff8010b4>
  801420:	21000084 	addi	r4,r4,2
  801424:	003ebc06 	br	800f18 <__alt_data_end+0xff800f18>
  801428:	8085883a 	add	r2,r16,r2
  80142c:	10c00117 	ldw	r3,4(r2)
  801430:	81000317 	ldw	r4,12(r16)
  801434:	81400217 	ldw	r5,8(r16)
  801438:	18c00054 	ori	r3,r3,1
  80143c:	10c00115 	stw	r3,4(r2)
  801440:	29000315 	stw	r4,12(r5)
  801444:	21400215 	stw	r5,8(r4)
  801448:	9009883a 	mov	r4,r18
  80144c:	08036600 	call	803660 <__malloc_unlock>
  801450:	80800204 	addi	r2,r16,8
  801454:	003f2506 	br	8010ec <__alt_data_end+0xff8010ec>
  801458:	12001704 	addi	r8,r2,92
  80145c:	11c016c4 	addi	r7,r2,91
  801460:	4209883a 	add	r4,r8,r8
  801464:	003e9606 	br	800ec0 <__alt_data_end+0xff800ec0>
  801468:	3804d1ba 	srli	r2,r7,6
  80146c:	11400e44 	addi	r5,r2,57
  801470:	10c00e04 	addi	r3,r2,56
  801474:	294b883a 	add	r5,r5,r5
  801478:	003fbc06 	br	80136c <__alt_data_end+0xff80136c>
  80147c:	84ff5926 	beq	r16,r19,8011e4 <__alt_data_end+0xff8011e4>
  801480:	00802034 	movhi	r2,128
  801484:	109e0104 	addi	r2,r2,30724
  801488:	14000217 	ldw	r16,8(r2)
  80148c:	00bfff04 	movi	r2,-4
  801490:	80c00117 	ldw	r3,4(r16)
  801494:	1886703a 	and	r3,r3,r2
  801498:	003f9106 	br	8012e0 <__alt_data_end+0xff8012e0>
  80149c:	60800217 	ldw	r2,8(r12)
  8014a0:	213fffc4 	addi	r4,r4,-1
  8014a4:	1300651e 	bne	r2,r12,80163c <_malloc_r+0x7f4>
  8014a8:	208000cc 	andi	r2,r4,3
  8014ac:	633ffe04 	addi	r12,r12,-8
  8014b0:	103ffa1e 	bne	r2,zero,80149c <__alt_data_end+0xff80149c>
  8014b4:	98800117 	ldw	r2,4(r19)
  8014b8:	0146303a 	nor	r3,zero,r5
  8014bc:	1884703a 	and	r2,r3,r2
  8014c0:	98800115 	stw	r2,4(r19)
  8014c4:	294b883a 	add	r5,r5,r5
  8014c8:	117f2836 	bltu	r2,r5,80116c <__alt_data_end+0xff80116c>
  8014cc:	283f2726 	beq	r5,zero,80116c <__alt_data_end+0xff80116c>
  8014d0:	2886703a 	and	r3,r5,r2
  8014d4:	5809883a 	mov	r4,r11
  8014d8:	183ec31e 	bne	r3,zero,800fe8 <__alt_data_end+0xff800fe8>
  8014dc:	294b883a 	add	r5,r5,r5
  8014e0:	2886703a 	and	r3,r5,r2
  8014e4:	21000104 	addi	r4,r4,4
  8014e8:	183ffc26 	beq	r3,zero,8014dc <__alt_data_end+0xff8014dc>
  8014ec:	003ebe06 	br	800fe8 <__alt_data_end+0xff800fe8>
  8014f0:	00c05504 	movi	r3,340
  8014f4:	18801236 	bltu	r3,r2,801540 <_malloc_r+0x6f8>
  8014f8:	8804d3fa 	srli	r2,r17,15
  8014fc:	12001e04 	addi	r8,r2,120
  801500:	11c01dc4 	addi	r7,r2,119
  801504:	4209883a 	add	r4,r8,r8
  801508:	003e6d06 	br	800ec0 <__alt_data_end+0xff800ec0>
  80150c:	00c40004 	movi	r3,4096
  801510:	003f4606 	br	80122c <__alt_data_end+0xff80122c>
  801514:	00800044 	movi	r2,1
  801518:	a0800115 	stw	r2,4(r20)
  80151c:	003f7406 	br	8012f0 <__alt_data_end+0xff8012f0>
  801520:	1805d0ba 	srai	r2,r3,2
  801524:	01c00044 	movi	r7,1
  801528:	30c00117 	ldw	r3,4(r6)
  80152c:	388e983a 	sll	r7,r7,r2
  801530:	2805883a 	mov	r2,r5
  801534:	38c6b03a 	or	r3,r7,r3
  801538:	30c00115 	stw	r3,4(r6)
  80153c:	003f9b06 	br	8013ac <__alt_data_end+0xff8013ac>
  801540:	00c15504 	movi	r3,1364
  801544:	18801a36 	bltu	r3,r2,8015b0 <_malloc_r+0x768>
  801548:	8804d4ba 	srli	r2,r17,18
  80154c:	12001f44 	addi	r8,r2,125
  801550:	11c01f04 	addi	r7,r2,124
  801554:	4209883a 	add	r4,r8,r8
  801558:	003e5906 	br	800ec0 <__alt_data_end+0xff800ec0>
  80155c:	ad400404 	addi	r21,r21,16
  801560:	003f1706 	br	8011c0 <__alt_data_end+0xff8011c0>
  801564:	00c01504 	movi	r3,84
  801568:	18802336 	bltu	r3,r2,8015f8 <_malloc_r+0x7b0>
  80156c:	3804d33a 	srli	r2,r7,12
  801570:	11401bc4 	addi	r5,r2,111
  801574:	10c01b84 	addi	r3,r2,110
  801578:	294b883a 	add	r5,r5,r5
  80157c:	003f7b06 	br	80136c <__alt_data_end+0xff80136c>
  801580:	9c000217 	ldw	r16,8(r19)
  801584:	00bfff04 	movi	r2,-4
  801588:	80c00117 	ldw	r3,4(r16)
  80158c:	1886703a 	and	r3,r3,r2
  801590:	003f5306 	br	8012e0 <__alt_data_end+0xff8012e0>
  801594:	3083ffcc 	andi	r2,r6,4095
  801598:	103f181e 	bne	r2,zero,8011fc <__alt_data_end+0xff8011fc>
  80159c:	99000217 	ldw	r4,8(r19)
  8015a0:	b545883a 	add	r2,r22,r21
  8015a4:	10800054 	ori	r2,r2,1
  8015a8:	20800115 	stw	r2,4(r4)
  8015ac:	003f3e06 	br	8012a8 <__alt_data_end+0xff8012a8>
  8015b0:	01003f84 	movi	r4,254
  8015b4:	02001fc4 	movi	r8,127
  8015b8:	01c01f84 	movi	r7,126
  8015bc:	003e4006 	br	800ec0 <__alt_data_end+0xff800ec0>
  8015c0:	00802074 	movhi	r2,129
  8015c4:	10a41804 	addi	r2,r2,-28576
  8015c8:	15000015 	stw	r20,0(r2)
  8015cc:	003f1106 	br	801214 <__alt_data_end+0xff801214>
  8015d0:	00800044 	movi	r2,1
  8015d4:	002b883a 	mov	r21,zero
  8015d8:	003f1f06 	br	801258 <__alt_data_end+0xff801258>
  8015dc:	81400204 	addi	r5,r16,8
  8015e0:	9009883a 	mov	r4,r18
  8015e4:	08028d00 	call	8028d0 <_free_r>
  8015e8:	00802074 	movhi	r2,129
  8015ec:	10ab5f04 	addi	r2,r2,-21124
  8015f0:	10c00017 	ldw	r3,0(r2)
  8015f4:	003f2c06 	br	8012a8 <__alt_data_end+0xff8012a8>
  8015f8:	00c05504 	movi	r3,340
  8015fc:	18800536 	bltu	r3,r2,801614 <_malloc_r+0x7cc>
  801600:	3804d3fa 	srli	r2,r7,15
  801604:	11401e04 	addi	r5,r2,120
  801608:	10c01dc4 	addi	r3,r2,119
  80160c:	294b883a 	add	r5,r5,r5
  801610:	003f5606 	br	80136c <__alt_data_end+0xff80136c>
  801614:	00c15504 	movi	r3,1364
  801618:	18800536 	bltu	r3,r2,801630 <_malloc_r+0x7e8>
  80161c:	3804d4ba 	srli	r2,r7,18
  801620:	11401f44 	addi	r5,r2,125
  801624:	10c01f04 	addi	r3,r2,124
  801628:	294b883a 	add	r5,r5,r5
  80162c:	003f4f06 	br	80136c <__alt_data_end+0xff80136c>
  801630:	01403f84 	movi	r5,254
  801634:	00c01f84 	movi	r3,126
  801638:	003f4c06 	br	80136c <__alt_data_end+0xff80136c>
  80163c:	98800117 	ldw	r2,4(r19)
  801640:	003fa006 	br	8014c4 <__alt_data_end+0xff8014c4>
  801644:	8808d0fa 	srli	r4,r17,3
  801648:	20800044 	addi	r2,r4,1
  80164c:	1085883a 	add	r2,r2,r2
  801650:	003e9006 	br	801094 <__alt_data_end+0xff801094>

00801654 <memchr>:
  801654:	208000cc 	andi	r2,r4,3
  801658:	280f883a 	mov	r7,r5
  80165c:	10003426 	beq	r2,zero,801730 <memchr+0xdc>
  801660:	30bfffc4 	addi	r2,r6,-1
  801664:	30001a26 	beq	r6,zero,8016d0 <memchr+0x7c>
  801668:	20c00003 	ldbu	r3,0(r4)
  80166c:	29803fcc 	andi	r6,r5,255
  801670:	30c0051e 	bne	r6,r3,801688 <memchr+0x34>
  801674:	00001806 	br	8016d8 <memchr+0x84>
  801678:	10001526 	beq	r2,zero,8016d0 <memchr+0x7c>
  80167c:	20c00003 	ldbu	r3,0(r4)
  801680:	10bfffc4 	addi	r2,r2,-1
  801684:	30c01426 	beq	r6,r3,8016d8 <memchr+0x84>
  801688:	21000044 	addi	r4,r4,1
  80168c:	20c000cc 	andi	r3,r4,3
  801690:	183ff91e 	bne	r3,zero,801678 <__alt_data_end+0xff801678>
  801694:	020000c4 	movi	r8,3
  801698:	40801136 	bltu	r8,r2,8016e0 <memchr+0x8c>
  80169c:	10000c26 	beq	r2,zero,8016d0 <memchr+0x7c>
  8016a0:	20c00003 	ldbu	r3,0(r4)
  8016a4:	29403fcc 	andi	r5,r5,255
  8016a8:	28c00b26 	beq	r5,r3,8016d8 <memchr+0x84>
  8016ac:	20c00044 	addi	r3,r4,1
  8016b0:	39803fcc 	andi	r6,r7,255
  8016b4:	2089883a 	add	r4,r4,r2
  8016b8:	00000306 	br	8016c8 <memchr+0x74>
  8016bc:	18c00044 	addi	r3,r3,1
  8016c0:	197fffc3 	ldbu	r5,-1(r3)
  8016c4:	31400526 	beq	r6,r5,8016dc <memchr+0x88>
  8016c8:	1805883a 	mov	r2,r3
  8016cc:	20fffb1e 	bne	r4,r3,8016bc <__alt_data_end+0xff8016bc>
  8016d0:	0005883a 	mov	r2,zero
  8016d4:	f800283a 	ret
  8016d8:	2005883a 	mov	r2,r4
  8016dc:	f800283a 	ret
  8016e0:	28c03fcc 	andi	r3,r5,255
  8016e4:	1812923a 	slli	r9,r3,8
  8016e8:	02ffbff4 	movhi	r11,65279
  8016ec:	02a02074 	movhi	r10,32897
  8016f0:	48d2b03a 	or	r9,r9,r3
  8016f4:	4806943a 	slli	r3,r9,16
  8016f8:	5affbfc4 	addi	r11,r11,-257
  8016fc:	52a02004 	addi	r10,r10,-32640
  801700:	48d2b03a 	or	r9,r9,r3
  801704:	20c00017 	ldw	r3,0(r4)
  801708:	48c6f03a 	xor	r3,r9,r3
  80170c:	1acd883a 	add	r6,r3,r11
  801710:	00c6303a 	nor	r3,zero,r3
  801714:	30c6703a 	and	r3,r6,r3
  801718:	1a86703a 	and	r3,r3,r10
  80171c:	183fe01e 	bne	r3,zero,8016a0 <__alt_data_end+0xff8016a0>
  801720:	10bfff04 	addi	r2,r2,-4
  801724:	21000104 	addi	r4,r4,4
  801728:	40bff636 	bltu	r8,r2,801704 <__alt_data_end+0xff801704>
  80172c:	003fdb06 	br	80169c <__alt_data_end+0xff80169c>
  801730:	3005883a 	mov	r2,r6
  801734:	003fd706 	br	801694 <__alt_data_end+0xff801694>

00801738 <memcpy>:
  801738:	defffd04 	addi	sp,sp,-12
  80173c:	dfc00215 	stw	ra,8(sp)
  801740:	dc400115 	stw	r17,4(sp)
  801744:	dc000015 	stw	r16,0(sp)
  801748:	00c003c4 	movi	r3,15
  80174c:	2005883a 	mov	r2,r4
  801750:	1980452e 	bgeu	r3,r6,801868 <memcpy+0x130>
  801754:	2906b03a 	or	r3,r5,r4
  801758:	18c000cc 	andi	r3,r3,3
  80175c:	1800441e 	bne	r3,zero,801870 <memcpy+0x138>
  801760:	347ffc04 	addi	r17,r6,-16
  801764:	8822d13a 	srli	r17,r17,4
  801768:	28c00104 	addi	r3,r5,4
  80176c:	23400104 	addi	r13,r4,4
  801770:	8820913a 	slli	r16,r17,4
  801774:	2b000204 	addi	r12,r5,8
  801778:	22c00204 	addi	r11,r4,8
  80177c:	84000504 	addi	r16,r16,20
  801780:	2a800304 	addi	r10,r5,12
  801784:	22400304 	addi	r9,r4,12
  801788:	2c21883a 	add	r16,r5,r16
  80178c:	2811883a 	mov	r8,r5
  801790:	200f883a 	mov	r7,r4
  801794:	41000017 	ldw	r4,0(r8)
  801798:	1fc00017 	ldw	ra,0(r3)
  80179c:	63c00017 	ldw	r15,0(r12)
  8017a0:	39000015 	stw	r4,0(r7)
  8017a4:	53800017 	ldw	r14,0(r10)
  8017a8:	6fc00015 	stw	ra,0(r13)
  8017ac:	5bc00015 	stw	r15,0(r11)
  8017b0:	4b800015 	stw	r14,0(r9)
  8017b4:	18c00404 	addi	r3,r3,16
  8017b8:	39c00404 	addi	r7,r7,16
  8017bc:	42000404 	addi	r8,r8,16
  8017c0:	6b400404 	addi	r13,r13,16
  8017c4:	63000404 	addi	r12,r12,16
  8017c8:	5ac00404 	addi	r11,r11,16
  8017cc:	52800404 	addi	r10,r10,16
  8017d0:	4a400404 	addi	r9,r9,16
  8017d4:	1c3fef1e 	bne	r3,r16,801794 <__alt_data_end+0xff801794>
  8017d8:	89c00044 	addi	r7,r17,1
  8017dc:	380e913a 	slli	r7,r7,4
  8017e0:	310003cc 	andi	r4,r6,15
  8017e4:	02c000c4 	movi	r11,3
  8017e8:	11c7883a 	add	r3,r2,r7
  8017ec:	29cb883a 	add	r5,r5,r7
  8017f0:	5900212e 	bgeu	r11,r4,801878 <memcpy+0x140>
  8017f4:	1813883a 	mov	r9,r3
  8017f8:	2811883a 	mov	r8,r5
  8017fc:	200f883a 	mov	r7,r4
  801800:	42800017 	ldw	r10,0(r8)
  801804:	4a400104 	addi	r9,r9,4
  801808:	39ffff04 	addi	r7,r7,-4
  80180c:	4abfff15 	stw	r10,-4(r9)
  801810:	42000104 	addi	r8,r8,4
  801814:	59fffa36 	bltu	r11,r7,801800 <__alt_data_end+0xff801800>
  801818:	213fff04 	addi	r4,r4,-4
  80181c:	2008d0ba 	srli	r4,r4,2
  801820:	318000cc 	andi	r6,r6,3
  801824:	21000044 	addi	r4,r4,1
  801828:	2109883a 	add	r4,r4,r4
  80182c:	2109883a 	add	r4,r4,r4
  801830:	1907883a 	add	r3,r3,r4
  801834:	290b883a 	add	r5,r5,r4
  801838:	30000626 	beq	r6,zero,801854 <memcpy+0x11c>
  80183c:	198d883a 	add	r6,r3,r6
  801840:	29c00003 	ldbu	r7,0(r5)
  801844:	18c00044 	addi	r3,r3,1
  801848:	29400044 	addi	r5,r5,1
  80184c:	19ffffc5 	stb	r7,-1(r3)
  801850:	19bffb1e 	bne	r3,r6,801840 <__alt_data_end+0xff801840>
  801854:	dfc00217 	ldw	ra,8(sp)
  801858:	dc400117 	ldw	r17,4(sp)
  80185c:	dc000017 	ldw	r16,0(sp)
  801860:	dec00304 	addi	sp,sp,12
  801864:	f800283a 	ret
  801868:	2007883a 	mov	r3,r4
  80186c:	003ff206 	br	801838 <__alt_data_end+0xff801838>
  801870:	2007883a 	mov	r3,r4
  801874:	003ff106 	br	80183c <__alt_data_end+0xff80183c>
  801878:	200d883a 	mov	r6,r4
  80187c:	003fee06 	br	801838 <__alt_data_end+0xff801838>

00801880 <memmove>:
  801880:	2005883a 	mov	r2,r4
  801884:	29000b2e 	bgeu	r5,r4,8018b4 <memmove+0x34>
  801888:	298f883a 	add	r7,r5,r6
  80188c:	21c0092e 	bgeu	r4,r7,8018b4 <memmove+0x34>
  801890:	2187883a 	add	r3,r4,r6
  801894:	198bc83a 	sub	r5,r3,r6
  801898:	30004826 	beq	r6,zero,8019bc <memmove+0x13c>
  80189c:	39ffffc4 	addi	r7,r7,-1
  8018a0:	39000003 	ldbu	r4,0(r7)
  8018a4:	18ffffc4 	addi	r3,r3,-1
  8018a8:	19000005 	stb	r4,0(r3)
  8018ac:	28fffb1e 	bne	r5,r3,80189c <__alt_data_end+0xff80189c>
  8018b0:	f800283a 	ret
  8018b4:	00c003c4 	movi	r3,15
  8018b8:	1980412e 	bgeu	r3,r6,8019c0 <memmove+0x140>
  8018bc:	2886b03a 	or	r3,r5,r2
  8018c0:	18c000cc 	andi	r3,r3,3
  8018c4:	1800401e 	bne	r3,zero,8019c8 <memmove+0x148>
  8018c8:	33fffc04 	addi	r15,r6,-16
  8018cc:	781ed13a 	srli	r15,r15,4
  8018d0:	28c00104 	addi	r3,r5,4
  8018d4:	13400104 	addi	r13,r2,4
  8018d8:	781c913a 	slli	r14,r15,4
  8018dc:	2b000204 	addi	r12,r5,8
  8018e0:	12c00204 	addi	r11,r2,8
  8018e4:	73800504 	addi	r14,r14,20
  8018e8:	2a800304 	addi	r10,r5,12
  8018ec:	12400304 	addi	r9,r2,12
  8018f0:	2b9d883a 	add	r14,r5,r14
  8018f4:	2811883a 	mov	r8,r5
  8018f8:	100f883a 	mov	r7,r2
  8018fc:	41000017 	ldw	r4,0(r8)
  801900:	39c00404 	addi	r7,r7,16
  801904:	18c00404 	addi	r3,r3,16
  801908:	393ffc15 	stw	r4,-16(r7)
  80190c:	193ffc17 	ldw	r4,-16(r3)
  801910:	6b400404 	addi	r13,r13,16
  801914:	5ac00404 	addi	r11,r11,16
  801918:	693ffc15 	stw	r4,-16(r13)
  80191c:	61000017 	ldw	r4,0(r12)
  801920:	4a400404 	addi	r9,r9,16
  801924:	42000404 	addi	r8,r8,16
  801928:	593ffc15 	stw	r4,-16(r11)
  80192c:	51000017 	ldw	r4,0(r10)
  801930:	63000404 	addi	r12,r12,16
  801934:	52800404 	addi	r10,r10,16
  801938:	493ffc15 	stw	r4,-16(r9)
  80193c:	1bbfef1e 	bne	r3,r14,8018fc <__alt_data_end+0xff8018fc>
  801940:	79000044 	addi	r4,r15,1
  801944:	2008913a 	slli	r4,r4,4
  801948:	328003cc 	andi	r10,r6,15
  80194c:	02c000c4 	movi	r11,3
  801950:	1107883a 	add	r3,r2,r4
  801954:	290b883a 	add	r5,r5,r4
  801958:	5a801e2e 	bgeu	r11,r10,8019d4 <memmove+0x154>
  80195c:	1813883a 	mov	r9,r3
  801960:	2811883a 	mov	r8,r5
  801964:	500f883a 	mov	r7,r10
  801968:	41000017 	ldw	r4,0(r8)
  80196c:	4a400104 	addi	r9,r9,4
  801970:	39ffff04 	addi	r7,r7,-4
  801974:	493fff15 	stw	r4,-4(r9)
  801978:	42000104 	addi	r8,r8,4
  80197c:	59fffa36 	bltu	r11,r7,801968 <__alt_data_end+0xff801968>
  801980:	513fff04 	addi	r4,r10,-4
  801984:	2008d0ba 	srli	r4,r4,2
  801988:	318000cc 	andi	r6,r6,3
  80198c:	21000044 	addi	r4,r4,1
  801990:	2109883a 	add	r4,r4,r4
  801994:	2109883a 	add	r4,r4,r4
  801998:	1907883a 	add	r3,r3,r4
  80199c:	290b883a 	add	r5,r5,r4
  8019a0:	30000b26 	beq	r6,zero,8019d0 <memmove+0x150>
  8019a4:	198d883a 	add	r6,r3,r6
  8019a8:	29c00003 	ldbu	r7,0(r5)
  8019ac:	18c00044 	addi	r3,r3,1
  8019b0:	29400044 	addi	r5,r5,1
  8019b4:	19ffffc5 	stb	r7,-1(r3)
  8019b8:	19bffb1e 	bne	r3,r6,8019a8 <__alt_data_end+0xff8019a8>
  8019bc:	f800283a 	ret
  8019c0:	1007883a 	mov	r3,r2
  8019c4:	003ff606 	br	8019a0 <__alt_data_end+0xff8019a0>
  8019c8:	1007883a 	mov	r3,r2
  8019cc:	003ff506 	br	8019a4 <__alt_data_end+0xff8019a4>
  8019d0:	f800283a 	ret
  8019d4:	500d883a 	mov	r6,r10
  8019d8:	003ff106 	br	8019a0 <__alt_data_end+0xff8019a0>

008019dc <memset>:
  8019dc:	20c000cc 	andi	r3,r4,3
  8019e0:	2005883a 	mov	r2,r4
  8019e4:	18004426 	beq	r3,zero,801af8 <memset+0x11c>
  8019e8:	31ffffc4 	addi	r7,r6,-1
  8019ec:	30004026 	beq	r6,zero,801af0 <memset+0x114>
  8019f0:	2813883a 	mov	r9,r5
  8019f4:	200d883a 	mov	r6,r4
  8019f8:	2007883a 	mov	r3,r4
  8019fc:	00000406 	br	801a10 <memset+0x34>
  801a00:	3a3fffc4 	addi	r8,r7,-1
  801a04:	31800044 	addi	r6,r6,1
  801a08:	38003926 	beq	r7,zero,801af0 <memset+0x114>
  801a0c:	400f883a 	mov	r7,r8
  801a10:	18c00044 	addi	r3,r3,1
  801a14:	32400005 	stb	r9,0(r6)
  801a18:	1a0000cc 	andi	r8,r3,3
  801a1c:	403ff81e 	bne	r8,zero,801a00 <__alt_data_end+0xff801a00>
  801a20:	010000c4 	movi	r4,3
  801a24:	21c02d2e 	bgeu	r4,r7,801adc <memset+0x100>
  801a28:	29003fcc 	andi	r4,r5,255
  801a2c:	200c923a 	slli	r6,r4,8
  801a30:	3108b03a 	or	r4,r6,r4
  801a34:	200c943a 	slli	r6,r4,16
  801a38:	218cb03a 	or	r6,r4,r6
  801a3c:	010003c4 	movi	r4,15
  801a40:	21c0182e 	bgeu	r4,r7,801aa4 <memset+0xc8>
  801a44:	3b3ffc04 	addi	r12,r7,-16
  801a48:	6018d13a 	srli	r12,r12,4
  801a4c:	1a000104 	addi	r8,r3,4
  801a50:	1ac00204 	addi	r11,r3,8
  801a54:	6008913a 	slli	r4,r12,4
  801a58:	1a800304 	addi	r10,r3,12
  801a5c:	1813883a 	mov	r9,r3
  801a60:	21000504 	addi	r4,r4,20
  801a64:	1909883a 	add	r4,r3,r4
  801a68:	49800015 	stw	r6,0(r9)
  801a6c:	41800015 	stw	r6,0(r8)
  801a70:	59800015 	stw	r6,0(r11)
  801a74:	51800015 	stw	r6,0(r10)
  801a78:	42000404 	addi	r8,r8,16
  801a7c:	4a400404 	addi	r9,r9,16
  801a80:	5ac00404 	addi	r11,r11,16
  801a84:	52800404 	addi	r10,r10,16
  801a88:	413ff71e 	bne	r8,r4,801a68 <__alt_data_end+0xff801a68>
  801a8c:	63000044 	addi	r12,r12,1
  801a90:	6018913a 	slli	r12,r12,4
  801a94:	39c003cc 	andi	r7,r7,15
  801a98:	010000c4 	movi	r4,3
  801a9c:	1b07883a 	add	r3,r3,r12
  801aa0:	21c00e2e 	bgeu	r4,r7,801adc <memset+0x100>
  801aa4:	1813883a 	mov	r9,r3
  801aa8:	3811883a 	mov	r8,r7
  801aac:	010000c4 	movi	r4,3
  801ab0:	49800015 	stw	r6,0(r9)
  801ab4:	423fff04 	addi	r8,r8,-4
  801ab8:	4a400104 	addi	r9,r9,4
  801abc:	223ffc36 	bltu	r4,r8,801ab0 <__alt_data_end+0xff801ab0>
  801ac0:	393fff04 	addi	r4,r7,-4
  801ac4:	2008d0ba 	srli	r4,r4,2
  801ac8:	39c000cc 	andi	r7,r7,3
  801acc:	21000044 	addi	r4,r4,1
  801ad0:	2109883a 	add	r4,r4,r4
  801ad4:	2109883a 	add	r4,r4,r4
  801ad8:	1907883a 	add	r3,r3,r4
  801adc:	38000526 	beq	r7,zero,801af4 <memset+0x118>
  801ae0:	19cf883a 	add	r7,r3,r7
  801ae4:	19400005 	stb	r5,0(r3)
  801ae8:	18c00044 	addi	r3,r3,1
  801aec:	38fffd1e 	bne	r7,r3,801ae4 <__alt_data_end+0xff801ae4>
  801af0:	f800283a 	ret
  801af4:	f800283a 	ret
  801af8:	2007883a 	mov	r3,r4
  801afc:	300f883a 	mov	r7,r6
  801b00:	003fc706 	br	801a20 <__alt_data_end+0xff801a20>

00801b04 <_realloc_r>:
  801b04:	defff604 	addi	sp,sp,-40
  801b08:	dc800215 	stw	r18,8(sp)
  801b0c:	dfc00915 	stw	ra,36(sp)
  801b10:	df000815 	stw	fp,32(sp)
  801b14:	ddc00715 	stw	r23,28(sp)
  801b18:	dd800615 	stw	r22,24(sp)
  801b1c:	dd400515 	stw	r21,20(sp)
  801b20:	dd000415 	stw	r20,16(sp)
  801b24:	dcc00315 	stw	r19,12(sp)
  801b28:	dc400115 	stw	r17,4(sp)
  801b2c:	dc000015 	stw	r16,0(sp)
  801b30:	3025883a 	mov	r18,r6
  801b34:	2800b726 	beq	r5,zero,801e14 <_realloc_r+0x310>
  801b38:	282b883a 	mov	r21,r5
  801b3c:	2029883a 	mov	r20,r4
  801b40:	080363c0 	call	80363c <__malloc_lock>
  801b44:	a8bfff17 	ldw	r2,-4(r21)
  801b48:	043fff04 	movi	r16,-4
  801b4c:	90c002c4 	addi	r3,r18,11
  801b50:	01000584 	movi	r4,22
  801b54:	acfffe04 	addi	r19,r21,-8
  801b58:	1420703a 	and	r16,r2,r16
  801b5c:	20c0332e 	bgeu	r4,r3,801c2c <_realloc_r+0x128>
  801b60:	047ffe04 	movi	r17,-8
  801b64:	1c62703a 	and	r17,r3,r17
  801b68:	8807883a 	mov	r3,r17
  801b6c:	88005816 	blt	r17,zero,801cd0 <_realloc_r+0x1cc>
  801b70:	8c805736 	bltu	r17,r18,801cd0 <_realloc_r+0x1cc>
  801b74:	80c0300e 	bge	r16,r3,801c38 <_realloc_r+0x134>
  801b78:	07002034 	movhi	fp,128
  801b7c:	e71e0104 	addi	fp,fp,30724
  801b80:	e1c00217 	ldw	r7,8(fp)
  801b84:	9c09883a 	add	r4,r19,r16
  801b88:	22000117 	ldw	r8,4(r4)
  801b8c:	21c06326 	beq	r4,r7,801d1c <_realloc_r+0x218>
  801b90:	017fff84 	movi	r5,-2
  801b94:	414a703a 	and	r5,r8,r5
  801b98:	214b883a 	add	r5,r4,r5
  801b9c:	29800117 	ldw	r6,4(r5)
  801ba0:	3180004c 	andi	r6,r6,1
  801ba4:	30003f26 	beq	r6,zero,801ca4 <_realloc_r+0x1a0>
  801ba8:	1080004c 	andi	r2,r2,1
  801bac:	10008326 	beq	r2,zero,801dbc <_realloc_r+0x2b8>
  801bb0:	900b883a 	mov	r5,r18
  801bb4:	a009883a 	mov	r4,r20
  801bb8:	0800e480 	call	800e48 <_malloc_r>
  801bbc:	1025883a 	mov	r18,r2
  801bc0:	10011e26 	beq	r2,zero,80203c <_realloc_r+0x538>
  801bc4:	a93fff17 	ldw	r4,-4(r21)
  801bc8:	10fffe04 	addi	r3,r2,-8
  801bcc:	00bfff84 	movi	r2,-2
  801bd0:	2084703a 	and	r2,r4,r2
  801bd4:	9885883a 	add	r2,r19,r2
  801bd8:	1880ee26 	beq	r3,r2,801f94 <_realloc_r+0x490>
  801bdc:	81bfff04 	addi	r6,r16,-4
  801be0:	00800904 	movi	r2,36
  801be4:	1180b836 	bltu	r2,r6,801ec8 <_realloc_r+0x3c4>
  801be8:	00c004c4 	movi	r3,19
  801bec:	19809636 	bltu	r3,r6,801e48 <_realloc_r+0x344>
  801bf0:	9005883a 	mov	r2,r18
  801bf4:	a807883a 	mov	r3,r21
  801bf8:	19000017 	ldw	r4,0(r3)
  801bfc:	11000015 	stw	r4,0(r2)
  801c00:	19000117 	ldw	r4,4(r3)
  801c04:	11000115 	stw	r4,4(r2)
  801c08:	18c00217 	ldw	r3,8(r3)
  801c0c:	10c00215 	stw	r3,8(r2)
  801c10:	a80b883a 	mov	r5,r21
  801c14:	a009883a 	mov	r4,r20
  801c18:	08028d00 	call	8028d0 <_free_r>
  801c1c:	a009883a 	mov	r4,r20
  801c20:	08036600 	call	803660 <__malloc_unlock>
  801c24:	9005883a 	mov	r2,r18
  801c28:	00001206 	br	801c74 <_realloc_r+0x170>
  801c2c:	00c00404 	movi	r3,16
  801c30:	1823883a 	mov	r17,r3
  801c34:	003fce06 	br	801b70 <__alt_data_end+0xff801b70>
  801c38:	a825883a 	mov	r18,r21
  801c3c:	8445c83a 	sub	r2,r16,r17
  801c40:	00c003c4 	movi	r3,15
  801c44:	18802636 	bltu	r3,r2,801ce0 <_realloc_r+0x1dc>
  801c48:	99800117 	ldw	r6,4(r19)
  801c4c:	9c07883a 	add	r3,r19,r16
  801c50:	3180004c 	andi	r6,r6,1
  801c54:	3420b03a 	or	r16,r6,r16
  801c58:	9c000115 	stw	r16,4(r19)
  801c5c:	18800117 	ldw	r2,4(r3)
  801c60:	10800054 	ori	r2,r2,1
  801c64:	18800115 	stw	r2,4(r3)
  801c68:	a009883a 	mov	r4,r20
  801c6c:	08036600 	call	803660 <__malloc_unlock>
  801c70:	9005883a 	mov	r2,r18
  801c74:	dfc00917 	ldw	ra,36(sp)
  801c78:	df000817 	ldw	fp,32(sp)
  801c7c:	ddc00717 	ldw	r23,28(sp)
  801c80:	dd800617 	ldw	r22,24(sp)
  801c84:	dd400517 	ldw	r21,20(sp)
  801c88:	dd000417 	ldw	r20,16(sp)
  801c8c:	dcc00317 	ldw	r19,12(sp)
  801c90:	dc800217 	ldw	r18,8(sp)
  801c94:	dc400117 	ldw	r17,4(sp)
  801c98:	dc000017 	ldw	r16,0(sp)
  801c9c:	dec00a04 	addi	sp,sp,40
  801ca0:	f800283a 	ret
  801ca4:	017fff04 	movi	r5,-4
  801ca8:	414a703a 	and	r5,r8,r5
  801cac:	814d883a 	add	r6,r16,r5
  801cb0:	30c01f16 	blt	r6,r3,801d30 <_realloc_r+0x22c>
  801cb4:	20800317 	ldw	r2,12(r4)
  801cb8:	20c00217 	ldw	r3,8(r4)
  801cbc:	a825883a 	mov	r18,r21
  801cc0:	3021883a 	mov	r16,r6
  801cc4:	18800315 	stw	r2,12(r3)
  801cc8:	10c00215 	stw	r3,8(r2)
  801ccc:	003fdb06 	br	801c3c <__alt_data_end+0xff801c3c>
  801cd0:	00800304 	movi	r2,12
  801cd4:	a0800015 	stw	r2,0(r20)
  801cd8:	0005883a 	mov	r2,zero
  801cdc:	003fe506 	br	801c74 <__alt_data_end+0xff801c74>
  801ce0:	98c00117 	ldw	r3,4(r19)
  801ce4:	9c4b883a 	add	r5,r19,r17
  801ce8:	11000054 	ori	r4,r2,1
  801cec:	18c0004c 	andi	r3,r3,1
  801cf0:	1c62b03a 	or	r17,r3,r17
  801cf4:	9c400115 	stw	r17,4(r19)
  801cf8:	29000115 	stw	r4,4(r5)
  801cfc:	2885883a 	add	r2,r5,r2
  801d00:	10c00117 	ldw	r3,4(r2)
  801d04:	29400204 	addi	r5,r5,8
  801d08:	a009883a 	mov	r4,r20
  801d0c:	18c00054 	ori	r3,r3,1
  801d10:	10c00115 	stw	r3,4(r2)
  801d14:	08028d00 	call	8028d0 <_free_r>
  801d18:	003fd306 	br	801c68 <__alt_data_end+0xff801c68>
  801d1c:	017fff04 	movi	r5,-4
  801d20:	414a703a 	and	r5,r8,r5
  801d24:	89800404 	addi	r6,r17,16
  801d28:	8151883a 	add	r8,r16,r5
  801d2c:	4180590e 	bge	r8,r6,801e94 <_realloc_r+0x390>
  801d30:	1080004c 	andi	r2,r2,1
  801d34:	103f9e1e 	bne	r2,zero,801bb0 <__alt_data_end+0xff801bb0>
  801d38:	adbffe17 	ldw	r22,-8(r21)
  801d3c:	00bfff04 	movi	r2,-4
  801d40:	9dadc83a 	sub	r22,r19,r22
  801d44:	b1800117 	ldw	r6,4(r22)
  801d48:	3084703a 	and	r2,r6,r2
  801d4c:	20002026 	beq	r4,zero,801dd0 <_realloc_r+0x2cc>
  801d50:	80af883a 	add	r23,r16,r2
  801d54:	b96f883a 	add	r23,r23,r5
  801d58:	21c05f26 	beq	r4,r7,801ed8 <_realloc_r+0x3d4>
  801d5c:	b8c01c16 	blt	r23,r3,801dd0 <_realloc_r+0x2cc>
  801d60:	20800317 	ldw	r2,12(r4)
  801d64:	20c00217 	ldw	r3,8(r4)
  801d68:	81bfff04 	addi	r6,r16,-4
  801d6c:	01000904 	movi	r4,36
  801d70:	18800315 	stw	r2,12(r3)
  801d74:	10c00215 	stw	r3,8(r2)
  801d78:	b0c00217 	ldw	r3,8(r22)
  801d7c:	b0800317 	ldw	r2,12(r22)
  801d80:	b4800204 	addi	r18,r22,8
  801d84:	18800315 	stw	r2,12(r3)
  801d88:	10c00215 	stw	r3,8(r2)
  801d8c:	21801b36 	bltu	r4,r6,801dfc <_realloc_r+0x2f8>
  801d90:	008004c4 	movi	r2,19
  801d94:	1180352e 	bgeu	r2,r6,801e6c <_realloc_r+0x368>
  801d98:	a8800017 	ldw	r2,0(r21)
  801d9c:	b0800215 	stw	r2,8(r22)
  801da0:	a8800117 	ldw	r2,4(r21)
  801da4:	b0800315 	stw	r2,12(r22)
  801da8:	008006c4 	movi	r2,27
  801dac:	11807f36 	bltu	r2,r6,801fac <_realloc_r+0x4a8>
  801db0:	b0800404 	addi	r2,r22,16
  801db4:	ad400204 	addi	r21,r21,8
  801db8:	00002d06 	br	801e70 <_realloc_r+0x36c>
  801dbc:	adbffe17 	ldw	r22,-8(r21)
  801dc0:	00bfff04 	movi	r2,-4
  801dc4:	9dadc83a 	sub	r22,r19,r22
  801dc8:	b1000117 	ldw	r4,4(r22)
  801dcc:	2084703a 	and	r2,r4,r2
  801dd0:	b03f7726 	beq	r22,zero,801bb0 <__alt_data_end+0xff801bb0>
  801dd4:	80af883a 	add	r23,r16,r2
  801dd8:	b8ff7516 	blt	r23,r3,801bb0 <__alt_data_end+0xff801bb0>
  801ddc:	b0800317 	ldw	r2,12(r22)
  801de0:	b0c00217 	ldw	r3,8(r22)
  801de4:	81bfff04 	addi	r6,r16,-4
  801de8:	01000904 	movi	r4,36
  801dec:	18800315 	stw	r2,12(r3)
  801df0:	10c00215 	stw	r3,8(r2)
  801df4:	b4800204 	addi	r18,r22,8
  801df8:	21bfe52e 	bgeu	r4,r6,801d90 <__alt_data_end+0xff801d90>
  801dfc:	a80b883a 	mov	r5,r21
  801e00:	9009883a 	mov	r4,r18
  801e04:	08018800 	call	801880 <memmove>
  801e08:	b821883a 	mov	r16,r23
  801e0c:	b027883a 	mov	r19,r22
  801e10:	003f8a06 	br	801c3c <__alt_data_end+0xff801c3c>
  801e14:	300b883a 	mov	r5,r6
  801e18:	dfc00917 	ldw	ra,36(sp)
  801e1c:	df000817 	ldw	fp,32(sp)
  801e20:	ddc00717 	ldw	r23,28(sp)
  801e24:	dd800617 	ldw	r22,24(sp)
  801e28:	dd400517 	ldw	r21,20(sp)
  801e2c:	dd000417 	ldw	r20,16(sp)
  801e30:	dcc00317 	ldw	r19,12(sp)
  801e34:	dc800217 	ldw	r18,8(sp)
  801e38:	dc400117 	ldw	r17,4(sp)
  801e3c:	dc000017 	ldw	r16,0(sp)
  801e40:	dec00a04 	addi	sp,sp,40
  801e44:	0800e481 	jmpi	800e48 <_malloc_r>
  801e48:	a8c00017 	ldw	r3,0(r21)
  801e4c:	90c00015 	stw	r3,0(r18)
  801e50:	a8c00117 	ldw	r3,4(r21)
  801e54:	90c00115 	stw	r3,4(r18)
  801e58:	00c006c4 	movi	r3,27
  801e5c:	19804536 	bltu	r3,r6,801f74 <_realloc_r+0x470>
  801e60:	90800204 	addi	r2,r18,8
  801e64:	a8c00204 	addi	r3,r21,8
  801e68:	003f6306 	br	801bf8 <__alt_data_end+0xff801bf8>
  801e6c:	9005883a 	mov	r2,r18
  801e70:	a8c00017 	ldw	r3,0(r21)
  801e74:	b821883a 	mov	r16,r23
  801e78:	b027883a 	mov	r19,r22
  801e7c:	10c00015 	stw	r3,0(r2)
  801e80:	a8c00117 	ldw	r3,4(r21)
  801e84:	10c00115 	stw	r3,4(r2)
  801e88:	a8c00217 	ldw	r3,8(r21)
  801e8c:	10c00215 	stw	r3,8(r2)
  801e90:	003f6a06 	br	801c3c <__alt_data_end+0xff801c3c>
  801e94:	9c67883a 	add	r19,r19,r17
  801e98:	4445c83a 	sub	r2,r8,r17
  801e9c:	e4c00215 	stw	r19,8(fp)
  801ea0:	10800054 	ori	r2,r2,1
  801ea4:	98800115 	stw	r2,4(r19)
  801ea8:	a8bfff17 	ldw	r2,-4(r21)
  801eac:	a009883a 	mov	r4,r20
  801eb0:	1080004c 	andi	r2,r2,1
  801eb4:	1462b03a 	or	r17,r2,r17
  801eb8:	ac7fff15 	stw	r17,-4(r21)
  801ebc:	08036600 	call	803660 <__malloc_unlock>
  801ec0:	a805883a 	mov	r2,r21
  801ec4:	003f6b06 	br	801c74 <__alt_data_end+0xff801c74>
  801ec8:	a80b883a 	mov	r5,r21
  801ecc:	9009883a 	mov	r4,r18
  801ed0:	08018800 	call	801880 <memmove>
  801ed4:	003f4e06 	br	801c10 <__alt_data_end+0xff801c10>
  801ed8:	89000404 	addi	r4,r17,16
  801edc:	b93fbc16 	blt	r23,r4,801dd0 <__alt_data_end+0xff801dd0>
  801ee0:	b0800317 	ldw	r2,12(r22)
  801ee4:	b0c00217 	ldw	r3,8(r22)
  801ee8:	81bfff04 	addi	r6,r16,-4
  801eec:	01000904 	movi	r4,36
  801ef0:	18800315 	stw	r2,12(r3)
  801ef4:	10c00215 	stw	r3,8(r2)
  801ef8:	b4800204 	addi	r18,r22,8
  801efc:	21804336 	bltu	r4,r6,80200c <_realloc_r+0x508>
  801f00:	008004c4 	movi	r2,19
  801f04:	11803f2e 	bgeu	r2,r6,802004 <_realloc_r+0x500>
  801f08:	a8800017 	ldw	r2,0(r21)
  801f0c:	b0800215 	stw	r2,8(r22)
  801f10:	a8800117 	ldw	r2,4(r21)
  801f14:	b0800315 	stw	r2,12(r22)
  801f18:	008006c4 	movi	r2,27
  801f1c:	11803f36 	bltu	r2,r6,80201c <_realloc_r+0x518>
  801f20:	b0800404 	addi	r2,r22,16
  801f24:	ad400204 	addi	r21,r21,8
  801f28:	a8c00017 	ldw	r3,0(r21)
  801f2c:	10c00015 	stw	r3,0(r2)
  801f30:	a8c00117 	ldw	r3,4(r21)
  801f34:	10c00115 	stw	r3,4(r2)
  801f38:	a8c00217 	ldw	r3,8(r21)
  801f3c:	10c00215 	stw	r3,8(r2)
  801f40:	b447883a 	add	r3,r22,r17
  801f44:	bc45c83a 	sub	r2,r23,r17
  801f48:	e0c00215 	stw	r3,8(fp)
  801f4c:	10800054 	ori	r2,r2,1
  801f50:	18800115 	stw	r2,4(r3)
  801f54:	b0800117 	ldw	r2,4(r22)
  801f58:	a009883a 	mov	r4,r20
  801f5c:	1080004c 	andi	r2,r2,1
  801f60:	1462b03a 	or	r17,r2,r17
  801f64:	b4400115 	stw	r17,4(r22)
  801f68:	08036600 	call	803660 <__malloc_unlock>
  801f6c:	9005883a 	mov	r2,r18
  801f70:	003f4006 	br	801c74 <__alt_data_end+0xff801c74>
  801f74:	a8c00217 	ldw	r3,8(r21)
  801f78:	90c00215 	stw	r3,8(r18)
  801f7c:	a8c00317 	ldw	r3,12(r21)
  801f80:	90c00315 	stw	r3,12(r18)
  801f84:	30801126 	beq	r6,r2,801fcc <_realloc_r+0x4c8>
  801f88:	90800404 	addi	r2,r18,16
  801f8c:	a8c00404 	addi	r3,r21,16
  801f90:	003f1906 	br	801bf8 <__alt_data_end+0xff801bf8>
  801f94:	90ffff17 	ldw	r3,-4(r18)
  801f98:	00bfff04 	movi	r2,-4
  801f9c:	a825883a 	mov	r18,r21
  801fa0:	1884703a 	and	r2,r3,r2
  801fa4:	80a1883a 	add	r16,r16,r2
  801fa8:	003f2406 	br	801c3c <__alt_data_end+0xff801c3c>
  801fac:	a8800217 	ldw	r2,8(r21)
  801fb0:	b0800415 	stw	r2,16(r22)
  801fb4:	a8800317 	ldw	r2,12(r21)
  801fb8:	b0800515 	stw	r2,20(r22)
  801fbc:	31000a26 	beq	r6,r4,801fe8 <_realloc_r+0x4e4>
  801fc0:	b0800604 	addi	r2,r22,24
  801fc4:	ad400404 	addi	r21,r21,16
  801fc8:	003fa906 	br	801e70 <__alt_data_end+0xff801e70>
  801fcc:	a9000417 	ldw	r4,16(r21)
  801fd0:	90800604 	addi	r2,r18,24
  801fd4:	a8c00604 	addi	r3,r21,24
  801fd8:	91000415 	stw	r4,16(r18)
  801fdc:	a9000517 	ldw	r4,20(r21)
  801fe0:	91000515 	stw	r4,20(r18)
  801fe4:	003f0406 	br	801bf8 <__alt_data_end+0xff801bf8>
  801fe8:	a8c00417 	ldw	r3,16(r21)
  801fec:	ad400604 	addi	r21,r21,24
  801ff0:	b0800804 	addi	r2,r22,32
  801ff4:	b0c00615 	stw	r3,24(r22)
  801ff8:	a8ffff17 	ldw	r3,-4(r21)
  801ffc:	b0c00715 	stw	r3,28(r22)
  802000:	003f9b06 	br	801e70 <__alt_data_end+0xff801e70>
  802004:	9005883a 	mov	r2,r18
  802008:	003fc706 	br	801f28 <__alt_data_end+0xff801f28>
  80200c:	a80b883a 	mov	r5,r21
  802010:	9009883a 	mov	r4,r18
  802014:	08018800 	call	801880 <memmove>
  802018:	003fc906 	br	801f40 <__alt_data_end+0xff801f40>
  80201c:	a8800217 	ldw	r2,8(r21)
  802020:	b0800415 	stw	r2,16(r22)
  802024:	a8800317 	ldw	r2,12(r21)
  802028:	b0800515 	stw	r2,20(r22)
  80202c:	31000726 	beq	r6,r4,80204c <_realloc_r+0x548>
  802030:	b0800604 	addi	r2,r22,24
  802034:	ad400404 	addi	r21,r21,16
  802038:	003fbb06 	br	801f28 <__alt_data_end+0xff801f28>
  80203c:	a009883a 	mov	r4,r20
  802040:	08036600 	call	803660 <__malloc_unlock>
  802044:	0005883a 	mov	r2,zero
  802048:	003f0a06 	br	801c74 <__alt_data_end+0xff801c74>
  80204c:	a8c00417 	ldw	r3,16(r21)
  802050:	ad400604 	addi	r21,r21,24
  802054:	b0800804 	addi	r2,r22,32
  802058:	b0c00615 	stw	r3,24(r22)
  80205c:	a8ffff17 	ldw	r3,-4(r21)
  802060:	b0c00715 	stw	r3,28(r22)
  802064:	003fb006 	br	801f28 <__alt_data_end+0xff801f28>

00802068 <_sbrk_r>:
  802068:	defffd04 	addi	sp,sp,-12
  80206c:	dc000015 	stw	r16,0(sp)
  802070:	04002074 	movhi	r16,129
  802074:	dc400115 	stw	r17,4(sp)
  802078:	842b5704 	addi	r16,r16,-21156
  80207c:	2023883a 	mov	r17,r4
  802080:	2809883a 	mov	r4,r5
  802084:	dfc00215 	stw	ra,8(sp)
  802088:	80000015 	stw	zero,0(r16)
  80208c:	08038200 	call	803820 <sbrk>
  802090:	00ffffc4 	movi	r3,-1
  802094:	10c00526 	beq	r2,r3,8020ac <_sbrk_r+0x44>
  802098:	dfc00217 	ldw	ra,8(sp)
  80209c:	dc400117 	ldw	r17,4(sp)
  8020a0:	dc000017 	ldw	r16,0(sp)
  8020a4:	dec00304 	addi	sp,sp,12
  8020a8:	f800283a 	ret
  8020ac:	80c00017 	ldw	r3,0(r16)
  8020b0:	183ff926 	beq	r3,zero,802098 <__alt_data_end+0xff802098>
  8020b4:	88c00015 	stw	r3,0(r17)
  8020b8:	003ff706 	br	802098 <__alt_data_end+0xff802098>

008020bc <__sread>:
  8020bc:	defffe04 	addi	sp,sp,-8
  8020c0:	dc000015 	stw	r16,0(sp)
  8020c4:	2821883a 	mov	r16,r5
  8020c8:	2940038f 	ldh	r5,14(r5)
  8020cc:	dfc00115 	stw	ra,4(sp)
  8020d0:	0802dfc0 	call	802dfc <_read_r>
  8020d4:	10000716 	blt	r2,zero,8020f4 <__sread+0x38>
  8020d8:	80c01417 	ldw	r3,80(r16)
  8020dc:	1887883a 	add	r3,r3,r2
  8020e0:	80c01415 	stw	r3,80(r16)
  8020e4:	dfc00117 	ldw	ra,4(sp)
  8020e8:	dc000017 	ldw	r16,0(sp)
  8020ec:	dec00204 	addi	sp,sp,8
  8020f0:	f800283a 	ret
  8020f4:	80c0030b 	ldhu	r3,12(r16)
  8020f8:	18fbffcc 	andi	r3,r3,61439
  8020fc:	80c0030d 	sth	r3,12(r16)
  802100:	dfc00117 	ldw	ra,4(sp)
  802104:	dc000017 	ldw	r16,0(sp)
  802108:	dec00204 	addi	sp,sp,8
  80210c:	f800283a 	ret

00802110 <__seofread>:
  802110:	0005883a 	mov	r2,zero
  802114:	f800283a 	ret

00802118 <__swrite>:
  802118:	2880030b 	ldhu	r2,12(r5)
  80211c:	defffb04 	addi	sp,sp,-20
  802120:	dcc00315 	stw	r19,12(sp)
  802124:	dc800215 	stw	r18,8(sp)
  802128:	dc400115 	stw	r17,4(sp)
  80212c:	dc000015 	stw	r16,0(sp)
  802130:	dfc00415 	stw	ra,16(sp)
  802134:	10c0400c 	andi	r3,r2,256
  802138:	2821883a 	mov	r16,r5
  80213c:	2023883a 	mov	r17,r4
  802140:	3025883a 	mov	r18,r6
  802144:	3827883a 	mov	r19,r7
  802148:	18000526 	beq	r3,zero,802160 <__swrite+0x48>
  80214c:	2940038f 	ldh	r5,14(r5)
  802150:	01c00084 	movi	r7,2
  802154:	000d883a 	mov	r6,zero
  802158:	0802be00 	call	802be0 <_lseek_r>
  80215c:	8080030b 	ldhu	r2,12(r16)
  802160:	8140038f 	ldh	r5,14(r16)
  802164:	10bbffcc 	andi	r2,r2,61439
  802168:	980f883a 	mov	r7,r19
  80216c:	900d883a 	mov	r6,r18
  802170:	8809883a 	mov	r4,r17
  802174:	8080030d 	sth	r2,12(r16)
  802178:	dfc00417 	ldw	ra,16(sp)
  80217c:	dcc00317 	ldw	r19,12(sp)
  802180:	dc800217 	ldw	r18,8(sp)
  802184:	dc400117 	ldw	r17,4(sp)
  802188:	dc000017 	ldw	r16,0(sp)
  80218c:	dec00504 	addi	sp,sp,20
  802190:	08021f81 	jmpi	8021f8 <_write_r>

00802194 <__sseek>:
  802194:	defffe04 	addi	sp,sp,-8
  802198:	dc000015 	stw	r16,0(sp)
  80219c:	2821883a 	mov	r16,r5
  8021a0:	2940038f 	ldh	r5,14(r5)
  8021a4:	dfc00115 	stw	ra,4(sp)
  8021a8:	0802be00 	call	802be0 <_lseek_r>
  8021ac:	00ffffc4 	movi	r3,-1
  8021b0:	10c00826 	beq	r2,r3,8021d4 <__sseek+0x40>
  8021b4:	80c0030b 	ldhu	r3,12(r16)
  8021b8:	80801415 	stw	r2,80(r16)
  8021bc:	18c40014 	ori	r3,r3,4096
  8021c0:	80c0030d 	sth	r3,12(r16)
  8021c4:	dfc00117 	ldw	ra,4(sp)
  8021c8:	dc000017 	ldw	r16,0(sp)
  8021cc:	dec00204 	addi	sp,sp,8
  8021d0:	f800283a 	ret
  8021d4:	80c0030b 	ldhu	r3,12(r16)
  8021d8:	18fbffcc 	andi	r3,r3,61439
  8021dc:	80c0030d 	sth	r3,12(r16)
  8021e0:	dfc00117 	ldw	ra,4(sp)
  8021e4:	dc000017 	ldw	r16,0(sp)
  8021e8:	dec00204 	addi	sp,sp,8
  8021ec:	f800283a 	ret

008021f0 <__sclose>:
  8021f0:	2940038f 	ldh	r5,14(r5)
  8021f4:	08023ac1 	jmpi	8023ac <_close_r>

008021f8 <_write_r>:
  8021f8:	defffd04 	addi	sp,sp,-12
  8021fc:	2805883a 	mov	r2,r5
  802200:	dc000015 	stw	r16,0(sp)
  802204:	04002074 	movhi	r16,129
  802208:	dc400115 	stw	r17,4(sp)
  80220c:	300b883a 	mov	r5,r6
  802210:	842b5704 	addi	r16,r16,-21156
  802214:	2023883a 	mov	r17,r4
  802218:	380d883a 	mov	r6,r7
  80221c:	1009883a 	mov	r4,r2
  802220:	dfc00215 	stw	ra,8(sp)
  802224:	80000015 	stw	zero,0(r16)
  802228:	080390c0 	call	80390c <write>
  80222c:	00ffffc4 	movi	r3,-1
  802230:	10c00526 	beq	r2,r3,802248 <_write_r+0x50>
  802234:	dfc00217 	ldw	ra,8(sp)
  802238:	dc400117 	ldw	r17,4(sp)
  80223c:	dc000017 	ldw	r16,0(sp)
  802240:	dec00304 	addi	sp,sp,12
  802244:	f800283a 	ret
  802248:	80c00017 	ldw	r3,0(r16)
  80224c:	183ff926 	beq	r3,zero,802234 <__alt_data_end+0xff802234>
  802250:	88c00015 	stw	r3,0(r17)
  802254:	003ff706 	br	802234 <__alt_data_end+0xff802234>

00802258 <__swsetup_r>:
  802258:	00802074 	movhi	r2,129
  80225c:	defffd04 	addi	sp,sp,-12
  802260:	10a41704 	addi	r2,r2,-28580
  802264:	dc400115 	stw	r17,4(sp)
  802268:	2023883a 	mov	r17,r4
  80226c:	11000017 	ldw	r4,0(r2)
  802270:	dc000015 	stw	r16,0(sp)
  802274:	dfc00215 	stw	ra,8(sp)
  802278:	2821883a 	mov	r16,r5
  80227c:	20000226 	beq	r4,zero,802288 <__swsetup_r+0x30>
  802280:	20800e17 	ldw	r2,56(r4)
  802284:	10003126 	beq	r2,zero,80234c <__swsetup_r+0xf4>
  802288:	8080030b 	ldhu	r2,12(r16)
  80228c:	10c0020c 	andi	r3,r2,8
  802290:	1009883a 	mov	r4,r2
  802294:	18000f26 	beq	r3,zero,8022d4 <__swsetup_r+0x7c>
  802298:	80c00417 	ldw	r3,16(r16)
  80229c:	18001526 	beq	r3,zero,8022f4 <__swsetup_r+0x9c>
  8022a0:	1100004c 	andi	r4,r2,1
  8022a4:	20001c1e 	bne	r4,zero,802318 <__swsetup_r+0xc0>
  8022a8:	1080008c 	andi	r2,r2,2
  8022ac:	1000291e 	bne	r2,zero,802354 <__swsetup_r+0xfc>
  8022b0:	80800517 	ldw	r2,20(r16)
  8022b4:	80800215 	stw	r2,8(r16)
  8022b8:	18001c26 	beq	r3,zero,80232c <__swsetup_r+0xd4>
  8022bc:	0005883a 	mov	r2,zero
  8022c0:	dfc00217 	ldw	ra,8(sp)
  8022c4:	dc400117 	ldw	r17,4(sp)
  8022c8:	dc000017 	ldw	r16,0(sp)
  8022cc:	dec00304 	addi	sp,sp,12
  8022d0:	f800283a 	ret
  8022d4:	2080040c 	andi	r2,r4,16
  8022d8:	10002e26 	beq	r2,zero,802394 <__swsetup_r+0x13c>
  8022dc:	2080010c 	andi	r2,r4,4
  8022e0:	10001e1e 	bne	r2,zero,80235c <__swsetup_r+0x104>
  8022e4:	80c00417 	ldw	r3,16(r16)
  8022e8:	20800214 	ori	r2,r4,8
  8022ec:	8080030d 	sth	r2,12(r16)
  8022f0:	183feb1e 	bne	r3,zero,8022a0 <__alt_data_end+0xff8022a0>
  8022f4:	1100a00c 	andi	r4,r2,640
  8022f8:	01408004 	movi	r5,512
  8022fc:	217fe826 	beq	r4,r5,8022a0 <__alt_data_end+0xff8022a0>
  802300:	800b883a 	mov	r5,r16
  802304:	8809883a 	mov	r4,r17
  802308:	0802c400 	call	802c40 <__smakebuf_r>
  80230c:	8080030b 	ldhu	r2,12(r16)
  802310:	80c00417 	ldw	r3,16(r16)
  802314:	003fe206 	br	8022a0 <__alt_data_end+0xff8022a0>
  802318:	80800517 	ldw	r2,20(r16)
  80231c:	80000215 	stw	zero,8(r16)
  802320:	0085c83a 	sub	r2,zero,r2
  802324:	80800615 	stw	r2,24(r16)
  802328:	183fe41e 	bne	r3,zero,8022bc <__alt_data_end+0xff8022bc>
  80232c:	80c0030b 	ldhu	r3,12(r16)
  802330:	0005883a 	mov	r2,zero
  802334:	1900200c 	andi	r4,r3,128
  802338:	203fe126 	beq	r4,zero,8022c0 <__alt_data_end+0xff8022c0>
  80233c:	18c01014 	ori	r3,r3,64
  802340:	80c0030d 	sth	r3,12(r16)
  802344:	00bfffc4 	movi	r2,-1
  802348:	003fdd06 	br	8022c0 <__alt_data_end+0xff8022c0>
  80234c:	08007b40 	call	8007b4 <__sinit>
  802350:	003fcd06 	br	802288 <__alt_data_end+0xff802288>
  802354:	0005883a 	mov	r2,zero
  802358:	003fd606 	br	8022b4 <__alt_data_end+0xff8022b4>
  80235c:	81400c17 	ldw	r5,48(r16)
  802360:	28000626 	beq	r5,zero,80237c <__swsetup_r+0x124>
  802364:	80801004 	addi	r2,r16,64
  802368:	28800326 	beq	r5,r2,802378 <__swsetup_r+0x120>
  80236c:	8809883a 	mov	r4,r17
  802370:	08028d00 	call	8028d0 <_free_r>
  802374:	8100030b 	ldhu	r4,12(r16)
  802378:	80000c15 	stw	zero,48(r16)
  80237c:	80c00417 	ldw	r3,16(r16)
  802380:	00bff6c4 	movi	r2,-37
  802384:	1108703a 	and	r4,r2,r4
  802388:	80000115 	stw	zero,4(r16)
  80238c:	80c00015 	stw	r3,0(r16)
  802390:	003fd506 	br	8022e8 <__alt_data_end+0xff8022e8>
  802394:	00800244 	movi	r2,9
  802398:	88800015 	stw	r2,0(r17)
  80239c:	20801014 	ori	r2,r4,64
  8023a0:	8080030d 	sth	r2,12(r16)
  8023a4:	00bfffc4 	movi	r2,-1
  8023a8:	003fc506 	br	8022c0 <__alt_data_end+0xff8022c0>

008023ac <_close_r>:
  8023ac:	defffd04 	addi	sp,sp,-12
  8023b0:	dc000015 	stw	r16,0(sp)
  8023b4:	04002074 	movhi	r16,129
  8023b8:	dc400115 	stw	r17,4(sp)
  8023bc:	842b5704 	addi	r16,r16,-21156
  8023c0:	2023883a 	mov	r17,r4
  8023c4:	2809883a 	mov	r4,r5
  8023c8:	dfc00215 	stw	ra,8(sp)
  8023cc:	80000015 	stw	zero,0(r16)
  8023d0:	08030fc0 	call	8030fc <close>
  8023d4:	00ffffc4 	movi	r3,-1
  8023d8:	10c00526 	beq	r2,r3,8023f0 <_close_r+0x44>
  8023dc:	dfc00217 	ldw	ra,8(sp)
  8023e0:	dc400117 	ldw	r17,4(sp)
  8023e4:	dc000017 	ldw	r16,0(sp)
  8023e8:	dec00304 	addi	sp,sp,12
  8023ec:	f800283a 	ret
  8023f0:	80c00017 	ldw	r3,0(r16)
  8023f4:	183ff926 	beq	r3,zero,8023dc <__alt_data_end+0xff8023dc>
  8023f8:	88c00015 	stw	r3,0(r17)
  8023fc:	003ff706 	br	8023dc <__alt_data_end+0xff8023dc>

00802400 <_fclose_r>:
  802400:	28003926 	beq	r5,zero,8024e8 <_fclose_r+0xe8>
  802404:	defffc04 	addi	sp,sp,-16
  802408:	dc400115 	stw	r17,4(sp)
  80240c:	dc000015 	stw	r16,0(sp)
  802410:	dfc00315 	stw	ra,12(sp)
  802414:	dc800215 	stw	r18,8(sp)
  802418:	2023883a 	mov	r17,r4
  80241c:	2821883a 	mov	r16,r5
  802420:	20000226 	beq	r4,zero,80242c <_fclose_r+0x2c>
  802424:	20800e17 	ldw	r2,56(r4)
  802428:	10002726 	beq	r2,zero,8024c8 <_fclose_r+0xc8>
  80242c:	8080030f 	ldh	r2,12(r16)
  802430:	1000071e 	bne	r2,zero,802450 <_fclose_r+0x50>
  802434:	0005883a 	mov	r2,zero
  802438:	dfc00317 	ldw	ra,12(sp)
  80243c:	dc800217 	ldw	r18,8(sp)
  802440:	dc400117 	ldw	r17,4(sp)
  802444:	dc000017 	ldw	r16,0(sp)
  802448:	dec00404 	addi	sp,sp,16
  80244c:	f800283a 	ret
  802450:	800b883a 	mov	r5,r16
  802454:	8809883a 	mov	r4,r17
  802458:	08025040 	call	802504 <__sflush_r>
  80245c:	1025883a 	mov	r18,r2
  802460:	80800b17 	ldw	r2,44(r16)
  802464:	10000426 	beq	r2,zero,802478 <_fclose_r+0x78>
  802468:	81400717 	ldw	r5,28(r16)
  80246c:	8809883a 	mov	r4,r17
  802470:	103ee83a 	callr	r2
  802474:	10001616 	blt	r2,zero,8024d0 <_fclose_r+0xd0>
  802478:	8080030b 	ldhu	r2,12(r16)
  80247c:	1080200c 	andi	r2,r2,128
  802480:	1000151e 	bne	r2,zero,8024d8 <_fclose_r+0xd8>
  802484:	81400c17 	ldw	r5,48(r16)
  802488:	28000526 	beq	r5,zero,8024a0 <_fclose_r+0xa0>
  80248c:	80801004 	addi	r2,r16,64
  802490:	28800226 	beq	r5,r2,80249c <_fclose_r+0x9c>
  802494:	8809883a 	mov	r4,r17
  802498:	08028d00 	call	8028d0 <_free_r>
  80249c:	80000c15 	stw	zero,48(r16)
  8024a0:	81401117 	ldw	r5,68(r16)
  8024a4:	28000326 	beq	r5,zero,8024b4 <_fclose_r+0xb4>
  8024a8:	8809883a 	mov	r4,r17
  8024ac:	08028d00 	call	8028d0 <_free_r>
  8024b0:	80001115 	stw	zero,68(r16)
  8024b4:	08007c40 	call	8007c4 <__sfp_lock_acquire>
  8024b8:	8000030d 	sth	zero,12(r16)
  8024bc:	08007c80 	call	8007c8 <__sfp_lock_release>
  8024c0:	9005883a 	mov	r2,r18
  8024c4:	003fdc06 	br	802438 <__alt_data_end+0xff802438>
  8024c8:	08007b40 	call	8007b4 <__sinit>
  8024cc:	003fd706 	br	80242c <__alt_data_end+0xff80242c>
  8024d0:	04bfffc4 	movi	r18,-1
  8024d4:	003fe806 	br	802478 <__alt_data_end+0xff802478>
  8024d8:	81400417 	ldw	r5,16(r16)
  8024dc:	8809883a 	mov	r4,r17
  8024e0:	08028d00 	call	8028d0 <_free_r>
  8024e4:	003fe706 	br	802484 <__alt_data_end+0xff802484>
  8024e8:	0005883a 	mov	r2,zero
  8024ec:	f800283a 	ret

008024f0 <fclose>:
  8024f0:	00802074 	movhi	r2,129
  8024f4:	10a41704 	addi	r2,r2,-28580
  8024f8:	200b883a 	mov	r5,r4
  8024fc:	11000017 	ldw	r4,0(r2)
  802500:	08024001 	jmpi	802400 <_fclose_r>

00802504 <__sflush_r>:
  802504:	2880030b 	ldhu	r2,12(r5)
  802508:	defffb04 	addi	sp,sp,-20
  80250c:	dcc00315 	stw	r19,12(sp)
  802510:	dc400115 	stw	r17,4(sp)
  802514:	dfc00415 	stw	ra,16(sp)
  802518:	dc800215 	stw	r18,8(sp)
  80251c:	dc000015 	stw	r16,0(sp)
  802520:	10c0020c 	andi	r3,r2,8
  802524:	2823883a 	mov	r17,r5
  802528:	2027883a 	mov	r19,r4
  80252c:	1800311e 	bne	r3,zero,8025f4 <__sflush_r+0xf0>
  802530:	28c00117 	ldw	r3,4(r5)
  802534:	10820014 	ori	r2,r2,2048
  802538:	2880030d 	sth	r2,12(r5)
  80253c:	00c04b0e 	bge	zero,r3,80266c <__sflush_r+0x168>
  802540:	8a000a17 	ldw	r8,40(r17)
  802544:	40002326 	beq	r8,zero,8025d4 <__sflush_r+0xd0>
  802548:	9c000017 	ldw	r16,0(r19)
  80254c:	10c4000c 	andi	r3,r2,4096
  802550:	98000015 	stw	zero,0(r19)
  802554:	18004826 	beq	r3,zero,802678 <__sflush_r+0x174>
  802558:	89801417 	ldw	r6,80(r17)
  80255c:	10c0010c 	andi	r3,r2,4
  802560:	18000626 	beq	r3,zero,80257c <__sflush_r+0x78>
  802564:	88c00117 	ldw	r3,4(r17)
  802568:	88800c17 	ldw	r2,48(r17)
  80256c:	30cdc83a 	sub	r6,r6,r3
  802570:	10000226 	beq	r2,zero,80257c <__sflush_r+0x78>
  802574:	88800f17 	ldw	r2,60(r17)
  802578:	308dc83a 	sub	r6,r6,r2
  80257c:	89400717 	ldw	r5,28(r17)
  802580:	000f883a 	mov	r7,zero
  802584:	9809883a 	mov	r4,r19
  802588:	403ee83a 	callr	r8
  80258c:	00ffffc4 	movi	r3,-1
  802590:	10c04426 	beq	r2,r3,8026a4 <__sflush_r+0x1a0>
  802594:	88c0030b 	ldhu	r3,12(r17)
  802598:	89000417 	ldw	r4,16(r17)
  80259c:	88000115 	stw	zero,4(r17)
  8025a0:	197dffcc 	andi	r5,r3,63487
  8025a4:	8940030d 	sth	r5,12(r17)
  8025a8:	89000015 	stw	r4,0(r17)
  8025ac:	18c4000c 	andi	r3,r3,4096
  8025b0:	18002c1e 	bne	r3,zero,802664 <__sflush_r+0x160>
  8025b4:	89400c17 	ldw	r5,48(r17)
  8025b8:	9c000015 	stw	r16,0(r19)
  8025bc:	28000526 	beq	r5,zero,8025d4 <__sflush_r+0xd0>
  8025c0:	88801004 	addi	r2,r17,64
  8025c4:	28800226 	beq	r5,r2,8025d0 <__sflush_r+0xcc>
  8025c8:	9809883a 	mov	r4,r19
  8025cc:	08028d00 	call	8028d0 <_free_r>
  8025d0:	88000c15 	stw	zero,48(r17)
  8025d4:	0005883a 	mov	r2,zero
  8025d8:	dfc00417 	ldw	ra,16(sp)
  8025dc:	dcc00317 	ldw	r19,12(sp)
  8025e0:	dc800217 	ldw	r18,8(sp)
  8025e4:	dc400117 	ldw	r17,4(sp)
  8025e8:	dc000017 	ldw	r16,0(sp)
  8025ec:	dec00504 	addi	sp,sp,20
  8025f0:	f800283a 	ret
  8025f4:	2c800417 	ldw	r18,16(r5)
  8025f8:	903ff626 	beq	r18,zero,8025d4 <__alt_data_end+0xff8025d4>
  8025fc:	2c000017 	ldw	r16,0(r5)
  802600:	108000cc 	andi	r2,r2,3
  802604:	2c800015 	stw	r18,0(r5)
  802608:	84a1c83a 	sub	r16,r16,r18
  80260c:	1000131e 	bne	r2,zero,80265c <__sflush_r+0x158>
  802610:	28800517 	ldw	r2,20(r5)
  802614:	88800215 	stw	r2,8(r17)
  802618:	04000316 	blt	zero,r16,802628 <__sflush_r+0x124>
  80261c:	003fed06 	br	8025d4 <__alt_data_end+0xff8025d4>
  802620:	90a5883a 	add	r18,r18,r2
  802624:	043feb0e 	bge	zero,r16,8025d4 <__alt_data_end+0xff8025d4>
  802628:	88800917 	ldw	r2,36(r17)
  80262c:	89400717 	ldw	r5,28(r17)
  802630:	800f883a 	mov	r7,r16
  802634:	900d883a 	mov	r6,r18
  802638:	9809883a 	mov	r4,r19
  80263c:	103ee83a 	callr	r2
  802640:	80a1c83a 	sub	r16,r16,r2
  802644:	00bff616 	blt	zero,r2,802620 <__alt_data_end+0xff802620>
  802648:	88c0030b 	ldhu	r3,12(r17)
  80264c:	00bfffc4 	movi	r2,-1
  802650:	18c01014 	ori	r3,r3,64
  802654:	88c0030d 	sth	r3,12(r17)
  802658:	003fdf06 	br	8025d8 <__alt_data_end+0xff8025d8>
  80265c:	0005883a 	mov	r2,zero
  802660:	003fec06 	br	802614 <__alt_data_end+0xff802614>
  802664:	88801415 	stw	r2,80(r17)
  802668:	003fd206 	br	8025b4 <__alt_data_end+0xff8025b4>
  80266c:	28c00f17 	ldw	r3,60(r5)
  802670:	00ffb316 	blt	zero,r3,802540 <__alt_data_end+0xff802540>
  802674:	003fd706 	br	8025d4 <__alt_data_end+0xff8025d4>
  802678:	89400717 	ldw	r5,28(r17)
  80267c:	000d883a 	mov	r6,zero
  802680:	01c00044 	movi	r7,1
  802684:	9809883a 	mov	r4,r19
  802688:	403ee83a 	callr	r8
  80268c:	100d883a 	mov	r6,r2
  802690:	00bfffc4 	movi	r2,-1
  802694:	30801426 	beq	r6,r2,8026e8 <__sflush_r+0x1e4>
  802698:	8880030b 	ldhu	r2,12(r17)
  80269c:	8a000a17 	ldw	r8,40(r17)
  8026a0:	003fae06 	br	80255c <__alt_data_end+0xff80255c>
  8026a4:	98c00017 	ldw	r3,0(r19)
  8026a8:	183fba26 	beq	r3,zero,802594 <__alt_data_end+0xff802594>
  8026ac:	01000744 	movi	r4,29
  8026b0:	19000626 	beq	r3,r4,8026cc <__sflush_r+0x1c8>
  8026b4:	01000584 	movi	r4,22
  8026b8:	19000426 	beq	r3,r4,8026cc <__sflush_r+0x1c8>
  8026bc:	88c0030b 	ldhu	r3,12(r17)
  8026c0:	18c01014 	ori	r3,r3,64
  8026c4:	88c0030d 	sth	r3,12(r17)
  8026c8:	003fc306 	br	8025d8 <__alt_data_end+0xff8025d8>
  8026cc:	8880030b 	ldhu	r2,12(r17)
  8026d0:	88c00417 	ldw	r3,16(r17)
  8026d4:	88000115 	stw	zero,4(r17)
  8026d8:	10bdffcc 	andi	r2,r2,63487
  8026dc:	8880030d 	sth	r2,12(r17)
  8026e0:	88c00015 	stw	r3,0(r17)
  8026e4:	003fb306 	br	8025b4 <__alt_data_end+0xff8025b4>
  8026e8:	98800017 	ldw	r2,0(r19)
  8026ec:	103fea26 	beq	r2,zero,802698 <__alt_data_end+0xff802698>
  8026f0:	00c00744 	movi	r3,29
  8026f4:	10c00226 	beq	r2,r3,802700 <__sflush_r+0x1fc>
  8026f8:	00c00584 	movi	r3,22
  8026fc:	10c0031e 	bne	r2,r3,80270c <__sflush_r+0x208>
  802700:	9c000015 	stw	r16,0(r19)
  802704:	0005883a 	mov	r2,zero
  802708:	003fb306 	br	8025d8 <__alt_data_end+0xff8025d8>
  80270c:	88c0030b 	ldhu	r3,12(r17)
  802710:	3005883a 	mov	r2,r6
  802714:	18c01014 	ori	r3,r3,64
  802718:	88c0030d 	sth	r3,12(r17)
  80271c:	003fae06 	br	8025d8 <__alt_data_end+0xff8025d8>

00802720 <_fflush_r>:
  802720:	defffd04 	addi	sp,sp,-12
  802724:	dc000115 	stw	r16,4(sp)
  802728:	dfc00215 	stw	ra,8(sp)
  80272c:	2021883a 	mov	r16,r4
  802730:	20000226 	beq	r4,zero,80273c <_fflush_r+0x1c>
  802734:	20800e17 	ldw	r2,56(r4)
  802738:	10000c26 	beq	r2,zero,80276c <_fflush_r+0x4c>
  80273c:	2880030f 	ldh	r2,12(r5)
  802740:	1000051e 	bne	r2,zero,802758 <_fflush_r+0x38>
  802744:	0005883a 	mov	r2,zero
  802748:	dfc00217 	ldw	ra,8(sp)
  80274c:	dc000117 	ldw	r16,4(sp)
  802750:	dec00304 	addi	sp,sp,12
  802754:	f800283a 	ret
  802758:	8009883a 	mov	r4,r16
  80275c:	dfc00217 	ldw	ra,8(sp)
  802760:	dc000117 	ldw	r16,4(sp)
  802764:	dec00304 	addi	sp,sp,12
  802768:	08025041 	jmpi	802504 <__sflush_r>
  80276c:	d9400015 	stw	r5,0(sp)
  802770:	08007b40 	call	8007b4 <__sinit>
  802774:	d9400017 	ldw	r5,0(sp)
  802778:	003ff006 	br	80273c <__alt_data_end+0xff80273c>

0080277c <fflush>:
  80277c:	20000526 	beq	r4,zero,802794 <fflush+0x18>
  802780:	00802074 	movhi	r2,129
  802784:	10a41704 	addi	r2,r2,-28580
  802788:	200b883a 	mov	r5,r4
  80278c:	11000017 	ldw	r4,0(r2)
  802790:	08027201 	jmpi	802720 <_fflush_r>
  802794:	00802074 	movhi	r2,129
  802798:	10a41604 	addi	r2,r2,-28584
  80279c:	11000017 	ldw	r4,0(r2)
  8027a0:	01402034 	movhi	r5,128
  8027a4:	2949c804 	addi	r5,r5,10016
  8027a8:	0800d841 	jmpi	800d84 <_fwalk_reent>

008027ac <_malloc_trim_r>:
  8027ac:	defffb04 	addi	sp,sp,-20
  8027b0:	dcc00315 	stw	r19,12(sp)
  8027b4:	04c02034 	movhi	r19,128
  8027b8:	dc800215 	stw	r18,8(sp)
  8027bc:	dc400115 	stw	r17,4(sp)
  8027c0:	dc000015 	stw	r16,0(sp)
  8027c4:	dfc00415 	stw	ra,16(sp)
  8027c8:	2821883a 	mov	r16,r5
  8027cc:	9cde0104 	addi	r19,r19,30724
  8027d0:	2025883a 	mov	r18,r4
  8027d4:	080363c0 	call	80363c <__malloc_lock>
  8027d8:	98800217 	ldw	r2,8(r19)
  8027dc:	14400117 	ldw	r17,4(r2)
  8027e0:	00bfff04 	movi	r2,-4
  8027e4:	88a2703a 	and	r17,r17,r2
  8027e8:	8c21c83a 	sub	r16,r17,r16
  8027ec:	8403fbc4 	addi	r16,r16,4079
  8027f0:	8020d33a 	srli	r16,r16,12
  8027f4:	0083ffc4 	movi	r2,4095
  8027f8:	843fffc4 	addi	r16,r16,-1
  8027fc:	8020933a 	slli	r16,r16,12
  802800:	1400060e 	bge	r2,r16,80281c <_malloc_trim_r+0x70>
  802804:	000b883a 	mov	r5,zero
  802808:	9009883a 	mov	r4,r18
  80280c:	08020680 	call	802068 <_sbrk_r>
  802810:	98c00217 	ldw	r3,8(r19)
  802814:	1c47883a 	add	r3,r3,r17
  802818:	10c00a26 	beq	r2,r3,802844 <_malloc_trim_r+0x98>
  80281c:	9009883a 	mov	r4,r18
  802820:	08036600 	call	803660 <__malloc_unlock>
  802824:	0005883a 	mov	r2,zero
  802828:	dfc00417 	ldw	ra,16(sp)
  80282c:	dcc00317 	ldw	r19,12(sp)
  802830:	dc800217 	ldw	r18,8(sp)
  802834:	dc400117 	ldw	r17,4(sp)
  802838:	dc000017 	ldw	r16,0(sp)
  80283c:	dec00504 	addi	sp,sp,20
  802840:	f800283a 	ret
  802844:	040bc83a 	sub	r5,zero,r16
  802848:	9009883a 	mov	r4,r18
  80284c:	08020680 	call	802068 <_sbrk_r>
  802850:	00ffffc4 	movi	r3,-1
  802854:	10c00d26 	beq	r2,r3,80288c <_malloc_trim_r+0xe0>
  802858:	00c02074 	movhi	r3,129
  80285c:	18eb5f04 	addi	r3,r3,-21124
  802860:	18800017 	ldw	r2,0(r3)
  802864:	99000217 	ldw	r4,8(r19)
  802868:	8c23c83a 	sub	r17,r17,r16
  80286c:	8c400054 	ori	r17,r17,1
  802870:	1421c83a 	sub	r16,r2,r16
  802874:	24400115 	stw	r17,4(r4)
  802878:	9009883a 	mov	r4,r18
  80287c:	1c000015 	stw	r16,0(r3)
  802880:	08036600 	call	803660 <__malloc_unlock>
  802884:	00800044 	movi	r2,1
  802888:	003fe706 	br	802828 <__alt_data_end+0xff802828>
  80288c:	000b883a 	mov	r5,zero
  802890:	9009883a 	mov	r4,r18
  802894:	08020680 	call	802068 <_sbrk_r>
  802898:	99000217 	ldw	r4,8(r19)
  80289c:	014003c4 	movi	r5,15
  8028a0:	1107c83a 	sub	r3,r2,r4
  8028a4:	28ffdd0e 	bge	r5,r3,80281c <__alt_data_end+0xff80281c>
  8028a8:	01402074 	movhi	r5,129
  8028ac:	29641804 	addi	r5,r5,-28576
  8028b0:	29400017 	ldw	r5,0(r5)
  8028b4:	18c00054 	ori	r3,r3,1
  8028b8:	20c00115 	stw	r3,4(r4)
  8028bc:	00c02074 	movhi	r3,129
  8028c0:	1145c83a 	sub	r2,r2,r5
  8028c4:	18eb5f04 	addi	r3,r3,-21124
  8028c8:	18800015 	stw	r2,0(r3)
  8028cc:	003fd306 	br	80281c <__alt_data_end+0xff80281c>

008028d0 <_free_r>:
  8028d0:	28004126 	beq	r5,zero,8029d8 <_free_r+0x108>
  8028d4:	defffd04 	addi	sp,sp,-12
  8028d8:	dc400115 	stw	r17,4(sp)
  8028dc:	dc000015 	stw	r16,0(sp)
  8028e0:	2023883a 	mov	r17,r4
  8028e4:	2821883a 	mov	r16,r5
  8028e8:	dfc00215 	stw	ra,8(sp)
  8028ec:	080363c0 	call	80363c <__malloc_lock>
  8028f0:	81ffff17 	ldw	r7,-4(r16)
  8028f4:	00bfff84 	movi	r2,-2
  8028f8:	01002034 	movhi	r4,128
  8028fc:	81bffe04 	addi	r6,r16,-8
  802900:	3884703a 	and	r2,r7,r2
  802904:	211e0104 	addi	r4,r4,30724
  802908:	308b883a 	add	r5,r6,r2
  80290c:	2a400117 	ldw	r9,4(r5)
  802910:	22000217 	ldw	r8,8(r4)
  802914:	00ffff04 	movi	r3,-4
  802918:	48c6703a 	and	r3,r9,r3
  80291c:	2a005726 	beq	r5,r8,802a7c <_free_r+0x1ac>
  802920:	28c00115 	stw	r3,4(r5)
  802924:	39c0004c 	andi	r7,r7,1
  802928:	3800091e 	bne	r7,zero,802950 <_free_r+0x80>
  80292c:	823ffe17 	ldw	r8,-8(r16)
  802930:	22400204 	addi	r9,r4,8
  802934:	320dc83a 	sub	r6,r6,r8
  802938:	31c00217 	ldw	r7,8(r6)
  80293c:	1205883a 	add	r2,r2,r8
  802940:	3a406526 	beq	r7,r9,802ad8 <_free_r+0x208>
  802944:	32000317 	ldw	r8,12(r6)
  802948:	3a000315 	stw	r8,12(r7)
  80294c:	41c00215 	stw	r7,8(r8)
  802950:	28cf883a 	add	r7,r5,r3
  802954:	39c00117 	ldw	r7,4(r7)
  802958:	39c0004c 	andi	r7,r7,1
  80295c:	38003a26 	beq	r7,zero,802a48 <_free_r+0x178>
  802960:	10c00054 	ori	r3,r2,1
  802964:	30c00115 	stw	r3,4(r6)
  802968:	3087883a 	add	r3,r6,r2
  80296c:	18800015 	stw	r2,0(r3)
  802970:	00c07fc4 	movi	r3,511
  802974:	18801936 	bltu	r3,r2,8029dc <_free_r+0x10c>
  802978:	1004d0fa 	srli	r2,r2,3
  80297c:	01c00044 	movi	r7,1
  802980:	21400117 	ldw	r5,4(r4)
  802984:	10c00044 	addi	r3,r2,1
  802988:	18c7883a 	add	r3,r3,r3
  80298c:	1005d0ba 	srai	r2,r2,2
  802990:	18c7883a 	add	r3,r3,r3
  802994:	18c7883a 	add	r3,r3,r3
  802998:	1907883a 	add	r3,r3,r4
  80299c:	3884983a 	sll	r2,r7,r2
  8029a0:	19c00017 	ldw	r7,0(r3)
  8029a4:	1a3ffe04 	addi	r8,r3,-8
  8029a8:	1144b03a 	or	r2,r2,r5
  8029ac:	32000315 	stw	r8,12(r6)
  8029b0:	31c00215 	stw	r7,8(r6)
  8029b4:	20800115 	stw	r2,4(r4)
  8029b8:	19800015 	stw	r6,0(r3)
  8029bc:	39800315 	stw	r6,12(r7)
  8029c0:	8809883a 	mov	r4,r17
  8029c4:	dfc00217 	ldw	ra,8(sp)
  8029c8:	dc400117 	ldw	r17,4(sp)
  8029cc:	dc000017 	ldw	r16,0(sp)
  8029d0:	dec00304 	addi	sp,sp,12
  8029d4:	08036601 	jmpi	803660 <__malloc_unlock>
  8029d8:	f800283a 	ret
  8029dc:	100ad27a 	srli	r5,r2,9
  8029e0:	00c00104 	movi	r3,4
  8029e4:	19404a36 	bltu	r3,r5,802b10 <_free_r+0x240>
  8029e8:	100ad1ba 	srli	r5,r2,6
  8029ec:	28c00e44 	addi	r3,r5,57
  8029f0:	18c7883a 	add	r3,r3,r3
  8029f4:	29400e04 	addi	r5,r5,56
  8029f8:	18c7883a 	add	r3,r3,r3
  8029fc:	18c7883a 	add	r3,r3,r3
  802a00:	1909883a 	add	r4,r3,r4
  802a04:	20c00017 	ldw	r3,0(r4)
  802a08:	01c02034 	movhi	r7,128
  802a0c:	213ffe04 	addi	r4,r4,-8
  802a10:	39de0104 	addi	r7,r7,30724
  802a14:	20c04426 	beq	r4,r3,802b28 <_free_r+0x258>
  802a18:	01ffff04 	movi	r7,-4
  802a1c:	19400117 	ldw	r5,4(r3)
  802a20:	29ca703a 	and	r5,r5,r7
  802a24:	1140022e 	bgeu	r2,r5,802a30 <_free_r+0x160>
  802a28:	18c00217 	ldw	r3,8(r3)
  802a2c:	20fffb1e 	bne	r4,r3,802a1c <__alt_data_end+0xff802a1c>
  802a30:	19000317 	ldw	r4,12(r3)
  802a34:	31000315 	stw	r4,12(r6)
  802a38:	30c00215 	stw	r3,8(r6)
  802a3c:	21800215 	stw	r6,8(r4)
  802a40:	19800315 	stw	r6,12(r3)
  802a44:	003fde06 	br	8029c0 <__alt_data_end+0xff8029c0>
  802a48:	29c00217 	ldw	r7,8(r5)
  802a4c:	10c5883a 	add	r2,r2,r3
  802a50:	00c02034 	movhi	r3,128
  802a54:	18de0304 	addi	r3,r3,30732
  802a58:	38c03b26 	beq	r7,r3,802b48 <_free_r+0x278>
  802a5c:	2a000317 	ldw	r8,12(r5)
  802a60:	11400054 	ori	r5,r2,1
  802a64:	3087883a 	add	r3,r6,r2
  802a68:	3a000315 	stw	r8,12(r7)
  802a6c:	41c00215 	stw	r7,8(r8)
  802a70:	31400115 	stw	r5,4(r6)
  802a74:	18800015 	stw	r2,0(r3)
  802a78:	003fbd06 	br	802970 <__alt_data_end+0xff802970>
  802a7c:	39c0004c 	andi	r7,r7,1
  802a80:	10c5883a 	add	r2,r2,r3
  802a84:	3800071e 	bne	r7,zero,802aa4 <_free_r+0x1d4>
  802a88:	81fffe17 	ldw	r7,-8(r16)
  802a8c:	31cdc83a 	sub	r6,r6,r7
  802a90:	30c00317 	ldw	r3,12(r6)
  802a94:	31400217 	ldw	r5,8(r6)
  802a98:	11c5883a 	add	r2,r2,r7
  802a9c:	28c00315 	stw	r3,12(r5)
  802aa0:	19400215 	stw	r5,8(r3)
  802aa4:	10c00054 	ori	r3,r2,1
  802aa8:	30c00115 	stw	r3,4(r6)
  802aac:	00c02074 	movhi	r3,129
  802ab0:	18e41904 	addi	r3,r3,-28572
  802ab4:	18c00017 	ldw	r3,0(r3)
  802ab8:	21800215 	stw	r6,8(r4)
  802abc:	10ffc036 	bltu	r2,r3,8029c0 <__alt_data_end+0xff8029c0>
  802ac0:	00802074 	movhi	r2,129
  802ac4:	10ab5604 	addi	r2,r2,-21160
  802ac8:	11400017 	ldw	r5,0(r2)
  802acc:	8809883a 	mov	r4,r17
  802ad0:	08027ac0 	call	8027ac <_malloc_trim_r>
  802ad4:	003fba06 	br	8029c0 <__alt_data_end+0xff8029c0>
  802ad8:	28c9883a 	add	r4,r5,r3
  802adc:	21000117 	ldw	r4,4(r4)
  802ae0:	2100004c 	andi	r4,r4,1
  802ae4:	2000391e 	bne	r4,zero,802bcc <_free_r+0x2fc>
  802ae8:	29c00217 	ldw	r7,8(r5)
  802aec:	29000317 	ldw	r4,12(r5)
  802af0:	1885883a 	add	r2,r3,r2
  802af4:	10c00054 	ori	r3,r2,1
  802af8:	39000315 	stw	r4,12(r7)
  802afc:	21c00215 	stw	r7,8(r4)
  802b00:	30c00115 	stw	r3,4(r6)
  802b04:	308d883a 	add	r6,r6,r2
  802b08:	30800015 	stw	r2,0(r6)
  802b0c:	003fac06 	br	8029c0 <__alt_data_end+0xff8029c0>
  802b10:	00c00504 	movi	r3,20
  802b14:	19401536 	bltu	r3,r5,802b6c <_free_r+0x29c>
  802b18:	28c01704 	addi	r3,r5,92
  802b1c:	18c7883a 	add	r3,r3,r3
  802b20:	294016c4 	addi	r5,r5,91
  802b24:	003fb406 	br	8029f8 <__alt_data_end+0xff8029f8>
  802b28:	280bd0ba 	srai	r5,r5,2
  802b2c:	00c00044 	movi	r3,1
  802b30:	38800117 	ldw	r2,4(r7)
  802b34:	194a983a 	sll	r5,r3,r5
  802b38:	2007883a 	mov	r3,r4
  802b3c:	2884b03a 	or	r2,r5,r2
  802b40:	38800115 	stw	r2,4(r7)
  802b44:	003fbb06 	br	802a34 <__alt_data_end+0xff802a34>
  802b48:	21800515 	stw	r6,20(r4)
  802b4c:	21800415 	stw	r6,16(r4)
  802b50:	10c00054 	ori	r3,r2,1
  802b54:	31c00315 	stw	r7,12(r6)
  802b58:	31c00215 	stw	r7,8(r6)
  802b5c:	30c00115 	stw	r3,4(r6)
  802b60:	308d883a 	add	r6,r6,r2
  802b64:	30800015 	stw	r2,0(r6)
  802b68:	003f9506 	br	8029c0 <__alt_data_end+0xff8029c0>
  802b6c:	00c01504 	movi	r3,84
  802b70:	19400536 	bltu	r3,r5,802b88 <_free_r+0x2b8>
  802b74:	100ad33a 	srli	r5,r2,12
  802b78:	28c01bc4 	addi	r3,r5,111
  802b7c:	18c7883a 	add	r3,r3,r3
  802b80:	29401b84 	addi	r5,r5,110
  802b84:	003f9c06 	br	8029f8 <__alt_data_end+0xff8029f8>
  802b88:	00c05504 	movi	r3,340
  802b8c:	19400536 	bltu	r3,r5,802ba4 <_free_r+0x2d4>
  802b90:	100ad3fa 	srli	r5,r2,15
  802b94:	28c01e04 	addi	r3,r5,120
  802b98:	18c7883a 	add	r3,r3,r3
  802b9c:	29401dc4 	addi	r5,r5,119
  802ba0:	003f9506 	br	8029f8 <__alt_data_end+0xff8029f8>
  802ba4:	00c15504 	movi	r3,1364
  802ba8:	19400536 	bltu	r3,r5,802bc0 <_free_r+0x2f0>
  802bac:	100ad4ba 	srli	r5,r2,18
  802bb0:	28c01f44 	addi	r3,r5,125
  802bb4:	18c7883a 	add	r3,r3,r3
  802bb8:	29401f04 	addi	r5,r5,124
  802bbc:	003f8e06 	br	8029f8 <__alt_data_end+0xff8029f8>
  802bc0:	00c03f84 	movi	r3,254
  802bc4:	01401f84 	movi	r5,126
  802bc8:	003f8b06 	br	8029f8 <__alt_data_end+0xff8029f8>
  802bcc:	10c00054 	ori	r3,r2,1
  802bd0:	30c00115 	stw	r3,4(r6)
  802bd4:	308d883a 	add	r6,r6,r2
  802bd8:	30800015 	stw	r2,0(r6)
  802bdc:	003f7806 	br	8029c0 <__alt_data_end+0xff8029c0>

00802be0 <_lseek_r>:
  802be0:	defffd04 	addi	sp,sp,-12
  802be4:	2805883a 	mov	r2,r5
  802be8:	dc000015 	stw	r16,0(sp)
  802bec:	04002074 	movhi	r16,129
  802bf0:	dc400115 	stw	r17,4(sp)
  802bf4:	300b883a 	mov	r5,r6
  802bf8:	842b5704 	addi	r16,r16,-21156
  802bfc:	2023883a 	mov	r17,r4
  802c00:	380d883a 	mov	r6,r7
  802c04:	1009883a 	mov	r4,r2
  802c08:	dfc00215 	stw	ra,8(sp)
  802c0c:	80000015 	stw	zero,0(r16)
  802c10:	08034ec0 	call	8034ec <lseek>
  802c14:	00ffffc4 	movi	r3,-1
  802c18:	10c00526 	beq	r2,r3,802c30 <_lseek_r+0x50>
  802c1c:	dfc00217 	ldw	ra,8(sp)
  802c20:	dc400117 	ldw	r17,4(sp)
  802c24:	dc000017 	ldw	r16,0(sp)
  802c28:	dec00304 	addi	sp,sp,12
  802c2c:	f800283a 	ret
  802c30:	80c00017 	ldw	r3,0(r16)
  802c34:	183ff926 	beq	r3,zero,802c1c <__alt_data_end+0xff802c1c>
  802c38:	88c00015 	stw	r3,0(r17)
  802c3c:	003ff706 	br	802c1c <__alt_data_end+0xff802c1c>

00802c40 <__smakebuf_r>:
  802c40:	2880030b 	ldhu	r2,12(r5)
  802c44:	10c0008c 	andi	r3,r2,2
  802c48:	1800411e 	bne	r3,zero,802d50 <__smakebuf_r+0x110>
  802c4c:	deffec04 	addi	sp,sp,-80
  802c50:	dc000f15 	stw	r16,60(sp)
  802c54:	2821883a 	mov	r16,r5
  802c58:	2940038f 	ldh	r5,14(r5)
  802c5c:	dc401015 	stw	r17,64(sp)
  802c60:	dfc01315 	stw	ra,76(sp)
  802c64:	dcc01215 	stw	r19,72(sp)
  802c68:	dc801115 	stw	r18,68(sp)
  802c6c:	2023883a 	mov	r17,r4
  802c70:	28001c16 	blt	r5,zero,802ce4 <__smakebuf_r+0xa4>
  802c74:	d80d883a 	mov	r6,sp
  802c78:	0802e5c0 	call	802e5c <_fstat_r>
  802c7c:	10001816 	blt	r2,zero,802ce0 <__smakebuf_r+0xa0>
  802c80:	d8800117 	ldw	r2,4(sp)
  802c84:	00e00014 	movui	r3,32768
  802c88:	10bc000c 	andi	r2,r2,61440
  802c8c:	14c80020 	cmpeqi	r19,r2,8192
  802c90:	10c03726 	beq	r2,r3,802d70 <__smakebuf_r+0x130>
  802c94:	80c0030b 	ldhu	r3,12(r16)
  802c98:	18c20014 	ori	r3,r3,2048
  802c9c:	80c0030d 	sth	r3,12(r16)
  802ca0:	00c80004 	movi	r3,8192
  802ca4:	10c0521e 	bne	r2,r3,802df0 <__smakebuf_r+0x1b0>
  802ca8:	8140038f 	ldh	r5,14(r16)
  802cac:	8809883a 	mov	r4,r17
  802cb0:	0802eb80 	call	802eb8 <_isatty_r>
  802cb4:	10004c26 	beq	r2,zero,802de8 <__smakebuf_r+0x1a8>
  802cb8:	8080030b 	ldhu	r2,12(r16)
  802cbc:	80c010c4 	addi	r3,r16,67
  802cc0:	80c00015 	stw	r3,0(r16)
  802cc4:	10800054 	ori	r2,r2,1
  802cc8:	8080030d 	sth	r2,12(r16)
  802ccc:	00800044 	movi	r2,1
  802cd0:	80c00415 	stw	r3,16(r16)
  802cd4:	80800515 	stw	r2,20(r16)
  802cd8:	04810004 	movi	r18,1024
  802cdc:	00000706 	br	802cfc <__smakebuf_r+0xbc>
  802ce0:	8080030b 	ldhu	r2,12(r16)
  802ce4:	10c0200c 	andi	r3,r2,128
  802ce8:	18001f1e 	bne	r3,zero,802d68 <__smakebuf_r+0x128>
  802cec:	04810004 	movi	r18,1024
  802cf0:	10820014 	ori	r2,r2,2048
  802cf4:	8080030d 	sth	r2,12(r16)
  802cf8:	0027883a 	mov	r19,zero
  802cfc:	900b883a 	mov	r5,r18
  802d00:	8809883a 	mov	r4,r17
  802d04:	0800e480 	call	800e48 <_malloc_r>
  802d08:	10002c26 	beq	r2,zero,802dbc <__smakebuf_r+0x17c>
  802d0c:	80c0030b 	ldhu	r3,12(r16)
  802d10:	01002034 	movhi	r4,128
  802d14:	21011b04 	addi	r4,r4,1132
  802d18:	89000f15 	stw	r4,60(r17)
  802d1c:	18c02014 	ori	r3,r3,128
  802d20:	80c0030d 	sth	r3,12(r16)
  802d24:	80800015 	stw	r2,0(r16)
  802d28:	80800415 	stw	r2,16(r16)
  802d2c:	84800515 	stw	r18,20(r16)
  802d30:	98001a1e 	bne	r19,zero,802d9c <__smakebuf_r+0x15c>
  802d34:	dfc01317 	ldw	ra,76(sp)
  802d38:	dcc01217 	ldw	r19,72(sp)
  802d3c:	dc801117 	ldw	r18,68(sp)
  802d40:	dc401017 	ldw	r17,64(sp)
  802d44:	dc000f17 	ldw	r16,60(sp)
  802d48:	dec01404 	addi	sp,sp,80
  802d4c:	f800283a 	ret
  802d50:	288010c4 	addi	r2,r5,67
  802d54:	28800015 	stw	r2,0(r5)
  802d58:	28800415 	stw	r2,16(r5)
  802d5c:	00800044 	movi	r2,1
  802d60:	28800515 	stw	r2,20(r5)
  802d64:	f800283a 	ret
  802d68:	04801004 	movi	r18,64
  802d6c:	003fe006 	br	802cf0 <__alt_data_end+0xff802cf0>
  802d70:	81000a17 	ldw	r4,40(r16)
  802d74:	00c02034 	movhi	r3,128
  802d78:	18c86504 	addi	r3,r3,8596
  802d7c:	20ffc51e 	bne	r4,r3,802c94 <__alt_data_end+0xff802c94>
  802d80:	8080030b 	ldhu	r2,12(r16)
  802d84:	04810004 	movi	r18,1024
  802d88:	84801315 	stw	r18,76(r16)
  802d8c:	1484b03a 	or	r2,r2,r18
  802d90:	8080030d 	sth	r2,12(r16)
  802d94:	0027883a 	mov	r19,zero
  802d98:	003fd806 	br	802cfc <__alt_data_end+0xff802cfc>
  802d9c:	8140038f 	ldh	r5,14(r16)
  802da0:	8809883a 	mov	r4,r17
  802da4:	0802eb80 	call	802eb8 <_isatty_r>
  802da8:	103fe226 	beq	r2,zero,802d34 <__alt_data_end+0xff802d34>
  802dac:	8080030b 	ldhu	r2,12(r16)
  802db0:	10800054 	ori	r2,r2,1
  802db4:	8080030d 	sth	r2,12(r16)
  802db8:	003fde06 	br	802d34 <__alt_data_end+0xff802d34>
  802dbc:	8080030b 	ldhu	r2,12(r16)
  802dc0:	10c0800c 	andi	r3,r2,512
  802dc4:	183fdb1e 	bne	r3,zero,802d34 <__alt_data_end+0xff802d34>
  802dc8:	10800094 	ori	r2,r2,2
  802dcc:	80c010c4 	addi	r3,r16,67
  802dd0:	8080030d 	sth	r2,12(r16)
  802dd4:	00800044 	movi	r2,1
  802dd8:	80c00015 	stw	r3,0(r16)
  802ddc:	80c00415 	stw	r3,16(r16)
  802de0:	80800515 	stw	r2,20(r16)
  802de4:	003fd306 	br	802d34 <__alt_data_end+0xff802d34>
  802de8:	04810004 	movi	r18,1024
  802dec:	003fc306 	br	802cfc <__alt_data_end+0xff802cfc>
  802df0:	0027883a 	mov	r19,zero
  802df4:	04810004 	movi	r18,1024
  802df8:	003fc006 	br	802cfc <__alt_data_end+0xff802cfc>

00802dfc <_read_r>:
  802dfc:	defffd04 	addi	sp,sp,-12
  802e00:	2805883a 	mov	r2,r5
  802e04:	dc000015 	stw	r16,0(sp)
  802e08:	04002074 	movhi	r16,129
  802e0c:	dc400115 	stw	r17,4(sp)
  802e10:	300b883a 	mov	r5,r6
  802e14:	842b5704 	addi	r16,r16,-21156
  802e18:	2023883a 	mov	r17,r4
  802e1c:	380d883a 	mov	r6,r7
  802e20:	1009883a 	mov	r4,r2
  802e24:	dfc00215 	stw	ra,8(sp)
  802e28:	80000015 	stw	zero,0(r16)
  802e2c:	08036c00 	call	8036c0 <read>
  802e30:	00ffffc4 	movi	r3,-1
  802e34:	10c00526 	beq	r2,r3,802e4c <_read_r+0x50>
  802e38:	dfc00217 	ldw	ra,8(sp)
  802e3c:	dc400117 	ldw	r17,4(sp)
  802e40:	dc000017 	ldw	r16,0(sp)
  802e44:	dec00304 	addi	sp,sp,12
  802e48:	f800283a 	ret
  802e4c:	80c00017 	ldw	r3,0(r16)
  802e50:	183ff926 	beq	r3,zero,802e38 <__alt_data_end+0xff802e38>
  802e54:	88c00015 	stw	r3,0(r17)
  802e58:	003ff706 	br	802e38 <__alt_data_end+0xff802e38>

00802e5c <_fstat_r>:
  802e5c:	defffd04 	addi	sp,sp,-12
  802e60:	2805883a 	mov	r2,r5
  802e64:	dc000015 	stw	r16,0(sp)
  802e68:	04002074 	movhi	r16,129
  802e6c:	dc400115 	stw	r17,4(sp)
  802e70:	842b5704 	addi	r16,r16,-21156
  802e74:	2023883a 	mov	r17,r4
  802e78:	300b883a 	mov	r5,r6
  802e7c:	1009883a 	mov	r4,r2
  802e80:	dfc00215 	stw	ra,8(sp)
  802e84:	80000015 	stw	zero,0(r16)
  802e88:	08032340 	call	803234 <fstat>
  802e8c:	00ffffc4 	movi	r3,-1
  802e90:	10c00526 	beq	r2,r3,802ea8 <_fstat_r+0x4c>
  802e94:	dfc00217 	ldw	ra,8(sp)
  802e98:	dc400117 	ldw	r17,4(sp)
  802e9c:	dc000017 	ldw	r16,0(sp)
  802ea0:	dec00304 	addi	sp,sp,12
  802ea4:	f800283a 	ret
  802ea8:	80c00017 	ldw	r3,0(r16)
  802eac:	183ff926 	beq	r3,zero,802e94 <__alt_data_end+0xff802e94>
  802eb0:	88c00015 	stw	r3,0(r17)
  802eb4:	003ff706 	br	802e94 <__alt_data_end+0xff802e94>

00802eb8 <_isatty_r>:
  802eb8:	defffd04 	addi	sp,sp,-12
  802ebc:	dc000015 	stw	r16,0(sp)
  802ec0:	04002074 	movhi	r16,129
  802ec4:	dc400115 	stw	r17,4(sp)
  802ec8:	842b5704 	addi	r16,r16,-21156
  802ecc:	2023883a 	mov	r17,r4
  802ed0:	2809883a 	mov	r4,r5
  802ed4:	dfc00215 	stw	ra,8(sp)
  802ed8:	80000015 	stw	zero,0(r16)
  802edc:	08033200 	call	803320 <isatty>
  802ee0:	00ffffc4 	movi	r3,-1
  802ee4:	10c00526 	beq	r2,r3,802efc <_isatty_r+0x44>
  802ee8:	dfc00217 	ldw	ra,8(sp)
  802eec:	dc400117 	ldw	r17,4(sp)
  802ef0:	dc000017 	ldw	r16,0(sp)
  802ef4:	dec00304 	addi	sp,sp,12
  802ef8:	f800283a 	ret
  802efc:	80c00017 	ldw	r3,0(r16)
  802f00:	183ff926 	beq	r3,zero,802ee8 <__alt_data_end+0xff802ee8>
  802f04:	88c00015 	stw	r3,0(r17)
  802f08:	003ff706 	br	802ee8 <__alt_data_end+0xff802ee8>

00802f0c <__divsi3>:
  802f0c:	20001b16 	blt	r4,zero,802f7c <__divsi3+0x70>
  802f10:	000f883a 	mov	r7,zero
  802f14:	28001616 	blt	r5,zero,802f70 <__divsi3+0x64>
  802f18:	200d883a 	mov	r6,r4
  802f1c:	29001a2e 	bgeu	r5,r4,802f88 <__divsi3+0x7c>
  802f20:	00800804 	movi	r2,32
  802f24:	00c00044 	movi	r3,1
  802f28:	00000106 	br	802f30 <__divsi3+0x24>
  802f2c:	10000d26 	beq	r2,zero,802f64 <__divsi3+0x58>
  802f30:	294b883a 	add	r5,r5,r5
  802f34:	10bfffc4 	addi	r2,r2,-1
  802f38:	18c7883a 	add	r3,r3,r3
  802f3c:	293ffb36 	bltu	r5,r4,802f2c <__alt_data_end+0xff802f2c>
  802f40:	0005883a 	mov	r2,zero
  802f44:	18000726 	beq	r3,zero,802f64 <__divsi3+0x58>
  802f48:	0005883a 	mov	r2,zero
  802f4c:	31400236 	bltu	r6,r5,802f58 <__divsi3+0x4c>
  802f50:	314dc83a 	sub	r6,r6,r5
  802f54:	10c4b03a 	or	r2,r2,r3
  802f58:	1806d07a 	srli	r3,r3,1
  802f5c:	280ad07a 	srli	r5,r5,1
  802f60:	183ffa1e 	bne	r3,zero,802f4c <__alt_data_end+0xff802f4c>
  802f64:	38000126 	beq	r7,zero,802f6c <__divsi3+0x60>
  802f68:	0085c83a 	sub	r2,zero,r2
  802f6c:	f800283a 	ret
  802f70:	014bc83a 	sub	r5,zero,r5
  802f74:	39c0005c 	xori	r7,r7,1
  802f78:	003fe706 	br	802f18 <__alt_data_end+0xff802f18>
  802f7c:	0109c83a 	sub	r4,zero,r4
  802f80:	01c00044 	movi	r7,1
  802f84:	003fe306 	br	802f14 <__alt_data_end+0xff802f14>
  802f88:	00c00044 	movi	r3,1
  802f8c:	003fee06 	br	802f48 <__alt_data_end+0xff802f48>

00802f90 <__modsi3>:
  802f90:	20001716 	blt	r4,zero,802ff0 <__modsi3+0x60>
  802f94:	000f883a 	mov	r7,zero
  802f98:	2005883a 	mov	r2,r4
  802f9c:	28001216 	blt	r5,zero,802fe8 <__modsi3+0x58>
  802fa0:	2900162e 	bgeu	r5,r4,802ffc <__modsi3+0x6c>
  802fa4:	01800804 	movi	r6,32
  802fa8:	00c00044 	movi	r3,1
  802fac:	00000106 	br	802fb4 <__modsi3+0x24>
  802fb0:	30000a26 	beq	r6,zero,802fdc <__modsi3+0x4c>
  802fb4:	294b883a 	add	r5,r5,r5
  802fb8:	31bfffc4 	addi	r6,r6,-1
  802fbc:	18c7883a 	add	r3,r3,r3
  802fc0:	293ffb36 	bltu	r5,r4,802fb0 <__alt_data_end+0xff802fb0>
  802fc4:	18000526 	beq	r3,zero,802fdc <__modsi3+0x4c>
  802fc8:	1806d07a 	srli	r3,r3,1
  802fcc:	11400136 	bltu	r2,r5,802fd4 <__modsi3+0x44>
  802fd0:	1145c83a 	sub	r2,r2,r5
  802fd4:	280ad07a 	srli	r5,r5,1
  802fd8:	183ffb1e 	bne	r3,zero,802fc8 <__alt_data_end+0xff802fc8>
  802fdc:	38000126 	beq	r7,zero,802fe4 <__modsi3+0x54>
  802fe0:	0085c83a 	sub	r2,zero,r2
  802fe4:	f800283a 	ret
  802fe8:	014bc83a 	sub	r5,zero,r5
  802fec:	003fec06 	br	802fa0 <__alt_data_end+0xff802fa0>
  802ff0:	0109c83a 	sub	r4,zero,r4
  802ff4:	01c00044 	movi	r7,1
  802ff8:	003fe706 	br	802f98 <__alt_data_end+0xff802f98>
  802ffc:	00c00044 	movi	r3,1
  803000:	003ff106 	br	802fc8 <__alt_data_end+0xff802fc8>

00803004 <__udivsi3>:
  803004:	200d883a 	mov	r6,r4
  803008:	2900152e 	bgeu	r5,r4,803060 <__udivsi3+0x5c>
  80300c:	28001416 	blt	r5,zero,803060 <__udivsi3+0x5c>
  803010:	00800804 	movi	r2,32
  803014:	00c00044 	movi	r3,1
  803018:	00000206 	br	803024 <__udivsi3+0x20>
  80301c:	10000e26 	beq	r2,zero,803058 <__udivsi3+0x54>
  803020:	28000516 	blt	r5,zero,803038 <__udivsi3+0x34>
  803024:	294b883a 	add	r5,r5,r5
  803028:	10bfffc4 	addi	r2,r2,-1
  80302c:	18c7883a 	add	r3,r3,r3
  803030:	293ffa36 	bltu	r5,r4,80301c <__alt_data_end+0xff80301c>
  803034:	18000826 	beq	r3,zero,803058 <__udivsi3+0x54>
  803038:	0005883a 	mov	r2,zero
  80303c:	31400236 	bltu	r6,r5,803048 <__udivsi3+0x44>
  803040:	314dc83a 	sub	r6,r6,r5
  803044:	10c4b03a 	or	r2,r2,r3
  803048:	1806d07a 	srli	r3,r3,1
  80304c:	280ad07a 	srli	r5,r5,1
  803050:	183ffa1e 	bne	r3,zero,80303c <__alt_data_end+0xff80303c>
  803054:	f800283a 	ret
  803058:	0005883a 	mov	r2,zero
  80305c:	f800283a 	ret
  803060:	00c00044 	movi	r3,1
  803064:	003ff406 	br	803038 <__alt_data_end+0xff803038>

00803068 <__umodsi3>:
  803068:	2005883a 	mov	r2,r4
  80306c:	2900122e 	bgeu	r5,r4,8030b8 <__umodsi3+0x50>
  803070:	28001116 	blt	r5,zero,8030b8 <__umodsi3+0x50>
  803074:	01800804 	movi	r6,32
  803078:	00c00044 	movi	r3,1
  80307c:	00000206 	br	803088 <__umodsi3+0x20>
  803080:	30000c26 	beq	r6,zero,8030b4 <__umodsi3+0x4c>
  803084:	28000516 	blt	r5,zero,80309c <__umodsi3+0x34>
  803088:	294b883a 	add	r5,r5,r5
  80308c:	31bfffc4 	addi	r6,r6,-1
  803090:	18c7883a 	add	r3,r3,r3
  803094:	293ffa36 	bltu	r5,r4,803080 <__alt_data_end+0xff803080>
  803098:	18000626 	beq	r3,zero,8030b4 <__umodsi3+0x4c>
  80309c:	1806d07a 	srli	r3,r3,1
  8030a0:	11400136 	bltu	r2,r5,8030a8 <__umodsi3+0x40>
  8030a4:	1145c83a 	sub	r2,r2,r5
  8030a8:	280ad07a 	srli	r5,r5,1
  8030ac:	183ffb1e 	bne	r3,zero,80309c <__alt_data_end+0xff80309c>
  8030b0:	f800283a 	ret
  8030b4:	f800283a 	ret
  8030b8:	00c00044 	movi	r3,1
  8030bc:	003ff706 	br	80309c <__alt_data_end+0xff80309c>

008030c0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8030c0:	defffe04 	addi	sp,sp,-8
  8030c4:	dfc00115 	stw	ra,4(sp)
  8030c8:	df000015 	stw	fp,0(sp)
  8030cc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8030d0:	d0a00917 	ldw	r2,-32732(gp)
  8030d4:	10000326 	beq	r2,zero,8030e4 <alt_get_errno+0x24>
  8030d8:	d0a00917 	ldw	r2,-32732(gp)
  8030dc:	103ee83a 	callr	r2
  8030e0:	00000106 	br	8030e8 <alt_get_errno+0x28>
  8030e4:	d0a74104 	addi	r2,gp,-25340
}
  8030e8:	e037883a 	mov	sp,fp
  8030ec:	dfc00117 	ldw	ra,4(sp)
  8030f0:	df000017 	ldw	fp,0(sp)
  8030f4:	dec00204 	addi	sp,sp,8
  8030f8:	f800283a 	ret

008030fc <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  8030fc:	defffb04 	addi	sp,sp,-20
  803100:	dfc00415 	stw	ra,16(sp)
  803104:	df000315 	stw	fp,12(sp)
  803108:	df000304 	addi	fp,sp,12
  80310c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  803110:	e0bfff17 	ldw	r2,-4(fp)
  803114:	10000616 	blt	r2,zero,803130 <close+0x34>
  803118:	e0bfff17 	ldw	r2,-4(fp)
  80311c:	10c00324 	muli	r3,r2,12
  803120:	00802034 	movhi	r2,128
  803124:	109f0d04 	addi	r2,r2,31796
  803128:	1885883a 	add	r2,r3,r2
  80312c:	00000106 	br	803134 <close+0x38>
  803130:	0005883a 	mov	r2,zero
  803134:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
  803138:	e0bffd17 	ldw	r2,-12(fp)
  80313c:	10001926 	beq	r2,zero,8031a4 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  803140:	e0bffd17 	ldw	r2,-12(fp)
  803144:	10800017 	ldw	r2,0(r2)
  803148:	10800417 	ldw	r2,16(r2)
  80314c:	10000626 	beq	r2,zero,803168 <close+0x6c>
  803150:	e0bffd17 	ldw	r2,-12(fp)
  803154:	10800017 	ldw	r2,0(r2)
  803158:	10800417 	ldw	r2,16(r2)
  80315c:	e13ffd17 	ldw	r4,-12(fp)
  803160:	103ee83a 	callr	r2
  803164:	00000106 	br	80316c <close+0x70>
  803168:	0005883a 	mov	r2,zero
  80316c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  803170:	e13fff17 	ldw	r4,-4(fp)
  803174:	08037bc0 	call	8037bc <alt_release_fd>
    if (rval < 0)
  803178:	e0bffe17 	ldw	r2,-8(fp)
  80317c:	1000070e 	bge	r2,zero,80319c <close+0xa0>
    {
      ALT_ERRNO = -rval;
  803180:	08030c00 	call	8030c0 <alt_get_errno>
  803184:	1007883a 	mov	r3,r2
  803188:	e0bffe17 	ldw	r2,-8(fp)
  80318c:	0085c83a 	sub	r2,zero,r2
  803190:	18800015 	stw	r2,0(r3)
      return -1;
  803194:	00bfffc4 	movi	r2,-1
  803198:	00000706 	br	8031b8 <close+0xbc>
    }
    return 0;
  80319c:	0005883a 	mov	r2,zero
  8031a0:	00000506 	br	8031b8 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  8031a4:	08030c00 	call	8030c0 <alt_get_errno>
  8031a8:	1007883a 	mov	r3,r2
  8031ac:	00801444 	movi	r2,81
  8031b0:	18800015 	stw	r2,0(r3)
    return -1;
  8031b4:	00bfffc4 	movi	r2,-1
  }
}
  8031b8:	e037883a 	mov	sp,fp
  8031bc:	dfc00117 	ldw	ra,4(sp)
  8031c0:	df000017 	ldw	fp,0(sp)
  8031c4:	dec00204 	addi	sp,sp,8
  8031c8:	f800283a 	ret

008031cc <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  8031cc:	defffc04 	addi	sp,sp,-16
  8031d0:	df000315 	stw	fp,12(sp)
  8031d4:	df000304 	addi	fp,sp,12
  8031d8:	e13ffd15 	stw	r4,-12(fp)
  8031dc:	e17ffe15 	stw	r5,-8(fp)
  8031e0:	e1bfff15 	stw	r6,-4(fp)
  return len;
  8031e4:	e0bfff17 	ldw	r2,-4(fp)
}
  8031e8:	e037883a 	mov	sp,fp
  8031ec:	df000017 	ldw	fp,0(sp)
  8031f0:	dec00104 	addi	sp,sp,4
  8031f4:	f800283a 	ret

008031f8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8031f8:	defffe04 	addi	sp,sp,-8
  8031fc:	dfc00115 	stw	ra,4(sp)
  803200:	df000015 	stw	fp,0(sp)
  803204:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803208:	d0a00917 	ldw	r2,-32732(gp)
  80320c:	10000326 	beq	r2,zero,80321c <alt_get_errno+0x24>
  803210:	d0a00917 	ldw	r2,-32732(gp)
  803214:	103ee83a 	callr	r2
  803218:	00000106 	br	803220 <alt_get_errno+0x28>
  80321c:	d0a74104 	addi	r2,gp,-25340
}
  803220:	e037883a 	mov	sp,fp
  803224:	dfc00117 	ldw	ra,4(sp)
  803228:	df000017 	ldw	fp,0(sp)
  80322c:	dec00204 	addi	sp,sp,8
  803230:	f800283a 	ret

00803234 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
  803234:	defffb04 	addi	sp,sp,-20
  803238:	dfc00415 	stw	ra,16(sp)
  80323c:	df000315 	stw	fp,12(sp)
  803240:	df000304 	addi	fp,sp,12
  803244:	e13ffe15 	stw	r4,-8(fp)
  803248:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  80324c:	e0bffe17 	ldw	r2,-8(fp)
  803250:	10000616 	blt	r2,zero,80326c <fstat+0x38>
  803254:	e0bffe17 	ldw	r2,-8(fp)
  803258:	10c00324 	muli	r3,r2,12
  80325c:	00802034 	movhi	r2,128
  803260:	109f0d04 	addi	r2,r2,31796
  803264:	1885883a 	add	r2,r3,r2
  803268:	00000106 	br	803270 <fstat+0x3c>
  80326c:	0005883a 	mov	r2,zero
  803270:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
  803274:	e0bffd17 	ldw	r2,-12(fp)
  803278:	10001026 	beq	r2,zero,8032bc <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
  80327c:	e0bffd17 	ldw	r2,-12(fp)
  803280:	10800017 	ldw	r2,0(r2)
  803284:	10800817 	ldw	r2,32(r2)
  803288:	10000726 	beq	r2,zero,8032a8 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
  80328c:	e0bffd17 	ldw	r2,-12(fp)
  803290:	10800017 	ldw	r2,0(r2)
  803294:	10800817 	ldw	r2,32(r2)
  803298:	e17fff17 	ldw	r5,-4(fp)
  80329c:	e13ffd17 	ldw	r4,-12(fp)
  8032a0:	103ee83a 	callr	r2
  8032a4:	00000a06 	br	8032d0 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
  8032a8:	e0bfff17 	ldw	r2,-4(fp)
  8032ac:	00c80004 	movi	r3,8192
  8032b0:	10c00115 	stw	r3,4(r2)
      return 0;
  8032b4:	0005883a 	mov	r2,zero
  8032b8:	00000506 	br	8032d0 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  8032bc:	08031f80 	call	8031f8 <alt_get_errno>
  8032c0:	1007883a 	mov	r3,r2
  8032c4:	00801444 	movi	r2,81
  8032c8:	18800015 	stw	r2,0(r3)
    return -1;
  8032cc:	00bfffc4 	movi	r2,-1
  }
}
  8032d0:	e037883a 	mov	sp,fp
  8032d4:	dfc00117 	ldw	ra,4(sp)
  8032d8:	df000017 	ldw	fp,0(sp)
  8032dc:	dec00204 	addi	sp,sp,8
  8032e0:	f800283a 	ret

008032e4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8032e4:	defffe04 	addi	sp,sp,-8
  8032e8:	dfc00115 	stw	ra,4(sp)
  8032ec:	df000015 	stw	fp,0(sp)
  8032f0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8032f4:	d0a00917 	ldw	r2,-32732(gp)
  8032f8:	10000326 	beq	r2,zero,803308 <alt_get_errno+0x24>
  8032fc:	d0a00917 	ldw	r2,-32732(gp)
  803300:	103ee83a 	callr	r2
  803304:	00000106 	br	80330c <alt_get_errno+0x28>
  803308:	d0a74104 	addi	r2,gp,-25340
}
  80330c:	e037883a 	mov	sp,fp
  803310:	dfc00117 	ldw	ra,4(sp)
  803314:	df000017 	ldw	fp,0(sp)
  803318:	dec00204 	addi	sp,sp,8
  80331c:	f800283a 	ret

00803320 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
  803320:	deffed04 	addi	sp,sp,-76
  803324:	dfc01215 	stw	ra,72(sp)
  803328:	df001115 	stw	fp,68(sp)
  80332c:	df001104 	addi	fp,sp,68
  803330:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  803334:	e0bfff17 	ldw	r2,-4(fp)
  803338:	10000616 	blt	r2,zero,803354 <isatty+0x34>
  80333c:	e0bfff17 	ldw	r2,-4(fp)
  803340:	10c00324 	muli	r3,r2,12
  803344:	00802034 	movhi	r2,128
  803348:	109f0d04 	addi	r2,r2,31796
  80334c:	1885883a 	add	r2,r3,r2
  803350:	00000106 	br	803358 <isatty+0x38>
  803354:	0005883a 	mov	r2,zero
  803358:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
  80335c:	e0bfef17 	ldw	r2,-68(fp)
  803360:	10000e26 	beq	r2,zero,80339c <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
  803364:	e0bfef17 	ldw	r2,-68(fp)
  803368:	10800017 	ldw	r2,0(r2)
  80336c:	10800817 	ldw	r2,32(r2)
  803370:	1000021e 	bne	r2,zero,80337c <isatty+0x5c>
    {
      return 1;
  803374:	00800044 	movi	r2,1
  803378:	00000d06 	br	8033b0 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
  80337c:	e0bff004 	addi	r2,fp,-64
  803380:	100b883a 	mov	r5,r2
  803384:	e13fff17 	ldw	r4,-4(fp)
  803388:	08032340 	call	803234 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
  80338c:	e0bff117 	ldw	r2,-60(fp)
  803390:	10880020 	cmpeqi	r2,r2,8192
  803394:	10803fcc 	andi	r2,r2,255
  803398:	00000506 	br	8033b0 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  80339c:	08032e40 	call	8032e4 <alt_get_errno>
  8033a0:	1007883a 	mov	r3,r2
  8033a4:	00801444 	movi	r2,81
  8033a8:	18800015 	stw	r2,0(r3)
    return 0;
  8033ac:	0005883a 	mov	r2,zero
  }
}
  8033b0:	e037883a 	mov	sp,fp
  8033b4:	dfc00117 	ldw	ra,4(sp)
  8033b8:	df000017 	ldw	fp,0(sp)
  8033bc:	dec00204 	addi	sp,sp,8
  8033c0:	f800283a 	ret

008033c4 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  8033c4:	defffc04 	addi	sp,sp,-16
  8033c8:	df000315 	stw	fp,12(sp)
  8033cc:	df000304 	addi	fp,sp,12
  8033d0:	e13ffd15 	stw	r4,-12(fp)
  8033d4:	e17ffe15 	stw	r5,-8(fp)
  8033d8:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
  8033dc:	e0fffe17 	ldw	r3,-8(fp)
  8033e0:	e0bffd17 	ldw	r2,-12(fp)
  8033e4:	18800c26 	beq	r3,r2,803418 <alt_load_section+0x54>
  {
    while( to != end )
  8033e8:	00000806 	br	80340c <alt_load_section+0x48>
    {
      *to++ = *from++;
  8033ec:	e0bffe17 	ldw	r2,-8(fp)
  8033f0:	10c00104 	addi	r3,r2,4
  8033f4:	e0fffe15 	stw	r3,-8(fp)
  8033f8:	e0fffd17 	ldw	r3,-12(fp)
  8033fc:	19000104 	addi	r4,r3,4
  803400:	e13ffd15 	stw	r4,-12(fp)
  803404:	18c00017 	ldw	r3,0(r3)
  803408:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
  80340c:	e0fffe17 	ldw	r3,-8(fp)
  803410:	e0bfff17 	ldw	r2,-4(fp)
  803414:	18bff51e 	bne	r3,r2,8033ec <__alt_data_end+0xff8033ec>
    {
      *to++ = *from++;
    }
  }
}
  803418:	0001883a 	nop
  80341c:	e037883a 	mov	sp,fp
  803420:	df000017 	ldw	fp,0(sp)
  803424:	dec00104 	addi	sp,sp,4
  803428:	f800283a 	ret

0080342c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  80342c:	defffe04 	addi	sp,sp,-8
  803430:	dfc00115 	stw	ra,4(sp)
  803434:	df000015 	stw	fp,0(sp)
  803438:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
  80343c:	01802074 	movhi	r6,129
  803440:	31a42604 	addi	r6,r6,-28520
  803444:	01402034 	movhi	r5,128
  803448:	295cf804 	addi	r5,r5,29664
  80344c:	01002074 	movhi	r4,129
  803450:	21242604 	addi	r4,r4,-28520
  803454:	08033c40 	call	8033c4 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
  803458:	01802034 	movhi	r6,128
  80345c:	31809204 	addi	r6,r6,584
  803460:	01402034 	movhi	r5,128
  803464:	29400804 	addi	r5,r5,32
  803468:	01002034 	movhi	r4,128
  80346c:	21000804 	addi	r4,r4,32
  803470:	08033c40 	call	8033c4 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
  803474:	01802034 	movhi	r6,128
  803478:	319cf804 	addi	r6,r6,29664
  80347c:	01402034 	movhi	r5,128
  803480:	295c3304 	addi	r5,r5,28876
  803484:	01002034 	movhi	r4,128
  803488:	211c3304 	addi	r4,r4,28876
  80348c:	08033c40 	call	8033c4 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  803490:	0805f500 	call	805f50 <alt_dcache_flush_all>
  alt_icache_flush_all();
  803494:	08061380 	call	806138 <alt_icache_flush_all>
}
  803498:	0001883a 	nop
  80349c:	e037883a 	mov	sp,fp
  8034a0:	dfc00117 	ldw	ra,4(sp)
  8034a4:	df000017 	ldw	fp,0(sp)
  8034a8:	dec00204 	addi	sp,sp,8
  8034ac:	f800283a 	ret

008034b0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8034b0:	defffe04 	addi	sp,sp,-8
  8034b4:	dfc00115 	stw	ra,4(sp)
  8034b8:	df000015 	stw	fp,0(sp)
  8034bc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8034c0:	d0a00917 	ldw	r2,-32732(gp)
  8034c4:	10000326 	beq	r2,zero,8034d4 <alt_get_errno+0x24>
  8034c8:	d0a00917 	ldw	r2,-32732(gp)
  8034cc:	103ee83a 	callr	r2
  8034d0:	00000106 	br	8034d8 <alt_get_errno+0x28>
  8034d4:	d0a74104 	addi	r2,gp,-25340
}
  8034d8:	e037883a 	mov	sp,fp
  8034dc:	dfc00117 	ldw	ra,4(sp)
  8034e0:	df000017 	ldw	fp,0(sp)
  8034e4:	dec00204 	addi	sp,sp,8
  8034e8:	f800283a 	ret

008034ec <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
  8034ec:	defff904 	addi	sp,sp,-28
  8034f0:	dfc00615 	stw	ra,24(sp)
  8034f4:	df000515 	stw	fp,20(sp)
  8034f8:	df000504 	addi	fp,sp,20
  8034fc:	e13ffd15 	stw	r4,-12(fp)
  803500:	e17ffe15 	stw	r5,-8(fp)
  803504:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
  803508:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  80350c:	e0bffd17 	ldw	r2,-12(fp)
  803510:	10000616 	blt	r2,zero,80352c <lseek+0x40>
  803514:	e0bffd17 	ldw	r2,-12(fp)
  803518:	10c00324 	muli	r3,r2,12
  80351c:	00802034 	movhi	r2,128
  803520:	109f0d04 	addi	r2,r2,31796
  803524:	1885883a 	add	r2,r3,r2
  803528:	00000106 	br	803530 <lseek+0x44>
  80352c:	0005883a 	mov	r2,zero
  803530:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
  803534:	e0bffc17 	ldw	r2,-16(fp)
  803538:	10001026 	beq	r2,zero,80357c <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
  80353c:	e0bffc17 	ldw	r2,-16(fp)
  803540:	10800017 	ldw	r2,0(r2)
  803544:	10800717 	ldw	r2,28(r2)
  803548:	10000926 	beq	r2,zero,803570 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
  80354c:	e0bffc17 	ldw	r2,-16(fp)
  803550:	10800017 	ldw	r2,0(r2)
  803554:	10800717 	ldw	r2,28(r2)
  803558:	e1bfff17 	ldw	r6,-4(fp)
  80355c:	e17ffe17 	ldw	r5,-8(fp)
  803560:	e13ffc17 	ldw	r4,-16(fp)
  803564:	103ee83a 	callr	r2
  803568:	e0bffb15 	stw	r2,-20(fp)
  80356c:	00000506 	br	803584 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
  803570:	00bfde84 	movi	r2,-134
  803574:	e0bffb15 	stw	r2,-20(fp)
  803578:	00000206 	br	803584 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
  80357c:	00bfebc4 	movi	r2,-81
  803580:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
  803584:	e0bffb17 	ldw	r2,-20(fp)
  803588:	1000070e 	bge	r2,zero,8035a8 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
  80358c:	08034b00 	call	8034b0 <alt_get_errno>
  803590:	1007883a 	mov	r3,r2
  803594:	e0bffb17 	ldw	r2,-20(fp)
  803598:	0085c83a 	sub	r2,zero,r2
  80359c:	18800015 	stw	r2,0(r3)
    rc = -1;
  8035a0:	00bfffc4 	movi	r2,-1
  8035a4:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
  8035a8:	e0bffb17 	ldw	r2,-20(fp)
}
  8035ac:	e037883a 	mov	sp,fp
  8035b0:	dfc00117 	ldw	ra,4(sp)
  8035b4:	df000017 	ldw	fp,0(sp)
  8035b8:	dec00204 	addi	sp,sp,8
  8035bc:	f800283a 	ret

008035c0 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  8035c0:	defffd04 	addi	sp,sp,-12
  8035c4:	dfc00215 	stw	ra,8(sp)
  8035c8:	df000115 	stw	fp,4(sp)
  8035cc:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  8035d0:	0009883a 	mov	r4,zero
  8035d4:	0803a380 	call	803a38 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
  8035d8:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  8035dc:	0803a700 	call	803a70 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  8035e0:	01802034 	movhi	r6,128
  8035e4:	319c3d04 	addi	r6,r6,28916
  8035e8:	01402034 	movhi	r5,128
  8035ec:	295c3d04 	addi	r5,r5,28916
  8035f0:	01002034 	movhi	r4,128
  8035f4:	211c3d04 	addi	r4,r4,28916
  8035f8:	08062300 	call	806230 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  8035fc:	08060780 	call	806078 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  803600:	01002034 	movhi	r4,128
  803604:	21183604 	addi	r4,r4,24792
  803608:	0806d380 	call	806d38 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  80360c:	d0a74217 	ldw	r2,-25336(gp)
  803610:	d0e74317 	ldw	r3,-25332(gp)
  803614:	d1274417 	ldw	r4,-25328(gp)
  803618:	200d883a 	mov	r6,r4
  80361c:	180b883a 	mov	r5,r3
  803620:	1009883a 	mov	r4,r2
  803624:	08002940 	call	800294 <main>
  803628:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  80362c:	01000044 	movi	r4,1
  803630:	08030fc0 	call	8030fc <close>
  exit (result);
  803634:	e13fff17 	ldw	r4,-4(fp)
  803638:	0806d4c0 	call	806d4c <exit>

0080363c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
  80363c:	defffe04 	addi	sp,sp,-8
  803640:	df000115 	stw	fp,4(sp)
  803644:	df000104 	addi	fp,sp,4
  803648:	e13fff15 	stw	r4,-4(fp)
}
  80364c:	0001883a 	nop
  803650:	e037883a 	mov	sp,fp
  803654:	df000017 	ldw	fp,0(sp)
  803658:	dec00104 	addi	sp,sp,4
  80365c:	f800283a 	ret

00803660 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
  803660:	defffe04 	addi	sp,sp,-8
  803664:	df000115 	stw	fp,4(sp)
  803668:	df000104 	addi	fp,sp,4
  80366c:	e13fff15 	stw	r4,-4(fp)
}
  803670:	0001883a 	nop
  803674:	e037883a 	mov	sp,fp
  803678:	df000017 	ldw	fp,0(sp)
  80367c:	dec00104 	addi	sp,sp,4
  803680:	f800283a 	ret

00803684 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803684:	defffe04 	addi	sp,sp,-8
  803688:	dfc00115 	stw	ra,4(sp)
  80368c:	df000015 	stw	fp,0(sp)
  803690:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803694:	d0a00917 	ldw	r2,-32732(gp)
  803698:	10000326 	beq	r2,zero,8036a8 <alt_get_errno+0x24>
  80369c:	d0a00917 	ldw	r2,-32732(gp)
  8036a0:	103ee83a 	callr	r2
  8036a4:	00000106 	br	8036ac <alt_get_errno+0x28>
  8036a8:	d0a74104 	addi	r2,gp,-25340
}
  8036ac:	e037883a 	mov	sp,fp
  8036b0:	dfc00117 	ldw	ra,4(sp)
  8036b4:	df000017 	ldw	fp,0(sp)
  8036b8:	dec00204 	addi	sp,sp,8
  8036bc:	f800283a 	ret

008036c0 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
  8036c0:	defff904 	addi	sp,sp,-28
  8036c4:	dfc00615 	stw	ra,24(sp)
  8036c8:	df000515 	stw	fp,20(sp)
  8036cc:	df000504 	addi	fp,sp,20
  8036d0:	e13ffd15 	stw	r4,-12(fp)
  8036d4:	e17ffe15 	stw	r5,-8(fp)
  8036d8:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  8036dc:	e0bffd17 	ldw	r2,-12(fp)
  8036e0:	10000616 	blt	r2,zero,8036fc <read+0x3c>
  8036e4:	e0bffd17 	ldw	r2,-12(fp)
  8036e8:	10c00324 	muli	r3,r2,12
  8036ec:	00802034 	movhi	r2,128
  8036f0:	109f0d04 	addi	r2,r2,31796
  8036f4:	1885883a 	add	r2,r3,r2
  8036f8:	00000106 	br	803700 <read+0x40>
  8036fc:	0005883a 	mov	r2,zero
  803700:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  803704:	e0bffb17 	ldw	r2,-20(fp)
  803708:	10002226 	beq	r2,zero,803794 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  80370c:	e0bffb17 	ldw	r2,-20(fp)
  803710:	10800217 	ldw	r2,8(r2)
  803714:	108000cc 	andi	r2,r2,3
  803718:	10800060 	cmpeqi	r2,r2,1
  80371c:	1000181e 	bne	r2,zero,803780 <read+0xc0>
        (fd->dev->read))
  803720:	e0bffb17 	ldw	r2,-20(fp)
  803724:	10800017 	ldw	r2,0(r2)
  803728:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  80372c:	10001426 	beq	r2,zero,803780 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
  803730:	e0bffb17 	ldw	r2,-20(fp)
  803734:	10800017 	ldw	r2,0(r2)
  803738:	10800517 	ldw	r2,20(r2)
  80373c:	e0ffff17 	ldw	r3,-4(fp)
  803740:	180d883a 	mov	r6,r3
  803744:	e17ffe17 	ldw	r5,-8(fp)
  803748:	e13ffb17 	ldw	r4,-20(fp)
  80374c:	103ee83a 	callr	r2
  803750:	e0bffc15 	stw	r2,-16(fp)
  803754:	e0bffc17 	ldw	r2,-16(fp)
  803758:	1000070e 	bge	r2,zero,803778 <read+0xb8>
        {
          ALT_ERRNO = -rval;
  80375c:	08036840 	call	803684 <alt_get_errno>
  803760:	1007883a 	mov	r3,r2
  803764:	e0bffc17 	ldw	r2,-16(fp)
  803768:	0085c83a 	sub	r2,zero,r2
  80376c:	18800015 	stw	r2,0(r3)
          return -1;
  803770:	00bfffc4 	movi	r2,-1
  803774:	00000c06 	br	8037a8 <read+0xe8>
        }
        return rval;
  803778:	e0bffc17 	ldw	r2,-16(fp)
  80377c:	00000a06 	br	8037a8 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
  803780:	08036840 	call	803684 <alt_get_errno>
  803784:	1007883a 	mov	r3,r2
  803788:	00800344 	movi	r2,13
  80378c:	18800015 	stw	r2,0(r3)
  803790:	00000406 	br	8037a4 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
  803794:	08036840 	call	803684 <alt_get_errno>
  803798:	1007883a 	mov	r3,r2
  80379c:	00801444 	movi	r2,81
  8037a0:	18800015 	stw	r2,0(r3)
  }
  return -1;
  8037a4:	00bfffc4 	movi	r2,-1
}
  8037a8:	e037883a 	mov	sp,fp
  8037ac:	dfc00117 	ldw	ra,4(sp)
  8037b0:	df000017 	ldw	fp,0(sp)
  8037b4:	dec00204 	addi	sp,sp,8
  8037b8:	f800283a 	ret

008037bc <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  8037bc:	defffe04 	addi	sp,sp,-8
  8037c0:	df000115 	stw	fp,4(sp)
  8037c4:	df000104 	addi	fp,sp,4
  8037c8:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  8037cc:	e0bfff17 	ldw	r2,-4(fp)
  8037d0:	108000d0 	cmplti	r2,r2,3
  8037d4:	10000d1e 	bne	r2,zero,80380c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  8037d8:	00802034 	movhi	r2,128
  8037dc:	109f0d04 	addi	r2,r2,31796
  8037e0:	e0ffff17 	ldw	r3,-4(fp)
  8037e4:	18c00324 	muli	r3,r3,12
  8037e8:	10c5883a 	add	r2,r2,r3
  8037ec:	10800204 	addi	r2,r2,8
  8037f0:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  8037f4:	00802034 	movhi	r2,128
  8037f8:	109f0d04 	addi	r2,r2,31796
  8037fc:	e0ffff17 	ldw	r3,-4(fp)
  803800:	18c00324 	muli	r3,r3,12
  803804:	10c5883a 	add	r2,r2,r3
  803808:	10000015 	stw	zero,0(r2)
  }
}
  80380c:	0001883a 	nop
  803810:	e037883a 	mov	sp,fp
  803814:	df000017 	ldw	fp,0(sp)
  803818:	dec00104 	addi	sp,sp,4
  80381c:	f800283a 	ret

00803820 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
  803820:	defff904 	addi	sp,sp,-28
  803824:	df000615 	stw	fp,24(sp)
  803828:	df000604 	addi	fp,sp,24
  80382c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803830:	0005303a 	rdctl	r2,status
  803834:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803838:	e0fffe17 	ldw	r3,-8(fp)
  80383c:	00bfff84 	movi	r2,-2
  803840:	1884703a 	and	r2,r3,r2
  803844:	1001703a 	wrctl	status,r2
  
  return context;
  803848:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
  80384c:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
  803850:	d0a00a17 	ldw	r2,-32728(gp)
  803854:	10c000c4 	addi	r3,r2,3
  803858:	00bfff04 	movi	r2,-4
  80385c:	1884703a 	and	r2,r3,r2
  803860:	d0a00a15 	stw	r2,-32728(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
  803864:	d0e00a17 	ldw	r3,-32728(gp)
  803868:	e0bfff17 	ldw	r2,-4(fp)
  80386c:	1887883a 	add	r3,r3,r2
  803870:	00804034 	movhi	r2,256
  803874:	10800004 	addi	r2,r2,0
  803878:	10c0062e 	bgeu	r2,r3,803894 <sbrk+0x74>
  80387c:	e0bffb17 	ldw	r2,-20(fp)
  803880:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803884:	e0bffa17 	ldw	r2,-24(fp)
  803888:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  80388c:	00bfffc4 	movi	r2,-1
  803890:	00000b06 	br	8038c0 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
  803894:	d0a00a17 	ldw	r2,-32728(gp)
  803898:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
  80389c:	d0e00a17 	ldw	r3,-32728(gp)
  8038a0:	e0bfff17 	ldw	r2,-4(fp)
  8038a4:	1885883a 	add	r2,r3,r2
  8038a8:	d0a00a15 	stw	r2,-32728(gp)
  8038ac:	e0bffb17 	ldw	r2,-20(fp)
  8038b0:	e0bffc15 	stw	r2,-16(fp)
  8038b4:	e0bffc17 	ldw	r2,-16(fp)
  8038b8:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
  8038bc:	e0bffd17 	ldw	r2,-12(fp)
} 
  8038c0:	e037883a 	mov	sp,fp
  8038c4:	df000017 	ldw	fp,0(sp)
  8038c8:	dec00104 	addi	sp,sp,4
  8038cc:	f800283a 	ret

008038d0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8038d0:	defffe04 	addi	sp,sp,-8
  8038d4:	dfc00115 	stw	ra,4(sp)
  8038d8:	df000015 	stw	fp,0(sp)
  8038dc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8038e0:	d0a00917 	ldw	r2,-32732(gp)
  8038e4:	10000326 	beq	r2,zero,8038f4 <alt_get_errno+0x24>
  8038e8:	d0a00917 	ldw	r2,-32732(gp)
  8038ec:	103ee83a 	callr	r2
  8038f0:	00000106 	br	8038f8 <alt_get_errno+0x28>
  8038f4:	d0a74104 	addi	r2,gp,-25340
}
  8038f8:	e037883a 	mov	sp,fp
  8038fc:	dfc00117 	ldw	ra,4(sp)
  803900:	df000017 	ldw	fp,0(sp)
  803904:	dec00204 	addi	sp,sp,8
  803908:	f800283a 	ret

0080390c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
  80390c:	defff904 	addi	sp,sp,-28
  803910:	dfc00615 	stw	ra,24(sp)
  803914:	df000515 	stw	fp,20(sp)
  803918:	df000504 	addi	fp,sp,20
  80391c:	e13ffd15 	stw	r4,-12(fp)
  803920:	e17ffe15 	stw	r5,-8(fp)
  803924:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  803928:	e0bffd17 	ldw	r2,-12(fp)
  80392c:	10000616 	blt	r2,zero,803948 <write+0x3c>
  803930:	e0bffd17 	ldw	r2,-12(fp)
  803934:	10c00324 	muli	r3,r2,12
  803938:	00802034 	movhi	r2,128
  80393c:	109f0d04 	addi	r2,r2,31796
  803940:	1885883a 	add	r2,r3,r2
  803944:	00000106 	br	80394c <write+0x40>
  803948:	0005883a 	mov	r2,zero
  80394c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  803950:	e0bffb17 	ldw	r2,-20(fp)
  803954:	10002126 	beq	r2,zero,8039dc <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
  803958:	e0bffb17 	ldw	r2,-20(fp)
  80395c:	10800217 	ldw	r2,8(r2)
  803960:	108000cc 	andi	r2,r2,3
  803964:	10001826 	beq	r2,zero,8039c8 <write+0xbc>
  803968:	e0bffb17 	ldw	r2,-20(fp)
  80396c:	10800017 	ldw	r2,0(r2)
  803970:	10800617 	ldw	r2,24(r2)
  803974:	10001426 	beq	r2,zero,8039c8 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
  803978:	e0bffb17 	ldw	r2,-20(fp)
  80397c:	10800017 	ldw	r2,0(r2)
  803980:	10800617 	ldw	r2,24(r2)
  803984:	e0ffff17 	ldw	r3,-4(fp)
  803988:	180d883a 	mov	r6,r3
  80398c:	e17ffe17 	ldw	r5,-8(fp)
  803990:	e13ffb17 	ldw	r4,-20(fp)
  803994:	103ee83a 	callr	r2
  803998:	e0bffc15 	stw	r2,-16(fp)
  80399c:	e0bffc17 	ldw	r2,-16(fp)
  8039a0:	1000070e 	bge	r2,zero,8039c0 <write+0xb4>
      {
        ALT_ERRNO = -rval;
  8039a4:	08038d00 	call	8038d0 <alt_get_errno>
  8039a8:	1007883a 	mov	r3,r2
  8039ac:	e0bffc17 	ldw	r2,-16(fp)
  8039b0:	0085c83a 	sub	r2,zero,r2
  8039b4:	18800015 	stw	r2,0(r3)
        return -1;
  8039b8:	00bfffc4 	movi	r2,-1
  8039bc:	00000c06 	br	8039f0 <write+0xe4>
      }
      return rval;
  8039c0:	e0bffc17 	ldw	r2,-16(fp)
  8039c4:	00000a06 	br	8039f0 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
  8039c8:	08038d00 	call	8038d0 <alt_get_errno>
  8039cc:	1007883a 	mov	r3,r2
  8039d0:	00800344 	movi	r2,13
  8039d4:	18800015 	stw	r2,0(r3)
  8039d8:	00000406 	br	8039ec <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
  8039dc:	08038d00 	call	8038d0 <alt_get_errno>
  8039e0:	1007883a 	mov	r3,r2
  8039e4:	00801444 	movi	r2,81
  8039e8:	18800015 	stw	r2,0(r3)
  }
  return -1;
  8039ec:	00bfffc4 	movi	r2,-1
}
  8039f0:	e037883a 	mov	sp,fp
  8039f4:	dfc00117 	ldw	ra,4(sp)
  8039f8:	df000017 	ldw	fp,0(sp)
  8039fc:	dec00204 	addi	sp,sp,8
  803a00:	f800283a 	ret

00803a04 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  803a04:	defffd04 	addi	sp,sp,-12
  803a08:	dfc00215 	stw	ra,8(sp)
  803a0c:	df000115 	stw	fp,4(sp)
  803a10:	df000104 	addi	fp,sp,4
  803a14:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  803a18:	d1600604 	addi	r5,gp,-32744
  803a1c:	e13fff17 	ldw	r4,-4(fp)
  803a20:	0805fd40 	call	805fd4 <alt_dev_llist_insert>
}
  803a24:	e037883a 	mov	sp,fp
  803a28:	dfc00117 	ldw	ra,4(sp)
  803a2c:	df000017 	ldw	fp,0(sp)
  803a30:	dec00204 	addi	sp,sp,8
  803a34:	f800283a 	ret

00803a38 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  803a38:	defffd04 	addi	sp,sp,-12
  803a3c:	dfc00215 	stw	ra,8(sp)
  803a40:	df000115 	stw	fp,4(sp)
  803a44:	df000104 	addi	fp,sp,4
  803a48:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
  803a4c:	08068540 	call	806854 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  803a50:	00800044 	movi	r2,1
  803a54:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  803a58:	0001883a 	nop
  803a5c:	e037883a 	mov	sp,fp
  803a60:	dfc00117 	ldw	ra,4(sp)
  803a64:	df000017 	ldw	fp,0(sp)
  803a68:	dec00204 	addi	sp,sp,8
  803a6c:	f800283a 	ret

00803a70 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  803a70:	defffe04 	addi	sp,sp,-8
  803a74:	dfc00115 	stw	ra,4(sp)
  803a78:	df000015 	stw	fp,0(sp)
  803a7c:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYSTEM_TIMER, system_timer);
  803a80:	01c0fa04 	movi	r7,1000
  803a84:	01800104 	movi	r6,4
  803a88:	000b883a 	mov	r5,zero
  803a8c:	01004034 	movhi	r4,256
  803a90:	21042004 	addi	r4,r4,4224
  803a94:	08054dc0 	call	8054dc <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
  803a98:	000d883a 	mov	r6,zero
  803a9c:	000b883a 	mov	r5,zero
  803aa0:	01002034 	movhi	r4,128
  803aa4:	211f7704 	addi	r4,r4,32220
  803aa8:	0803c880 	call	803c88 <altera_avalon_jtag_uart_init>
  803aac:	01002034 	movhi	r4,128
  803ab0:	211f6d04 	addi	r4,r4,32180
  803ab4:	0803a040 	call	803a04 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD_DISPLAY, lcd_display);
  803ab8:	01002074 	movhi	r4,129
  803abc:	21238f04 	addi	r4,r4,-29124
  803ac0:	08052cc0 	call	8052cc <altera_avalon_lcd_16207_init>
  803ac4:	01002074 	movhi	r4,129
  803ac8:	21238504 	addi	r4,r4,-29164
  803acc:	0803a040 	call	803a04 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
  803ad0:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
  803ad4:	018000c4 	movi	r6,3
  803ad8:	000b883a 	mov	r5,zero
  803adc:	01002074 	movhi	r4,129
  803ae0:	2123d704 	addi	r4,r4,-28836
  803ae4:	08056600 	call	805660 <altera_avalon_uart_init>
  803ae8:	01002074 	movhi	r4,129
  803aec:	2123cd04 	addi	r4,r4,-28876
  803af0:	0803a040 	call	803a04 <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_AND_VIDEO_CONFIG_INIT ( AUDIO_I2C_CONFIG, audio_i2c_config);
  803af4:	01002074 	movhi	r4,129
  803af8:	2123fe04 	addi	r4,r4,-28680
  803afc:	0803a040 	call	803a04 <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_INIT ( AUDIO, Audio);
  803b00:	01002074 	movhi	r4,129
  803b04:	21240a04 	addi	r4,r4,-28632
  803b08:	0803a040 	call	803a04 <alt_dev_reg>
}
  803b0c:	0001883a 	nop
  803b10:	e037883a 	mov	sp,fp
  803b14:	dfc00117 	ldw	ra,4(sp)
  803b18:	df000017 	ldw	fp,0(sp)
  803b1c:	dec00204 	addi	sp,sp,8
  803b20:	f800283a 	ret

00803b24 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  803b24:	defffa04 	addi	sp,sp,-24
  803b28:	dfc00515 	stw	ra,20(sp)
  803b2c:	df000415 	stw	fp,16(sp)
  803b30:	df000404 	addi	fp,sp,16
  803b34:	e13ffd15 	stw	r4,-12(fp)
  803b38:	e17ffe15 	stw	r5,-8(fp)
  803b3c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  803b40:	e0bffd17 	ldw	r2,-12(fp)
  803b44:	10800017 	ldw	r2,0(r2)
  803b48:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  803b4c:	e0bffc17 	ldw	r2,-16(fp)
  803b50:	10c00a04 	addi	r3,r2,40
  803b54:	e0bffd17 	ldw	r2,-12(fp)
  803b58:	10800217 	ldw	r2,8(r2)
  803b5c:	100f883a 	mov	r7,r2
  803b60:	e1bfff17 	ldw	r6,-4(fp)
  803b64:	e17ffe17 	ldw	r5,-8(fp)
  803b68:	1809883a 	mov	r4,r3
  803b6c:	08041440 	call	804144 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  803b70:	e037883a 	mov	sp,fp
  803b74:	dfc00117 	ldw	ra,4(sp)
  803b78:	df000017 	ldw	fp,0(sp)
  803b7c:	dec00204 	addi	sp,sp,8
  803b80:	f800283a 	ret

00803b84 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  803b84:	defffa04 	addi	sp,sp,-24
  803b88:	dfc00515 	stw	ra,20(sp)
  803b8c:	df000415 	stw	fp,16(sp)
  803b90:	df000404 	addi	fp,sp,16
  803b94:	e13ffd15 	stw	r4,-12(fp)
  803b98:	e17ffe15 	stw	r5,-8(fp)
  803b9c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  803ba0:	e0bffd17 	ldw	r2,-12(fp)
  803ba4:	10800017 	ldw	r2,0(r2)
  803ba8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  803bac:	e0bffc17 	ldw	r2,-16(fp)
  803bb0:	10c00a04 	addi	r3,r2,40
  803bb4:	e0bffd17 	ldw	r2,-12(fp)
  803bb8:	10800217 	ldw	r2,8(r2)
  803bbc:	100f883a 	mov	r7,r2
  803bc0:	e1bfff17 	ldw	r6,-4(fp)
  803bc4:	e17ffe17 	ldw	r5,-8(fp)
  803bc8:	1809883a 	mov	r4,r3
  803bcc:	08043600 	call	804360 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  803bd0:	e037883a 	mov	sp,fp
  803bd4:	dfc00117 	ldw	ra,4(sp)
  803bd8:	df000017 	ldw	fp,0(sp)
  803bdc:	dec00204 	addi	sp,sp,8
  803be0:	f800283a 	ret

00803be4 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  803be4:	defffc04 	addi	sp,sp,-16
  803be8:	dfc00315 	stw	ra,12(sp)
  803bec:	df000215 	stw	fp,8(sp)
  803bf0:	df000204 	addi	fp,sp,8
  803bf4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  803bf8:	e0bfff17 	ldw	r2,-4(fp)
  803bfc:	10800017 	ldw	r2,0(r2)
  803c00:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  803c04:	e0bffe17 	ldw	r2,-8(fp)
  803c08:	10c00a04 	addi	r3,r2,40
  803c0c:	e0bfff17 	ldw	r2,-4(fp)
  803c10:	10800217 	ldw	r2,8(r2)
  803c14:	100b883a 	mov	r5,r2
  803c18:	1809883a 	mov	r4,r3
  803c1c:	0803fec0 	call	803fec <altera_avalon_jtag_uart_close>
}
  803c20:	e037883a 	mov	sp,fp
  803c24:	dfc00117 	ldw	ra,4(sp)
  803c28:	df000017 	ldw	fp,0(sp)
  803c2c:	dec00204 	addi	sp,sp,8
  803c30:	f800283a 	ret

00803c34 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  803c34:	defffa04 	addi	sp,sp,-24
  803c38:	dfc00515 	stw	ra,20(sp)
  803c3c:	df000415 	stw	fp,16(sp)
  803c40:	df000404 	addi	fp,sp,16
  803c44:	e13ffd15 	stw	r4,-12(fp)
  803c48:	e17ffe15 	stw	r5,-8(fp)
  803c4c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  803c50:	e0bffd17 	ldw	r2,-12(fp)
  803c54:	10800017 	ldw	r2,0(r2)
  803c58:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  803c5c:	e0bffc17 	ldw	r2,-16(fp)
  803c60:	10800a04 	addi	r2,r2,40
  803c64:	e1bfff17 	ldw	r6,-4(fp)
  803c68:	e17ffe17 	ldw	r5,-8(fp)
  803c6c:	1009883a 	mov	r4,r2
  803c70:	08040540 	call	804054 <altera_avalon_jtag_uart_ioctl>
}
  803c74:	e037883a 	mov	sp,fp
  803c78:	dfc00117 	ldw	ra,4(sp)
  803c7c:	df000017 	ldw	fp,0(sp)
  803c80:	dec00204 	addi	sp,sp,8
  803c84:	f800283a 	ret

00803c88 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  803c88:	defffb04 	addi	sp,sp,-20
  803c8c:	dfc00415 	stw	ra,16(sp)
  803c90:	df000315 	stw	fp,12(sp)
  803c94:	df000304 	addi	fp,sp,12
  803c98:	e13ffd15 	stw	r4,-12(fp)
  803c9c:	e17ffe15 	stw	r5,-8(fp)
  803ca0:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  803ca4:	e0bffd17 	ldw	r2,-12(fp)
  803ca8:	00c00044 	movi	r3,1
  803cac:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  803cb0:	e0bffd17 	ldw	r2,-12(fp)
  803cb4:	10800017 	ldw	r2,0(r2)
  803cb8:	10800104 	addi	r2,r2,4
  803cbc:	1007883a 	mov	r3,r2
  803cc0:	e0bffd17 	ldw	r2,-12(fp)
  803cc4:	10800817 	ldw	r2,32(r2)
  803cc8:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
  803ccc:	e0bfff17 	ldw	r2,-4(fp)
  803cd0:	01802034 	movhi	r6,128
  803cd4:	318f4f04 	addi	r6,r6,15676
  803cd8:	e17ffd17 	ldw	r5,-12(fp)
  803cdc:	1009883a 	mov	r4,r2
  803ce0:	08062ac0 	call	8062ac <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  803ce4:	e0bffd17 	ldw	r2,-12(fp)
  803ce8:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  803cec:	e0bffd17 	ldw	r2,-12(fp)
  803cf0:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  803cf4:	d0e74617 	ldw	r3,-25320(gp)
  803cf8:	e1fffd17 	ldw	r7,-12(fp)
  803cfc:	01802034 	movhi	r6,128
  803d00:	318fd304 	addi	r6,r6,16204
  803d04:	180b883a 	mov	r5,r3
  803d08:	1009883a 	mov	r4,r2
  803d0c:	0805e240 	call	805e24 <alt_alarm_start>
  803d10:	1000040e 	bge	r2,zero,803d24 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  803d14:	e0fffd17 	ldw	r3,-12(fp)
  803d18:	00a00034 	movhi	r2,32768
  803d1c:	10bfffc4 	addi	r2,r2,-1
  803d20:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  803d24:	0001883a 	nop
  803d28:	e037883a 	mov	sp,fp
  803d2c:	dfc00117 	ldw	ra,4(sp)
  803d30:	df000017 	ldw	fp,0(sp)
  803d34:	dec00204 	addi	sp,sp,8
  803d38:	f800283a 	ret

00803d3c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  803d3c:	defff704 	addi	sp,sp,-36
  803d40:	df000815 	stw	fp,32(sp)
  803d44:	df000804 	addi	fp,sp,32
  803d48:	e13ffe15 	stw	r4,-8(fp)
  803d4c:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  803d50:	e0bffe17 	ldw	r2,-8(fp)
  803d54:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
  803d58:	e0bffa17 	ldw	r2,-24(fp)
  803d5c:	10800017 	ldw	r2,0(r2)
  803d60:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  803d64:	e0bffb17 	ldw	r2,-20(fp)
  803d68:	10800104 	addi	r2,r2,4
  803d6c:	10800037 	ldwio	r2,0(r2)
  803d70:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  803d74:	e0bffc17 	ldw	r2,-16(fp)
  803d78:	1080c00c 	andi	r2,r2,768
  803d7c:	10006d26 	beq	r2,zero,803f34 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  803d80:	e0bffc17 	ldw	r2,-16(fp)
  803d84:	1080400c 	andi	r2,r2,256
  803d88:	10003526 	beq	r2,zero,803e60 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  803d8c:	00800074 	movhi	r2,1
  803d90:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  803d94:	e0bffa17 	ldw	r2,-24(fp)
  803d98:	10800a17 	ldw	r2,40(r2)
  803d9c:	10800044 	addi	r2,r2,1
  803da0:	1081ffcc 	andi	r2,r2,2047
  803da4:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
  803da8:	e0bffa17 	ldw	r2,-24(fp)
  803dac:	10c00b17 	ldw	r3,44(r2)
  803db0:	e0bffd17 	ldw	r2,-12(fp)
  803db4:	18801526 	beq	r3,r2,803e0c <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  803db8:	e0bffb17 	ldw	r2,-20(fp)
  803dbc:	10800037 	ldwio	r2,0(r2)
  803dc0:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  803dc4:	e0bff817 	ldw	r2,-32(fp)
  803dc8:	10a0000c 	andi	r2,r2,32768
  803dcc:	10001126 	beq	r2,zero,803e14 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  803dd0:	e0bffa17 	ldw	r2,-24(fp)
  803dd4:	10800a17 	ldw	r2,40(r2)
  803dd8:	e0fff817 	ldw	r3,-32(fp)
  803ddc:	1809883a 	mov	r4,r3
  803de0:	e0fffa17 	ldw	r3,-24(fp)
  803de4:	1885883a 	add	r2,r3,r2
  803de8:	10800e04 	addi	r2,r2,56
  803dec:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  803df0:	e0bffa17 	ldw	r2,-24(fp)
  803df4:	10800a17 	ldw	r2,40(r2)
  803df8:	10800044 	addi	r2,r2,1
  803dfc:	10c1ffcc 	andi	r3,r2,2047
  803e00:	e0bffa17 	ldw	r2,-24(fp)
  803e04:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  803e08:	003fe206 	br	803d94 <__alt_data_end+0xff803d94>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
  803e0c:	0001883a 	nop
  803e10:	00000106 	br	803e18 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
  803e14:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  803e18:	e0bff817 	ldw	r2,-32(fp)
  803e1c:	10bfffec 	andhi	r2,r2,65535
  803e20:	10000f26 	beq	r2,zero,803e60 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  803e24:	e0bffa17 	ldw	r2,-24(fp)
  803e28:	10c00817 	ldw	r3,32(r2)
  803e2c:	00bfff84 	movi	r2,-2
  803e30:	1886703a 	and	r3,r3,r2
  803e34:	e0bffa17 	ldw	r2,-24(fp)
  803e38:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  803e3c:	e0bffb17 	ldw	r2,-20(fp)
  803e40:	10800104 	addi	r2,r2,4
  803e44:	1007883a 	mov	r3,r2
  803e48:	e0bffa17 	ldw	r2,-24(fp)
  803e4c:	10800817 	ldw	r2,32(r2)
  803e50:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  803e54:	e0bffb17 	ldw	r2,-20(fp)
  803e58:	10800104 	addi	r2,r2,4
  803e5c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  803e60:	e0bffc17 	ldw	r2,-16(fp)
  803e64:	1080800c 	andi	r2,r2,512
  803e68:	103fbe26 	beq	r2,zero,803d64 <__alt_data_end+0xff803d64>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  803e6c:	e0bffc17 	ldw	r2,-16(fp)
  803e70:	1004d43a 	srli	r2,r2,16
  803e74:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  803e78:	00001406 	br	803ecc <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  803e7c:	e0bffb17 	ldw	r2,-20(fp)
  803e80:	e0fffa17 	ldw	r3,-24(fp)
  803e84:	18c00d17 	ldw	r3,52(r3)
  803e88:	e13ffa17 	ldw	r4,-24(fp)
  803e8c:	20c7883a 	add	r3,r4,r3
  803e90:	18c20e04 	addi	r3,r3,2104
  803e94:	18c00003 	ldbu	r3,0(r3)
  803e98:	18c03fcc 	andi	r3,r3,255
  803e9c:	18c0201c 	xori	r3,r3,128
  803ea0:	18ffe004 	addi	r3,r3,-128
  803ea4:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  803ea8:	e0bffa17 	ldw	r2,-24(fp)
  803eac:	10800d17 	ldw	r2,52(r2)
  803eb0:	10800044 	addi	r2,r2,1
  803eb4:	10c1ffcc 	andi	r3,r2,2047
  803eb8:	e0bffa17 	ldw	r2,-24(fp)
  803ebc:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  803ec0:	e0bff917 	ldw	r2,-28(fp)
  803ec4:	10bfffc4 	addi	r2,r2,-1
  803ec8:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  803ecc:	e0bff917 	ldw	r2,-28(fp)
  803ed0:	10000526 	beq	r2,zero,803ee8 <altera_avalon_jtag_uart_irq+0x1ac>
  803ed4:	e0bffa17 	ldw	r2,-24(fp)
  803ed8:	10c00d17 	ldw	r3,52(r2)
  803edc:	e0bffa17 	ldw	r2,-24(fp)
  803ee0:	10800c17 	ldw	r2,48(r2)
  803ee4:	18bfe51e 	bne	r3,r2,803e7c <__alt_data_end+0xff803e7c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  803ee8:	e0bff917 	ldw	r2,-28(fp)
  803eec:	103f9d26 	beq	r2,zero,803d64 <__alt_data_end+0xff803d64>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  803ef0:	e0bffa17 	ldw	r2,-24(fp)
  803ef4:	10c00817 	ldw	r3,32(r2)
  803ef8:	00bfff44 	movi	r2,-3
  803efc:	1886703a 	and	r3,r3,r2
  803f00:	e0bffa17 	ldw	r2,-24(fp)
  803f04:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  803f08:	e0bffa17 	ldw	r2,-24(fp)
  803f0c:	10800017 	ldw	r2,0(r2)
  803f10:	10800104 	addi	r2,r2,4
  803f14:	1007883a 	mov	r3,r2
  803f18:	e0bffa17 	ldw	r2,-24(fp)
  803f1c:	10800817 	ldw	r2,32(r2)
  803f20:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  803f24:	e0bffb17 	ldw	r2,-20(fp)
  803f28:	10800104 	addi	r2,r2,4
  803f2c:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  803f30:	003f8c06 	br	803d64 <__alt_data_end+0xff803d64>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
  803f34:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
  803f38:	0001883a 	nop
  803f3c:	e037883a 	mov	sp,fp
  803f40:	df000017 	ldw	fp,0(sp)
  803f44:	dec00104 	addi	sp,sp,4
  803f48:	f800283a 	ret

00803f4c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  803f4c:	defff804 	addi	sp,sp,-32
  803f50:	df000715 	stw	fp,28(sp)
  803f54:	df000704 	addi	fp,sp,28
  803f58:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  803f5c:	e0bffb17 	ldw	r2,-20(fp)
  803f60:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  803f64:	e0bff917 	ldw	r2,-28(fp)
  803f68:	10800017 	ldw	r2,0(r2)
  803f6c:	10800104 	addi	r2,r2,4
  803f70:	10800037 	ldwio	r2,0(r2)
  803f74:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  803f78:	e0bffa17 	ldw	r2,-24(fp)
  803f7c:	1081000c 	andi	r2,r2,1024
  803f80:	10000b26 	beq	r2,zero,803fb0 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  803f84:	e0bff917 	ldw	r2,-28(fp)
  803f88:	10800017 	ldw	r2,0(r2)
  803f8c:	10800104 	addi	r2,r2,4
  803f90:	1007883a 	mov	r3,r2
  803f94:	e0bff917 	ldw	r2,-28(fp)
  803f98:	10800817 	ldw	r2,32(r2)
  803f9c:	10810014 	ori	r2,r2,1024
  803fa0:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
  803fa4:	e0bff917 	ldw	r2,-28(fp)
  803fa8:	10000915 	stw	zero,36(r2)
  803fac:	00000a06 	br	803fd8 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  803fb0:	e0bff917 	ldw	r2,-28(fp)
  803fb4:	10c00917 	ldw	r3,36(r2)
  803fb8:	00a00034 	movhi	r2,32768
  803fbc:	10bfff04 	addi	r2,r2,-4
  803fc0:	10c00536 	bltu	r2,r3,803fd8 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
  803fc4:	e0bff917 	ldw	r2,-28(fp)
  803fc8:	10800917 	ldw	r2,36(r2)
  803fcc:	10c00044 	addi	r3,r2,1
  803fd0:	e0bff917 	ldw	r2,-28(fp)
  803fd4:	10c00915 	stw	r3,36(r2)
  803fd8:	d0a74617 	ldw	r2,-25320(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  803fdc:	e037883a 	mov	sp,fp
  803fe0:	df000017 	ldw	fp,0(sp)
  803fe4:	dec00104 	addi	sp,sp,4
  803fe8:	f800283a 	ret

00803fec <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  803fec:	defffd04 	addi	sp,sp,-12
  803ff0:	df000215 	stw	fp,8(sp)
  803ff4:	df000204 	addi	fp,sp,8
  803ff8:	e13ffe15 	stw	r4,-8(fp)
  803ffc:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  804000:	00000506 	br	804018 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  804004:	e0bfff17 	ldw	r2,-4(fp)
  804008:	1090000c 	andi	r2,r2,16384
  80400c:	10000226 	beq	r2,zero,804018 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
  804010:	00bffd44 	movi	r2,-11
  804014:	00000b06 	br	804044 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  804018:	e0bffe17 	ldw	r2,-8(fp)
  80401c:	10c00d17 	ldw	r3,52(r2)
  804020:	e0bffe17 	ldw	r2,-8(fp)
  804024:	10800c17 	ldw	r2,48(r2)
  804028:	18800526 	beq	r3,r2,804040 <altera_avalon_jtag_uart_close+0x54>
  80402c:	e0bffe17 	ldw	r2,-8(fp)
  804030:	10c00917 	ldw	r3,36(r2)
  804034:	e0bffe17 	ldw	r2,-8(fp)
  804038:	10800117 	ldw	r2,4(r2)
  80403c:	18bff136 	bltu	r3,r2,804004 <__alt_data_end+0xff804004>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  804040:	0005883a 	mov	r2,zero
}
  804044:	e037883a 	mov	sp,fp
  804048:	df000017 	ldw	fp,0(sp)
  80404c:	dec00104 	addi	sp,sp,4
  804050:	f800283a 	ret

00804054 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  804054:	defffa04 	addi	sp,sp,-24
  804058:	df000515 	stw	fp,20(sp)
  80405c:	df000504 	addi	fp,sp,20
  804060:	e13ffd15 	stw	r4,-12(fp)
  804064:	e17ffe15 	stw	r5,-8(fp)
  804068:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
  80406c:	00bff9c4 	movi	r2,-25
  804070:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
  804074:	e0bffe17 	ldw	r2,-8(fp)
  804078:	10da8060 	cmpeqi	r3,r2,27137
  80407c:	1800031e 	bne	r3,zero,80408c <altera_avalon_jtag_uart_ioctl+0x38>
  804080:	109a80a0 	cmpeqi	r2,r2,27138
  804084:	1000181e 	bne	r2,zero,8040e8 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
  804088:	00002906 	br	804130 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  80408c:	e0bffd17 	ldw	r2,-12(fp)
  804090:	10c00117 	ldw	r3,4(r2)
  804094:	00a00034 	movhi	r2,32768
  804098:	10bfffc4 	addi	r2,r2,-1
  80409c:	18802126 	beq	r3,r2,804124 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
  8040a0:	e0bfff17 	ldw	r2,-4(fp)
  8040a4:	10800017 	ldw	r2,0(r2)
  8040a8:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  8040ac:	e0bffc17 	ldw	r2,-16(fp)
  8040b0:	10800090 	cmplti	r2,r2,2
  8040b4:	1000061e 	bne	r2,zero,8040d0 <altera_avalon_jtag_uart_ioctl+0x7c>
  8040b8:	e0fffc17 	ldw	r3,-16(fp)
  8040bc:	00a00034 	movhi	r2,32768
  8040c0:	10bfffc4 	addi	r2,r2,-1
  8040c4:	18800226 	beq	r3,r2,8040d0 <altera_avalon_jtag_uart_ioctl+0x7c>
  8040c8:	e0bffc17 	ldw	r2,-16(fp)
  8040cc:	00000206 	br	8040d8 <altera_avalon_jtag_uart_ioctl+0x84>
  8040d0:	00a00034 	movhi	r2,32768
  8040d4:	10bfff84 	addi	r2,r2,-2
  8040d8:	e0fffd17 	ldw	r3,-12(fp)
  8040dc:	18800115 	stw	r2,4(r3)
      rc = 0;
  8040e0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  8040e4:	00000f06 	br	804124 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  8040e8:	e0bffd17 	ldw	r2,-12(fp)
  8040ec:	10c00117 	ldw	r3,4(r2)
  8040f0:	00a00034 	movhi	r2,32768
  8040f4:	10bfffc4 	addi	r2,r2,-1
  8040f8:	18800c26 	beq	r3,r2,80412c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  8040fc:	e0bffd17 	ldw	r2,-12(fp)
  804100:	10c00917 	ldw	r3,36(r2)
  804104:	e0bffd17 	ldw	r2,-12(fp)
  804108:	10800117 	ldw	r2,4(r2)
  80410c:	1885803a 	cmpltu	r2,r3,r2
  804110:	10c03fcc 	andi	r3,r2,255
  804114:	e0bfff17 	ldw	r2,-4(fp)
  804118:	10c00015 	stw	r3,0(r2)
      rc = 0;
  80411c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  804120:	00000206 	br	80412c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
  804124:	0001883a 	nop
  804128:	00000106 	br	804130 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
  80412c:	0001883a 	nop

  default:
    break;
  }

  return rc;
  804130:	e0bffb17 	ldw	r2,-20(fp)
}
  804134:	e037883a 	mov	sp,fp
  804138:	df000017 	ldw	fp,0(sp)
  80413c:	dec00104 	addi	sp,sp,4
  804140:	f800283a 	ret

00804144 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  804144:	defff304 	addi	sp,sp,-52
  804148:	dfc00c15 	stw	ra,48(sp)
  80414c:	df000b15 	stw	fp,44(sp)
  804150:	df000b04 	addi	fp,sp,44
  804154:	e13ffc15 	stw	r4,-16(fp)
  804158:	e17ffd15 	stw	r5,-12(fp)
  80415c:	e1bffe15 	stw	r6,-8(fp)
  804160:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
  804164:	e0bffd17 	ldw	r2,-12(fp)
  804168:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  80416c:	00004706 	br	80428c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  804170:	e0bffc17 	ldw	r2,-16(fp)
  804174:	10800a17 	ldw	r2,40(r2)
  804178:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  80417c:	e0bffc17 	ldw	r2,-16(fp)
  804180:	10800b17 	ldw	r2,44(r2)
  804184:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
  804188:	e0fff717 	ldw	r3,-36(fp)
  80418c:	e0bff817 	ldw	r2,-32(fp)
  804190:	18800536 	bltu	r3,r2,8041a8 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  804194:	e0fff717 	ldw	r3,-36(fp)
  804198:	e0bff817 	ldw	r2,-32(fp)
  80419c:	1885c83a 	sub	r2,r3,r2
  8041a0:	e0bff615 	stw	r2,-40(fp)
  8041a4:	00000406 	br	8041b8 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  8041a8:	00c20004 	movi	r3,2048
  8041ac:	e0bff817 	ldw	r2,-32(fp)
  8041b0:	1885c83a 	sub	r2,r3,r2
  8041b4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  8041b8:	e0bff617 	ldw	r2,-40(fp)
  8041bc:	10001e26 	beq	r2,zero,804238 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
  8041c0:	e0fffe17 	ldw	r3,-8(fp)
  8041c4:	e0bff617 	ldw	r2,-40(fp)
  8041c8:	1880022e 	bgeu	r3,r2,8041d4 <altera_avalon_jtag_uart_read+0x90>
        n = space;
  8041cc:	e0bffe17 	ldw	r2,-8(fp)
  8041d0:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  8041d4:	e0bffc17 	ldw	r2,-16(fp)
  8041d8:	10c00e04 	addi	r3,r2,56
  8041dc:	e0bff817 	ldw	r2,-32(fp)
  8041e0:	1885883a 	add	r2,r3,r2
  8041e4:	e1bff617 	ldw	r6,-40(fp)
  8041e8:	100b883a 	mov	r5,r2
  8041ec:	e13ff517 	ldw	r4,-44(fp)
  8041f0:	08017380 	call	801738 <memcpy>
      ptr   += n;
  8041f4:	e0fff517 	ldw	r3,-44(fp)
  8041f8:	e0bff617 	ldw	r2,-40(fp)
  8041fc:	1885883a 	add	r2,r3,r2
  804200:	e0bff515 	stw	r2,-44(fp)
      space -= n;
  804204:	e0fffe17 	ldw	r3,-8(fp)
  804208:	e0bff617 	ldw	r2,-40(fp)
  80420c:	1885c83a 	sub	r2,r3,r2
  804210:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  804214:	e0fff817 	ldw	r3,-32(fp)
  804218:	e0bff617 	ldw	r2,-40(fp)
  80421c:	1885883a 	add	r2,r3,r2
  804220:	10c1ffcc 	andi	r3,r2,2047
  804224:	e0bffc17 	ldw	r2,-16(fp)
  804228:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  80422c:	e0bffe17 	ldw	r2,-8(fp)
  804230:	00bfcf16 	blt	zero,r2,804170 <__alt_data_end+0xff804170>
  804234:	00000106 	br	80423c <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
  804238:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
  80423c:	e0fff517 	ldw	r3,-44(fp)
  804240:	e0bffd17 	ldw	r2,-12(fp)
  804244:	1880141e 	bne	r3,r2,804298 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  804248:	e0bfff17 	ldw	r2,-4(fp)
  80424c:	1090000c 	andi	r2,r2,16384
  804250:	1000131e 	bne	r2,zero,8042a0 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  804254:	0001883a 	nop
  804258:	e0bffc17 	ldw	r2,-16(fp)
  80425c:	10c00a17 	ldw	r3,40(r2)
  804260:	e0bff717 	ldw	r2,-36(fp)
  804264:	1880051e 	bne	r3,r2,80427c <altera_avalon_jtag_uart_read+0x138>
  804268:	e0bffc17 	ldw	r2,-16(fp)
  80426c:	10c00917 	ldw	r3,36(r2)
  804270:	e0bffc17 	ldw	r2,-16(fp)
  804274:	10800117 	ldw	r2,4(r2)
  804278:	18bff736 	bltu	r3,r2,804258 <__alt_data_end+0xff804258>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  80427c:	e0bffc17 	ldw	r2,-16(fp)
  804280:	10c00a17 	ldw	r3,40(r2)
  804284:	e0bff717 	ldw	r2,-36(fp)
  804288:	18800726 	beq	r3,r2,8042a8 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  80428c:	e0bffe17 	ldw	r2,-8(fp)
  804290:	00bfb716 	blt	zero,r2,804170 <__alt_data_end+0xff804170>
  804294:	00000506 	br	8042ac <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
  804298:	0001883a 	nop
  80429c:	00000306 	br	8042ac <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
  8042a0:	0001883a 	nop
  8042a4:	00000106 	br	8042ac <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
  8042a8:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  8042ac:	e0fff517 	ldw	r3,-44(fp)
  8042b0:	e0bffd17 	ldw	r2,-12(fp)
  8042b4:	18801826 	beq	r3,r2,804318 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8042b8:	0005303a 	rdctl	r2,status
  8042bc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8042c0:	e0fffb17 	ldw	r3,-20(fp)
  8042c4:	00bfff84 	movi	r2,-2
  8042c8:	1884703a 	and	r2,r3,r2
  8042cc:	1001703a 	wrctl	status,r2
  
  return context;
  8042d0:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  8042d4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  8042d8:	e0bffc17 	ldw	r2,-16(fp)
  8042dc:	10800817 	ldw	r2,32(r2)
  8042e0:	10c00054 	ori	r3,r2,1
  8042e4:	e0bffc17 	ldw	r2,-16(fp)
  8042e8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  8042ec:	e0bffc17 	ldw	r2,-16(fp)
  8042f0:	10800017 	ldw	r2,0(r2)
  8042f4:	10800104 	addi	r2,r2,4
  8042f8:	1007883a 	mov	r3,r2
  8042fc:	e0bffc17 	ldw	r2,-16(fp)
  804300:	10800817 	ldw	r2,32(r2)
  804304:	18800035 	stwio	r2,0(r3)
  804308:	e0bffa17 	ldw	r2,-24(fp)
  80430c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804310:	e0bff917 	ldw	r2,-28(fp)
  804314:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  804318:	e0fff517 	ldw	r3,-44(fp)
  80431c:	e0bffd17 	ldw	r2,-12(fp)
  804320:	18800426 	beq	r3,r2,804334 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
  804324:	e0fff517 	ldw	r3,-44(fp)
  804328:	e0bffd17 	ldw	r2,-12(fp)
  80432c:	1885c83a 	sub	r2,r3,r2
  804330:	00000606 	br	80434c <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
  804334:	e0bfff17 	ldw	r2,-4(fp)
  804338:	1090000c 	andi	r2,r2,16384
  80433c:	10000226 	beq	r2,zero,804348 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
  804340:	00bffd44 	movi	r2,-11
  804344:	00000106 	br	80434c <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
  804348:	00bffec4 	movi	r2,-5
}
  80434c:	e037883a 	mov	sp,fp
  804350:	dfc00117 	ldw	ra,4(sp)
  804354:	df000017 	ldw	fp,0(sp)
  804358:	dec00204 	addi	sp,sp,8
  80435c:	f800283a 	ret

00804360 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  804360:	defff304 	addi	sp,sp,-52
  804364:	dfc00c15 	stw	ra,48(sp)
  804368:	df000b15 	stw	fp,44(sp)
  80436c:	df000b04 	addi	fp,sp,44
  804370:	e13ffc15 	stw	r4,-16(fp)
  804374:	e17ffd15 	stw	r5,-12(fp)
  804378:	e1bffe15 	stw	r6,-8(fp)
  80437c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  804380:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  804384:	e0bffd17 	ldw	r2,-12(fp)
  804388:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  80438c:	00003706 	br	80446c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  804390:	e0bffc17 	ldw	r2,-16(fp)
  804394:	10800c17 	ldw	r2,48(r2)
  804398:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
  80439c:	e0bffc17 	ldw	r2,-16(fp)
  8043a0:	10800d17 	ldw	r2,52(r2)
  8043a4:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
  8043a8:	e0fff917 	ldw	r3,-28(fp)
  8043ac:	e0bff517 	ldw	r2,-44(fp)
  8043b0:	1880062e 	bgeu	r3,r2,8043cc <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  8043b4:	e0fff517 	ldw	r3,-44(fp)
  8043b8:	e0bff917 	ldw	r2,-28(fp)
  8043bc:	1885c83a 	sub	r2,r3,r2
  8043c0:	10bfffc4 	addi	r2,r2,-1
  8043c4:	e0bff615 	stw	r2,-40(fp)
  8043c8:	00000b06 	br	8043f8 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
  8043cc:	e0bff517 	ldw	r2,-44(fp)
  8043d0:	10000526 	beq	r2,zero,8043e8 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  8043d4:	00c20004 	movi	r3,2048
  8043d8:	e0bff917 	ldw	r2,-28(fp)
  8043dc:	1885c83a 	sub	r2,r3,r2
  8043e0:	e0bff615 	stw	r2,-40(fp)
  8043e4:	00000406 	br	8043f8 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  8043e8:	00c1ffc4 	movi	r3,2047
  8043ec:	e0bff917 	ldw	r2,-28(fp)
  8043f0:	1885c83a 	sub	r2,r3,r2
  8043f4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  8043f8:	e0bff617 	ldw	r2,-40(fp)
  8043fc:	10001e26 	beq	r2,zero,804478 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
  804400:	e0fffe17 	ldw	r3,-8(fp)
  804404:	e0bff617 	ldw	r2,-40(fp)
  804408:	1880022e 	bgeu	r3,r2,804414 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
  80440c:	e0bffe17 	ldw	r2,-8(fp)
  804410:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  804414:	e0bffc17 	ldw	r2,-16(fp)
  804418:	10c20e04 	addi	r3,r2,2104
  80441c:	e0bff917 	ldw	r2,-28(fp)
  804420:	1885883a 	add	r2,r3,r2
  804424:	e1bff617 	ldw	r6,-40(fp)
  804428:	e17ffd17 	ldw	r5,-12(fp)
  80442c:	1009883a 	mov	r4,r2
  804430:	08017380 	call	801738 <memcpy>
      ptr   += n;
  804434:	e0fffd17 	ldw	r3,-12(fp)
  804438:	e0bff617 	ldw	r2,-40(fp)
  80443c:	1885883a 	add	r2,r3,r2
  804440:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
  804444:	e0fffe17 	ldw	r3,-8(fp)
  804448:	e0bff617 	ldw	r2,-40(fp)
  80444c:	1885c83a 	sub	r2,r3,r2
  804450:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  804454:	e0fff917 	ldw	r3,-28(fp)
  804458:	e0bff617 	ldw	r2,-40(fp)
  80445c:	1885883a 	add	r2,r3,r2
  804460:	10c1ffcc 	andi	r3,r2,2047
  804464:	e0bffc17 	ldw	r2,-16(fp)
  804468:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  80446c:	e0bffe17 	ldw	r2,-8(fp)
  804470:	00bfc716 	blt	zero,r2,804390 <__alt_data_end+0xff804390>
  804474:	00000106 	br	80447c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
  804478:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80447c:	0005303a 	rdctl	r2,status
  804480:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804484:	e0fffb17 	ldw	r3,-20(fp)
  804488:	00bfff84 	movi	r2,-2
  80448c:	1884703a 	and	r2,r3,r2
  804490:	1001703a 	wrctl	status,r2
  
  return context;
  804494:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  804498:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  80449c:	e0bffc17 	ldw	r2,-16(fp)
  8044a0:	10800817 	ldw	r2,32(r2)
  8044a4:	10c00094 	ori	r3,r2,2
  8044a8:	e0bffc17 	ldw	r2,-16(fp)
  8044ac:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  8044b0:	e0bffc17 	ldw	r2,-16(fp)
  8044b4:	10800017 	ldw	r2,0(r2)
  8044b8:	10800104 	addi	r2,r2,4
  8044bc:	1007883a 	mov	r3,r2
  8044c0:	e0bffc17 	ldw	r2,-16(fp)
  8044c4:	10800817 	ldw	r2,32(r2)
  8044c8:	18800035 	stwio	r2,0(r3)
  8044cc:	e0bffa17 	ldw	r2,-24(fp)
  8044d0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8044d4:	e0bff817 	ldw	r2,-32(fp)
  8044d8:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  8044dc:	e0bffe17 	ldw	r2,-8(fp)
  8044e0:	0080100e 	bge	zero,r2,804524 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
  8044e4:	e0bfff17 	ldw	r2,-4(fp)
  8044e8:	1090000c 	andi	r2,r2,16384
  8044ec:	1000101e 	bne	r2,zero,804530 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  8044f0:	0001883a 	nop
  8044f4:	e0bffc17 	ldw	r2,-16(fp)
  8044f8:	10c00d17 	ldw	r3,52(r2)
  8044fc:	e0bff517 	ldw	r2,-44(fp)
  804500:	1880051e 	bne	r3,r2,804518 <altera_avalon_jtag_uart_write+0x1b8>
  804504:	e0bffc17 	ldw	r2,-16(fp)
  804508:	10c00917 	ldw	r3,36(r2)
  80450c:	e0bffc17 	ldw	r2,-16(fp)
  804510:	10800117 	ldw	r2,4(r2)
  804514:	18bff736 	bltu	r3,r2,8044f4 <__alt_data_end+0xff8044f4>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
  804518:	e0bffc17 	ldw	r2,-16(fp)
  80451c:	10800917 	ldw	r2,36(r2)
  804520:	1000051e 	bne	r2,zero,804538 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
  804524:	e0bffe17 	ldw	r2,-8(fp)
  804528:	00bfd016 	blt	zero,r2,80446c <__alt_data_end+0xff80446c>
  80452c:	00000306 	br	80453c <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
  804530:	0001883a 	nop
  804534:	00000106 	br	80453c <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
  804538:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  80453c:	e0fffd17 	ldw	r3,-12(fp)
  804540:	e0bff717 	ldw	r2,-36(fp)
  804544:	18800426 	beq	r3,r2,804558 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
  804548:	e0fffd17 	ldw	r3,-12(fp)
  80454c:	e0bff717 	ldw	r2,-36(fp)
  804550:	1885c83a 	sub	r2,r3,r2
  804554:	00000606 	br	804570 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
  804558:	e0bfff17 	ldw	r2,-4(fp)
  80455c:	1090000c 	andi	r2,r2,16384
  804560:	10000226 	beq	r2,zero,80456c <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
  804564:	00bffd44 	movi	r2,-11
  804568:	00000106 	br	804570 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
  80456c:	00bffec4 	movi	r2,-5
}
  804570:	e037883a 	mov	sp,fp
  804574:	dfc00117 	ldw	ra,4(sp)
  804578:	df000017 	ldw	fp,0(sp)
  80457c:	dec00204 	addi	sp,sp,8
  804580:	f800283a 	ret

00804584 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  804584:	defffa04 	addi	sp,sp,-24
  804588:	dfc00515 	stw	ra,20(sp)
  80458c:	df000415 	stw	fp,16(sp)
  804590:	df000404 	addi	fp,sp,16
  804594:	e13ffe15 	stw	r4,-8(fp)
  804598:	2805883a 	mov	r2,r5
  80459c:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  8045a0:	e0bffe17 	ldw	r2,-8(fp)
  8045a4:	10800017 	ldw	r2,0(r2)
  8045a8:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  8045ac:	008003f4 	movhi	r2,15
  8045b0:	10909004 	addi	r2,r2,16960
  8045b4:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  8045b8:	e0bffe17 	ldw	r2,-8(fp)
  8045bc:	10800803 	ldbu	r2,32(r2)
  8045c0:	10803fcc 	andi	r2,r2,255
  8045c4:	1080201c 	xori	r2,r2,128
  8045c8:	10bfe004 	addi	r2,r2,-128
  8045cc:	1000151e 	bne	r2,zero,804624 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8045d0:	00000906 	br	8045f8 <lcd_write_command+0x74>
    if (--i == 0)
  8045d4:	e0bffc17 	ldw	r2,-16(fp)
  8045d8:	10bfffc4 	addi	r2,r2,-1
  8045dc:	e0bffc15 	stw	r2,-16(fp)
  8045e0:	e0bffc17 	ldw	r2,-16(fp)
  8045e4:	1000041e 	bne	r2,zero,8045f8 <lcd_write_command+0x74>
    {
      sp->broken = 1;
  8045e8:	e0bffe17 	ldw	r2,-8(fp)
  8045ec:	00c00044 	movi	r3,1
  8045f0:	10c00805 	stb	r3,32(r2)
      return;
  8045f4:	00000c06 	br	804628 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8045f8:	e0bffd17 	ldw	r2,-12(fp)
  8045fc:	10800104 	addi	r2,r2,4
  804600:	10800037 	ldwio	r2,0(r2)
  804604:	1080200c 	andi	r2,r2,128
  804608:	103ff21e 	bne	r2,zero,8045d4 <__alt_data_end+0xff8045d4>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  80460c:	01001904 	movi	r4,100
  804610:	08068240 	call	806824 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
  804614:	e0bffd17 	ldw	r2,-12(fp)
  804618:	e0ffff03 	ldbu	r3,-4(fp)
  80461c:	10c00035 	stwio	r3,0(r2)
  804620:	00000106 	br	804628 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
  804624:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
  804628:	e037883a 	mov	sp,fp
  80462c:	dfc00117 	ldw	ra,4(sp)
  804630:	df000017 	ldw	fp,0(sp)
  804634:	dec00204 	addi	sp,sp,8
  804638:	f800283a 	ret

0080463c <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  80463c:	defffa04 	addi	sp,sp,-24
  804640:	dfc00515 	stw	ra,20(sp)
  804644:	df000415 	stw	fp,16(sp)
  804648:	df000404 	addi	fp,sp,16
  80464c:	e13ffe15 	stw	r4,-8(fp)
  804650:	2805883a 	mov	r2,r5
  804654:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  804658:	e0bffe17 	ldw	r2,-8(fp)
  80465c:	10800017 	ldw	r2,0(r2)
  804660:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  804664:	008003f4 	movhi	r2,15
  804668:	10909004 	addi	r2,r2,16960
  80466c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  804670:	e0bffe17 	ldw	r2,-8(fp)
  804674:	10800803 	ldbu	r2,32(r2)
  804678:	10803fcc 	andi	r2,r2,255
  80467c:	1080201c 	xori	r2,r2,128
  804680:	10bfe004 	addi	r2,r2,-128
  804684:	10001d1e 	bne	r2,zero,8046fc <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  804688:	00000906 	br	8046b0 <lcd_write_data+0x74>
    if (--i == 0)
  80468c:	e0bffc17 	ldw	r2,-16(fp)
  804690:	10bfffc4 	addi	r2,r2,-1
  804694:	e0bffc15 	stw	r2,-16(fp)
  804698:	e0bffc17 	ldw	r2,-16(fp)
  80469c:	1000041e 	bne	r2,zero,8046b0 <lcd_write_data+0x74>
    {
      sp->broken = 1;
  8046a0:	e0bffe17 	ldw	r2,-8(fp)
  8046a4:	00c00044 	movi	r3,1
  8046a8:	10c00805 	stb	r3,32(r2)
      return;
  8046ac:	00001406 	br	804700 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8046b0:	e0bffd17 	ldw	r2,-12(fp)
  8046b4:	10800104 	addi	r2,r2,4
  8046b8:	10800037 	ldwio	r2,0(r2)
  8046bc:	1080200c 	andi	r2,r2,128
  8046c0:	103ff21e 	bne	r2,zero,80468c <__alt_data_end+0xff80468c>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  8046c4:	01001904 	movi	r4,100
  8046c8:	08068240 	call	806824 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
  8046cc:	e0bffd17 	ldw	r2,-12(fp)
  8046d0:	10800204 	addi	r2,r2,8
  8046d4:	1007883a 	mov	r3,r2
  8046d8:	e0bfff03 	ldbu	r2,-4(fp)
  8046dc:	18800035 	stwio	r2,0(r3)

  sp->address++;
  8046e0:	e0bffe17 	ldw	r2,-8(fp)
  8046e4:	108008c3 	ldbu	r2,35(r2)
  8046e8:	10800044 	addi	r2,r2,1
  8046ec:	1007883a 	mov	r3,r2
  8046f0:	e0bffe17 	ldw	r2,-8(fp)
  8046f4:	10c008c5 	stb	r3,35(r2)
  8046f8:	00000106 	br	804700 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
  8046fc:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
  804700:	e037883a 	mov	sp,fp
  804704:	dfc00117 	ldw	ra,4(sp)
  804708:	df000017 	ldw	fp,0(sp)
  80470c:	dec00204 	addi	sp,sp,8
  804710:	f800283a 	ret

00804714 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  804714:	defffc04 	addi	sp,sp,-16
  804718:	dfc00315 	stw	ra,12(sp)
  80471c:	df000215 	stw	fp,8(sp)
  804720:	df000204 	addi	fp,sp,8
  804724:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
  804728:	01400044 	movi	r5,1
  80472c:	e13fff17 	ldw	r4,-4(fp)
  804730:	08045840 	call	804584 <lcd_write_command>

  sp->x = 0;
  804734:	e0bfff17 	ldw	r2,-4(fp)
  804738:	10000845 	stb	zero,33(r2)
  sp->y = 0;
  80473c:	e0bfff17 	ldw	r2,-4(fp)
  804740:	10000885 	stb	zero,34(r2)
  sp->address = 0;
  804744:	e0bfff17 	ldw	r2,-4(fp)
  804748:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80474c:	e03ffe15 	stw	zero,-8(fp)
  804750:	00001b06 	br	8047c0 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
  804754:	e0bffe17 	ldw	r2,-8(fp)
  804758:	108018e4 	muli	r2,r2,99
  80475c:	10801004 	addi	r2,r2,64
  804760:	e0ffff17 	ldw	r3,-4(fp)
  804764:	1885883a 	add	r2,r3,r2
  804768:	01801444 	movi	r6,81
  80476c:	01400804 	movi	r5,32
  804770:	1009883a 	mov	r4,r2
  804774:	08019dc0 	call	8019dc <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
  804778:	e0bffe17 	ldw	r2,-8(fp)
  80477c:	108018e4 	muli	r2,r2,99
  804780:	10800c04 	addi	r2,r2,48
  804784:	e0ffff17 	ldw	r3,-4(fp)
  804788:	1885883a 	add	r2,r3,r2
  80478c:	01800404 	movi	r6,16
  804790:	01400804 	movi	r5,32
  804794:	1009883a 	mov	r4,r2
  804798:	08019dc0 	call	8019dc <memset>
    sp->line[y].width = 0;
  80479c:	e0ffff17 	ldw	r3,-4(fp)
  8047a0:	e0bffe17 	ldw	r2,-8(fp)
  8047a4:	108018e4 	muli	r2,r2,99
  8047a8:	1885883a 	add	r2,r3,r2
  8047ac:	10802444 	addi	r2,r2,145
  8047b0:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8047b4:	e0bffe17 	ldw	r2,-8(fp)
  8047b8:	10800044 	addi	r2,r2,1
  8047bc:	e0bffe15 	stw	r2,-8(fp)
  8047c0:	e0bffe17 	ldw	r2,-8(fp)
  8047c4:	10800090 	cmplti	r2,r2,2
  8047c8:	103fe21e 	bne	r2,zero,804754 <__alt_data_end+0xff804754>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
  8047cc:	0001883a 	nop
  8047d0:	e037883a 	mov	sp,fp
  8047d4:	dfc00117 	ldw	ra,4(sp)
  8047d8:	df000017 	ldw	fp,0(sp)
  8047dc:	dec00204 	addi	sp,sp,8
  8047e0:	f800283a 	ret

008047e4 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
  8047e4:	defff704 	addi	sp,sp,-36
  8047e8:	dfc00815 	stw	ra,32(sp)
  8047ec:	df000715 	stw	fp,28(sp)
  8047f0:	df000704 	addi	fp,sp,28
  8047f4:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
  8047f8:	e0bfff17 	ldw	r2,-4(fp)
  8047fc:	10800943 	ldbu	r2,37(r2)
  804800:	10803fcc 	andi	r2,r2,255
  804804:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  804808:	e03ff915 	stw	zero,-28(fp)
  80480c:	00006706 	br	8049ac <lcd_repaint_screen+0x1c8>
  {
    int width  = sp->line[y].width;
  804810:	e0ffff17 	ldw	r3,-4(fp)
  804814:	e0bff917 	ldw	r2,-28(fp)
  804818:	108018e4 	muli	r2,r2,99
  80481c:	1885883a 	add	r2,r3,r2
  804820:	10802444 	addi	r2,r2,145
  804824:	10800003 	ldbu	r2,0(r2)
  804828:	10803fcc 	andi	r2,r2,255
  80482c:	1080201c 	xori	r2,r2,128
  804830:	10bfe004 	addi	r2,r2,-128
  804834:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
  804838:	e0ffff17 	ldw	r3,-4(fp)
  80483c:	e0bff917 	ldw	r2,-28(fp)
  804840:	108018e4 	muli	r2,r2,99
  804844:	1885883a 	add	r2,r3,r2
  804848:	10802484 	addi	r2,r2,146
  80484c:	10800003 	ldbu	r2,0(r2)
  804850:	10c03fcc 	andi	r3,r2,255
  804854:	e0bffc17 	ldw	r2,-16(fp)
  804858:	1885383a 	mul	r2,r3,r2
  80485c:	1005d23a 	srai	r2,r2,8
  804860:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
  804864:	e0fffb17 	ldw	r3,-20(fp)
  804868:	e0bffd17 	ldw	r2,-12(fp)
  80486c:	18800116 	blt	r3,r2,804874 <lcd_repaint_screen+0x90>
      offset = 0;
  804870:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  804874:	e03ffa15 	stw	zero,-24(fp)
  804878:	00004606 	br	804994 <lcd_repaint_screen+0x1b0>
    {
      char c = sp->line[y].data[(x + offset) % width];
  80487c:	e0fffa17 	ldw	r3,-24(fp)
  804880:	e0bffb17 	ldw	r2,-20(fp)
  804884:	1885883a 	add	r2,r3,r2
  804888:	e17ffd17 	ldw	r5,-12(fp)
  80488c:	1009883a 	mov	r4,r2
  804890:	0802f900 	call	802f90 <__modsi3>
  804894:	1009883a 	mov	r4,r2
  804898:	e0ffff17 	ldw	r3,-4(fp)
  80489c:	e0bff917 	ldw	r2,-28(fp)
  8048a0:	108018e4 	muli	r2,r2,99
  8048a4:	1885883a 	add	r2,r3,r2
  8048a8:	1105883a 	add	r2,r2,r4
  8048ac:	10801004 	addi	r2,r2,64
  8048b0:	10800003 	ldbu	r2,0(r2)
  8048b4:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
  8048b8:	e0ffff17 	ldw	r3,-4(fp)
  8048bc:	e0bff917 	ldw	r2,-28(fp)
  8048c0:	108018e4 	muli	r2,r2,99
  8048c4:	1887883a 	add	r3,r3,r2
  8048c8:	e0bffa17 	ldw	r2,-24(fp)
  8048cc:	1885883a 	add	r2,r3,r2
  8048d0:	10800c04 	addi	r2,r2,48
  8048d4:	10800003 	ldbu	r2,0(r2)
  8048d8:	10c03fcc 	andi	r3,r2,255
  8048dc:	18c0201c 	xori	r3,r3,128
  8048e0:	18ffe004 	addi	r3,r3,-128
  8048e4:	e0bffe07 	ldb	r2,-8(fp)
  8048e8:	18802726 	beq	r3,r2,804988 <lcd_repaint_screen+0x1a4>
      {
        unsigned char address = x + colstart[y];
  8048ec:	e0fff917 	ldw	r3,-28(fp)
  8048f0:	d0a00b04 	addi	r2,gp,-32724
  8048f4:	1885883a 	add	r2,r3,r2
  8048f8:	10800003 	ldbu	r2,0(r2)
  8048fc:	1007883a 	mov	r3,r2
  804900:	e0bffa17 	ldw	r2,-24(fp)
  804904:	1885883a 	add	r2,r3,r2
  804908:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
  80490c:	e0fffe43 	ldbu	r3,-7(fp)
  804910:	e0bfff17 	ldw	r2,-4(fp)
  804914:	108008c3 	ldbu	r2,35(r2)
  804918:	10803fcc 	andi	r2,r2,255
  80491c:	1080201c 	xori	r2,r2,128
  804920:	10bfe004 	addi	r2,r2,-128
  804924:	18800a26 	beq	r3,r2,804950 <lcd_repaint_screen+0x16c>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
  804928:	e0fffe43 	ldbu	r3,-7(fp)
  80492c:	00bfe004 	movi	r2,-128
  804930:	1884b03a 	or	r2,r3,r2
  804934:	10803fcc 	andi	r2,r2,255
  804938:	100b883a 	mov	r5,r2
  80493c:	e13fff17 	ldw	r4,-4(fp)
  804940:	08045840 	call	804584 <lcd_write_command>
          sp->address = address;
  804944:	e0fffe43 	ldbu	r3,-7(fp)
  804948:	e0bfff17 	ldw	r2,-4(fp)
  80494c:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
  804950:	e0bffe03 	ldbu	r2,-8(fp)
  804954:	10803fcc 	andi	r2,r2,255
  804958:	100b883a 	mov	r5,r2
  80495c:	e13fff17 	ldw	r4,-4(fp)
  804960:	080463c0 	call	80463c <lcd_write_data>
        sp->line[y].visible[x] = c;
  804964:	e0ffff17 	ldw	r3,-4(fp)
  804968:	e0bff917 	ldw	r2,-28(fp)
  80496c:	108018e4 	muli	r2,r2,99
  804970:	1887883a 	add	r3,r3,r2
  804974:	e0bffa17 	ldw	r2,-24(fp)
  804978:	1885883a 	add	r2,r3,r2
  80497c:	10800c04 	addi	r2,r2,48
  804980:	e0fffe03 	ldbu	r3,-8(fp)
  804984:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  804988:	e0bffa17 	ldw	r2,-24(fp)
  80498c:	10800044 	addi	r2,r2,1
  804990:	e0bffa15 	stw	r2,-24(fp)
  804994:	e0bffa17 	ldw	r2,-24(fp)
  804998:	10800410 	cmplti	r2,r2,16
  80499c:	103fb71e 	bne	r2,zero,80487c <__alt_data_end+0xff80487c>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8049a0:	e0bff917 	ldw	r2,-28(fp)
  8049a4:	10800044 	addi	r2,r2,1
  8049a8:	e0bff915 	stw	r2,-28(fp)
  8049ac:	e0bff917 	ldw	r2,-28(fp)
  8049b0:	10800090 	cmplti	r2,r2,2
  8049b4:	103f961e 	bne	r2,zero,804810 <__alt_data_end+0xff804810>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
  8049b8:	0001883a 	nop
  8049bc:	e037883a 	mov	sp,fp
  8049c0:	dfc00117 	ldw	ra,4(sp)
  8049c4:	df000017 	ldw	fp,0(sp)
  8049c8:	dec00204 	addi	sp,sp,8
  8049cc:	f800283a 	ret

008049d0 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  8049d0:	defffc04 	addi	sp,sp,-16
  8049d4:	dfc00315 	stw	ra,12(sp)
  8049d8:	df000215 	stw	fp,8(sp)
  8049dc:	df000204 	addi	fp,sp,8
  8049e0:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8049e4:	e03ffe15 	stw	zero,-8(fp)
  8049e8:	00001d06 	br	804a60 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
  8049ec:	e0bffe17 	ldw	r2,-8(fp)
  8049f0:	00800f16 	blt	zero,r2,804a30 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
  8049f4:	e0bffe17 	ldw	r2,-8(fp)
  8049f8:	108018e4 	muli	r2,r2,99
  8049fc:	10801004 	addi	r2,r2,64
  804a00:	e0ffff17 	ldw	r3,-4(fp)
  804a04:	1889883a 	add	r4,r3,r2
  804a08:	e0bffe17 	ldw	r2,-8(fp)
  804a0c:	10800044 	addi	r2,r2,1
  804a10:	108018e4 	muli	r2,r2,99
  804a14:	10801004 	addi	r2,r2,64
  804a18:	e0ffff17 	ldw	r3,-4(fp)
  804a1c:	1885883a 	add	r2,r3,r2
  804a20:	01801404 	movi	r6,80
  804a24:	100b883a 	mov	r5,r2
  804a28:	08017380 	call	801738 <memcpy>
  804a2c:	00000906 	br	804a54 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  804a30:	e0bffe17 	ldw	r2,-8(fp)
  804a34:	108018e4 	muli	r2,r2,99
  804a38:	10801004 	addi	r2,r2,64
  804a3c:	e0ffff17 	ldw	r3,-4(fp)
  804a40:	1885883a 	add	r2,r3,r2
  804a44:	01801404 	movi	r6,80
  804a48:	01400804 	movi	r5,32
  804a4c:	1009883a 	mov	r4,r2
  804a50:	08019dc0 	call	8019dc <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  804a54:	e0bffe17 	ldw	r2,-8(fp)
  804a58:	10800044 	addi	r2,r2,1
  804a5c:	e0bffe15 	stw	r2,-8(fp)
  804a60:	e0bffe17 	ldw	r2,-8(fp)
  804a64:	10800090 	cmplti	r2,r2,2
  804a68:	103fe01e 	bne	r2,zero,8049ec <__alt_data_end+0xff8049ec>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
  804a6c:	e0bfff17 	ldw	r2,-4(fp)
  804a70:	10800883 	ldbu	r2,34(r2)
  804a74:	10bfffc4 	addi	r2,r2,-1
  804a78:	1007883a 	mov	r3,r2
  804a7c:	e0bfff17 	ldw	r2,-4(fp)
  804a80:	10c00885 	stb	r3,34(r2)
}
  804a84:	0001883a 	nop
  804a88:	e037883a 	mov	sp,fp
  804a8c:	dfc00117 	ldw	ra,4(sp)
  804a90:	df000017 	ldw	fp,0(sp)
  804a94:	dec00204 	addi	sp,sp,8
  804a98:	f800283a 	ret

00804a9c <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  804a9c:	defff904 	addi	sp,sp,-28
  804aa0:	dfc00615 	stw	ra,24(sp)
  804aa4:	df000515 	stw	fp,20(sp)
  804aa8:	df000504 	addi	fp,sp,20
  804aac:	e13ffe15 	stw	r4,-8(fp)
  804ab0:	2805883a 	mov	r2,r5
  804ab4:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
  804ab8:	e03ffb15 	stw	zero,-20(fp)
  804abc:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
  804ac0:	e0bffe17 	ldw	r2,-8(fp)
  804ac4:	10800a03 	ldbu	r2,40(r2)
  804ac8:	10803fcc 	andi	r2,r2,255
  804acc:	1080201c 	xori	r2,r2,128
  804ad0:	10bfe004 	addi	r2,r2,-128
  804ad4:	108016d8 	cmpnei	r2,r2,91
  804ad8:	1000411e 	bne	r2,zero,804be0 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
  804adc:	e0bffe17 	ldw	r2,-8(fp)
  804ae0:	10800a04 	addi	r2,r2,40
  804ae4:	10800044 	addi	r2,r2,1
  804ae8:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
  804aec:	00000c06 	br	804b20 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
  804af0:	e0bffb17 	ldw	r2,-20(fp)
  804af4:	10c002a4 	muli	r3,r2,10
  804af8:	e0bffd17 	ldw	r2,-12(fp)
  804afc:	11000044 	addi	r4,r2,1
  804b00:	e13ffd15 	stw	r4,-12(fp)
  804b04:	10800003 	ldbu	r2,0(r2)
  804b08:	10803fcc 	andi	r2,r2,255
  804b0c:	1080201c 	xori	r2,r2,128
  804b10:	10bfe004 	addi	r2,r2,-128
  804b14:	10bff404 	addi	r2,r2,-48
  804b18:	1885883a 	add	r2,r3,r2
  804b1c:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
  804b20:	d0e00f17 	ldw	r3,-32708(gp)
  804b24:	e0bffd17 	ldw	r2,-12(fp)
  804b28:	10800003 	ldbu	r2,0(r2)
  804b2c:	10803fcc 	andi	r2,r2,255
  804b30:	1080201c 	xori	r2,r2,128
  804b34:	10bfe004 	addi	r2,r2,-128
  804b38:	10800044 	addi	r2,r2,1
  804b3c:	1885883a 	add	r2,r3,r2
  804b40:	10800003 	ldbu	r2,0(r2)
  804b44:	10803fcc 	andi	r2,r2,255
  804b48:	1080010c 	andi	r2,r2,4
  804b4c:	103fe81e 	bne	r2,zero,804af0 <__alt_data_end+0xff804af0>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
  804b50:	e0bffd17 	ldw	r2,-12(fp)
  804b54:	10800003 	ldbu	r2,0(r2)
  804b58:	10803fcc 	andi	r2,r2,255
  804b5c:	1080201c 	xori	r2,r2,128
  804b60:	10bfe004 	addi	r2,r2,-128
  804b64:	10800ed8 	cmpnei	r2,r2,59
  804b68:	10001f1e 	bne	r2,zero,804be8 <lcd_handle_escape+0x14c>
    {
      ptr++;
  804b6c:	e0bffd17 	ldw	r2,-12(fp)
  804b70:	10800044 	addi	r2,r2,1
  804b74:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
  804b78:	00000c06 	br	804bac <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
  804b7c:	e0bffc17 	ldw	r2,-16(fp)
  804b80:	10c002a4 	muli	r3,r2,10
  804b84:	e0bffd17 	ldw	r2,-12(fp)
  804b88:	11000044 	addi	r4,r2,1
  804b8c:	e13ffd15 	stw	r4,-12(fp)
  804b90:	10800003 	ldbu	r2,0(r2)
  804b94:	10803fcc 	andi	r2,r2,255
  804b98:	1080201c 	xori	r2,r2,128
  804b9c:	10bfe004 	addi	r2,r2,-128
  804ba0:	10bff404 	addi	r2,r2,-48
  804ba4:	1885883a 	add	r2,r3,r2
  804ba8:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
  804bac:	d0e00f17 	ldw	r3,-32708(gp)
  804bb0:	e0bffd17 	ldw	r2,-12(fp)
  804bb4:	10800003 	ldbu	r2,0(r2)
  804bb8:	10803fcc 	andi	r2,r2,255
  804bbc:	1080201c 	xori	r2,r2,128
  804bc0:	10bfe004 	addi	r2,r2,-128
  804bc4:	10800044 	addi	r2,r2,1
  804bc8:	1885883a 	add	r2,r3,r2
  804bcc:	10800003 	ldbu	r2,0(r2)
  804bd0:	10803fcc 	andi	r2,r2,255
  804bd4:	1080010c 	andi	r2,r2,4
  804bd8:	103fe81e 	bne	r2,zero,804b7c <__alt_data_end+0xff804b7c>
  804bdc:	00000206 	br	804be8 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
  804be0:	00bfffc4 	movi	r2,-1
  804be4:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
  804be8:	e0bfff07 	ldb	r2,-4(fp)
  804bec:	10c012a0 	cmpeqi	r3,r2,74
  804bf0:	1800291e 	bne	r3,zero,804c98 <lcd_handle_escape+0x1fc>
  804bf4:	10c012c8 	cmpgei	r3,r2,75
  804bf8:	1800031e 	bne	r3,zero,804c08 <lcd_handle_escape+0x16c>
  804bfc:	10801220 	cmpeqi	r2,r2,72
  804c00:	1000061e 	bne	r2,zero,804c1c <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
  804c04:	00004a06 	br	804d30 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
  804c08:	10c012e0 	cmpeqi	r3,r2,75
  804c0c:	1800281e 	bne	r3,zero,804cb0 <lcd_handle_escape+0x214>
  804c10:	108019a0 	cmpeqi	r2,r2,102
  804c14:	1000011e 	bne	r2,zero,804c1c <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
  804c18:	00004506 	br	804d30 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
  804c1c:	e0bffc17 	ldw	r2,-16(fp)
  804c20:	0080050e 	bge	zero,r2,804c38 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
  804c24:	e0bffc17 	ldw	r2,-16(fp)
  804c28:	10bfffc4 	addi	r2,r2,-1
  804c2c:	1007883a 	mov	r3,r2
  804c30:	e0bffe17 	ldw	r2,-8(fp)
  804c34:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
  804c38:	e0bffb17 	ldw	r2,-20(fp)
  804c3c:	0080370e 	bge	zero,r2,804d1c <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
  804c40:	e0bffb17 	ldw	r2,-20(fp)
  804c44:	10bfffc4 	addi	r2,r2,-1
  804c48:	1007883a 	mov	r3,r2
  804c4c:	e0bffe17 	ldw	r2,-8(fp)
  804c50:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
  804c54:	e0bffe17 	ldw	r2,-8(fp)
  804c58:	10800883 	ldbu	r2,34(r2)
  804c5c:	10803fcc 	andi	r2,r2,255
  804c60:	10800170 	cmpltui	r2,r2,5
  804c64:	1000061e 	bne	r2,zero,804c80 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
  804c68:	e0bffe17 	ldw	r2,-8(fp)
  804c6c:	00c00104 	movi	r3,4
  804c70:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
  804c74:	00000206 	br	804c80 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
  804c78:	e13ffe17 	ldw	r4,-8(fp)
  804c7c:	08049d00 	call	8049d0 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
  804c80:	e0bffe17 	ldw	r2,-8(fp)
  804c84:	10800883 	ldbu	r2,34(r2)
  804c88:	10803fcc 	andi	r2,r2,255
  804c8c:	108000e8 	cmpgeui	r2,r2,3
  804c90:	103ff91e 	bne	r2,zero,804c78 <__alt_data_end+0xff804c78>
        lcd_scroll_up(sp);
    }
    break;
  804c94:	00002106 	br	804d1c <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
  804c98:	e0bffb17 	ldw	r2,-20(fp)
  804c9c:	10800098 	cmpnei	r2,r2,2
  804ca0:	1000201e 	bne	r2,zero,804d24 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
  804ca4:	e13ffe17 	ldw	r4,-8(fp)
  804ca8:	08047140 	call	804714 <lcd_clear_screen>
    break;
  804cac:	00001d06 	br	804d24 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
  804cb0:	e0bffb17 	ldw	r2,-20(fp)
  804cb4:	00801d16 	blt	zero,r2,804d2c <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  804cb8:	e0bffe17 	ldw	r2,-8(fp)
  804cbc:	10800843 	ldbu	r2,33(r2)
  804cc0:	10803fcc 	andi	r2,r2,255
  804cc4:	10801428 	cmpgeui	r2,r2,80
  804cc8:	1000181e 	bne	r2,zero,804d2c <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
  804ccc:	e0bffe17 	ldw	r2,-8(fp)
  804cd0:	10800883 	ldbu	r2,34(r2)
  804cd4:	10803fcc 	andi	r2,r2,255
  804cd8:	108018e4 	muli	r2,r2,99
  804cdc:	10801004 	addi	r2,r2,64
  804ce0:	e0fffe17 	ldw	r3,-8(fp)
  804ce4:	1887883a 	add	r3,r3,r2
  804ce8:	e0bffe17 	ldw	r2,-8(fp)
  804cec:	10800843 	ldbu	r2,33(r2)
  804cf0:	10803fcc 	andi	r2,r2,255
  804cf4:	1889883a 	add	r4,r3,r2
  804cf8:	e0bffe17 	ldw	r2,-8(fp)
  804cfc:	10800843 	ldbu	r2,33(r2)
  804d00:	10803fcc 	andi	r2,r2,255
  804d04:	00c01404 	movi	r3,80
  804d08:	1885c83a 	sub	r2,r3,r2
  804d0c:	100d883a 	mov	r6,r2
  804d10:	01400804 	movi	r5,32
  804d14:	08019dc0 	call	8019dc <memset>
    }
    break;
  804d18:	00000406 	br	804d2c <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
  804d1c:	0001883a 	nop
  804d20:	00000306 	br	804d30 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
  804d24:	0001883a 	nop
  804d28:	00000106 	br	804d30 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  804d2c:	0001883a 	nop
  }
}
  804d30:	0001883a 	nop
  804d34:	e037883a 	mov	sp,fp
  804d38:	dfc00117 	ldw	ra,4(sp)
  804d3c:	df000017 	ldw	fp,0(sp)
  804d40:	dec00204 	addi	sp,sp,8
  804d44:	f800283a 	ret

00804d48 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  804d48:	defff304 	addi	sp,sp,-52
  804d4c:	dfc00c15 	stw	ra,48(sp)
  804d50:	df000b15 	stw	fp,44(sp)
  804d54:	df000b04 	addi	fp,sp,44
  804d58:	e13ffc15 	stw	r4,-16(fp)
  804d5c:	e17ffd15 	stw	r5,-12(fp)
  804d60:	e1bffe15 	stw	r6,-8(fp)
  804d64:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
  804d68:	e0bffe17 	ldw	r2,-8(fp)
  804d6c:	e0fffd17 	ldw	r3,-12(fp)
  804d70:	1885883a 	add	r2,r3,r2
  804d74:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
  804d78:	e0bffc17 	ldw	r2,-16(fp)
  804d7c:	00c00044 	movi	r3,1
  804d80:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
  804d84:	00009906 	br	804fec <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
  804d88:	e0bffd17 	ldw	r2,-12(fp)
  804d8c:	10800003 	ldbu	r2,0(r2)
  804d90:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
  804d94:	e0bffc17 	ldw	r2,-16(fp)
  804d98:	10800903 	ldbu	r2,36(r2)
  804d9c:	10803fcc 	andi	r2,r2,255
  804da0:	1080201c 	xori	r2,r2,128
  804da4:	10bfe004 	addi	r2,r2,-128
  804da8:	10003716 	blt	r2,zero,804e88 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
  804dac:	e0bffc17 	ldw	r2,-16(fp)
  804db0:	10800903 	ldbu	r2,36(r2)
  804db4:	10803fcc 	andi	r2,r2,255
  804db8:	1080201c 	xori	r2,r2,128
  804dbc:	10bfe004 	addi	r2,r2,-128
  804dc0:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  804dc4:	e0bffa17 	ldw	r2,-24(fp)
  804dc8:	1000031e 	bne	r2,zero,804dd8 <altera_avalon_lcd_16207_write+0x90>
  804dcc:	e0bff907 	ldb	r2,-28(fp)
  804dd0:	108016d8 	cmpnei	r2,r2,91
  804dd4:	10000d1e 	bne	r2,zero,804e0c <altera_avalon_lcd_16207_write+0xc4>
  804dd8:	e0bffa17 	ldw	r2,-24(fp)
  804ddc:	10001826 	beq	r2,zero,804e40 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
  804de0:	d0e00f17 	ldw	r3,-32708(gp)
  804de4:	e0bff907 	ldb	r2,-28(fp)
  804de8:	10800044 	addi	r2,r2,1
  804dec:	1885883a 	add	r2,r3,r2
  804df0:	10800003 	ldbu	r2,0(r2)
  804df4:	10803fcc 	andi	r2,r2,255
  804df8:	1080010c 	andi	r2,r2,4
  804dfc:	1000101e 	bne	r2,zero,804e40 <altera_avalon_lcd_16207_write+0xf8>
  804e00:	e0bff907 	ldb	r2,-28(fp)
  804e04:	10800ee0 	cmpeqi	r2,r2,59
  804e08:	10000d1e 	bne	r2,zero,804e40 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
  804e0c:	e0fffc17 	ldw	r3,-16(fp)
  804e10:	e0bffa17 	ldw	r2,-24(fp)
  804e14:	1885883a 	add	r2,r3,r2
  804e18:	10800a04 	addi	r2,r2,40
  804e1c:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
  804e20:	e0bff907 	ldb	r2,-28(fp)
  804e24:	100b883a 	mov	r5,r2
  804e28:	e13ffc17 	ldw	r4,-16(fp)
  804e2c:	0804a9c0 	call	804a9c <lcd_handle_escape>

        sp->esccount = -1;
  804e30:	e0bffc17 	ldw	r2,-16(fp)
  804e34:	00ffffc4 	movi	r3,-1
  804e38:	10c00905 	stb	r3,36(r2)
  804e3c:	00006806 	br	804fe0 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
  804e40:	e0bffc17 	ldw	r2,-16(fp)
  804e44:	10800903 	ldbu	r2,36(r2)
  804e48:	10803fcc 	andi	r2,r2,255
  804e4c:	108001e8 	cmpgeui	r2,r2,7
  804e50:	1000631e 	bne	r2,zero,804fe0 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
  804e54:	e0fffc17 	ldw	r3,-16(fp)
  804e58:	e0bffa17 	ldw	r2,-24(fp)
  804e5c:	1885883a 	add	r2,r3,r2
  804e60:	10800a04 	addi	r2,r2,40
  804e64:	e0fff903 	ldbu	r3,-28(fp)
  804e68:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
  804e6c:	e0bffc17 	ldw	r2,-16(fp)
  804e70:	10800903 	ldbu	r2,36(r2)
  804e74:	10800044 	addi	r2,r2,1
  804e78:	1007883a 	mov	r3,r2
  804e7c:	e0bffc17 	ldw	r2,-16(fp)
  804e80:	10c00905 	stb	r3,36(r2)
  804e84:	00005606 	br	804fe0 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
  804e88:	e0bff907 	ldb	r2,-28(fp)
  804e8c:	108006d8 	cmpnei	r2,r2,27
  804e90:	1000031e 	bne	r2,zero,804ea0 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
  804e94:	e0bffc17 	ldw	r2,-16(fp)
  804e98:	10000905 	stb	zero,36(r2)
  804e9c:	00005006 	br	804fe0 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
  804ea0:	e0bff907 	ldb	r2,-28(fp)
  804ea4:	10800358 	cmpnei	r2,r2,13
  804ea8:	1000031e 	bne	r2,zero,804eb8 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
  804eac:	e0bffc17 	ldw	r2,-16(fp)
  804eb0:	10000845 	stb	zero,33(r2)
  804eb4:	00004a06 	br	804fe0 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
  804eb8:	e0bff907 	ldb	r2,-28(fp)
  804ebc:	10800298 	cmpnei	r2,r2,10
  804ec0:	1000101e 	bne	r2,zero,804f04 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
  804ec4:	e0bffc17 	ldw	r2,-16(fp)
  804ec8:	10000845 	stb	zero,33(r2)
      sp->y++;
  804ecc:	e0bffc17 	ldw	r2,-16(fp)
  804ed0:	10800883 	ldbu	r2,34(r2)
  804ed4:	10800044 	addi	r2,r2,1
  804ed8:	1007883a 	mov	r3,r2
  804edc:	e0bffc17 	ldw	r2,-16(fp)
  804ee0:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
  804ee4:	e0bffc17 	ldw	r2,-16(fp)
  804ee8:	10800883 	ldbu	r2,34(r2)
  804eec:	10803fcc 	andi	r2,r2,255
  804ef0:	108000f0 	cmpltui	r2,r2,3
  804ef4:	10003a1e 	bne	r2,zero,804fe0 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
  804ef8:	e13ffc17 	ldw	r4,-16(fp)
  804efc:	08049d00 	call	8049d0 <lcd_scroll_up>
  804f00:	00003706 	br	804fe0 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
  804f04:	e0bff907 	ldb	r2,-28(fp)
  804f08:	10800218 	cmpnei	r2,r2,8
  804f0c:	10000b1e 	bne	r2,zero,804f3c <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
  804f10:	e0bffc17 	ldw	r2,-16(fp)
  804f14:	10800843 	ldbu	r2,33(r2)
  804f18:	10803fcc 	andi	r2,r2,255
  804f1c:	10003026 	beq	r2,zero,804fe0 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
  804f20:	e0bffc17 	ldw	r2,-16(fp)
  804f24:	10800843 	ldbu	r2,33(r2)
  804f28:	10bfffc4 	addi	r2,r2,-1
  804f2c:	1007883a 	mov	r3,r2
  804f30:	e0bffc17 	ldw	r2,-16(fp)
  804f34:	10c00845 	stb	r3,33(r2)
  804f38:	00002906 	br	804fe0 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
  804f3c:	d0e00f17 	ldw	r3,-32708(gp)
  804f40:	e0bff907 	ldb	r2,-28(fp)
  804f44:	10800044 	addi	r2,r2,1
  804f48:	1885883a 	add	r2,r3,r2
  804f4c:	10800003 	ldbu	r2,0(r2)
  804f50:	10803fcc 	andi	r2,r2,255
  804f54:	1080201c 	xori	r2,r2,128
  804f58:	10bfe004 	addi	r2,r2,-128
  804f5c:	108025cc 	andi	r2,r2,151
  804f60:	10001f26 	beq	r2,zero,804fe0 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
  804f64:	e0bffc17 	ldw	r2,-16(fp)
  804f68:	10800883 	ldbu	r2,34(r2)
  804f6c:	10803fcc 	andi	r2,r2,255
  804f70:	108000b0 	cmpltui	r2,r2,2
  804f74:	1000021e 	bne	r2,zero,804f80 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
  804f78:	e13ffc17 	ldw	r4,-16(fp)
  804f7c:	08049d00 	call	8049d0 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  804f80:	e0bffc17 	ldw	r2,-16(fp)
  804f84:	10800843 	ldbu	r2,33(r2)
  804f88:	10803fcc 	andi	r2,r2,255
  804f8c:	10801428 	cmpgeui	r2,r2,80
  804f90:	10000d1e 	bne	r2,zero,804fc8 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
  804f94:	e0bffc17 	ldw	r2,-16(fp)
  804f98:	10800883 	ldbu	r2,34(r2)
  804f9c:	10c03fcc 	andi	r3,r2,255
  804fa0:	e0bffc17 	ldw	r2,-16(fp)
  804fa4:	10800843 	ldbu	r2,33(r2)
  804fa8:	10803fcc 	andi	r2,r2,255
  804fac:	e13ffc17 	ldw	r4,-16(fp)
  804fb0:	18c018e4 	muli	r3,r3,99
  804fb4:	20c7883a 	add	r3,r4,r3
  804fb8:	1885883a 	add	r2,r3,r2
  804fbc:	10801004 	addi	r2,r2,64
  804fc0:	e0fff903 	ldbu	r3,-28(fp)
  804fc4:	10c00005 	stb	r3,0(r2)

      sp->x++;
  804fc8:	e0bffc17 	ldw	r2,-16(fp)
  804fcc:	10800843 	ldbu	r2,33(r2)
  804fd0:	10800044 	addi	r2,r2,1
  804fd4:	1007883a 	mov	r3,r2
  804fd8:	e0bffc17 	ldw	r2,-16(fp)
  804fdc:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
  804fe0:	e0bffd17 	ldw	r2,-12(fp)
  804fe4:	10800044 	addi	r2,r2,1
  804fe8:	e0bffd15 	stw	r2,-12(fp)
  804fec:	e0fffd17 	ldw	r3,-12(fp)
  804ff0:	e0bff817 	ldw	r2,-32(fp)
  804ff4:	18bf6436 	bltu	r3,r2,804d88 <__alt_data_end+0xff804d88>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  804ff8:	00800404 	movi	r2,16
  804ffc:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  805000:	e03ff515 	stw	zero,-44(fp)
  805004:	00003706 	br	8050e4 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  805008:	00801404 	movi	r2,80
  80500c:	e0bff715 	stw	r2,-36(fp)
  805010:	00001106 	br	805058 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
  805014:	e0bff717 	ldw	r2,-36(fp)
  805018:	10bfffc4 	addi	r2,r2,-1
  80501c:	e13ffc17 	ldw	r4,-16(fp)
  805020:	e0fff517 	ldw	r3,-44(fp)
  805024:	18c018e4 	muli	r3,r3,99
  805028:	20c7883a 	add	r3,r4,r3
  80502c:	1885883a 	add	r2,r3,r2
  805030:	10801004 	addi	r2,r2,64
  805034:	10800003 	ldbu	r2,0(r2)
  805038:	10803fcc 	andi	r2,r2,255
  80503c:	1080201c 	xori	r2,r2,128
  805040:	10bfe004 	addi	r2,r2,-128
  805044:	10800820 	cmpeqi	r2,r2,32
  805048:	10000626 	beq	r2,zero,805064 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  80504c:	e0bff717 	ldw	r2,-36(fp)
  805050:	10bfffc4 	addi	r2,r2,-1
  805054:	e0bff715 	stw	r2,-36(fp)
  805058:	e0bff717 	ldw	r2,-36(fp)
  80505c:	00bfed16 	blt	zero,r2,805014 <__alt_data_end+0xff805014>
  805060:	00000106 	br	805068 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
  805064:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
  805068:	e0bff717 	ldw	r2,-36(fp)
  80506c:	10800448 	cmpgei	r2,r2,17
  805070:	1000031e 	bne	r2,zero,805080 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
  805074:	00800404 	movi	r2,16
  805078:	e0bff715 	stw	r2,-36(fp)
  80507c:	00000306 	br	80508c <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
  805080:	e0bff717 	ldw	r2,-36(fp)
  805084:	10800044 	addi	r2,r2,1
  805088:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
  80508c:	e0bff717 	ldw	r2,-36(fp)
  805090:	1009883a 	mov	r4,r2
  805094:	e0fffc17 	ldw	r3,-16(fp)
  805098:	e0bff517 	ldw	r2,-44(fp)
  80509c:	108018e4 	muli	r2,r2,99
  8050a0:	1885883a 	add	r2,r3,r2
  8050a4:	10802444 	addi	r2,r2,145
  8050a8:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
  8050ac:	e0fff617 	ldw	r3,-40(fp)
  8050b0:	e0bff717 	ldw	r2,-36(fp)
  8050b4:	1880020e 	bge	r3,r2,8050c0 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
  8050b8:	e0bff717 	ldw	r2,-36(fp)
  8050bc:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
  8050c0:	e0fffc17 	ldw	r3,-16(fp)
  8050c4:	e0bff517 	ldw	r2,-44(fp)
  8050c8:	108018e4 	muli	r2,r2,99
  8050cc:	1885883a 	add	r2,r3,r2
  8050d0:	10802484 	addi	r2,r2,146
  8050d4:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8050d8:	e0bff517 	ldw	r2,-44(fp)
  8050dc:	10800044 	addi	r2,r2,1
  8050e0:	e0bff515 	stw	r2,-44(fp)
  8050e4:	e0bff517 	ldw	r2,-44(fp)
  8050e8:	10800090 	cmplti	r2,r2,2
  8050ec:	103fc61e 	bne	r2,zero,805008 <__alt_data_end+0xff805008>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
  8050f0:	e0bff617 	ldw	r2,-40(fp)
  8050f4:	10800448 	cmpgei	r2,r2,17
  8050f8:	1000031e 	bne	r2,zero,805108 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
  8050fc:	e0bffc17 	ldw	r2,-16(fp)
  805100:	10000985 	stb	zero,38(r2)
  805104:	00002e06 	br	8051c0 <altera_avalon_lcd_16207_write+0x478>
  else
  {
    widthmax *= 2;
  805108:	e0bff617 	ldw	r2,-40(fp)
  80510c:	1085883a 	add	r2,r2,r2
  805110:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
  805114:	e0bff617 	ldw	r2,-40(fp)
  805118:	1007883a 	mov	r3,r2
  80511c:	e0bffc17 	ldw	r2,-16(fp)
  805120:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  805124:	e03ff515 	stw	zero,-44(fp)
  805128:	00002206 	br	8051b4 <altera_avalon_lcd_16207_write+0x46c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
  80512c:	e0fffc17 	ldw	r3,-16(fp)
  805130:	e0bff517 	ldw	r2,-44(fp)
  805134:	108018e4 	muli	r2,r2,99
  805138:	1885883a 	add	r2,r3,r2
  80513c:	10802444 	addi	r2,r2,145
  805140:	10800003 	ldbu	r2,0(r2)
  805144:	10803fcc 	andi	r2,r2,255
  805148:	1080201c 	xori	r2,r2,128
  80514c:	10bfe004 	addi	r2,r2,-128
  805150:	10800450 	cmplti	r2,r2,17
  805154:	1000141e 	bne	r2,zero,8051a8 <altera_avalon_lcd_16207_write+0x460>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
  805158:	e0fffc17 	ldw	r3,-16(fp)
  80515c:	e0bff517 	ldw	r2,-44(fp)
  805160:	108018e4 	muli	r2,r2,99
  805164:	1885883a 	add	r2,r3,r2
  805168:	10802444 	addi	r2,r2,145
  80516c:	10800003 	ldbu	r2,0(r2)
  805170:	10803fcc 	andi	r2,r2,255
  805174:	1080201c 	xori	r2,r2,128
  805178:	10bfe004 	addi	r2,r2,-128
  80517c:	1004923a 	slli	r2,r2,8
  805180:	e17ff617 	ldw	r5,-40(fp)
  805184:	1009883a 	mov	r4,r2
  805188:	0802f0c0 	call	802f0c <__divsi3>
  80518c:	1009883a 	mov	r4,r2
  805190:	e0fffc17 	ldw	r3,-16(fp)
  805194:	e0bff517 	ldw	r2,-44(fp)
  805198:	108018e4 	muli	r2,r2,99
  80519c:	1885883a 	add	r2,r3,r2
  8051a0:	10802484 	addi	r2,r2,146
  8051a4:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8051a8:	e0bff517 	ldw	r2,-44(fp)
  8051ac:	10800044 	addi	r2,r2,1
  8051b0:	e0bff515 	stw	r2,-44(fp)
  8051b4:	e0bff517 	ldw	r2,-44(fp)
  8051b8:	10800090 	cmplti	r2,r2,2
  8051bc:	103fdb1e 	bne	r2,zero,80512c <__alt_data_end+0xff80512c>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
  8051c0:	e0bffc17 	ldw	r2,-16(fp)
  8051c4:	10800943 	ldbu	r2,37(r2)
  8051c8:	10803fcc 	andi	r2,r2,255
  8051cc:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
  8051d0:	e13ffc17 	ldw	r4,-16(fp)
  8051d4:	08047e40 	call	8047e4 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
  8051d8:	e0bffc17 	ldw	r2,-16(fp)
  8051dc:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
  8051e0:	e0bffc17 	ldw	r2,-16(fp)
  8051e4:	10800943 	ldbu	r2,37(r2)
  8051e8:	10c03fcc 	andi	r3,r2,255
  8051ec:	e0bffb17 	ldw	r2,-20(fp)
  8051f0:	18800426 	beq	r3,r2,805204 <altera_avalon_lcd_16207_write+0x4bc>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  8051f4:	e0bffc17 	ldw	r2,-16(fp)
  8051f8:	00c00044 	movi	r3,1
  8051fc:	10c009c5 	stb	r3,39(r2)
  }
  805200:	003fef06 	br	8051c0 <__alt_data_end+0xff8051c0>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
  805204:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
  805208:	e0bffe17 	ldw	r2,-8(fp)
}
  80520c:	e037883a 	mov	sp,fp
  805210:	dfc00117 	ldw	ra,4(sp)
  805214:	df000017 	ldw	fp,0(sp)
  805218:	dec00204 	addi	sp,sp,8
  80521c:	f800283a 	ret

00805220 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  805220:	defffc04 	addi	sp,sp,-16
  805224:	dfc00315 	stw	ra,12(sp)
  805228:	df000215 	stw	fp,8(sp)
  80522c:	df000204 	addi	fp,sp,8
  805230:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
  805234:	e0bfff17 	ldw	r2,-4(fp)
  805238:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
  80523c:	e0bffe17 	ldw	r2,-8(fp)
  805240:	10800943 	ldbu	r2,37(r2)
  805244:	10803fcc 	andi	r2,r2,255
  805248:	10c00044 	addi	r3,r2,1
  80524c:	e0bffe17 	ldw	r2,-8(fp)
  805250:	10800983 	ldbu	r2,38(r2)
  805254:	10803fcc 	andi	r2,r2,255
  805258:	18800316 	blt	r3,r2,805268 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
  80525c:	e0bffe17 	ldw	r2,-8(fp)
  805260:	10000945 	stb	zero,37(r2)
  805264:	00000606 	br	805280 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
  805268:	e0bffe17 	ldw	r2,-8(fp)
  80526c:	10800943 	ldbu	r2,37(r2)
  805270:	10800044 	addi	r2,r2,1
  805274:	1007883a 	mov	r3,r2
  805278:	e0bffe17 	ldw	r2,-8(fp)
  80527c:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
  805280:	e0bffe17 	ldw	r2,-8(fp)
  805284:	10800983 	ldbu	r2,38(r2)
  805288:	10803fcc 	andi	r2,r2,255
  80528c:	10000826 	beq	r2,zero,8052b0 <alt_lcd_16207_timeout+0x90>
  805290:	e0bffe17 	ldw	r2,-8(fp)
  805294:	108009c3 	ldbu	r2,39(r2)
  805298:	10803fcc 	andi	r2,r2,255
  80529c:	1080201c 	xori	r2,r2,128
  8052a0:	10bfe004 	addi	r2,r2,-128
  8052a4:	1000021e 	bne	r2,zero,8052b0 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
  8052a8:	e13ffe17 	ldw	r4,-8(fp)
  8052ac:	08047e40 	call	8047e4 <lcd_repaint_screen>

  return sp->period;
  8052b0:	e0bffe17 	ldw	r2,-8(fp)
  8052b4:	10800717 	ldw	r2,28(r2)
}
  8052b8:	e037883a 	mov	sp,fp
  8052bc:	dfc00117 	ldw	ra,4(sp)
  8052c0:	df000017 	ldw	fp,0(sp)
  8052c4:	dec00204 	addi	sp,sp,8
  8052c8:	f800283a 	ret

008052cc <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
  8052cc:	defffc04 	addi	sp,sp,-16
  8052d0:	dfc00315 	stw	ra,12(sp)
  8052d4:	df000215 	stw	fp,8(sp)
  8052d8:	df000204 	addi	fp,sp,8
  8052dc:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
  8052e0:	e0bfff17 	ldw	r2,-4(fp)
  8052e4:	10800017 	ldw	r2,0(r2)
  8052e8:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
  8052ec:	e0bfff17 	ldw	r2,-4(fp)
  8052f0:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
  8052f4:	010ea604 	movi	r4,15000
  8052f8:	08068240 	call	806824 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  8052fc:	e0bffe17 	ldw	r2,-8(fp)
  805300:	00c00c04 	movi	r3,48
  805304:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
  805308:	01040104 	movi	r4,4100
  80530c:	08068240 	call	806824 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  805310:	e0bffe17 	ldw	r2,-8(fp)
  805314:	00c00c04 	movi	r3,48
  805318:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
  80531c:	0100fa04 	movi	r4,1000
  805320:	08068240 	call	806824 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  805324:	e0bffe17 	ldw	r2,-8(fp)
  805328:	00c00c04 	movi	r3,48
  80532c:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
  805330:	01400e04 	movi	r5,56
  805334:	e13fff17 	ldw	r4,-4(fp)
  805338:	08045840 	call	804584 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
  80533c:	01400204 	movi	r5,8
  805340:	e13fff17 	ldw	r4,-4(fp)
  805344:	08045840 	call	804584 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
  805348:	e13fff17 	ldw	r4,-4(fp)
  80534c:	08047140 	call	804714 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
  805350:	01400184 	movi	r5,6
  805354:	e13fff17 	ldw	r4,-4(fp)
  805358:	08045840 	call	804584 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
  80535c:	01400304 	movi	r5,12
  805360:	e13fff17 	ldw	r4,-4(fp)
  805364:	08045840 	call	804584 <lcd_write_command>

  sp->esccount = -1;
  805368:	e0bfff17 	ldw	r2,-4(fp)
  80536c:	00ffffc4 	movi	r3,-1
  805370:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
  805374:	e0bfff17 	ldw	r2,-4(fp)
  805378:	10800a04 	addi	r2,r2,40
  80537c:	01800204 	movi	r6,8
  805380:	000b883a 	mov	r5,zero
  805384:	1009883a 	mov	r4,r2
  805388:	08019dc0 	call	8019dc <memset>

  sp->scrollpos = 0;
  80538c:	e0bfff17 	ldw	r2,-4(fp)
  805390:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
  805394:	e0bfff17 	ldw	r2,-4(fp)
  805398:	10000985 	stb	zero,38(r2)
  sp->active = 0;
  80539c:	e0bfff17 	ldw	r2,-4(fp)
  8053a0:	100009c5 	stb	zero,39(r2)
  8053a4:	d0a74617 	ldw	r2,-25320(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
  8053a8:	01400284 	movi	r5,10
  8053ac:	1009883a 	mov	r4,r2
  8053b0:	08030040 	call	803004 <__udivsi3>
  8053b4:	1007883a 	mov	r3,r2
  8053b8:	e0bfff17 	ldw	r2,-4(fp)
  8053bc:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
  8053c0:	e0bfff17 	ldw	r2,-4(fp)
  8053c4:	10c00104 	addi	r3,r2,4
  8053c8:	e0bfff17 	ldw	r2,-4(fp)
  8053cc:	10800717 	ldw	r2,28(r2)
  8053d0:	e1ffff17 	ldw	r7,-4(fp)
  8053d4:	01802034 	movhi	r6,128
  8053d8:	31948804 	addi	r6,r6,21024
  8053dc:	100b883a 	mov	r5,r2
  8053e0:	1809883a 	mov	r4,r3
  8053e4:	0805e240 	call	805e24 <alt_alarm_start>
}
  8053e8:	0001883a 	nop
  8053ec:	e037883a 	mov	sp,fp
  8053f0:	dfc00117 	ldw	ra,4(sp)
  8053f4:	df000017 	ldw	fp,0(sp)
  8053f8:	dec00204 	addi	sp,sp,8
  8053fc:	f800283a 	ret

00805400 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
  805400:	defffa04 	addi	sp,sp,-24
  805404:	dfc00515 	stw	ra,20(sp)
  805408:	df000415 	stw	fp,16(sp)
  80540c:	df000404 	addi	fp,sp,16
  805410:	e13ffd15 	stw	r4,-12(fp)
  805414:	e17ffe15 	stw	r5,-8(fp)
  805418:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
  80541c:	e0bffd17 	ldw	r2,-12(fp)
  805420:	10800017 	ldw	r2,0(r2)
  805424:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
  805428:	e0bffc17 	ldw	r2,-16(fp)
  80542c:	10c00a04 	addi	r3,r2,40
  805430:	e0bffd17 	ldw	r2,-12(fp)
  805434:	10800217 	ldw	r2,8(r2)
  805438:	100f883a 	mov	r7,r2
  80543c:	e1bfff17 	ldw	r6,-4(fp)
  805440:	e17ffe17 	ldw	r5,-8(fp)
  805444:	1809883a 	mov	r4,r3
  805448:	0804d480 	call	804d48 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
  80544c:	e037883a 	mov	sp,fp
  805450:	dfc00117 	ldw	ra,4(sp)
  805454:	df000017 	ldw	fp,0(sp)
  805458:	dec00204 	addi	sp,sp,8
  80545c:	f800283a 	ret

00805460 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  805460:	defff904 	addi	sp,sp,-28
  805464:	dfc00615 	stw	ra,24(sp)
  805468:	df000515 	stw	fp,20(sp)
  80546c:	df000504 	addi	fp,sp,20
  805470:	e13ffe15 	stw	r4,-8(fp)
  805474:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  805478:	0007883a 	mov	r3,zero
  80547c:	e0bffe17 	ldw	r2,-8(fp)
  805480:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  805484:	e0bffe17 	ldw	r2,-8(fp)
  805488:	10800104 	addi	r2,r2,4
  80548c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805490:	0005303a 	rdctl	r2,status
  805494:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805498:	e0fffc17 	ldw	r3,-16(fp)
  80549c:	00bfff84 	movi	r2,-2
  8054a0:	1884703a 	and	r2,r3,r2
  8054a4:	1001703a 	wrctl	status,r2
  
  return context;
  8054a8:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  8054ac:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
  8054b0:	080671c0 	call	80671c <alt_tick>
  8054b4:	e0bffb17 	ldw	r2,-20(fp)
  8054b8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8054bc:	e0bffd17 	ldw	r2,-12(fp)
  8054c0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  8054c4:	0001883a 	nop
  8054c8:	e037883a 	mov	sp,fp
  8054cc:	dfc00117 	ldw	ra,4(sp)
  8054d0:	df000017 	ldw	fp,0(sp)
  8054d4:	dec00204 	addi	sp,sp,8
  8054d8:	f800283a 	ret

008054dc <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  8054dc:	defff904 	addi	sp,sp,-28
  8054e0:	dfc00615 	stw	ra,24(sp)
  8054e4:	df000515 	stw	fp,20(sp)
  8054e8:	df000504 	addi	fp,sp,20
  8054ec:	e13ffc15 	stw	r4,-16(fp)
  8054f0:	e17ffd15 	stw	r5,-12(fp)
  8054f4:	e1bffe15 	stw	r6,-8(fp)
  8054f8:	e1ffff15 	stw	r7,-4(fp)
  8054fc:	e0bfff17 	ldw	r2,-4(fp)
  805500:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  805504:	d0a74617 	ldw	r2,-25320(gp)
  805508:	1000021e 	bne	r2,zero,805514 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
  80550c:	e0bffb17 	ldw	r2,-20(fp)
  805510:	d0a74615 	stw	r2,-25320(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  805514:	e0bffc17 	ldw	r2,-16(fp)
  805518:	10800104 	addi	r2,r2,4
  80551c:	00c001c4 	movi	r3,7
  805520:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
  805524:	01802034 	movhi	r6,128
  805528:	31951804 	addi	r6,r6,21600
  80552c:	e17ffc17 	ldw	r5,-16(fp)
  805530:	e13ffe17 	ldw	r4,-8(fp)
  805534:	08062ac0 	call	8062ac <alt_irq_register>
#endif  
}
  805538:	0001883a 	nop
  80553c:	e037883a 	mov	sp,fp
  805540:	dfc00117 	ldw	ra,4(sp)
  805544:	df000017 	ldw	fp,0(sp)
  805548:	dec00204 	addi	sp,sp,8
  80554c:	f800283a 	ret

00805550 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  805550:	defffa04 	addi	sp,sp,-24
  805554:	dfc00515 	stw	ra,20(sp)
  805558:	df000415 	stw	fp,16(sp)
  80555c:	df000404 	addi	fp,sp,16
  805560:	e13ffd15 	stw	r4,-12(fp)
  805564:	e17ffe15 	stw	r5,-8(fp)
  805568:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  80556c:	e0bffd17 	ldw	r2,-12(fp)
  805570:	10800017 	ldw	r2,0(r2)
  805574:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  805578:	e0bffc17 	ldw	r2,-16(fp)
  80557c:	10c00a04 	addi	r3,r2,40
  805580:	e0bffd17 	ldw	r2,-12(fp)
  805584:	10800217 	ldw	r2,8(r2)
  805588:	100f883a 	mov	r7,r2
  80558c:	e1bfff17 	ldw	r6,-4(fp)
  805590:	e17ffe17 	ldw	r5,-8(fp)
  805594:	1809883a 	mov	r4,r3
  805598:	0805a600 	call	805a60 <altera_avalon_uart_read>
      fd->fd_flags);
}
  80559c:	e037883a 	mov	sp,fp
  8055a0:	dfc00117 	ldw	ra,4(sp)
  8055a4:	df000017 	ldw	fp,0(sp)
  8055a8:	dec00204 	addi	sp,sp,8
  8055ac:	f800283a 	ret

008055b0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  8055b0:	defffa04 	addi	sp,sp,-24
  8055b4:	dfc00515 	stw	ra,20(sp)
  8055b8:	df000415 	stw	fp,16(sp)
  8055bc:	df000404 	addi	fp,sp,16
  8055c0:	e13ffd15 	stw	r4,-12(fp)
  8055c4:	e17ffe15 	stw	r5,-8(fp)
  8055c8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8055cc:	e0bffd17 	ldw	r2,-12(fp)
  8055d0:	10800017 	ldw	r2,0(r2)
  8055d4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  8055d8:	e0bffc17 	ldw	r2,-16(fp)
  8055dc:	10c00a04 	addi	r3,r2,40
  8055e0:	e0bffd17 	ldw	r2,-12(fp)
  8055e4:	10800217 	ldw	r2,8(r2)
  8055e8:	100f883a 	mov	r7,r2
  8055ec:	e1bfff17 	ldw	r6,-4(fp)
  8055f0:	e17ffe17 	ldw	r5,-8(fp)
  8055f4:	1809883a 	mov	r4,r3
  8055f8:	0805c780 	call	805c78 <altera_avalon_uart_write>
      fd->fd_flags);
}
  8055fc:	e037883a 	mov	sp,fp
  805600:	dfc00117 	ldw	ra,4(sp)
  805604:	df000017 	ldw	fp,0(sp)
  805608:	dec00204 	addi	sp,sp,8
  80560c:	f800283a 	ret

00805610 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  805610:	defffc04 	addi	sp,sp,-16
  805614:	dfc00315 	stw	ra,12(sp)
  805618:	df000215 	stw	fp,8(sp)
  80561c:	df000204 	addi	fp,sp,8
  805620:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  805624:	e0bfff17 	ldw	r2,-4(fp)
  805628:	10800017 	ldw	r2,0(r2)
  80562c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  805630:	e0bffe17 	ldw	r2,-8(fp)
  805634:	10c00a04 	addi	r3,r2,40
  805638:	e0bfff17 	ldw	r2,-4(fp)
  80563c:	10800217 	ldw	r2,8(r2)
  805640:	100b883a 	mov	r5,r2
  805644:	1809883a 	mov	r4,r3
  805648:	08059d00 	call	8059d0 <altera_avalon_uart_close>
}
  80564c:	e037883a 	mov	sp,fp
  805650:	dfc00117 	ldw	ra,4(sp)
  805654:	df000017 	ldw	fp,0(sp)
  805658:	dec00204 	addi	sp,sp,8
  80565c:	f800283a 	ret

00805660 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  805660:	defff904 	addi	sp,sp,-28
  805664:	dfc00615 	stw	ra,24(sp)
  805668:	df000515 	stw	fp,20(sp)
  80566c:	df000504 	addi	fp,sp,20
  805670:	e13ffd15 	stw	r4,-12(fp)
  805674:	e17ffe15 	stw	r5,-8(fp)
  805678:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
  80567c:	e0bffd17 	ldw	r2,-12(fp)
  805680:	10800017 	ldw	r2,0(r2)
  805684:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  805688:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  80568c:	1000041e 	bne	r2,zero,8056a0 <altera_avalon_uart_init+0x40>
  805690:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  805694:	1000021e 	bne	r2,zero,8056a0 <altera_avalon_uart_init+0x40>
  805698:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  80569c:	10000226 	beq	r2,zero,8056a8 <altera_avalon_uart_init+0x48>
  8056a0:	00800044 	movi	r2,1
  8056a4:	00000106 	br	8056ac <altera_avalon_uart_init+0x4c>
  8056a8:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  8056ac:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  8056b0:	e0bffc17 	ldw	r2,-16(fp)
  8056b4:	10000d1e 	bne	r2,zero,8056ec <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  8056b8:	e0bffd17 	ldw	r2,-12(fp)
  8056bc:	00c32004 	movi	r3,3200
  8056c0:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  8056c4:	e0bffb17 	ldw	r2,-20(fp)
  8056c8:	10800304 	addi	r2,r2,12
  8056cc:	e0fffd17 	ldw	r3,-12(fp)
  8056d0:	18c00117 	ldw	r3,4(r3)
  8056d4:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
  8056d8:	01802034 	movhi	r6,128
  8056dc:	3195c104 	addi	r6,r6,22276
  8056e0:	e17ffd17 	ldw	r5,-12(fp)
  8056e4:	e13fff17 	ldw	r4,-4(fp)
  8056e8:	08062ac0 	call	8062ac <alt_irq_register>
#endif  
  }
}
  8056ec:	0001883a 	nop
  8056f0:	e037883a 	mov	sp,fp
  8056f4:	dfc00117 	ldw	ra,4(sp)
  8056f8:	df000017 	ldw	fp,0(sp)
  8056fc:	dec00204 	addi	sp,sp,8
  805700:	f800283a 	ret

00805704 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  805704:	defff904 	addi	sp,sp,-28
  805708:	dfc00615 	stw	ra,24(sp)
  80570c:	df000515 	stw	fp,20(sp)
  805710:	df000504 	addi	fp,sp,20
  805714:	e13ffe15 	stw	r4,-8(fp)
  805718:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  80571c:	e0bffe17 	ldw	r2,-8(fp)
  805720:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
  805724:	e0bffb17 	ldw	r2,-20(fp)
  805728:	10800017 	ldw	r2,0(r2)
  80572c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  805730:	e0bffc17 	ldw	r2,-16(fp)
  805734:	10800204 	addi	r2,r2,8
  805738:	10800037 	ldwio	r2,0(r2)
  80573c:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  805740:	e0bffc17 	ldw	r2,-16(fp)
  805744:	10800204 	addi	r2,r2,8
  805748:	0007883a 	mov	r3,zero
  80574c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  805750:	e0bffc17 	ldw	r2,-16(fp)
  805754:	10800204 	addi	r2,r2,8
  805758:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  80575c:	e0bffd17 	ldw	r2,-12(fp)
  805760:	1080200c 	andi	r2,r2,128
  805764:	10000326 	beq	r2,zero,805774 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
  805768:	e17ffd17 	ldw	r5,-12(fp)
  80576c:	e13ffb17 	ldw	r4,-20(fp)
  805770:	08057a40 	call	8057a4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  805774:	e0bffd17 	ldw	r2,-12(fp)
  805778:	1081100c 	andi	r2,r2,1088
  80577c:	10000326 	beq	r2,zero,80578c <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  805780:	e17ffd17 	ldw	r5,-12(fp)
  805784:	e13ffb17 	ldw	r4,-20(fp)
  805788:	08058880 	call	805888 <altera_avalon_uart_txirq>
  }
  

}
  80578c:	0001883a 	nop
  805790:	e037883a 	mov	sp,fp
  805794:	dfc00117 	ldw	ra,4(sp)
  805798:	df000017 	ldw	fp,0(sp)
  80579c:	dec00204 	addi	sp,sp,8
  8057a0:	f800283a 	ret

008057a4 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  8057a4:	defffc04 	addi	sp,sp,-16
  8057a8:	df000315 	stw	fp,12(sp)
  8057ac:	df000304 	addi	fp,sp,12
  8057b0:	e13ffe15 	stw	r4,-8(fp)
  8057b4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  8057b8:	e0bfff17 	ldw	r2,-4(fp)
  8057bc:	108000cc 	andi	r2,r2,3
  8057c0:	10002c1e 	bne	r2,zero,805874 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  8057c4:	e0bffe17 	ldw	r2,-8(fp)
  8057c8:	10800317 	ldw	r2,12(r2)
  8057cc:	e0bffe17 	ldw	r2,-8(fp)
  8057d0:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8057d4:	e0bffe17 	ldw	r2,-8(fp)
  8057d8:	10800317 	ldw	r2,12(r2)
  8057dc:	10800044 	addi	r2,r2,1
  8057e0:	10800fcc 	andi	r2,r2,63
  8057e4:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  8057e8:	e0bffe17 	ldw	r2,-8(fp)
  8057ec:	10800317 	ldw	r2,12(r2)
  8057f0:	e0fffe17 	ldw	r3,-8(fp)
  8057f4:	18c00017 	ldw	r3,0(r3)
  8057f8:	18c00037 	ldwio	r3,0(r3)
  8057fc:	1809883a 	mov	r4,r3
  805800:	e0fffe17 	ldw	r3,-8(fp)
  805804:	1885883a 	add	r2,r3,r2
  805808:	10800704 	addi	r2,r2,28
  80580c:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
  805810:	e0bffe17 	ldw	r2,-8(fp)
  805814:	e0fffd17 	ldw	r3,-12(fp)
  805818:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  80581c:	e0bffe17 	ldw	r2,-8(fp)
  805820:	10800317 	ldw	r2,12(r2)
  805824:	10800044 	addi	r2,r2,1
  805828:	10800fcc 	andi	r2,r2,63
  80582c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  805830:	e0bffe17 	ldw	r2,-8(fp)
  805834:	10c00217 	ldw	r3,8(r2)
  805838:	e0bffd17 	ldw	r2,-12(fp)
  80583c:	18800e1e 	bne	r3,r2,805878 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  805840:	e0bffe17 	ldw	r2,-8(fp)
  805844:	10c00117 	ldw	r3,4(r2)
  805848:	00bfdfc4 	movi	r2,-129
  80584c:	1886703a 	and	r3,r3,r2
  805850:	e0bffe17 	ldw	r2,-8(fp)
  805854:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  805858:	e0bffe17 	ldw	r2,-8(fp)
  80585c:	10800017 	ldw	r2,0(r2)
  805860:	10800304 	addi	r2,r2,12
  805864:	e0fffe17 	ldw	r3,-8(fp)
  805868:	18c00117 	ldw	r3,4(r3)
  80586c:	10c00035 	stwio	r3,0(r2)
  805870:	00000106 	br	805878 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
  805874:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
  805878:	e037883a 	mov	sp,fp
  80587c:	df000017 	ldw	fp,0(sp)
  805880:	dec00104 	addi	sp,sp,4
  805884:	f800283a 	ret

00805888 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  805888:	defffb04 	addi	sp,sp,-20
  80588c:	df000415 	stw	fp,16(sp)
  805890:	df000404 	addi	fp,sp,16
  805894:	e13ffc15 	stw	r4,-16(fp)
  805898:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  80589c:	e0bffc17 	ldw	r2,-16(fp)
  8058a0:	10c00417 	ldw	r3,16(r2)
  8058a4:	e0bffc17 	ldw	r2,-16(fp)
  8058a8:	10800517 	ldw	r2,20(r2)
  8058ac:	18803226 	beq	r3,r2,805978 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  8058b0:	e0bffc17 	ldw	r2,-16(fp)
  8058b4:	10800617 	ldw	r2,24(r2)
  8058b8:	1080008c 	andi	r2,r2,2
  8058bc:	10000326 	beq	r2,zero,8058cc <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  8058c0:	e0bffd17 	ldw	r2,-12(fp)
  8058c4:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  8058c8:	10001d26 	beq	r2,zero,805940 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  8058cc:	e0bffc17 	ldw	r2,-16(fp)
  8058d0:	10800417 	ldw	r2,16(r2)
  8058d4:	e0bffc17 	ldw	r2,-16(fp)
  8058d8:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  8058dc:	e0bffc17 	ldw	r2,-16(fp)
  8058e0:	10800017 	ldw	r2,0(r2)
  8058e4:	10800104 	addi	r2,r2,4
  8058e8:	e0fffc17 	ldw	r3,-16(fp)
  8058ec:	18c00417 	ldw	r3,16(r3)
  8058f0:	e13ffc17 	ldw	r4,-16(fp)
  8058f4:	20c7883a 	add	r3,r4,r3
  8058f8:	18c01704 	addi	r3,r3,92
  8058fc:	18c00003 	ldbu	r3,0(r3)
  805900:	18c03fcc 	andi	r3,r3,255
  805904:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  805908:	e0bffc17 	ldw	r2,-16(fp)
  80590c:	10800417 	ldw	r2,16(r2)
  805910:	10800044 	addi	r2,r2,1
  805914:	e0fffc17 	ldw	r3,-16(fp)
  805918:	18800415 	stw	r2,16(r3)
  80591c:	10c00fcc 	andi	r3,r2,63
  805920:	e0bffc17 	ldw	r2,-16(fp)
  805924:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  805928:	e0bffc17 	ldw	r2,-16(fp)
  80592c:	10800117 	ldw	r2,4(r2)
  805930:	10c01014 	ori	r3,r2,64
  805934:	e0bffc17 	ldw	r2,-16(fp)
  805938:	10c00115 	stw	r3,4(r2)
  80593c:	00000e06 	br	805978 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  805940:	e0bffc17 	ldw	r2,-16(fp)
  805944:	10800017 	ldw	r2,0(r2)
  805948:	10800204 	addi	r2,r2,8
  80594c:	10800037 	ldwio	r2,0(r2)
  805950:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  805954:	e0bffd17 	ldw	r2,-12(fp)
  805958:	1082000c 	andi	r2,r2,2048
  80595c:	1000061e 	bne	r2,zero,805978 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  805960:	e0bffc17 	ldw	r2,-16(fp)
  805964:	10c00117 	ldw	r3,4(r2)
  805968:	00bfefc4 	movi	r2,-65
  80596c:	1886703a 	and	r3,r3,r2
  805970:	e0bffc17 	ldw	r2,-16(fp)
  805974:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  805978:	e0bffc17 	ldw	r2,-16(fp)
  80597c:	10c00417 	ldw	r3,16(r2)
  805980:	e0bffc17 	ldw	r2,-16(fp)
  805984:	10800517 	ldw	r2,20(r2)
  805988:	1880061e 	bne	r3,r2,8059a4 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  80598c:	e0bffc17 	ldw	r2,-16(fp)
  805990:	10c00117 	ldw	r3,4(r2)
  805994:	00beefc4 	movi	r2,-1089
  805998:	1886703a 	and	r3,r3,r2
  80599c:	e0bffc17 	ldw	r2,-16(fp)
  8059a0:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  8059a4:	e0bffc17 	ldw	r2,-16(fp)
  8059a8:	10800017 	ldw	r2,0(r2)
  8059ac:	10800304 	addi	r2,r2,12
  8059b0:	e0fffc17 	ldw	r3,-16(fp)
  8059b4:	18c00117 	ldw	r3,4(r3)
  8059b8:	10c00035 	stwio	r3,0(r2)
}
  8059bc:	0001883a 	nop
  8059c0:	e037883a 	mov	sp,fp
  8059c4:	df000017 	ldw	fp,0(sp)
  8059c8:	dec00104 	addi	sp,sp,4
  8059cc:	f800283a 	ret

008059d0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  8059d0:	defffd04 	addi	sp,sp,-12
  8059d4:	df000215 	stw	fp,8(sp)
  8059d8:	df000204 	addi	fp,sp,8
  8059dc:	e13ffe15 	stw	r4,-8(fp)
  8059e0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  8059e4:	00000506 	br	8059fc <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  8059e8:	e0bfff17 	ldw	r2,-4(fp)
  8059ec:	1090000c 	andi	r2,r2,16384
  8059f0:	10000226 	beq	r2,zero,8059fc <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
  8059f4:	00bffd44 	movi	r2,-11
  8059f8:	00000606 	br	805a14 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  8059fc:	e0bffe17 	ldw	r2,-8(fp)
  805a00:	10c00417 	ldw	r3,16(r2)
  805a04:	e0bffe17 	ldw	r2,-8(fp)
  805a08:	10800517 	ldw	r2,20(r2)
  805a0c:	18bff61e 	bne	r3,r2,8059e8 <__alt_data_end+0xff8059e8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  805a10:	0005883a 	mov	r2,zero
}
  805a14:	e037883a 	mov	sp,fp
  805a18:	df000017 	ldw	fp,0(sp)
  805a1c:	dec00104 	addi	sp,sp,4
  805a20:	f800283a 	ret

00805a24 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  805a24:	defffe04 	addi	sp,sp,-8
  805a28:	dfc00115 	stw	ra,4(sp)
  805a2c:	df000015 	stw	fp,0(sp)
  805a30:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  805a34:	d0a00917 	ldw	r2,-32732(gp)
  805a38:	10000326 	beq	r2,zero,805a48 <alt_get_errno+0x24>
  805a3c:	d0a00917 	ldw	r2,-32732(gp)
  805a40:	103ee83a 	callr	r2
  805a44:	00000106 	br	805a4c <alt_get_errno+0x28>
  805a48:	d0a74104 	addi	r2,gp,-25340
}
  805a4c:	e037883a 	mov	sp,fp
  805a50:	dfc00117 	ldw	ra,4(sp)
  805a54:	df000017 	ldw	fp,0(sp)
  805a58:	dec00204 	addi	sp,sp,8
  805a5c:	f800283a 	ret

00805a60 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  805a60:	defff204 	addi	sp,sp,-56
  805a64:	dfc00d15 	stw	ra,52(sp)
  805a68:	df000c15 	stw	fp,48(sp)
  805a6c:	df000c04 	addi	fp,sp,48
  805a70:	e13ffc15 	stw	r4,-16(fp)
  805a74:	e17ffd15 	stw	r5,-12(fp)
  805a78:	e1bffe15 	stw	r6,-8(fp)
  805a7c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
  805a80:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
  805a84:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  805a88:	e0bfff17 	ldw	r2,-4(fp)
  805a8c:	1090000c 	andi	r2,r2,16384
  805a90:	1005003a 	cmpeq	r2,r2,zero
  805a94:	10803fcc 	andi	r2,r2,255
  805a98:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  805a9c:	00001306 	br	805aec <altera_avalon_uart_read+0x8c>
    {
      count++;
  805aa0:	e0bff517 	ldw	r2,-44(fp)
  805aa4:	10800044 	addi	r2,r2,1
  805aa8:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  805aac:	e0bffd17 	ldw	r2,-12(fp)
  805ab0:	10c00044 	addi	r3,r2,1
  805ab4:	e0fffd15 	stw	r3,-12(fp)
  805ab8:	e0fffc17 	ldw	r3,-16(fp)
  805abc:	18c00217 	ldw	r3,8(r3)
  805ac0:	e13ffc17 	ldw	r4,-16(fp)
  805ac4:	20c7883a 	add	r3,r4,r3
  805ac8:	18c00704 	addi	r3,r3,28
  805acc:	18c00003 	ldbu	r3,0(r3)
  805ad0:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
  805ad4:	e0bffc17 	ldw	r2,-16(fp)
  805ad8:	10800217 	ldw	r2,8(r2)
  805adc:	10800044 	addi	r2,r2,1
  805ae0:	10c00fcc 	andi	r3,r2,63
  805ae4:	e0bffc17 	ldw	r2,-16(fp)
  805ae8:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  805aec:	e0fff517 	ldw	r3,-44(fp)
  805af0:	e0bffe17 	ldw	r2,-8(fp)
  805af4:	1880050e 	bge	r3,r2,805b0c <altera_avalon_uart_read+0xac>
  805af8:	e0bffc17 	ldw	r2,-16(fp)
  805afc:	10c00217 	ldw	r3,8(r2)
  805b00:	e0bffc17 	ldw	r2,-16(fp)
  805b04:	10800317 	ldw	r2,12(r2)
  805b08:	18bfe51e 	bne	r3,r2,805aa0 <__alt_data_end+0xff805aa0>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  805b0c:	e0bff517 	ldw	r2,-44(fp)
  805b10:	1000251e 	bne	r2,zero,805ba8 <altera_avalon_uart_read+0x148>
  805b14:	e0bffc17 	ldw	r2,-16(fp)
  805b18:	10c00217 	ldw	r3,8(r2)
  805b1c:	e0bffc17 	ldw	r2,-16(fp)
  805b20:	10800317 	ldw	r2,12(r2)
  805b24:	1880201e 	bne	r3,r2,805ba8 <altera_avalon_uart_read+0x148>
    {
      if (!block)
  805b28:	e0bff617 	ldw	r2,-40(fp)
  805b2c:	1000071e 	bne	r2,zero,805b4c <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  805b30:	0805a240 	call	805a24 <alt_get_errno>
  805b34:	1007883a 	mov	r3,r2
  805b38:	008002c4 	movi	r2,11
  805b3c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
  805b40:	00800044 	movi	r2,1
  805b44:	e0bff405 	stb	r2,-48(fp)
        break;
  805b48:	00001b06 	br	805bb8 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805b4c:	0005303a 	rdctl	r2,status
  805b50:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805b54:	e0fff917 	ldw	r3,-28(fp)
  805b58:	00bfff84 	movi	r2,-2
  805b5c:	1884703a 	and	r2,r3,r2
  805b60:	1001703a 	wrctl	status,r2
  
  return context;
  805b64:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  805b68:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  805b6c:	e0bffc17 	ldw	r2,-16(fp)
  805b70:	10800117 	ldw	r2,4(r2)
  805b74:	10c02014 	ori	r3,r2,128
  805b78:	e0bffc17 	ldw	r2,-16(fp)
  805b7c:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  805b80:	e0bffc17 	ldw	r2,-16(fp)
  805b84:	10800017 	ldw	r2,0(r2)
  805b88:	10800304 	addi	r2,r2,12
  805b8c:	e0fffc17 	ldw	r3,-16(fp)
  805b90:	18c00117 	ldw	r3,4(r3)
  805b94:	10c00035 	stwio	r3,0(r2)
  805b98:	e0bff817 	ldw	r2,-32(fp)
  805b9c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805ba0:	e0bffa17 	ldw	r2,-24(fp)
  805ba4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  805ba8:	e0bff517 	ldw	r2,-44(fp)
  805bac:	1000021e 	bne	r2,zero,805bb8 <altera_avalon_uart_read+0x158>
  805bb0:	e0bffe17 	ldw	r2,-8(fp)
  805bb4:	103fcd1e 	bne	r2,zero,805aec <__alt_data_end+0xff805aec>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805bb8:	0005303a 	rdctl	r2,status
  805bbc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805bc0:	e0fffb17 	ldw	r3,-20(fp)
  805bc4:	00bfff84 	movi	r2,-2
  805bc8:	1884703a 	and	r2,r3,r2
  805bcc:	1001703a 	wrctl	status,r2
  
  return context;
  805bd0:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  805bd4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  805bd8:	e0bffc17 	ldw	r2,-16(fp)
  805bdc:	10800117 	ldw	r2,4(r2)
  805be0:	10c02014 	ori	r3,r2,128
  805be4:	e0bffc17 	ldw	r2,-16(fp)
  805be8:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  805bec:	e0bffc17 	ldw	r2,-16(fp)
  805bf0:	10800017 	ldw	r2,0(r2)
  805bf4:	10800304 	addi	r2,r2,12
  805bf8:	e0fffc17 	ldw	r3,-16(fp)
  805bfc:	18c00117 	ldw	r3,4(r3)
  805c00:	10c00035 	stwio	r3,0(r2)
  805c04:	e0bff817 	ldw	r2,-32(fp)
  805c08:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805c0c:	e0bff717 	ldw	r2,-36(fp)
  805c10:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  805c14:	e0bff403 	ldbu	r2,-48(fp)
  805c18:	10000226 	beq	r2,zero,805c24 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
  805c1c:	00bffd44 	movi	r2,-11
  805c20:	00000106 	br	805c28 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
  805c24:	e0bff517 	ldw	r2,-44(fp)
  }
}
  805c28:	e037883a 	mov	sp,fp
  805c2c:	dfc00117 	ldw	ra,4(sp)
  805c30:	df000017 	ldw	fp,0(sp)
  805c34:	dec00204 	addi	sp,sp,8
  805c38:	f800283a 	ret

00805c3c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  805c3c:	defffe04 	addi	sp,sp,-8
  805c40:	dfc00115 	stw	ra,4(sp)
  805c44:	df000015 	stw	fp,0(sp)
  805c48:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  805c4c:	d0a00917 	ldw	r2,-32732(gp)
  805c50:	10000326 	beq	r2,zero,805c60 <alt_get_errno+0x24>
  805c54:	d0a00917 	ldw	r2,-32732(gp)
  805c58:	103ee83a 	callr	r2
  805c5c:	00000106 	br	805c64 <alt_get_errno+0x28>
  805c60:	d0a74104 	addi	r2,gp,-25340
}
  805c64:	e037883a 	mov	sp,fp
  805c68:	dfc00117 	ldw	ra,4(sp)
  805c6c:	df000017 	ldw	fp,0(sp)
  805c70:	dec00204 	addi	sp,sp,8
  805c74:	f800283a 	ret

00805c78 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  805c78:	defff204 	addi	sp,sp,-56
  805c7c:	dfc00d15 	stw	ra,52(sp)
  805c80:	df000c15 	stw	fp,48(sp)
  805c84:	df000c04 	addi	fp,sp,48
  805c88:	e13ffc15 	stw	r4,-16(fp)
  805c8c:	e17ffd15 	stw	r5,-12(fp)
  805c90:	e1bffe15 	stw	r6,-8(fp)
  805c94:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  805c98:	e0bffe17 	ldw	r2,-8(fp)
  805c9c:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  805ca0:	e0bfff17 	ldw	r2,-4(fp)
  805ca4:	1090000c 	andi	r2,r2,16384
  805ca8:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  805cac:	00003c06 	br	805da0 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  805cb0:	e0bffc17 	ldw	r2,-16(fp)
  805cb4:	10800517 	ldw	r2,20(r2)
  805cb8:	10800044 	addi	r2,r2,1
  805cbc:	10800fcc 	andi	r2,r2,63
  805cc0:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  805cc4:	e0bffc17 	ldw	r2,-16(fp)
  805cc8:	10c00417 	ldw	r3,16(r2)
  805ccc:	e0bff717 	ldw	r2,-36(fp)
  805cd0:	1880221e 	bne	r3,r2,805d5c <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
  805cd4:	e0bff517 	ldw	r2,-44(fp)
  805cd8:	10000526 	beq	r2,zero,805cf0 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  805cdc:	0805c3c0 	call	805c3c <alt_get_errno>
  805ce0:	1007883a 	mov	r3,r2
  805ce4:	008002c4 	movi	r2,11
  805ce8:	18800015 	stw	r2,0(r3)
        break;
  805cec:	00002e06 	br	805da8 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805cf0:	0005303a 	rdctl	r2,status
  805cf4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805cf8:	e0fff917 	ldw	r3,-28(fp)
  805cfc:	00bfff84 	movi	r2,-2
  805d00:	1884703a 	and	r2,r3,r2
  805d04:	1001703a 	wrctl	status,r2
  
  return context;
  805d08:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  805d0c:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  805d10:	e0bffc17 	ldw	r2,-16(fp)
  805d14:	10800117 	ldw	r2,4(r2)
  805d18:	10c11014 	ori	r3,r2,1088
  805d1c:	e0bffc17 	ldw	r2,-16(fp)
  805d20:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  805d24:	e0bffc17 	ldw	r2,-16(fp)
  805d28:	10800017 	ldw	r2,0(r2)
  805d2c:	10800304 	addi	r2,r2,12
  805d30:	e0fffc17 	ldw	r3,-16(fp)
  805d34:	18c00117 	ldw	r3,4(r3)
  805d38:	10c00035 	stwio	r3,0(r2)
  805d3c:	e0bff817 	ldw	r2,-32(fp)
  805d40:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805d44:	e0bff617 	ldw	r2,-40(fp)
  805d48:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  805d4c:	e0bffc17 	ldw	r2,-16(fp)
  805d50:	10c00417 	ldw	r3,16(r2)
  805d54:	e0bff717 	ldw	r2,-36(fp)
  805d58:	18bffc26 	beq	r3,r2,805d4c <__alt_data_end+0xff805d4c>
      }
    }

    count--;
  805d5c:	e0bff417 	ldw	r2,-48(fp)
  805d60:	10bfffc4 	addi	r2,r2,-1
  805d64:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  805d68:	e0bffc17 	ldw	r2,-16(fp)
  805d6c:	10c00517 	ldw	r3,20(r2)
  805d70:	e0bffd17 	ldw	r2,-12(fp)
  805d74:	11000044 	addi	r4,r2,1
  805d78:	e13ffd15 	stw	r4,-12(fp)
  805d7c:	10800003 	ldbu	r2,0(r2)
  805d80:	1009883a 	mov	r4,r2
  805d84:	e0bffc17 	ldw	r2,-16(fp)
  805d88:	10c5883a 	add	r2,r2,r3
  805d8c:	10801704 	addi	r2,r2,92
  805d90:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
  805d94:	e0bffc17 	ldw	r2,-16(fp)
  805d98:	e0fff717 	ldw	r3,-36(fp)
  805d9c:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  805da0:	e0bff417 	ldw	r2,-48(fp)
  805da4:	103fc21e 	bne	r2,zero,805cb0 <__alt_data_end+0xff805cb0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805da8:	0005303a 	rdctl	r2,status
  805dac:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805db0:	e0fffb17 	ldw	r3,-20(fp)
  805db4:	00bfff84 	movi	r2,-2
  805db8:	1884703a 	and	r2,r3,r2
  805dbc:	1001703a 	wrctl	status,r2
  
  return context;
  805dc0:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  805dc4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  805dc8:	e0bffc17 	ldw	r2,-16(fp)
  805dcc:	10800117 	ldw	r2,4(r2)
  805dd0:	10c11014 	ori	r3,r2,1088
  805dd4:	e0bffc17 	ldw	r2,-16(fp)
  805dd8:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  805ddc:	e0bffc17 	ldw	r2,-16(fp)
  805de0:	10800017 	ldw	r2,0(r2)
  805de4:	10800304 	addi	r2,r2,12
  805de8:	e0fffc17 	ldw	r3,-16(fp)
  805dec:	18c00117 	ldw	r3,4(r3)
  805df0:	10c00035 	stwio	r3,0(r2)
  805df4:	e0bff817 	ldw	r2,-32(fp)
  805df8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805dfc:	e0bffa17 	ldw	r2,-24(fp)
  805e00:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  805e04:	e0fffe17 	ldw	r3,-8(fp)
  805e08:	e0bff417 	ldw	r2,-48(fp)
  805e0c:	1885c83a 	sub	r2,r3,r2
}
  805e10:	e037883a 	mov	sp,fp
  805e14:	dfc00117 	ldw	ra,4(sp)
  805e18:	df000017 	ldw	fp,0(sp)
  805e1c:	dec00204 	addi	sp,sp,8
  805e20:	f800283a 	ret

00805e24 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  805e24:	defff504 	addi	sp,sp,-44
  805e28:	df000a15 	stw	fp,40(sp)
  805e2c:	df000a04 	addi	fp,sp,40
  805e30:	e13ffc15 	stw	r4,-16(fp)
  805e34:	e17ffd15 	stw	r5,-12(fp)
  805e38:	e1bffe15 	stw	r6,-8(fp)
  805e3c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  805e40:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  805e44:	d0a74617 	ldw	r2,-25320(gp)
  
  if (alt_ticks_per_second ())
  805e48:	10003c26 	beq	r2,zero,805f3c <alt_alarm_start+0x118>
  {
    if (alarm)
  805e4c:	e0bffc17 	ldw	r2,-16(fp)
  805e50:	10003826 	beq	r2,zero,805f34 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
  805e54:	e0bffc17 	ldw	r2,-16(fp)
  805e58:	e0fffe17 	ldw	r3,-8(fp)
  805e5c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
  805e60:	e0bffc17 	ldw	r2,-16(fp)
  805e64:	e0ffff17 	ldw	r3,-4(fp)
  805e68:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805e6c:	0005303a 	rdctl	r2,status
  805e70:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805e74:	e0fff917 	ldw	r3,-28(fp)
  805e78:	00bfff84 	movi	r2,-2
  805e7c:	1884703a 	and	r2,r3,r2
  805e80:	1001703a 	wrctl	status,r2
  
  return context;
  805e84:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
  805e88:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  805e8c:	d0a74717 	ldw	r2,-25316(gp)
      
      current_nticks = alt_nticks();
  805e90:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  805e94:	e0fffd17 	ldw	r3,-12(fp)
  805e98:	e0bff617 	ldw	r2,-40(fp)
  805e9c:	1885883a 	add	r2,r3,r2
  805ea0:	10c00044 	addi	r3,r2,1
  805ea4:	e0bffc17 	ldw	r2,-16(fp)
  805ea8:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  805eac:	e0bffc17 	ldw	r2,-16(fp)
  805eb0:	10c00217 	ldw	r3,8(r2)
  805eb4:	e0bff617 	ldw	r2,-40(fp)
  805eb8:	1880042e 	bgeu	r3,r2,805ecc <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
  805ebc:	e0bffc17 	ldw	r2,-16(fp)
  805ec0:	00c00044 	movi	r3,1
  805ec4:	10c00405 	stb	r3,16(r2)
  805ec8:	00000206 	br	805ed4 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
  805ecc:	e0bffc17 	ldw	r2,-16(fp)
  805ed0:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  805ed4:	e0bffc17 	ldw	r2,-16(fp)
  805ed8:	d0e00d04 	addi	r3,gp,-32716
  805edc:	e0fffa15 	stw	r3,-24(fp)
  805ee0:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  805ee4:	e0bffb17 	ldw	r2,-20(fp)
  805ee8:	e0fffa17 	ldw	r3,-24(fp)
  805eec:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  805ef0:	e0bffa17 	ldw	r2,-24(fp)
  805ef4:	10c00017 	ldw	r3,0(r2)
  805ef8:	e0bffb17 	ldw	r2,-20(fp)
  805efc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  805f00:	e0bffa17 	ldw	r2,-24(fp)
  805f04:	10800017 	ldw	r2,0(r2)
  805f08:	e0fffb17 	ldw	r3,-20(fp)
  805f0c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  805f10:	e0bffa17 	ldw	r2,-24(fp)
  805f14:	e0fffb17 	ldw	r3,-20(fp)
  805f18:	10c00015 	stw	r3,0(r2)
  805f1c:	e0bff817 	ldw	r2,-32(fp)
  805f20:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805f24:	e0bff717 	ldw	r2,-36(fp)
  805f28:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  805f2c:	0005883a 	mov	r2,zero
  805f30:	00000306 	br	805f40 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
  805f34:	00bffa84 	movi	r2,-22
  805f38:	00000106 	br	805f40 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
  805f3c:	00bfde84 	movi	r2,-134
  }
}
  805f40:	e037883a 	mov	sp,fp
  805f44:	df000017 	ldw	fp,0(sp)
  805f48:	dec00104 	addi	sp,sp,4
  805f4c:	f800283a 	ret

00805f50 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
  805f50:	defffe04 	addi	sp,sp,-8
  805f54:	df000115 	stw	fp,4(sp)
  805f58:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  805f5c:	e03fff15 	stw	zero,-4(fp)
  805f60:	00000506 	br	805f78 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  805f64:	e0bfff17 	ldw	r2,-4(fp)
  805f68:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  805f6c:	e0bfff17 	ldw	r2,-4(fp)
  805f70:	10800804 	addi	r2,r2,32
  805f74:	e0bfff15 	stw	r2,-4(fp)
  805f78:	e0bfff17 	ldw	r2,-4(fp)
  805f7c:	10820030 	cmpltui	r2,r2,2048
  805f80:	103ff81e 	bne	r2,zero,805f64 <__alt_data_end+0xff805f64>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  805f84:	0001883a 	nop
  805f88:	e037883a 	mov	sp,fp
  805f8c:	df000017 	ldw	fp,0(sp)
  805f90:	dec00104 	addi	sp,sp,4
  805f94:	f800283a 	ret

00805f98 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  805f98:	defffe04 	addi	sp,sp,-8
  805f9c:	dfc00115 	stw	ra,4(sp)
  805fa0:	df000015 	stw	fp,0(sp)
  805fa4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  805fa8:	d0a00917 	ldw	r2,-32732(gp)
  805fac:	10000326 	beq	r2,zero,805fbc <alt_get_errno+0x24>
  805fb0:	d0a00917 	ldw	r2,-32732(gp)
  805fb4:	103ee83a 	callr	r2
  805fb8:	00000106 	br	805fc0 <alt_get_errno+0x28>
  805fbc:	d0a74104 	addi	r2,gp,-25340
}
  805fc0:	e037883a 	mov	sp,fp
  805fc4:	dfc00117 	ldw	ra,4(sp)
  805fc8:	df000017 	ldw	fp,0(sp)
  805fcc:	dec00204 	addi	sp,sp,8
  805fd0:	f800283a 	ret

00805fd4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  805fd4:	defffa04 	addi	sp,sp,-24
  805fd8:	dfc00515 	stw	ra,20(sp)
  805fdc:	df000415 	stw	fp,16(sp)
  805fe0:	df000404 	addi	fp,sp,16
  805fe4:	e13ffe15 	stw	r4,-8(fp)
  805fe8:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  805fec:	e0bffe17 	ldw	r2,-8(fp)
  805ff0:	10000326 	beq	r2,zero,806000 <alt_dev_llist_insert+0x2c>
  805ff4:	e0bffe17 	ldw	r2,-8(fp)
  805ff8:	10800217 	ldw	r2,8(r2)
  805ffc:	1000061e 	bne	r2,zero,806018 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
  806000:	0805f980 	call	805f98 <alt_get_errno>
  806004:	1007883a 	mov	r3,r2
  806008:	00800584 	movi	r2,22
  80600c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  806010:	00bffa84 	movi	r2,-22
  806014:	00001306 	br	806064 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  806018:	e0bffe17 	ldw	r2,-8(fp)
  80601c:	e0ffff17 	ldw	r3,-4(fp)
  806020:	e0fffc15 	stw	r3,-16(fp)
  806024:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  806028:	e0bffd17 	ldw	r2,-12(fp)
  80602c:	e0fffc17 	ldw	r3,-16(fp)
  806030:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  806034:	e0bffc17 	ldw	r2,-16(fp)
  806038:	10c00017 	ldw	r3,0(r2)
  80603c:	e0bffd17 	ldw	r2,-12(fp)
  806040:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  806044:	e0bffc17 	ldw	r2,-16(fp)
  806048:	10800017 	ldw	r2,0(r2)
  80604c:	e0fffd17 	ldw	r3,-12(fp)
  806050:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  806054:	e0bffc17 	ldw	r2,-16(fp)
  806058:	e0fffd17 	ldw	r3,-12(fp)
  80605c:	10c00015 	stw	r3,0(r2)

  return 0;  
  806060:	0005883a 	mov	r2,zero
}
  806064:	e037883a 	mov	sp,fp
  806068:	dfc00117 	ldw	ra,4(sp)
  80606c:	df000017 	ldw	fp,0(sp)
  806070:	dec00204 	addi	sp,sp,8
  806074:	f800283a 	ret

00806078 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  806078:	defffd04 	addi	sp,sp,-12
  80607c:	dfc00215 	stw	ra,8(sp)
  806080:	df000115 	stw	fp,4(sp)
  806084:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  806088:	00802034 	movhi	r2,128
  80608c:	109c3204 	addi	r2,r2,28872
  806090:	e0bfff15 	stw	r2,-4(fp)
  806094:	00000606 	br	8060b0 <_do_ctors+0x38>
        (*ctor) (); 
  806098:	e0bfff17 	ldw	r2,-4(fp)
  80609c:	10800017 	ldw	r2,0(r2)
  8060a0:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  8060a4:	e0bfff17 	ldw	r2,-4(fp)
  8060a8:	10bfff04 	addi	r2,r2,-4
  8060ac:	e0bfff15 	stw	r2,-4(fp)
  8060b0:	e0ffff17 	ldw	r3,-4(fp)
  8060b4:	00802034 	movhi	r2,128
  8060b8:	109c3304 	addi	r2,r2,28876
  8060bc:	18bff62e 	bgeu	r3,r2,806098 <__alt_data_end+0xff806098>
        (*ctor) (); 
}
  8060c0:	0001883a 	nop
  8060c4:	e037883a 	mov	sp,fp
  8060c8:	dfc00117 	ldw	ra,4(sp)
  8060cc:	df000017 	ldw	fp,0(sp)
  8060d0:	dec00204 	addi	sp,sp,8
  8060d4:	f800283a 	ret

008060d8 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  8060d8:	defffd04 	addi	sp,sp,-12
  8060dc:	dfc00215 	stw	ra,8(sp)
  8060e0:	df000115 	stw	fp,4(sp)
  8060e4:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  8060e8:	00802034 	movhi	r2,128
  8060ec:	109c3204 	addi	r2,r2,28872
  8060f0:	e0bfff15 	stw	r2,-4(fp)
  8060f4:	00000606 	br	806110 <_do_dtors+0x38>
        (*dtor) (); 
  8060f8:	e0bfff17 	ldw	r2,-4(fp)
  8060fc:	10800017 	ldw	r2,0(r2)
  806100:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  806104:	e0bfff17 	ldw	r2,-4(fp)
  806108:	10bfff04 	addi	r2,r2,-4
  80610c:	e0bfff15 	stw	r2,-4(fp)
  806110:	e0ffff17 	ldw	r3,-4(fp)
  806114:	00802034 	movhi	r2,128
  806118:	109c3304 	addi	r2,r2,28876
  80611c:	18bff62e 	bgeu	r3,r2,8060f8 <__alt_data_end+0xff8060f8>
        (*dtor) (); 
}
  806120:	0001883a 	nop
  806124:	e037883a 	mov	sp,fp
  806128:	dfc00117 	ldw	ra,4(sp)
  80612c:	df000017 	ldw	fp,0(sp)
  806130:	dec00204 	addi	sp,sp,8
  806134:	f800283a 	ret

00806138 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
  806138:	defffe04 	addi	sp,sp,-8
  80613c:	dfc00115 	stw	ra,4(sp)
  806140:	df000015 	stw	fp,0(sp)
  806144:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
  806148:	01440004 	movi	r5,4096
  80614c:	0009883a 	mov	r4,zero
  806150:	0806c0c0 	call	806c0c <alt_icache_flush>
#endif
}
  806154:	0001883a 	nop
  806158:	e037883a 	mov	sp,fp
  80615c:	dfc00117 	ldw	ra,4(sp)
  806160:	df000017 	ldw	fp,0(sp)
  806164:	dec00204 	addi	sp,sp,8
  806168:	f800283a 	ret

0080616c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  80616c:	defff904 	addi	sp,sp,-28
  806170:	dfc00615 	stw	ra,24(sp)
  806174:	df000515 	stw	fp,20(sp)
  806178:	df000504 	addi	fp,sp,20
  80617c:	e13ffc15 	stw	r4,-16(fp)
  806180:	e17ffd15 	stw	r5,-12(fp)
  806184:	e1bffe15 	stw	r6,-8(fp)
  806188:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  80618c:	e1bfff17 	ldw	r6,-4(fp)
  806190:	e17ffe17 	ldw	r5,-8(fp)
  806194:	e13ffd17 	ldw	r4,-12(fp)
  806198:	080652c0 	call	80652c <open>
  80619c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  8061a0:	e0bffb17 	ldw	r2,-20(fp)
  8061a4:	10001c16 	blt	r2,zero,806218 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
  8061a8:	00802034 	movhi	r2,128
  8061ac:	109f0d04 	addi	r2,r2,31796
  8061b0:	e0fffb17 	ldw	r3,-20(fp)
  8061b4:	18c00324 	muli	r3,r3,12
  8061b8:	10c5883a 	add	r2,r2,r3
  8061bc:	10c00017 	ldw	r3,0(r2)
  8061c0:	e0bffc17 	ldw	r2,-16(fp)
  8061c4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  8061c8:	00802034 	movhi	r2,128
  8061cc:	109f0d04 	addi	r2,r2,31796
  8061d0:	e0fffb17 	ldw	r3,-20(fp)
  8061d4:	18c00324 	muli	r3,r3,12
  8061d8:	10c5883a 	add	r2,r2,r3
  8061dc:	10800104 	addi	r2,r2,4
  8061e0:	10c00017 	ldw	r3,0(r2)
  8061e4:	e0bffc17 	ldw	r2,-16(fp)
  8061e8:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  8061ec:	00802034 	movhi	r2,128
  8061f0:	109f0d04 	addi	r2,r2,31796
  8061f4:	e0fffb17 	ldw	r3,-20(fp)
  8061f8:	18c00324 	muli	r3,r3,12
  8061fc:	10c5883a 	add	r2,r2,r3
  806200:	10800204 	addi	r2,r2,8
  806204:	10c00017 	ldw	r3,0(r2)
  806208:	e0bffc17 	ldw	r2,-16(fp)
  80620c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  806210:	e13ffb17 	ldw	r4,-20(fp)
  806214:	08037bc0 	call	8037bc <alt_release_fd>
  }
} 
  806218:	0001883a 	nop
  80621c:	e037883a 	mov	sp,fp
  806220:	dfc00117 	ldw	ra,4(sp)
  806224:	df000017 	ldw	fp,0(sp)
  806228:	dec00204 	addi	sp,sp,8
  80622c:	f800283a 	ret

00806230 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  806230:	defffb04 	addi	sp,sp,-20
  806234:	dfc00415 	stw	ra,16(sp)
  806238:	df000315 	stw	fp,12(sp)
  80623c:	df000304 	addi	fp,sp,12
  806240:	e13ffd15 	stw	r4,-12(fp)
  806244:	e17ffe15 	stw	r5,-8(fp)
  806248:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  80624c:	01c07fc4 	movi	r7,511
  806250:	01800044 	movi	r6,1
  806254:	e17ffd17 	ldw	r5,-12(fp)
  806258:	01002034 	movhi	r4,128
  80625c:	211f1004 	addi	r4,r4,31808
  806260:	080616c0 	call	80616c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  806264:	01c07fc4 	movi	r7,511
  806268:	000d883a 	mov	r6,zero
  80626c:	e17ffe17 	ldw	r5,-8(fp)
  806270:	01002034 	movhi	r4,128
  806274:	211f0d04 	addi	r4,r4,31796
  806278:	080616c0 	call	80616c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  80627c:	01c07fc4 	movi	r7,511
  806280:	01800044 	movi	r6,1
  806284:	e17fff17 	ldw	r5,-4(fp)
  806288:	01002034 	movhi	r4,128
  80628c:	211f1304 	addi	r4,r4,31820
  806290:	080616c0 	call	80616c <alt_open_fd>
}  
  806294:	0001883a 	nop
  806298:	e037883a 	mov	sp,fp
  80629c:	dfc00117 	ldw	ra,4(sp)
  8062a0:	df000017 	ldw	fp,0(sp)
  8062a4:	dec00204 	addi	sp,sp,8
  8062a8:	f800283a 	ret

008062ac <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
  8062ac:	defff004 	addi	sp,sp,-64
  8062b0:	df000f15 	stw	fp,60(sp)
  8062b4:	df000f04 	addi	fp,sp,60
  8062b8:	e13ffd15 	stw	r4,-12(fp)
  8062bc:	e17ffe15 	stw	r5,-8(fp)
  8062c0:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
  8062c4:	00bffa84 	movi	r2,-22
  8062c8:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  8062cc:	e0bffd17 	ldw	r2,-12(fp)
  8062d0:	10800828 	cmpgeui	r2,r2,32
  8062d4:	1000501e 	bne	r2,zero,806418 <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8062d8:	0005303a 	rdctl	r2,status
  8062dc:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8062e0:	e0fff617 	ldw	r3,-40(fp)
  8062e4:	00bfff84 	movi	r2,-2
  8062e8:	1884703a 	and	r2,r3,r2
  8062ec:	1001703a 	wrctl	status,r2
  
  return context;
  8062f0:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
  8062f4:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
  8062f8:	00802074 	movhi	r2,129
  8062fc:	10ab6904 	addi	r2,r2,-21084
  806300:	e0fffd17 	ldw	r3,-12(fp)
  806304:	180690fa 	slli	r3,r3,3
  806308:	10c5883a 	add	r2,r2,r3
  80630c:	e0ffff17 	ldw	r3,-4(fp)
  806310:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
  806314:	00802074 	movhi	r2,129
  806318:	10ab6904 	addi	r2,r2,-21084
  80631c:	e0fffd17 	ldw	r3,-12(fp)
  806320:	180690fa 	slli	r3,r3,3
  806324:	10c5883a 	add	r2,r2,r3
  806328:	10800104 	addi	r2,r2,4
  80632c:	e0fffe17 	ldw	r3,-8(fp)
  806330:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
  806334:	e0bfff17 	ldw	r2,-4(fp)
  806338:	10001926 	beq	r2,zero,8063a0 <alt_irq_register+0xf4>
  80633c:	e0bffd17 	ldw	r2,-12(fp)
  806340:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  806344:	0005303a 	rdctl	r2,status
  806348:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80634c:	e0fff717 	ldw	r3,-36(fp)
  806350:	00bfff84 	movi	r2,-2
  806354:	1884703a 	and	r2,r3,r2
  806358:	1001703a 	wrctl	status,r2
  
  return context;
  80635c:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  806360:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
  806364:	00c00044 	movi	r3,1
  806368:	e0bff217 	ldw	r2,-56(fp)
  80636c:	1884983a 	sll	r2,r3,r2
  806370:	1007883a 	mov	r3,r2
  806374:	d0a74517 	ldw	r2,-25324(gp)
  806378:	1884b03a 	or	r2,r3,r2
  80637c:	d0a74515 	stw	r2,-25324(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  806380:	d0a74517 	ldw	r2,-25324(gp)
  806384:	100170fa 	wrctl	ienable,r2
  806388:	e0bff817 	ldw	r2,-32(fp)
  80638c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806390:	e0bff917 	ldw	r2,-28(fp)
  806394:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  806398:	0005883a 	mov	r2,zero
  80639c:	00001906 	br	806404 <alt_irq_register+0x158>
  8063a0:	e0bffd17 	ldw	r2,-12(fp)
  8063a4:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8063a8:	0005303a 	rdctl	r2,status
  8063ac:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8063b0:	e0fffa17 	ldw	r3,-24(fp)
  8063b4:	00bfff84 	movi	r2,-2
  8063b8:	1884703a 	and	r2,r3,r2
  8063bc:	1001703a 	wrctl	status,r2
  
  return context;
  8063c0:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  8063c4:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
  8063c8:	00c00044 	movi	r3,1
  8063cc:	e0bff417 	ldw	r2,-48(fp)
  8063d0:	1884983a 	sll	r2,r3,r2
  8063d4:	0084303a 	nor	r2,zero,r2
  8063d8:	1007883a 	mov	r3,r2
  8063dc:	d0a74517 	ldw	r2,-25324(gp)
  8063e0:	1884703a 	and	r2,r3,r2
  8063e4:	d0a74515 	stw	r2,-25324(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  8063e8:	d0a74517 	ldw	r2,-25324(gp)
  8063ec:	100170fa 	wrctl	ienable,r2
  8063f0:	e0bffb17 	ldw	r2,-20(fp)
  8063f4:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8063f8:	e0bffc17 	ldw	r2,-16(fp)
  8063fc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  806400:	0005883a 	mov	r2,zero
  806404:	e0bff115 	stw	r2,-60(fp)
  806408:	e0bff317 	ldw	r2,-52(fp)
  80640c:	e0bff515 	stw	r2,-44(fp)
  806410:	e0bff517 	ldw	r2,-44(fp)
  806414:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
  806418:	e0bff117 	ldw	r2,-60(fp)
}
  80641c:	e037883a 	mov	sp,fp
  806420:	df000017 	ldw	fp,0(sp)
  806424:	dec00104 	addi	sp,sp,4
  806428:	f800283a 	ret

0080642c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80642c:	defffe04 	addi	sp,sp,-8
  806430:	dfc00115 	stw	ra,4(sp)
  806434:	df000015 	stw	fp,0(sp)
  806438:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80643c:	d0a00917 	ldw	r2,-32732(gp)
  806440:	10000326 	beq	r2,zero,806450 <alt_get_errno+0x24>
  806444:	d0a00917 	ldw	r2,-32732(gp)
  806448:	103ee83a 	callr	r2
  80644c:	00000106 	br	806454 <alt_get_errno+0x28>
  806450:	d0a74104 	addi	r2,gp,-25340
}
  806454:	e037883a 	mov	sp,fp
  806458:	dfc00117 	ldw	ra,4(sp)
  80645c:	df000017 	ldw	fp,0(sp)
  806460:	dec00204 	addi	sp,sp,8
  806464:	f800283a 	ret

00806468 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  806468:	defffd04 	addi	sp,sp,-12
  80646c:	df000215 	stw	fp,8(sp)
  806470:	df000204 	addi	fp,sp,8
  806474:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  806478:	e0bfff17 	ldw	r2,-4(fp)
  80647c:	10800217 	ldw	r2,8(r2)
  806480:	10d00034 	orhi	r3,r2,16384
  806484:	e0bfff17 	ldw	r2,-4(fp)
  806488:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  80648c:	e03ffe15 	stw	zero,-8(fp)
  806490:	00001d06 	br	806508 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  806494:	00802034 	movhi	r2,128
  806498:	109f0d04 	addi	r2,r2,31796
  80649c:	e0fffe17 	ldw	r3,-8(fp)
  8064a0:	18c00324 	muli	r3,r3,12
  8064a4:	10c5883a 	add	r2,r2,r3
  8064a8:	10c00017 	ldw	r3,0(r2)
  8064ac:	e0bfff17 	ldw	r2,-4(fp)
  8064b0:	10800017 	ldw	r2,0(r2)
  8064b4:	1880111e 	bne	r3,r2,8064fc <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  8064b8:	00802034 	movhi	r2,128
  8064bc:	109f0d04 	addi	r2,r2,31796
  8064c0:	e0fffe17 	ldw	r3,-8(fp)
  8064c4:	18c00324 	muli	r3,r3,12
  8064c8:	10c5883a 	add	r2,r2,r3
  8064cc:	10800204 	addi	r2,r2,8
  8064d0:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  8064d4:	1000090e 	bge	r2,zero,8064fc <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
  8064d8:	e0bffe17 	ldw	r2,-8(fp)
  8064dc:	10c00324 	muli	r3,r2,12
  8064e0:	00802034 	movhi	r2,128
  8064e4:	109f0d04 	addi	r2,r2,31796
  8064e8:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  8064ec:	e0bfff17 	ldw	r2,-4(fp)
  8064f0:	18800226 	beq	r3,r2,8064fc <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  8064f4:	00bffcc4 	movi	r2,-13
  8064f8:	00000806 	br	80651c <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  8064fc:	e0bffe17 	ldw	r2,-8(fp)
  806500:	10800044 	addi	r2,r2,1
  806504:	e0bffe15 	stw	r2,-8(fp)
  806508:	d0a00817 	ldw	r2,-32736(gp)
  80650c:	1007883a 	mov	r3,r2
  806510:	e0bffe17 	ldw	r2,-8(fp)
  806514:	18bfdf2e 	bgeu	r3,r2,806494 <__alt_data_end+0xff806494>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  806518:	0005883a 	mov	r2,zero
}
  80651c:	e037883a 	mov	sp,fp
  806520:	df000017 	ldw	fp,0(sp)
  806524:	dec00104 	addi	sp,sp,4
  806528:	f800283a 	ret

0080652c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  80652c:	defff604 	addi	sp,sp,-40
  806530:	dfc00915 	stw	ra,36(sp)
  806534:	df000815 	stw	fp,32(sp)
  806538:	df000804 	addi	fp,sp,32
  80653c:	e13ffd15 	stw	r4,-12(fp)
  806540:	e17ffe15 	stw	r5,-8(fp)
  806544:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  806548:	00bfffc4 	movi	r2,-1
  80654c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
  806550:	00bffb44 	movi	r2,-19
  806554:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
  806558:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  80655c:	d1600604 	addi	r5,gp,-32744
  806560:	e13ffd17 	ldw	r4,-12(fp)
  806564:	08069d00 	call	8069d0 <alt_find_dev>
  806568:	e0bff815 	stw	r2,-32(fp)
  80656c:	e0bff817 	ldw	r2,-32(fp)
  806570:	1000051e 	bne	r2,zero,806588 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  806574:	e13ffd17 	ldw	r4,-12(fp)
  806578:	0806a600 	call	806a60 <alt_find_file>
  80657c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
  806580:	00800044 	movi	r2,1
  806584:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  806588:	e0bff817 	ldw	r2,-32(fp)
  80658c:	10002926 	beq	r2,zero,806634 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
  806590:	e13ff817 	ldw	r4,-32(fp)
  806594:	0806b680 	call	806b68 <alt_get_fd>
  806598:	e0bff915 	stw	r2,-28(fp)
  80659c:	e0bff917 	ldw	r2,-28(fp)
  8065a0:	1000030e 	bge	r2,zero,8065b0 <open+0x84>
    {
      status = index;
  8065a4:	e0bff917 	ldw	r2,-28(fp)
  8065a8:	e0bffa15 	stw	r2,-24(fp)
  8065ac:	00002306 	br	80663c <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
  8065b0:	e0bff917 	ldw	r2,-28(fp)
  8065b4:	10c00324 	muli	r3,r2,12
  8065b8:	00802034 	movhi	r2,128
  8065bc:	109f0d04 	addi	r2,r2,31796
  8065c0:	1885883a 	add	r2,r3,r2
  8065c4:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  8065c8:	e0fffe17 	ldw	r3,-8(fp)
  8065cc:	00900034 	movhi	r2,16384
  8065d0:	10bfffc4 	addi	r2,r2,-1
  8065d4:	1886703a 	and	r3,r3,r2
  8065d8:	e0bffc17 	ldw	r2,-16(fp)
  8065dc:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  8065e0:	e0bffb17 	ldw	r2,-20(fp)
  8065e4:	1000051e 	bne	r2,zero,8065fc <open+0xd0>
  8065e8:	e13ffc17 	ldw	r4,-16(fp)
  8065ec:	08064680 	call	806468 <alt_file_locked>
  8065f0:	e0bffa15 	stw	r2,-24(fp)
  8065f4:	e0bffa17 	ldw	r2,-24(fp)
  8065f8:	10001016 	blt	r2,zero,80663c <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  8065fc:	e0bff817 	ldw	r2,-32(fp)
  806600:	10800317 	ldw	r2,12(r2)
  806604:	10000826 	beq	r2,zero,806628 <open+0xfc>
  806608:	e0bff817 	ldw	r2,-32(fp)
  80660c:	10800317 	ldw	r2,12(r2)
  806610:	e1ffff17 	ldw	r7,-4(fp)
  806614:	e1bffe17 	ldw	r6,-8(fp)
  806618:	e17ffd17 	ldw	r5,-12(fp)
  80661c:	e13ffc17 	ldw	r4,-16(fp)
  806620:	103ee83a 	callr	r2
  806624:	00000106 	br	80662c <open+0x100>
  806628:	0005883a 	mov	r2,zero
  80662c:	e0bffa15 	stw	r2,-24(fp)
  806630:	00000206 	br	80663c <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
  806634:	00bffb44 	movi	r2,-19
  806638:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  80663c:	e0bffa17 	ldw	r2,-24(fp)
  806640:	1000090e 	bge	r2,zero,806668 <open+0x13c>
  {
    alt_release_fd (index);  
  806644:	e13ff917 	ldw	r4,-28(fp)
  806648:	08037bc0 	call	8037bc <alt_release_fd>
    ALT_ERRNO = -status;
  80664c:	080642c0 	call	80642c <alt_get_errno>
  806650:	1007883a 	mov	r3,r2
  806654:	e0bffa17 	ldw	r2,-24(fp)
  806658:	0085c83a 	sub	r2,zero,r2
  80665c:	18800015 	stw	r2,0(r3)
    return -1;
  806660:	00bfffc4 	movi	r2,-1
  806664:	00000106 	br	80666c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
  806668:	e0bff917 	ldw	r2,-28(fp)
}
  80666c:	e037883a 	mov	sp,fp
  806670:	dfc00117 	ldw	ra,4(sp)
  806674:	df000017 	ldw	fp,0(sp)
  806678:	dec00204 	addi	sp,sp,8
  80667c:	f800283a 	ret

00806680 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  806680:	defffa04 	addi	sp,sp,-24
  806684:	df000515 	stw	fp,20(sp)
  806688:	df000504 	addi	fp,sp,20
  80668c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  806690:	0005303a 	rdctl	r2,status
  806694:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  806698:	e0fffc17 	ldw	r3,-16(fp)
  80669c:	00bfff84 	movi	r2,-2
  8066a0:	1884703a 	and	r2,r3,r2
  8066a4:	1001703a 	wrctl	status,r2
  
  return context;
  8066a8:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  8066ac:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
  8066b0:	e0bfff17 	ldw	r2,-4(fp)
  8066b4:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  8066b8:	e0bffd17 	ldw	r2,-12(fp)
  8066bc:	10800017 	ldw	r2,0(r2)
  8066c0:	e0fffd17 	ldw	r3,-12(fp)
  8066c4:	18c00117 	ldw	r3,4(r3)
  8066c8:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
  8066cc:	e0bffd17 	ldw	r2,-12(fp)
  8066d0:	10800117 	ldw	r2,4(r2)
  8066d4:	e0fffd17 	ldw	r3,-12(fp)
  8066d8:	18c00017 	ldw	r3,0(r3)
  8066dc:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  8066e0:	e0bffd17 	ldw	r2,-12(fp)
  8066e4:	e0fffd17 	ldw	r3,-12(fp)
  8066e8:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
  8066ec:	e0bffd17 	ldw	r2,-12(fp)
  8066f0:	e0fffd17 	ldw	r3,-12(fp)
  8066f4:	10c00015 	stw	r3,0(r2)
  8066f8:	e0bffb17 	ldw	r2,-20(fp)
  8066fc:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806700:	e0bffe17 	ldw	r2,-8(fp)
  806704:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  806708:	0001883a 	nop
  80670c:	e037883a 	mov	sp,fp
  806710:	df000017 	ldw	fp,0(sp)
  806714:	dec00104 	addi	sp,sp,4
  806718:	f800283a 	ret

0080671c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  80671c:	defffb04 	addi	sp,sp,-20
  806720:	dfc00415 	stw	ra,16(sp)
  806724:	df000315 	stw	fp,12(sp)
  806728:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  80672c:	d0a00d17 	ldw	r2,-32716(gp)
  806730:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  806734:	d0a74717 	ldw	r2,-25316(gp)
  806738:	10800044 	addi	r2,r2,1
  80673c:	d0a74715 	stw	r2,-25316(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  806740:	00002e06 	br	8067fc <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
  806744:	e0bffd17 	ldw	r2,-12(fp)
  806748:	10800017 	ldw	r2,0(r2)
  80674c:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  806750:	e0bffd17 	ldw	r2,-12(fp)
  806754:	10800403 	ldbu	r2,16(r2)
  806758:	10803fcc 	andi	r2,r2,255
  80675c:	10000426 	beq	r2,zero,806770 <alt_tick+0x54>
  806760:	d0a74717 	ldw	r2,-25316(gp)
  806764:	1000021e 	bne	r2,zero,806770 <alt_tick+0x54>
    {
      alarm->rollover = 0;
  806768:	e0bffd17 	ldw	r2,-12(fp)
  80676c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  806770:	e0bffd17 	ldw	r2,-12(fp)
  806774:	10800217 	ldw	r2,8(r2)
  806778:	d0e74717 	ldw	r3,-25316(gp)
  80677c:	18801d36 	bltu	r3,r2,8067f4 <alt_tick+0xd8>
  806780:	e0bffd17 	ldw	r2,-12(fp)
  806784:	10800403 	ldbu	r2,16(r2)
  806788:	10803fcc 	andi	r2,r2,255
  80678c:	1000191e 	bne	r2,zero,8067f4 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
  806790:	e0bffd17 	ldw	r2,-12(fp)
  806794:	10800317 	ldw	r2,12(r2)
  806798:	e0fffd17 	ldw	r3,-12(fp)
  80679c:	18c00517 	ldw	r3,20(r3)
  8067a0:	1809883a 	mov	r4,r3
  8067a4:	103ee83a 	callr	r2
  8067a8:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  8067ac:	e0bfff17 	ldw	r2,-4(fp)
  8067b0:	1000031e 	bne	r2,zero,8067c0 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
  8067b4:	e13ffd17 	ldw	r4,-12(fp)
  8067b8:	08066800 	call	806680 <alt_alarm_stop>
  8067bc:	00000d06 	br	8067f4 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
  8067c0:	e0bffd17 	ldw	r2,-12(fp)
  8067c4:	10c00217 	ldw	r3,8(r2)
  8067c8:	e0bfff17 	ldw	r2,-4(fp)
  8067cc:	1887883a 	add	r3,r3,r2
  8067d0:	e0bffd17 	ldw	r2,-12(fp)
  8067d4:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  8067d8:	e0bffd17 	ldw	r2,-12(fp)
  8067dc:	10c00217 	ldw	r3,8(r2)
  8067e0:	d0a74717 	ldw	r2,-25316(gp)
  8067e4:	1880032e 	bgeu	r3,r2,8067f4 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
  8067e8:	e0bffd17 	ldw	r2,-12(fp)
  8067ec:	00c00044 	movi	r3,1
  8067f0:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
  8067f4:	e0bffe17 	ldw	r2,-8(fp)
  8067f8:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  8067fc:	e0fffd17 	ldw	r3,-12(fp)
  806800:	d0a00d04 	addi	r2,gp,-32716
  806804:	18bfcf1e 	bne	r3,r2,806744 <__alt_data_end+0xff806744>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
  806808:	0001883a 	nop
}
  80680c:	0001883a 	nop
  806810:	e037883a 	mov	sp,fp
  806814:	dfc00117 	ldw	ra,4(sp)
  806818:	df000017 	ldw	fp,0(sp)
  80681c:	dec00204 	addi	sp,sp,8
  806820:	f800283a 	ret

00806824 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  806824:	defffd04 	addi	sp,sp,-12
  806828:	dfc00215 	stw	ra,8(sp)
  80682c:	df000115 	stw	fp,4(sp)
  806830:	df000104 	addi	fp,sp,4
  806834:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  806838:	e13fff17 	ldw	r4,-4(fp)
  80683c:	08068780 	call	806878 <alt_busy_sleep>
}
  806840:	e037883a 	mov	sp,fp
  806844:	dfc00117 	ldw	ra,4(sp)
  806848:	df000017 	ldw	fp,0(sp)
  80684c:	dec00204 	addi	sp,sp,8
  806850:	f800283a 	ret

00806854 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
  806854:	deffff04 	addi	sp,sp,-4
  806858:	df000015 	stw	fp,0(sp)
  80685c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  806860:	000170fa 	wrctl	ienable,zero
}
  806864:	0001883a 	nop
  806868:	e037883a 	mov	sp,fp
  80686c:	df000017 	ldw	fp,0(sp)
  806870:	dec00104 	addi	sp,sp,4
  806874:	f800283a 	ret

00806878 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  806878:	defffa04 	addi	sp,sp,-24
  80687c:	dfc00515 	stw	ra,20(sp)
  806880:	df000415 	stw	fp,16(sp)
  806884:	df000404 	addi	fp,sp,16
  806888:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  80688c:	008000c4 	movi	r2,3
  806890:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
  806894:	e0fffd17 	ldw	r3,-12(fp)
  806898:	008003f4 	movhi	r2,15
  80689c:	10909004 	addi	r2,r2,16960
  8068a0:	1885383a 	mul	r2,r3,r2
  8068a4:	100b883a 	mov	r5,r2
  8068a8:	0100bef4 	movhi	r4,763
  8068ac:	213c2004 	addi	r4,r4,-3968
  8068b0:	08030040 	call	803004 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  8068b4:	100b883a 	mov	r5,r2
  8068b8:	01200034 	movhi	r4,32768
  8068bc:	213fffc4 	addi	r4,r4,-1
  8068c0:	08030040 	call	803004 <__udivsi3>
  8068c4:	100b883a 	mov	r5,r2
  8068c8:	e13fff17 	ldw	r4,-4(fp)
  8068cc:	08030040 	call	803004 <__udivsi3>
  8068d0:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  8068d4:	e0bffe17 	ldw	r2,-8(fp)
  8068d8:	10002a26 	beq	r2,zero,806984 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
  8068dc:	e03ffc15 	stw	zero,-16(fp)
  8068e0:	00001706 	br	806940 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  8068e4:	00a00034 	movhi	r2,32768
  8068e8:	10bfffc4 	addi	r2,r2,-1
  8068ec:	10bfffc4 	addi	r2,r2,-1
  8068f0:	103ffe1e 	bne	r2,zero,8068ec <__alt_data_end+0xff8068ec>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
  8068f4:	e0fffd17 	ldw	r3,-12(fp)
  8068f8:	008003f4 	movhi	r2,15
  8068fc:	10909004 	addi	r2,r2,16960
  806900:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  806904:	100b883a 	mov	r5,r2
  806908:	0100bef4 	movhi	r4,763
  80690c:	213c2004 	addi	r4,r4,-3968
  806910:	08030040 	call	803004 <__udivsi3>
  806914:	100b883a 	mov	r5,r2
  806918:	01200034 	movhi	r4,32768
  80691c:	213fffc4 	addi	r4,r4,-1
  806920:	08030040 	call	803004 <__udivsi3>
  806924:	1007883a 	mov	r3,r2
  806928:	e0bfff17 	ldw	r2,-4(fp)
  80692c:	10c5c83a 	sub	r2,r2,r3
  806930:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  806934:	e0bffc17 	ldw	r2,-16(fp)
  806938:	10800044 	addi	r2,r2,1
  80693c:	e0bffc15 	stw	r2,-16(fp)
  806940:	e0fffc17 	ldw	r3,-16(fp)
  806944:	e0bffe17 	ldw	r2,-8(fp)
  806948:	18bfe616 	blt	r3,r2,8068e4 <__alt_data_end+0xff8068e4>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  80694c:	e0fffd17 	ldw	r3,-12(fp)
  806950:	008003f4 	movhi	r2,15
  806954:	10909004 	addi	r2,r2,16960
  806958:	1885383a 	mul	r2,r3,r2
  80695c:	100b883a 	mov	r5,r2
  806960:	0100bef4 	movhi	r4,763
  806964:	213c2004 	addi	r4,r4,-3968
  806968:	08030040 	call	803004 <__udivsi3>
  80696c:	1007883a 	mov	r3,r2
  806970:	e0bfff17 	ldw	r2,-4(fp)
  806974:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  806978:	10bfffc4 	addi	r2,r2,-1
  80697c:	103ffe1e 	bne	r2,zero,806978 <__alt_data_end+0xff806978>
  806980:	00000d06 	br	8069b8 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  806984:	e0fffd17 	ldw	r3,-12(fp)
  806988:	008003f4 	movhi	r2,15
  80698c:	10909004 	addi	r2,r2,16960
  806990:	1885383a 	mul	r2,r3,r2
  806994:	100b883a 	mov	r5,r2
  806998:	0100bef4 	movhi	r4,763
  80699c:	213c2004 	addi	r4,r4,-3968
  8069a0:	08030040 	call	803004 <__udivsi3>
  8069a4:	1007883a 	mov	r3,r2
  8069a8:	e0bfff17 	ldw	r2,-4(fp)
  8069ac:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  8069b0:	10bfffc4 	addi	r2,r2,-1
  8069b4:	00bffe16 	blt	zero,r2,8069b0 <__alt_data_end+0xff8069b0>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  8069b8:	0005883a 	mov	r2,zero
}
  8069bc:	e037883a 	mov	sp,fp
  8069c0:	dfc00117 	ldw	ra,4(sp)
  8069c4:	df000017 	ldw	fp,0(sp)
  8069c8:	dec00204 	addi	sp,sp,8
  8069cc:	f800283a 	ret

008069d0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  8069d0:	defffa04 	addi	sp,sp,-24
  8069d4:	dfc00515 	stw	ra,20(sp)
  8069d8:	df000415 	stw	fp,16(sp)
  8069dc:	df000404 	addi	fp,sp,16
  8069e0:	e13ffe15 	stw	r4,-8(fp)
  8069e4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
  8069e8:	e0bfff17 	ldw	r2,-4(fp)
  8069ec:	10800017 	ldw	r2,0(r2)
  8069f0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  8069f4:	e13ffe17 	ldw	r4,-8(fp)
  8069f8:	08003cc0 	call	8003cc <strlen>
  8069fc:	10800044 	addi	r2,r2,1
  806a00:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  806a04:	00000d06 	br	806a3c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  806a08:	e0bffc17 	ldw	r2,-16(fp)
  806a0c:	10800217 	ldw	r2,8(r2)
  806a10:	e0fffd17 	ldw	r3,-12(fp)
  806a14:	180d883a 	mov	r6,r3
  806a18:	e17ffe17 	ldw	r5,-8(fp)
  806a1c:	1009883a 	mov	r4,r2
  806a20:	0806d840 	call	806d84 <memcmp>
  806a24:	1000021e 	bne	r2,zero,806a30 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  806a28:	e0bffc17 	ldw	r2,-16(fp)
  806a2c:	00000706 	br	806a4c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  806a30:	e0bffc17 	ldw	r2,-16(fp)
  806a34:	10800017 	ldw	r2,0(r2)
  806a38:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  806a3c:	e0fffc17 	ldw	r3,-16(fp)
  806a40:	e0bfff17 	ldw	r2,-4(fp)
  806a44:	18bff01e 	bne	r3,r2,806a08 <__alt_data_end+0xff806a08>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  806a48:	0005883a 	mov	r2,zero
}
  806a4c:	e037883a 	mov	sp,fp
  806a50:	dfc00117 	ldw	ra,4(sp)
  806a54:	df000017 	ldw	fp,0(sp)
  806a58:	dec00204 	addi	sp,sp,8
  806a5c:	f800283a 	ret

00806a60 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  806a60:	defffb04 	addi	sp,sp,-20
  806a64:	dfc00415 	stw	ra,16(sp)
  806a68:	df000315 	stw	fp,12(sp)
  806a6c:	df000304 	addi	fp,sp,12
  806a70:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  806a74:	d0a00417 	ldw	r2,-32752(gp)
  806a78:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  806a7c:	00003106 	br	806b44 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
  806a80:	e0bffd17 	ldw	r2,-12(fp)
  806a84:	10800217 	ldw	r2,8(r2)
  806a88:	1009883a 	mov	r4,r2
  806a8c:	08003cc0 	call	8003cc <strlen>
  806a90:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
  806a94:	e0bffd17 	ldw	r2,-12(fp)
  806a98:	10c00217 	ldw	r3,8(r2)
  806a9c:	e0bffe17 	ldw	r2,-8(fp)
  806aa0:	10bfffc4 	addi	r2,r2,-1
  806aa4:	1885883a 	add	r2,r3,r2
  806aa8:	10800003 	ldbu	r2,0(r2)
  806aac:	10803fcc 	andi	r2,r2,255
  806ab0:	1080201c 	xori	r2,r2,128
  806ab4:	10bfe004 	addi	r2,r2,-128
  806ab8:	10800bd8 	cmpnei	r2,r2,47
  806abc:	1000031e 	bne	r2,zero,806acc <alt_find_file+0x6c>
    {
      len -= 1;
  806ac0:	e0bffe17 	ldw	r2,-8(fp)
  806ac4:	10bfffc4 	addi	r2,r2,-1
  806ac8:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  806acc:	e0bffe17 	ldw	r2,-8(fp)
  806ad0:	e0ffff17 	ldw	r3,-4(fp)
  806ad4:	1885883a 	add	r2,r3,r2
  806ad8:	10800003 	ldbu	r2,0(r2)
  806adc:	10803fcc 	andi	r2,r2,255
  806ae0:	1080201c 	xori	r2,r2,128
  806ae4:	10bfe004 	addi	r2,r2,-128
  806ae8:	10800be0 	cmpeqi	r2,r2,47
  806aec:	1000081e 	bne	r2,zero,806b10 <alt_find_file+0xb0>
  806af0:	e0bffe17 	ldw	r2,-8(fp)
  806af4:	e0ffff17 	ldw	r3,-4(fp)
  806af8:	1885883a 	add	r2,r3,r2
  806afc:	10800003 	ldbu	r2,0(r2)
  806b00:	10803fcc 	andi	r2,r2,255
  806b04:	1080201c 	xori	r2,r2,128
  806b08:	10bfe004 	addi	r2,r2,-128
  806b0c:	10000a1e 	bne	r2,zero,806b38 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
  806b10:	e0bffd17 	ldw	r2,-12(fp)
  806b14:	10800217 	ldw	r2,8(r2)
  806b18:	e0fffe17 	ldw	r3,-8(fp)
  806b1c:	180d883a 	mov	r6,r3
  806b20:	e17fff17 	ldw	r5,-4(fp)
  806b24:	1009883a 	mov	r4,r2
  806b28:	0806d840 	call	806d84 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  806b2c:	1000021e 	bne	r2,zero,806b38 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  806b30:	e0bffd17 	ldw	r2,-12(fp)
  806b34:	00000706 	br	806b54 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
  806b38:	e0bffd17 	ldw	r2,-12(fp)
  806b3c:	10800017 	ldw	r2,0(r2)
  806b40:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  806b44:	e0fffd17 	ldw	r3,-12(fp)
  806b48:	d0a00404 	addi	r2,gp,-32752
  806b4c:	18bfcc1e 	bne	r3,r2,806a80 <__alt_data_end+0xff806a80>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  806b50:	0005883a 	mov	r2,zero
}
  806b54:	e037883a 	mov	sp,fp
  806b58:	dfc00117 	ldw	ra,4(sp)
  806b5c:	df000017 	ldw	fp,0(sp)
  806b60:	dec00204 	addi	sp,sp,8
  806b64:	f800283a 	ret

00806b68 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  806b68:	defffc04 	addi	sp,sp,-16
  806b6c:	df000315 	stw	fp,12(sp)
  806b70:	df000304 	addi	fp,sp,12
  806b74:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  806b78:	00bffa04 	movi	r2,-24
  806b7c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  806b80:	e03ffd15 	stw	zero,-12(fp)
  806b84:	00001906 	br	806bec <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
  806b88:	00802034 	movhi	r2,128
  806b8c:	109f0d04 	addi	r2,r2,31796
  806b90:	e0fffd17 	ldw	r3,-12(fp)
  806b94:	18c00324 	muli	r3,r3,12
  806b98:	10c5883a 	add	r2,r2,r3
  806b9c:	10800017 	ldw	r2,0(r2)
  806ba0:	10000f1e 	bne	r2,zero,806be0 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
  806ba4:	00802034 	movhi	r2,128
  806ba8:	109f0d04 	addi	r2,r2,31796
  806bac:	e0fffd17 	ldw	r3,-12(fp)
  806bb0:	18c00324 	muli	r3,r3,12
  806bb4:	10c5883a 	add	r2,r2,r3
  806bb8:	e0ffff17 	ldw	r3,-4(fp)
  806bbc:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
  806bc0:	d0e00817 	ldw	r3,-32736(gp)
  806bc4:	e0bffd17 	ldw	r2,-12(fp)
  806bc8:	1880020e 	bge	r3,r2,806bd4 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
  806bcc:	e0bffd17 	ldw	r2,-12(fp)
  806bd0:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
  806bd4:	e0bffd17 	ldw	r2,-12(fp)
  806bd8:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
  806bdc:	00000606 	br	806bf8 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  806be0:	e0bffd17 	ldw	r2,-12(fp)
  806be4:	10800044 	addi	r2,r2,1
  806be8:	e0bffd15 	stw	r2,-12(fp)
  806bec:	e0bffd17 	ldw	r2,-12(fp)
  806bf0:	10800810 	cmplti	r2,r2,32
  806bf4:	103fe41e 	bne	r2,zero,806b88 <__alt_data_end+0xff806b88>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  806bf8:	e0bffe17 	ldw	r2,-8(fp)
}
  806bfc:	e037883a 	mov	sp,fp
  806c00:	df000017 	ldw	fp,0(sp)
  806c04:	dec00104 	addi	sp,sp,4
  806c08:	f800283a 	ret

00806c0c <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
  806c0c:	defffb04 	addi	sp,sp,-20
  806c10:	df000415 	stw	fp,16(sp)
  806c14:	df000404 	addi	fp,sp,16
  806c18:	e13ffe15 	stw	r4,-8(fp)
  806c1c:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
  806c20:	e0bfff17 	ldw	r2,-4(fp)
  806c24:	10840070 	cmpltui	r2,r2,4097
  806c28:	1000021e 	bne	r2,zero,806c34 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
  806c2c:	00840004 	movi	r2,4096
  806c30:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
  806c34:	e0fffe17 	ldw	r3,-8(fp)
  806c38:	e0bfff17 	ldw	r2,-4(fp)
  806c3c:	1885883a 	add	r2,r3,r2
  806c40:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  806c44:	e0bffe17 	ldw	r2,-8(fp)
  806c48:	e0bffc15 	stw	r2,-16(fp)
  806c4c:	00000506 	br	806c64 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
  806c50:	e0bffc17 	ldw	r2,-16(fp)
  806c54:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  806c58:	e0bffc17 	ldw	r2,-16(fp)
  806c5c:	10800804 	addi	r2,r2,32
  806c60:	e0bffc15 	stw	r2,-16(fp)
  806c64:	e0fffc17 	ldw	r3,-16(fp)
  806c68:	e0bffd17 	ldw	r2,-12(fp)
  806c6c:	18bff836 	bltu	r3,r2,806c50 <__alt_data_end+0xff806c50>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
  806c70:	e0bffe17 	ldw	r2,-8(fp)
  806c74:	108007cc 	andi	r2,r2,31
  806c78:	10000226 	beq	r2,zero,806c84 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
  806c7c:	e0bffc17 	ldw	r2,-16(fp)
  806c80:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
  806c84:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
  806c88:	0001883a 	nop
  806c8c:	e037883a 	mov	sp,fp
  806c90:	df000017 	ldw	fp,0(sp)
  806c94:	dec00104 	addi	sp,sp,4
  806c98:	f800283a 	ret

00806c9c <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  806c9c:	defffe04 	addi	sp,sp,-8
  806ca0:	df000115 	stw	fp,4(sp)
  806ca4:	df000104 	addi	fp,sp,4
  806ca8:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
  806cac:	e0bfff17 	ldw	r2,-4(fp)
  806cb0:	10bffe84 	addi	r2,r2,-6
  806cb4:	10c00428 	cmpgeui	r3,r2,16
  806cb8:	18001a1e 	bne	r3,zero,806d24 <alt_exception_cause_generated_bad_addr+0x88>
  806cbc:	100690ba 	slli	r3,r2,2
  806cc0:	00802034 	movhi	r2,128
  806cc4:	109b3504 	addi	r2,r2,27860
  806cc8:	1885883a 	add	r2,r3,r2
  806ccc:	10800017 	ldw	r2,0(r2)
  806cd0:	1000683a 	jmp	r2
  806cd4:	00806d14 	movui	r2,436
  806cd8:	00806d14 	movui	r2,436
  806cdc:	00806d24 	muli	r2,zero,436
  806ce0:	00806d24 	muli	r2,zero,436
  806ce4:	00806d24 	muli	r2,zero,436
  806ce8:	00806d14 	movui	r2,436
  806cec:	00806d1c 	xori	r2,zero,436
  806cf0:	00806d24 	muli	r2,zero,436
  806cf4:	00806d14 	movui	r2,436
  806cf8:	00806d14 	movui	r2,436
  806cfc:	00806d24 	muli	r2,zero,436
  806d00:	00806d14 	movui	r2,436
  806d04:	00806d1c 	xori	r2,zero,436
  806d08:	00806d24 	muli	r2,zero,436
  806d0c:	00806d24 	muli	r2,zero,436
  806d10:	00806d14 	movui	r2,436
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
  806d14:	00800044 	movi	r2,1
  806d18:	00000306 	br	806d28 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
  806d1c:	0005883a 	mov	r2,zero
  806d20:	00000106 	br	806d28 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
  806d24:	0005883a 	mov	r2,zero
  }
}
  806d28:	e037883a 	mov	sp,fp
  806d2c:	df000017 	ldw	fp,0(sp)
  806d30:	dec00104 	addi	sp,sp,4
  806d34:	f800283a 	ret

00806d38 <atexit>:
  806d38:	200b883a 	mov	r5,r4
  806d3c:	000f883a 	mov	r7,zero
  806d40:	000d883a 	mov	r6,zero
  806d44:	0009883a 	mov	r4,zero
  806d48:	0806e001 	jmpi	806e00 <__register_exitproc>

00806d4c <exit>:
  806d4c:	defffe04 	addi	sp,sp,-8
  806d50:	000b883a 	mov	r5,zero
  806d54:	dc000015 	stw	r16,0(sp)
  806d58:	dfc00115 	stw	ra,4(sp)
  806d5c:	2021883a 	mov	r16,r4
  806d60:	0806f180 	call	806f18 <__call_exitprocs>
  806d64:	00802074 	movhi	r2,129
  806d68:	10a41604 	addi	r2,r2,-28584
  806d6c:	11000017 	ldw	r4,0(r2)
  806d70:	20800f17 	ldw	r2,60(r4)
  806d74:	10000126 	beq	r2,zero,806d7c <exit+0x30>
  806d78:	103ee83a 	callr	r2
  806d7c:	8009883a 	mov	r4,r16
  806d80:	08070980 	call	807098 <_exit>

00806d84 <memcmp>:
  806d84:	01c000c4 	movi	r7,3
  806d88:	3980192e 	bgeu	r7,r6,806df0 <memcmp+0x6c>
  806d8c:	2144b03a 	or	r2,r4,r5
  806d90:	11c4703a 	and	r2,r2,r7
  806d94:	10000f26 	beq	r2,zero,806dd4 <memcmp+0x50>
  806d98:	20800003 	ldbu	r2,0(r4)
  806d9c:	28c00003 	ldbu	r3,0(r5)
  806da0:	10c0151e 	bne	r2,r3,806df8 <memcmp+0x74>
  806da4:	31bfff84 	addi	r6,r6,-2
  806da8:	01ffffc4 	movi	r7,-1
  806dac:	00000406 	br	806dc0 <memcmp+0x3c>
  806db0:	20800003 	ldbu	r2,0(r4)
  806db4:	28c00003 	ldbu	r3,0(r5)
  806db8:	31bfffc4 	addi	r6,r6,-1
  806dbc:	10c00e1e 	bne	r2,r3,806df8 <memcmp+0x74>
  806dc0:	21000044 	addi	r4,r4,1
  806dc4:	29400044 	addi	r5,r5,1
  806dc8:	31fff91e 	bne	r6,r7,806db0 <__alt_data_end+0xff806db0>
  806dcc:	0005883a 	mov	r2,zero
  806dd0:	f800283a 	ret
  806dd4:	20c00017 	ldw	r3,0(r4)
  806dd8:	28800017 	ldw	r2,0(r5)
  806ddc:	18bfee1e 	bne	r3,r2,806d98 <__alt_data_end+0xff806d98>
  806de0:	31bfff04 	addi	r6,r6,-4
  806de4:	21000104 	addi	r4,r4,4
  806de8:	29400104 	addi	r5,r5,4
  806dec:	39bff936 	bltu	r7,r6,806dd4 <__alt_data_end+0xff806dd4>
  806df0:	303fe91e 	bne	r6,zero,806d98 <__alt_data_end+0xff806d98>
  806df4:	003ff506 	br	806dcc <__alt_data_end+0xff806dcc>
  806df8:	10c5c83a 	sub	r2,r2,r3
  806dfc:	f800283a 	ret

00806e00 <__register_exitproc>:
  806e00:	defffa04 	addi	sp,sp,-24
  806e04:	dc000315 	stw	r16,12(sp)
  806e08:	04002074 	movhi	r16,129
  806e0c:	84241604 	addi	r16,r16,-28584
  806e10:	80c00017 	ldw	r3,0(r16)
  806e14:	dc400415 	stw	r17,16(sp)
  806e18:	dfc00515 	stw	ra,20(sp)
  806e1c:	18805217 	ldw	r2,328(r3)
  806e20:	2023883a 	mov	r17,r4
  806e24:	10003726 	beq	r2,zero,806f04 <__register_exitproc+0x104>
  806e28:	10c00117 	ldw	r3,4(r2)
  806e2c:	010007c4 	movi	r4,31
  806e30:	20c00e16 	blt	r4,r3,806e6c <__register_exitproc+0x6c>
  806e34:	1a000044 	addi	r8,r3,1
  806e38:	8800221e 	bne	r17,zero,806ec4 <__register_exitproc+0xc4>
  806e3c:	18c00084 	addi	r3,r3,2
  806e40:	18c7883a 	add	r3,r3,r3
  806e44:	18c7883a 	add	r3,r3,r3
  806e48:	12000115 	stw	r8,4(r2)
  806e4c:	10c7883a 	add	r3,r2,r3
  806e50:	19400015 	stw	r5,0(r3)
  806e54:	0005883a 	mov	r2,zero
  806e58:	dfc00517 	ldw	ra,20(sp)
  806e5c:	dc400417 	ldw	r17,16(sp)
  806e60:	dc000317 	ldw	r16,12(sp)
  806e64:	dec00604 	addi	sp,sp,24
  806e68:	f800283a 	ret
  806e6c:	00800034 	movhi	r2,0
  806e70:	10800004 	addi	r2,r2,0
  806e74:	10002626 	beq	r2,zero,806f10 <__register_exitproc+0x110>
  806e78:	01006404 	movi	r4,400
  806e7c:	d9400015 	stw	r5,0(sp)
  806e80:	d9800115 	stw	r6,4(sp)
  806e84:	d9c00215 	stw	r7,8(sp)
  806e88:	00000000 	call	0 <__alt_mem_sdram_0-0x800000>
  806e8c:	d9400017 	ldw	r5,0(sp)
  806e90:	d9800117 	ldw	r6,4(sp)
  806e94:	d9c00217 	ldw	r7,8(sp)
  806e98:	10001d26 	beq	r2,zero,806f10 <__register_exitproc+0x110>
  806e9c:	81000017 	ldw	r4,0(r16)
  806ea0:	10000115 	stw	zero,4(r2)
  806ea4:	02000044 	movi	r8,1
  806ea8:	22405217 	ldw	r9,328(r4)
  806eac:	0007883a 	mov	r3,zero
  806eb0:	12400015 	stw	r9,0(r2)
  806eb4:	20805215 	stw	r2,328(r4)
  806eb8:	10006215 	stw	zero,392(r2)
  806ebc:	10006315 	stw	zero,396(r2)
  806ec0:	883fde26 	beq	r17,zero,806e3c <__alt_data_end+0xff806e3c>
  806ec4:	18c9883a 	add	r4,r3,r3
  806ec8:	2109883a 	add	r4,r4,r4
  806ecc:	1109883a 	add	r4,r2,r4
  806ed0:	21802215 	stw	r6,136(r4)
  806ed4:	01800044 	movi	r6,1
  806ed8:	12406217 	ldw	r9,392(r2)
  806edc:	30cc983a 	sll	r6,r6,r3
  806ee0:	4992b03a 	or	r9,r9,r6
  806ee4:	12406215 	stw	r9,392(r2)
  806ee8:	21c04215 	stw	r7,264(r4)
  806eec:	01000084 	movi	r4,2
  806ef0:	893fd21e 	bne	r17,r4,806e3c <__alt_data_end+0xff806e3c>
  806ef4:	11006317 	ldw	r4,396(r2)
  806ef8:	218cb03a 	or	r6,r4,r6
  806efc:	11806315 	stw	r6,396(r2)
  806f00:	003fce06 	br	806e3c <__alt_data_end+0xff806e3c>
  806f04:	18805304 	addi	r2,r3,332
  806f08:	18805215 	stw	r2,328(r3)
  806f0c:	003fc606 	br	806e28 <__alt_data_end+0xff806e28>
  806f10:	00bfffc4 	movi	r2,-1
  806f14:	003fd006 	br	806e58 <__alt_data_end+0xff806e58>

00806f18 <__call_exitprocs>:
  806f18:	defff504 	addi	sp,sp,-44
  806f1c:	df000915 	stw	fp,36(sp)
  806f20:	dd400615 	stw	r21,24(sp)
  806f24:	dc800315 	stw	r18,12(sp)
  806f28:	dfc00a15 	stw	ra,40(sp)
  806f2c:	ddc00815 	stw	r23,32(sp)
  806f30:	dd800715 	stw	r22,28(sp)
  806f34:	dd000515 	stw	r20,20(sp)
  806f38:	dcc00415 	stw	r19,16(sp)
  806f3c:	dc400215 	stw	r17,8(sp)
  806f40:	dc000115 	stw	r16,4(sp)
  806f44:	d9000015 	stw	r4,0(sp)
  806f48:	2839883a 	mov	fp,r5
  806f4c:	04800044 	movi	r18,1
  806f50:	057fffc4 	movi	r21,-1
  806f54:	00802074 	movhi	r2,129
  806f58:	10a41604 	addi	r2,r2,-28584
  806f5c:	12000017 	ldw	r8,0(r2)
  806f60:	45005217 	ldw	r20,328(r8)
  806f64:	44c05204 	addi	r19,r8,328
  806f68:	a0001c26 	beq	r20,zero,806fdc <__call_exitprocs+0xc4>
  806f6c:	a0800117 	ldw	r2,4(r20)
  806f70:	15ffffc4 	addi	r23,r2,-1
  806f74:	b8000d16 	blt	r23,zero,806fac <__call_exitprocs+0x94>
  806f78:	14000044 	addi	r16,r2,1
  806f7c:	8421883a 	add	r16,r16,r16
  806f80:	8421883a 	add	r16,r16,r16
  806f84:	84402004 	addi	r17,r16,128
  806f88:	a463883a 	add	r17,r20,r17
  806f8c:	a421883a 	add	r16,r20,r16
  806f90:	e0001e26 	beq	fp,zero,80700c <__call_exitprocs+0xf4>
  806f94:	80804017 	ldw	r2,256(r16)
  806f98:	e0801c26 	beq	fp,r2,80700c <__call_exitprocs+0xf4>
  806f9c:	bdffffc4 	addi	r23,r23,-1
  806fa0:	843fff04 	addi	r16,r16,-4
  806fa4:	8c7fff04 	addi	r17,r17,-4
  806fa8:	bd7ff91e 	bne	r23,r21,806f90 <__alt_data_end+0xff806f90>
  806fac:	00800034 	movhi	r2,0
  806fb0:	10800004 	addi	r2,r2,0
  806fb4:	10000926 	beq	r2,zero,806fdc <__call_exitprocs+0xc4>
  806fb8:	a0800117 	ldw	r2,4(r20)
  806fbc:	1000301e 	bne	r2,zero,807080 <__call_exitprocs+0x168>
  806fc0:	a0800017 	ldw	r2,0(r20)
  806fc4:	10003226 	beq	r2,zero,807090 <__call_exitprocs+0x178>
  806fc8:	a009883a 	mov	r4,r20
  806fcc:	98800015 	stw	r2,0(r19)
  806fd0:	00000000 	call	0 <__alt_mem_sdram_0-0x800000>
  806fd4:	9d000017 	ldw	r20,0(r19)
  806fd8:	a03fe41e 	bne	r20,zero,806f6c <__alt_data_end+0xff806f6c>
  806fdc:	dfc00a17 	ldw	ra,40(sp)
  806fe0:	df000917 	ldw	fp,36(sp)
  806fe4:	ddc00817 	ldw	r23,32(sp)
  806fe8:	dd800717 	ldw	r22,28(sp)
  806fec:	dd400617 	ldw	r21,24(sp)
  806ff0:	dd000517 	ldw	r20,20(sp)
  806ff4:	dcc00417 	ldw	r19,16(sp)
  806ff8:	dc800317 	ldw	r18,12(sp)
  806ffc:	dc400217 	ldw	r17,8(sp)
  807000:	dc000117 	ldw	r16,4(sp)
  807004:	dec00b04 	addi	sp,sp,44
  807008:	f800283a 	ret
  80700c:	a0800117 	ldw	r2,4(r20)
  807010:	80c00017 	ldw	r3,0(r16)
  807014:	10bfffc4 	addi	r2,r2,-1
  807018:	15c01426 	beq	r2,r23,80706c <__call_exitprocs+0x154>
  80701c:	80000015 	stw	zero,0(r16)
  807020:	183fde26 	beq	r3,zero,806f9c <__alt_data_end+0xff806f9c>
  807024:	95c8983a 	sll	r4,r18,r23
  807028:	a0806217 	ldw	r2,392(r20)
  80702c:	a5800117 	ldw	r22,4(r20)
  807030:	2084703a 	and	r2,r4,r2
  807034:	10000b26 	beq	r2,zero,807064 <__call_exitprocs+0x14c>
  807038:	a0806317 	ldw	r2,396(r20)
  80703c:	2088703a 	and	r4,r4,r2
  807040:	20000c1e 	bne	r4,zero,807074 <__call_exitprocs+0x15c>
  807044:	89400017 	ldw	r5,0(r17)
  807048:	d9000017 	ldw	r4,0(sp)
  80704c:	183ee83a 	callr	r3
  807050:	a0800117 	ldw	r2,4(r20)
  807054:	15bfbf1e 	bne	r2,r22,806f54 <__alt_data_end+0xff806f54>
  807058:	98800017 	ldw	r2,0(r19)
  80705c:	153fcf26 	beq	r2,r20,806f9c <__alt_data_end+0xff806f9c>
  807060:	003fbc06 	br	806f54 <__alt_data_end+0xff806f54>
  807064:	183ee83a 	callr	r3
  807068:	003ff906 	br	807050 <__alt_data_end+0xff807050>
  80706c:	a5c00115 	stw	r23,4(r20)
  807070:	003feb06 	br	807020 <__alt_data_end+0xff807020>
  807074:	89000017 	ldw	r4,0(r17)
  807078:	183ee83a 	callr	r3
  80707c:	003ff406 	br	807050 <__alt_data_end+0xff807050>
  807080:	a0800017 	ldw	r2,0(r20)
  807084:	a027883a 	mov	r19,r20
  807088:	1029883a 	mov	r20,r2
  80708c:	003fb606 	br	806f68 <__alt_data_end+0xff806f68>
  807090:	0005883a 	mov	r2,zero
  807094:	003ffb06 	br	807084 <__alt_data_end+0xff807084>

00807098 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  807098:	defffd04 	addi	sp,sp,-12
  80709c:	df000215 	stw	fp,8(sp)
  8070a0:	df000204 	addi	fp,sp,8
  8070a4:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
  8070a8:	0001883a 	nop
  8070ac:	e0bfff17 	ldw	r2,-4(fp)
  8070b0:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
  8070b4:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  8070b8:	10000226 	beq	r2,zero,8070c4 <_exit+0x2c>
    ALT_SIM_FAIL();
  8070bc:	002af070 	cmpltui	zero,zero,43969
  8070c0:	00000106 	br	8070c8 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
  8070c4:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  8070c8:	003fff06 	br	8070c8 <__alt_data_end+0xff8070c8>
