## @file
#
#  Slim Bootloader CFGDATA Option File.
#
#  Copyright (c) 2020, Intel Corporation. All rights reserved.<BR>
#  SPDX-License-Identifier: BSD-2-Clause-Patent
#
##


- $ACTION      :
    page         : MEM
- MEMORY_CFG_DATA :
  - !expand { CFGHDR_TMPL : [ MEMORY_CFG_DATA, 0x200, 0, 0 ] }
  - $ACTION      :
      page         : MEM
  - SpdAddressTable :
      name         : Spd Address Table
      type         : EditNum, HEX, (0x00,0xFFFFFFFF)
      help         : >
                     Specify SPD Address table for CH0D0/CH0D1/CH1D0&CH1D1. MemorySpdPtr will be used if SPD Address is 00
      length       : 0x04
      value        : { 0x0, 0x0, 0x0, 0x0 }
  - !expand { SPD_TMPL : [ 0, 0 ,  0x1 ] }
  - !expand { SPD_TMPL : [ 0, 1 ,  0x0 ] }
  - !expand { SPD_TMPL : [ 1, 0 ,  0x1 ] }
  - !expand { SPD_TMPL : [ 1, 1 ,  0x0 ] }
  - DqByteMapCh0 :
      name         : Dq Byte Map CH0
      type         : Table
      option       : >
                     0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX,
                     8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX
      help         : >
                     Dq byte mapping between CPU and DRAM, Channel 0- board-dependent
      length       : 0xC
      value        : { 0x0F, 0xF0, 0x00, 0xF0, 0x0F, 0xF0, 0x0F, 0x00, 0xFF, 0x00, 0xFF, 0x00 }
  - DqByteMapCh1 :
      name         : Dq Byte Map CH1
      type         : Table
      option       : >
                     0:1:HEX, 1:1:HEX, 2:1:HEX, 3:1:HEX, 4:1:HEX, 5:1:HEX, 6:1:HEX, 7:1:HEX,
                     8:1:HEX, 9:1:HEX, A:1:HEX, B:1:HEX
      help         : >
                     Dq byte mapping between CPU and DRAM, Channel 0- board-dependent
      length       : 0xC
      value        : { 0x33, 0xCC, 0x00, 0xCC, 0x33, 0xCC, 0x33, 0x00, 0xFF, 0x00, 0xFF, 0x00 }
  - DqsMapCpu2DramCh0 :
      name         : Dqs Map CPU to DRAM CH 0
      type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFF)
      help         : >
                     Set Dqs mapping relationship between CPU and DRAM, Channel 0- board-dependent
      length       : 0x08
      value        : {0, 1, 3, 2, 4, 5, 6, 7}
  - DqsMapCpu2DramCh1 :
      name         : Dqs Map CPU to DRAM CH 1
      type         : EditNum, HEX, (0x00,0xFFFFFFFFFFFFFFFF)
      help         : >
                     Set Dqs mapping relationship between CPU and DRAM, Channel 1- board-dependent
      length       : 0x08
      value        : {1, 0, 4, 5, 2, 3, 6, 7}
  - DqPinsInterleaved :
      name         : Dqs Pins Interleaved Setting
      type         : Combo
      option       : $EN_DIS
      help         : >
                     Indicates DqPinsInterleaved setting- board-dependent
      length       : 0x01
      value        : 0x1
  - MmioSize     :
      name         : MMIO Size
      type         : EditNum, HEX, (0,0xC00)
      help         : >
                     Size of MMIO space reserved for devices. non-Zero=size in MB
      length       : 0x02
      value        : 0x0
  - RMT          :
      name         : Rank Margin Tool
      type         : Combo
      option       : $EN_DIS
      help         : >
                     Enable/disable Rank Margin Tool.
      length       : 0x01
      value        : 0x01
  - BdatEnable   :
      name         : Generate BIOS Data ACPI Table
      type         : Combo
      option       : $EN_DIS
      help         : >
                     Enable- Generate BDAT for MRC RMT or SA PCIe data. Disable (Default)- Do not generate it
      length       : 0x01
      value        : 0x01
  - BdatTestType :
      name         : BdatTestType
      type         : Combo
      option       : 0:Rank Margin Tool, 1:Margin2D
      help         : >
                     Indicates the type of Memory Training data to populate into the BDAT ACPI table.
      length       : 0x1
      value        : 0x00
  - FClkFrequency :
      name         : Processor Early Power On Configuration FCLK setting
      type         : Combo
      option       : 0:800 MHz, 1:1 GHz, 2:400 MHz, 3:Reserved
      help         : >
                     <b>0- 800 MHz (ULT/ULX)</b>. <b>1- 1 GHz (DT/Halo)</b>. Not supported on ULT/ULX.- 2- 400 MHz. - 3- Reserved
      length       : 0x01
      value        : 0x00
  - UserBd       :
      name         : Board Type
      type         : Combo
      option       : 0:Mobile/Mobile Halo, 1:Desktop/DT Halo, 5:ULT/ULX/Mobile Halo, 7:UP Server
      help         : >
                     MrcBoardType, Options are 0=Mobile/Mobile Halo, 1=Desktop/DT Halo, 5=ULT/ULX/Mobile Halo, 7=UP Server
      length       : 0x01
      value        : 0x05
  - DualDpc      :
      name         : Dual Dimm Per Channel Board Type
      type         : Combo
      option       : 0:1DPC, 1:2DPC
      help         : >
                     Option to indicate if Board Layout includes One/Two DIMMs per channel. This is used to limit maximum frequency for some SKUs.
      length       : 0x01
      value        : 0x00
  - PchTraceHubMode :
      name         : PCH Trace Hub Mode
      type         : Combo
      option       : 0:Disable, 1:Target Debugger Mode, 2:Host Debugger Mode
      help         : >
                     Select 'Host Debugger' if Trace Hub is used with host debugger tool or 'Target Debugger' if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.
      length       : 0x01
      value        : 0x00
  - PlatformDebugConsent :
      name         : Platform Debug Consent
      type         : Combo
      option       : 0:Disabled, 1:Enabled (DCI OOB+[DbC]), 2:Enabled (DCI OOB), 3:Enabled (USB3 DbC), 4:Enabled (XDP/MIPI60), 5:Enabled (USB2 DbC)
      help         : >
                     To 'opt-in' for debug, please select 'Enabled' with the desired debug probe type. Enabling this BIOS option may alter the default value of other debug-related BIOS options. Note- DCI OOB (aka BSSB) uses CCA probe; [DCI OOB+DbC] and [USB2 DbC] have the same setting
      length       : 0x01
      value        : 0x00
  - MemRsvd      :
      length       : 0x01
      value        : 0x00

