RISCV LB+fence.rw.rws
"Fence.rw.rwdRW Rfe Fence.rw.rwdRW Rfe"
Cycle=Rfe Fence.rw.rwdRW Rfe Fence.rw.rwdRW
Relax=
Safe=Rfe Fence.rw.rwdRW
Generator=diy7 (version 7.55)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=Fence.rw.rwdRW Rfe Fence.rw.rwdRW Rfe
{
uint64_t y; uint64_t x; uint64_t 1:x5; uint64_t 0:x5;

0:x6=x; 0:x7=1; 0:x8=y;
1:x6=y; 1:x7=1; 1:x8=x;
}
 P0          | P1          ;
 ld x5,0(x6) | ld x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sd x7,0(x8) | sd x7,0(x8) ;
exists (0:x5=1 /\ 1:x5=1)
