--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.948ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: fast/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 315.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: fast/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fast_clkout1 = PERIOD TIMEGRP "fast_clkout1" TS_clk * 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 38334 paths analyzed, 4367 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.629ns.
--------------------------------------------------------------------------------
Slack:                  -0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dupD/sync_gen_0[0].sync/M_pipe_q_0 (FF)
  Destination:          dupD/M_state_q_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.671ns (0.728 - 1.399)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dupD/sync_gen_0[0].sync/M_pipe_q_0 to dupD/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y5.Q4       Tickq                 1.778   dupD/M_sync_out
                                                       dupD/sync_gen_0[0].sync/M_pipe_q_0
    SLICE_X2Y36.D5       net (fanout=2)        2.854   dupD/M_sync_out
    SLICE_X2Y36.CLK      Tas                   0.221   M_pins_q[3]
                                                       dupD/M_state_q_FSM_FFd2-In1
                                                       dupD/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.999ns logic, 2.854ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 2)
  Clock Path Skew:      -0.678ns (0.630 - 1.308)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y10.B5       net (fanout=5)        1.304   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X7Y10.BMUX     Tilo                  0.337   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X9Y17.C6       net (fanout=1)        0.874   avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X9Y17.CLK      Tas                   0.373   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_2_rstpot
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (2.488ns logic, 2.178ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dupD/sync_gen_0[0].sync/M_pipe_q_0 (FF)
  Destination:          dupD/L_edge/M_last_q (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 0)
  Clock Path Skew:      -0.666ns (0.733 - 1.399)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dupD/sync_gen_0[0].sync/M_pipe_q_0 to dupD/L_edge/M_last_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y5.Q4       Tickq                 1.778   dupD/M_sync_out
                                                       dupD/sync_gen_0[0].sync/M_pipe_q_0
    SLICE_X2Y32.DX       net (fanout=2)        2.398   dupD/M_sync_out
    SLICE_X2Y32.CLK      Tdick                 0.114   dupD/M_last_q
                                                       dupD/L_edge/M_last_q
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (1.892ns logic, 2.398ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_rxd_q (FF)
  Destination:          avr/uart_rx/M_savedData_q_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 0)
  Clock Path Skew:      -0.664ns (0.598 - 1.262)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_rxd_q to avr/uart_rx/M_savedData_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 1.778   avr/uart_rx/M_rxd_q
                                                       avr/uart_rx/M_rxd_q
    SLICE_X15Y28.DX      net (fanout=3)        2.307   avr/uart_rx/M_rxd_q
    SLICE_X15Y28.CLK     Tdick                 0.114   M_avr_rx_data[7]
                                                       avr/uart_rx/M_savedData_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (1.892ns logic, 2.307ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_14 (FF)
  Destination:          M_count_store_q_286 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.630 - 0.716)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_14 to M_count_store_q_286
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.CQ      Tcko                  0.430   tmr/M_ctr_q[14]
                                                       tmr/M_ctr_q_14
    SLICE_X14Y47.A1      net (fanout=3)        1.149   tmr/M_ctr_q[14]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.408   M_count_store_q[287]
                                                       M_count_store_q_286
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.332ns logic, 3.389ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_14 (FF)
  Destination:          M_count_store_q_285 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.630 - 0.716)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_14 to M_count_store_q_285
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.CQ      Tcko                  0.430   tmr/M_ctr_q[14]
                                                       tmr/M_ctr_q_14
    SLICE_X14Y47.A1      net (fanout=3)        1.149   tmr/M_ctr_q[14]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.390   M_count_store_q[287]
                                                       M_count_store_q_285
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (1.314ns logic, 3.389ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_count_store_q_286 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_count_store_q_286
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.AQ      Tcko                  0.430   tmr/M_ctr_q[19]
                                                       tmr/M_ctr_q_15
    SLICE_X14Y47.A2      net (fanout=3)        1.124   tmr/M_ctr_q[15]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.408   M_count_store_q[287]
                                                       M_count_store_q_286
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (1.332ns logic, 3.364ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_14 (FF)
  Destination:          M_count_store_q_287 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.630 - 0.716)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_14 to M_count_store_q_287
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.CQ      Tcko                  0.430   tmr/M_ctr_q[14]
                                                       tmr/M_ctr_q_14
    SLICE_X14Y47.A1      net (fanout=3)        1.149   tmr/M_ctr_q[14]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.382   M_count_store_q[287]
                                                       M_count_store_q_287
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.306ns logic, 3.389ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_14 (FF)
  Destination:          M_count_store_q_284 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.630 - 0.716)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_14 to M_count_store_q_284
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.CQ      Tcko                  0.430   tmr/M_ctr_q[14]
                                                       tmr/M_ctr_q_14
    SLICE_X14Y47.A1      net (fanout=3)        1.149   tmr/M_ctr_q[14]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.365   M_count_store_q[287]
                                                       M_count_store_q_284
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (1.289ns logic, 3.389ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_count_store_q_285 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_count_store_q_285
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.AQ      Tcko                  0.430   tmr/M_ctr_q[19]
                                                       tmr/M_ctr_q_15
    SLICE_X14Y47.A2      net (fanout=3)        1.124   tmr/M_ctr_q[15]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.390   M_count_store_q[287]
                                                       M_count_store_q_285
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (1.314ns logic, 3.364ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_count_store_q_287 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_count_store_q_287
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.AQ      Tcko                  0.430   tmr/M_ctr_q[19]
                                                       tmr/M_ctr_q_15
    SLICE_X14Y47.A2      net (fanout=3)        1.124   tmr/M_ctr_q[15]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.382   M_count_store_q[287]
                                                       M_count_store_q_287
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (1.306ns logic, 3.364ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_count_store_q_284 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.653ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_count_store_q_284
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.AQ      Tcko                  0.430   tmr/M_ctr_q[19]
                                                       tmr/M_ctr_q_15
    SLICE_X14Y47.A2      net (fanout=3)        1.124   tmr/M_ctr_q[15]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.365   M_count_store_q[287]
                                                       M_count_store_q_284
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (1.289ns logic, 3.364ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_9 (FF)
  Destination:          M_poll_flag_q (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.128ns (0.589 - 0.717)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_9 to M_poll_flag_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.BQ       Tcko                  0.430   tmr/M_ctr_q[2]
                                                       tmr/M_ctr_q_9
    SLICE_X9Y53.C1       net (fanout=4)        1.123   tmr/M_ctr_q[9]
    SLICE_X9Y53.C        Tilo                  0.259   tmr/M_ctr_q[17]
                                                       tmr/maxval<27>4
    SLICE_X9Y53.A2       net (fanout=15)       0.604   maxval<27>3
    SLICE_X9Y53.A        Tilo                  0.259   tmr/M_ctr_q[17]
                                                       tmr/maxval<27>6_13
    SLICE_X14Y39.A5      net (fanout=1)        1.532   maxval<27>612
    SLICE_X14Y39.CLK     Tas                   0.349   M_poll_flag_q
                                                       M_poll_flag_q_rstpot
                                                       M_poll_flag_q
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.297ns logic, 3.259ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_16 (FF)
  Destination:          M_count_store_q_286 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.630 - 0.718)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_16 to M_count_store_q_286
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AQ      Tcko                  0.430   tmr/M_ctr_q[1]
                                                       tmr/M_ctr_q_16
    SLICE_X14Y47.A4      net (fanout=3)        1.021   tmr/M_ctr_q[16]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.408   M_count_store_q[287]
                                                       M_count_store_q_286
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (1.332ns logic, 3.261ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_22 (FF)
  Destination:          M_count_store_q_286 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.630 - 0.712)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_22 to M_count_store_q_286
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y52.AQ      Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_22
    SLICE_X13Y48.A1      net (fanout=3)        1.229   tmr/M_ctr_q[22]
    SLICE_X13Y48.A       Tilo                  0.259   M_count_store_q[235]
                                                       tmr/maxval<27>1_1
    SLICE_X9Y45.A6       net (fanout=21)       0.823   maxval<27>11
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.408   M_count_store_q[287]
                                                       M_count_store_q_286
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.356ns logic, 3.241ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 1)
  Clock Path Skew:      -0.670ns (0.630 - 1.300)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X9Y17.C5       net (fanout=5)        1.855   avr/spi_slave/M_ss_reg_q
    SLICE_X9Y17.CLK      Tas                   0.373   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_2_rstpot
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (2.151ns logic, 1.855ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack:                  0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_17 (FF)
  Destination:          M_count_store_q_286 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (0.630 - 0.709)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_17 to M_count_store_q_286
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y53.DQ       Tcko                  0.430   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_17
    SLICE_X14Y47.A6      net (fanout=3)        1.020   tmr/M_ctr_q[17]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.408   M_count_store_q[287]
                                                       M_count_store_q_286
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (1.332ns logic, 3.260ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_16 (FF)
  Destination:          M_count_store_q_285 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.630 - 0.718)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_16 to M_count_store_q_285
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AQ      Tcko                  0.430   tmr/M_ctr_q[1]
                                                       tmr/M_ctr_q_16
    SLICE_X14Y47.A4      net (fanout=3)        1.021   tmr/M_ctr_q[16]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.390   M_count_store_q[287]
                                                       M_count_store_q_285
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (1.314ns logic, 3.261ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_22 (FF)
  Destination:          M_count_store_q_285 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.630 - 0.712)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_22 to M_count_store_q_285
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y52.AQ      Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_22
    SLICE_X13Y48.A1      net (fanout=3)        1.229   tmr/M_ctr_q[22]
    SLICE_X13Y48.A       Tilo                  0.259   M_count_store_q[235]
                                                       tmr/maxval<27>1_1
    SLICE_X9Y45.A6       net (fanout=21)       0.823   maxval<27>11
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.390   M_count_store_q[287]
                                                       M_count_store_q_285
    -------------------------------------------------  ---------------------------
    Total                                      4.579ns (1.338ns logic, 3.241ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_16 (FF)
  Destination:          M_count_store_q_287 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.630 - 0.718)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_16 to M_count_store_q_287
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AQ      Tcko                  0.430   tmr/M_ctr_q[1]
                                                       tmr/M_ctr_q_16
    SLICE_X14Y47.A4      net (fanout=3)        1.021   tmr/M_ctr_q[16]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.382   M_count_store_q[287]
                                                       M_count_store_q_287
    -------------------------------------------------  ---------------------------
    Total                                      4.567ns (1.306ns logic, 3.261ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_17 (FF)
  Destination:          M_count_store_q_285 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.574ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (0.630 - 0.709)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_17 to M_count_store_q_285
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y53.DQ       Tcko                  0.430   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_17
    SLICE_X14Y47.A6      net (fanout=3)        1.020   tmr/M_ctr_q[17]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.390   M_count_store_q[287]
                                                       M_count_store_q_285
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (1.314ns logic, 3.260ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_22 (FF)
  Destination:          M_count_store_q_287 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.571ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.630 - 0.712)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_22 to M_count_store_q_287
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y52.AQ      Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_22
    SLICE_X13Y48.A1      net (fanout=3)        1.229   tmr/M_ctr_q[22]
    SLICE_X13Y48.A       Tilo                  0.259   M_count_store_q[235]
                                                       tmr/maxval<27>1_1
    SLICE_X9Y45.A6       net (fanout=21)       0.823   maxval<27>11
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.382   M_count_store_q[287]
                                                       M_count_store_q_287
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (1.330ns logic, 3.241ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_6 (FF)
  Destination:          M_counts_q_108 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.635ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.332 - 0.344)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_6 to M_counts_q_108
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.DQ       Tcko                  0.430   tmr/M_ctr_q[6]
                                                       tmr/M_ctr_q_6
    SLICE_X14Y48.A1      net (fanout=4)        1.357   tmr/M_ctr_q[6]
    SLICE_X14Y48.A       Tilo                  0.235   M_counts_q[81]
                                                       tmr/maxval<27>3_1
    SLICE_X13Y49.A5      net (fanout=11)       0.858   maxval<27>31
    SLICE_X13Y49.A       Tilo                  0.259   M_counts_q[244]
                                                       M_tmr_maxval_01_19
    SLICE_X7Y51.C6       net (fanout=20)       1.123   M_tmr_maxval_0118
    SLICE_X7Y51.CLK      Tas                   0.373   M_counts_q[254]
                                                       M_counts_q_108_rstpot
                                                       M_counts_q_108
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (1.297ns logic, 3.338ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_17 (FF)
  Destination:          M_count_store_q_287 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (0.630 - 0.709)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_17 to M_count_store_q_287
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y53.DQ       Tcko                  0.430   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_17
    SLICE_X14Y47.A6      net (fanout=3)        1.020   tmr/M_ctr_q[17]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.382   M_count_store_q[287]
                                                       M_count_store_q_287
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (1.306ns logic, 3.260ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_16 (FF)
  Destination:          M_count_store_q_284 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.630 - 0.718)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_16 to M_count_store_q_284
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AQ      Tcko                  0.430   tmr/M_ctr_q[1]
                                                       tmr/M_ctr_q_16
    SLICE_X14Y47.A4      net (fanout=3)        1.021   tmr/M_ctr_q[16]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.365   M_count_store_q[287]
                                                       M_count_store_q_284
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.289ns logic, 3.261ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_count_store_q_286 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.552ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_count_store_q_286
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.DQ      Tcko                  0.430   tmr/M_ctr_q[19]
                                                       tmr/M_ctr_q_19
    SLICE_X14Y47.A3      net (fanout=3)        0.980   tmr/M_ctr_q[19]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.408   M_count_store_q[287]
                                                       M_count_store_q_286
    -------------------------------------------------  ---------------------------
    Total                                      4.552ns (1.332ns logic, 3.220ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_22 (FF)
  Destination:          M_count_store_q_284 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.554ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.630 - 0.712)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_22 to M_count_store_q_284
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y52.AQ      Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_22
    SLICE_X13Y48.A1      net (fanout=3)        1.229   tmr/M_ctr_q[22]
    SLICE_X13Y48.A       Tilo                  0.259   M_count_store_q[235]
                                                       tmr/maxval<27>1_1
    SLICE_X9Y45.A6       net (fanout=21)       0.823   maxval<27>11
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.365   M_count_store_q[287]
                                                       M_count_store_q_284
    -------------------------------------------------  ---------------------------
    Total                                      4.554ns (1.313ns logic, 3.241ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_6 (FF)
  Destination:          M_counts_q_65 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.650 - 0.718)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_6 to M_counts_q_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.DQ       Tcko                  0.430   tmr/M_ctr_q[6]
                                                       tmr/M_ctr_q_6
    SLICE_X14Y48.A1      net (fanout=4)        1.357   tmr/M_ctr_q[6]
    SLICE_X14Y48.A       Tilo                  0.235   M_counts_q[81]
                                                       tmr/maxval<27>3_1
    SLICE_X15Y49.A2      net (fanout=11)       0.775   maxval<27>31
    SLICE_X15Y49.A       Tilo                  0.259   M_counts_q[95]
                                                       M_tmr_maxval_01_14
    SLICE_X13Y56.B6      net (fanout=20)       1.138   M_tmr_maxval_0113
    SLICE_X13Y56.CLK     Tas                   0.373   M_counts_q[100]
                                                       M_counts_q_65_rstpot
                                                       M_counts_q_65
    -------------------------------------------------  ---------------------------
    Total                                      4.567ns (1.297ns logic, 3.270ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_17 (FF)
  Destination:          M_count_store_q_284 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.549ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (0.630 - 0.709)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_17 to M_count_store_q_284
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y53.DQ       Tcko                  0.430   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_17
    SLICE_X14Y47.A6      net (fanout=3)        1.020   tmr/M_ctr_q[17]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.365   M_count_store_q[287]
                                                       M_count_store_q_284
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (1.289ns logic, 3.260ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_count_store_q_285 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.630 - 0.715)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_count_store_q_285
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.DQ      Tcko                  0.430   tmr/M_ctr_q[19]
                                                       tmr/M_ctr_q_19
    SLICE_X14Y47.A3      net (fanout=3)        0.980   tmr/M_ctr_q[19]
    SLICE_X14Y47.A       Tilo                  0.235   M_count_store_q[99]
                                                       tmr/maxval<27>2_1
    SLICE_X9Y45.A3       net (fanout=21)       1.051   maxval<27>21
    SLICE_X9Y45.A        Tilo                  0.259   M_count_store_q[287]
                                                       tmr/maxval<27>6_8
    SLICE_X9Y45.CE       net (fanout=6)        1.189   maxval<27>67
    SLICE_X9Y45.CLK      Tceck                 0.390   M_count_store_q[287]
                                                       M_count_store_q_285
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (1.314ns logic, 3.220ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fast_clkout1 = PERIOD TIMEGRP "fast_clkout1" TS_clk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fast/clkout2_buf/I0
  Logical resource: fast/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: fast/clkout1
--------------------------------------------------------------------------------
Slack: 2.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupA/M_sync_out/CLK0
  Logical resource: dupA/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X2Y63.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupB/M_sync_out/CLK0
  Logical resource: dupB/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y49.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupC/M_sync_out/CLK0
  Logical resource: dupC/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y31.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupD/M_sync_out/CLK0
  Logical resource: dupD/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y5.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.601ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X16Y21.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_2/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_3/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_4/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_5/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_6/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_7/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_8/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_9/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_10/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_11/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[15]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_12/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[15]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_13/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[15]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_14/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[15]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_15/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_0/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_1/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_2/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_3/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      5.000ns|     22.516ns|            0|            3|            0|        38334|
| TS_fast_clkout1               |      5.000ns|      5.629ns|          N/A|            3|            0|        38334|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.629|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3  Score: 1139  (Setup/Max: 1139, Hold: 0)

Constraints cover 38334 paths, 0 nets, and 5700 connections

Design statistics:
   Minimum period:   5.629ns{1}   (Maximum frequency: 177.651MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 03 14:09:12 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 238 MB



