\doxysection{PKA\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structPKA__TypeDef}{}\label{structPKA__TypeDef}\index{PKA\_TypeDef@{PKA\_TypeDef}}


Public Key Accelerator (PKA)  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPKA__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPKA__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPKA__TypeDef_aa46ece753867049c7643819478b8330b}{CLRFR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structPKA__TypeDef_a18ad6808dcbcc431fdab773dcb4ee9e1}{Reserved1}} \mbox{[}253\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPKA__TypeDef_aa3a73db842e854a325e034b4a38034a4}{RAM}} \mbox{[}894\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Public Key Accelerator (PKA) 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00611}{611}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structPKA__TypeDef_aa46ece753867049c7643819478b8330b}\label{structPKA__TypeDef_aa46ece753867049c7643819478b8330b} 
\index{PKA\_TypeDef@{PKA\_TypeDef}!CLRFR@{CLRFR}}
\index{CLRFR@{CLRFR}!PKA\_TypeDef@{PKA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLRFR}{CLRFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLRFR}

PKA clear flag register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00615}{615}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPKA__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structPKA__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{PKA\_TypeDef@{PKA\_TypeDef}!CR@{CR}}
\index{CR@{CR}!PKA\_TypeDef@{PKA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

PKA control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00613}{613}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPKA__TypeDef_aa3a73db842e854a325e034b4a38034a4}\label{structPKA__TypeDef_aa3a73db842e854a325e034b4a38034a4} 
\index{PKA\_TypeDef@{PKA\_TypeDef}!RAM@{RAM}}
\index{RAM@{RAM}!PKA\_TypeDef@{PKA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RAM}{RAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RAM\mbox{[}894\mbox{]}}

PKA RAM, Address offset\+: 0x0400-\/0x11\+F4 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00617}{617}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPKA__TypeDef_a18ad6808dcbcc431fdab773dcb4ee9e1}\label{structPKA__TypeDef_a18ad6808dcbcc431fdab773dcb4ee9e1} 
\index{PKA\_TypeDef@{PKA\_TypeDef}!Reserved1@{Reserved1}}
\index{Reserved1@{Reserved1}!PKA\_TypeDef@{PKA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved1}{Reserved1}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved1\mbox{[}253\mbox{]}}

Reserved Address offset\+: 0x000\+C-\/0x03\+FC 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00616}{616}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPKA__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structPKA__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{PKA\_TypeDef@{PKA\_TypeDef}!SR@{SR}}
\index{SR@{SR}!PKA\_TypeDef@{PKA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

PKA status register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00614}{614}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
