

================================================================
== Vivado HLS Report for 'k2c_dense_2'
================================================================
* Date:           Tue Apr 23 20:37:41 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_fu_182              |k2c_dot              |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_1_fu_209  |k2c_affine_matmul_1  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_relu_func_fu_231        |k2c_relu_func        |    ?|    ?|    ?|    ?|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   70|   70|         8|          1|          1|    64|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	13  / (tmp)
2 --> 
	3  / true
3 --> 
	11  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
11 --> 
	12  / true
12 --> 
	17  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.14>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 18 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 19 'read' 'input_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_1, 3" [../../../../Downloads/WebModel.c:8]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %1" [../../../../Downloads/WebModel.c:8]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.99ns)   --->   "%tmp_7 = add i64 %input_ndim_read_1, -1" [../../../../Downloads/WebModel.c:21]   --->   Operation 22 'add' 'tmp_7' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_1, i64 %input_numel_read_1, [5 x i64]* %input_shape, [6500 x float]* %kernel_array_0, [6500 x float]* %kernel_array_1, [6500 x float]* %kernel_array_2, [6500 x float]* %kernel_array_3, [5 x i64]* %kernel_shape, i64 %tmp_7)" [../../../../Downloads/WebModel.c:26]   --->   Operation 23 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_62 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_1, i32 1, i32 63)" [../../../../Downloads/WebModel.c:9]   --->   Operation 24 'partselect' 'tmp_62' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_62, 0" [../../../../Downloads/WebModel.c:9]   --->   Operation 25 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [../../../../Downloads/WebModel.c:9]   --->   Operation 26 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.75ns)   --->   "%input_shape_load = load i64* %input_shape_addr, align 8" [../../../../Downloads/WebModel.c:9]   --->   Operation 27 'load' 'input_shape_load' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [../../../../Downloads/WebModel.c:10]   --->   Operation 28 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../../../../Downloads/WebModel.c:10]   --->   Operation 29 'load' 'outcols' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_1, i64 %input_numel_read_1, [5 x i64]* %input_shape, [6500 x float]* %kernel_array_0, [6500 x float]* %kernel_array_1, [6500 x float]* %kernel_array_2, [6500 x float]* %kernel_array_3, [5 x i64]* %kernel_shape, i64 %tmp_7)" [../../../../Downloads/WebModel.c:26]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (1.35ns)   --->   "br label %.preheader.i" [../../../../Downloads/WebModel.c:249->../../../../Downloads/WebModel.c:27]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.47>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %1 ], [ %indvar_flatten_next, %.preheader.i.preheader ]"   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_i = phi i7 [ 0, %1 ], [ %i_i_mid2, %.preheader.i.preheader ]" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 33 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_i = phi i7 [ 0, %1 ], [ %j, %.preheader.i.preheader ]"   --->   Operation 34 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.23ns)   --->   "%exitcond_flatten = icmp eq i7 %indvar_flatten, -64"   --->   Operation 35 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.66ns)   --->   "%indvar_flatten_next = add i7 %indvar_flatten, 1"   --->   Operation 36 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %k2c_bias_add.exit, label %.preheader.i.preheader"   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.23ns)   --->   "%exitcond_i4 = icmp eq i7 %j_i, -64" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 38 'icmp' 'exitcond_i4' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.80ns)   --->   "%j_i_mid2 = select i1 %exitcond_i4, i7 0, i7 %j_i" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 39 'select' 'j_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node i_i_mid2)   --->   "%i2 = xor i7 %i_i, -64" [../../../../Downloads/WebModel.c:249->../../../../Downloads/WebModel.c:27]   --->   Operation 40 'xor' 'i2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.80ns) (out node of the LUT)   --->   "%i_i_mid2 = select i1 %exitcond_i4, i7 %i2, i7 %i_i" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 41 'select' 'i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%j_i_cast1 = zext i7 %j_i_mid2 to i64" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 42 'zext' 'j_i_cast1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [26000 x float]* %bias_array, i64 0, i64 %j_i_cast1" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 43 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 44 'load' 'bias_array_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 45 [1/1] (1.66ns)   --->   "%tmp_i = add i7 %j_i_mid2, %i_i_mid2" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 45 'add' 'tmp_i' <Predicate = (!exitcond_flatten)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i7 %tmp_i to i64" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 46 'zext' 'tmp_i_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [26000 x float]* %output_array, i64 0, i64 %tmp_i_cast" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 47 'getelementptr' 'output_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 48 'load' 'output_array_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 49 [1/1] (1.66ns)   --->   "%j = add i7 %j_i_mid2, 1" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 49 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 50 [1/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 50 'load' 'bias_array_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 51 [1/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 51 'load' 'output_array_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 5 <SV = 4> <Delay = 6.51>
ST_5 : Operation 52 [5/5] (6.51ns)   --->   "%tmp_10_i = fadd float %output_array_load, %bias_array_load" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 52 'fadd' 'tmp_10_i' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 53 [4/5] (6.51ns)   --->   "%tmp_10_i = fadd float %output_array_load, %bias_array_load" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 53 'fadd' 'tmp_10_i' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 54 [3/5] (6.51ns)   --->   "%tmp_10_i = fadd float %output_array_load, %bias_array_load" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 54 'fadd' 'tmp_10_i' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 55 [2/5] (6.51ns)   --->   "%tmp_10_i = fadd float %output_array_load, %bias_array_load" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 55 'fadd' 'tmp_10_i' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 56 [1/5] (6.51ns)   --->   "%tmp_10_i = fadd float %output_array_load, %bias_array_load" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 56 'fadd' 'tmp_10_i' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_46_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 57 'specregionbegin' 'tmp_46_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:251->../../../../Downloads/WebModel.c:27]   --->   Operation 58 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (2.77ns)   --->   "store float %tmp_10_i, float* %output_array_addr, align 4" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 59 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_46_i)" [../../../../Downloads/WebModel.c:253->../../../../Downloads/WebModel.c:27]   --->   Operation 60 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader.i" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 61 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 1.35>
ST_11 : Operation 62 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 64)" [../../../../Downloads/WebModel.c:29]   --->   Operation 62 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 64)" [../../../../Downloads/WebModel.c:29]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 2.58>
ST_13 : Operation 65 [1/2] (1.75ns)   --->   "%input_shape_load = load i64* %input_shape_addr, align 8" [../../../../Downloads/WebModel.c:9]   --->   Operation 65 'load' 'input_shape_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 66 [1/1] (0.83ns)   --->   "%outrows = select i1 %icmp, i64 %input_shape_load, i64 1" [../../../../Downloads/WebModel.c:9]   --->   Operation 66 'select' 'outrows' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 67 [1/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../../../../Downloads/WebModel.c:10]   --->   Operation 67 'load' 'outcols' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [../../../../Downloads/WebModel.c:11]   --->   Operation 68 'getelementptr' 'kernel_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [2/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../../../../Downloads/WebModel.c:11]   --->   Operation 69 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 14 <SV = 2> <Delay = 8.60>
ST_14 : Operation 70 [1/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../../../../Downloads/WebModel.c:11]   --->   Operation 70 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 71 [2/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows" [../../../../Downloads/WebModel.c:12]   --->   Operation 71 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 72 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.1([26000 x float]* %output_array, [26000 x float]* %input_array, [6500 x float]* %kernel_array_0, [6500 x float]* %kernel_array_1, [6500 x float]* %kernel_array_2, [6500 x float]* %kernel_array_3, [26000 x float]* %bias_array, i64 %outrows, i64 %outcols, i64 %innerdim)" [../../../../Downloads/WebModel.c:13]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 3> <Delay = 8.60>
ST_15 : Operation 73 [1/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows" [../../../../Downloads/WebModel.c:12]   --->   Operation 73 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.1([26000 x float]* %output_array, [26000 x float]* %input_array, [6500 x float]* %kernel_array_0, [6500 x float]* %kernel_array_1, [6500 x float]* %kernel_array_2, [6500 x float]* %kernel_array_3, [26000 x float]* %bias_array, i64 %outrows, i64 %outcols, i64 %innerdim)" [../../../../Downloads/WebModel.c:13]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 1.35>
ST_16 : Operation 75 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 %outsize)" [../../../../Downloads/WebModel.c:16]   --->   Operation 75 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 %outsize)" [../../../../Downloads/WebModel.c:16]   --->   Operation 76 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "br label %2" [../../../../Downloads/WebModel.c:19]   --->   Operation 77 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [../../../../Downloads/WebModel.c:33]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_69_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_numel_read_1  (read           ) [ 001000000000000000]
input_ndim_read_1   (read           ) [ 001000000000000000]
tmp                 (icmp           ) [ 011111111111111111]
StgValue_21         (br             ) [ 000000000000000000]
tmp_7               (add            ) [ 001000000000000000]
tmp_62              (partselect     ) [ 000000000000000000]
icmp                (icmp           ) [ 000000000000010000]
input_shape_addr    (getelementptr  ) [ 000000000000010000]
kernel_shape_addr   (getelementptr  ) [ 000000000000010000]
StgValue_30         (call           ) [ 000000000000000000]
StgValue_31         (br             ) [ 001111111110000000]
indvar_flatten      (phi            ) [ 000100000000000000]
i_i                 (phi            ) [ 000100000000000000]
j_i                 (phi            ) [ 000100000000000000]
exitcond_flatten    (icmp           ) [ 000111111110000000]
indvar_flatten_next (add            ) [ 001111111110000000]
StgValue_37         (br             ) [ 000000000000000000]
exitcond_i4         (icmp           ) [ 000000000000000000]
j_i_mid2            (select         ) [ 000000000000000000]
i2                  (xor            ) [ 000000000000000000]
i_i_mid2            (select         ) [ 001111111110000000]
j_i_cast1           (zext           ) [ 000000000000000000]
bias_array_addr     (getelementptr  ) [ 000110000000000000]
tmp_i               (add            ) [ 000000000000000000]
tmp_i_cast          (zext           ) [ 000000000000000000]
output_array_addr   (getelementptr  ) [ 000111111110000000]
j                   (add            ) [ 001111111110000000]
bias_array_load     (load           ) [ 000101111100000000]
output_array_load   (load           ) [ 000101111100000000]
tmp_10_i            (fadd           ) [ 000100000010000000]
tmp_46_i            (specregionbegin) [ 000000000000000000]
StgValue_58         (specpipeline   ) [ 000000000000000000]
StgValue_59         (store          ) [ 000000000000000000]
empty               (specregionend  ) [ 000000000000000000]
StgValue_61         (br             ) [ 001111111110000000]
StgValue_63         (call           ) [ 000000000000000000]
StgValue_64         (br             ) [ 000000000000000000]
input_shape_load    (load           ) [ 000000000000000000]
outrows             (select         ) [ 000000000000001100]
outcols             (load           ) [ 000000000000001100]
kernel_shape_addr_1 (getelementptr  ) [ 000000000000001000]
innerdim            (load           ) [ 000000000000000100]
outsize             (mul            ) [ 000000000000000011]
StgValue_74         (call           ) [ 000000000000000000]
StgValue_76         (call           ) [ 000000000000000000]
StgValue_77         (br             ) [ 000000000000000000]
StgValue_78         (ret            ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_ndim_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_numel_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_shape">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_array_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_array_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_array_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_array_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_shape">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_69_fwork">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_69_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_relu_func"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul.1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="input_numel_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_ndim_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_shape_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_shape_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kernel_shape_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/13 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bias_array_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="15" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="output_array_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="15" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="7"/>
<pin id="136" dir="0" index="4" bw="15" slack="1"/>
<pin id="137" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="1"/>
<pin id="139" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_array_load/3 StgValue_59/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="kernel_shape_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/13 "/>
</bind>
</comp>

<comp id="149" class="1005" name="indvar_flatten_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvar_flatten_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="1"/>
<pin id="162" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="j_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="1"/>
<pin id="173" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="j_i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="7" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_k2c_dot_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="0" index="3" bw="64" slack="0"/>
<pin id="187" dir="0" index="4" bw="64" slack="0"/>
<pin id="188" dir="0" index="5" bw="64" slack="0"/>
<pin id="189" dir="0" index="6" bw="32" slack="0"/>
<pin id="190" dir="0" index="7" bw="32" slack="0"/>
<pin id="191" dir="0" index="8" bw="32" slack="0"/>
<pin id="192" dir="0" index="9" bw="32" slack="0"/>
<pin id="193" dir="0" index="10" bw="64" slack="0"/>
<pin id="194" dir="0" index="11" bw="64" slack="0"/>
<pin id="195" dir="0" index="12" bw="32" slack="0"/>
<pin id="196" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_k2c_affine_matmul_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="0" index="3" bw="32" slack="0"/>
<pin id="214" dir="0" index="4" bw="32" slack="0"/>
<pin id="215" dir="0" index="5" bw="32" slack="0"/>
<pin id="216" dir="0" index="6" bw="32" slack="0"/>
<pin id="217" dir="0" index="7" bw="32" slack="0"/>
<pin id="218" dir="0" index="8" bw="64" slack="1"/>
<pin id="219" dir="0" index="9" bw="64" slack="1"/>
<pin id="220" dir="0" index="10" bw="64" slack="0"/>
<pin id="221" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_72/14 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_k2c_relu_func_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="64" slack="0"/>
<pin id="235" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_62/11 StgValue_75/16 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_10_i/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_7_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_62_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="63" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="0" index="3" bw="7" slack="0"/>
<pin id="261" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="63" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="exitcond_flatten_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="7" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="indvar_flatten_next_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exitcond_i4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="7" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i4/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="j_i_mid2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_i_mid2/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="i2/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_i_mid2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_i_mid2/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="j_i_cast1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_i_cast1/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_i_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_i_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="j_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="outrows_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows/13 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="0" index="1" bw="64" slack="1"/>
<pin id="344" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="outsize/14 "/>
</bind>
</comp>

<comp id="345" class="1005" name="input_numel_read_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="input_ndim_read_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="1"/>
<pin id="352" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="5"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_7_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="369" class="1005" name="input_shape_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="1"/>
<pin id="371" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="374" class="1005" name="kernel_shape_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="1"/>
<pin id="376" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="exitcond_flatten_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="383" class="1005" name="indvar_flatten_next_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_i_mid2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_i_mid2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="bias_array_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="1"/>
<pin id="395" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="output_array_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="15" slack="1"/>
<pin id="400" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="404" class="1005" name="j_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="409" class="1005" name="bias_array_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="output_array_load_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_array_load "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_10_i_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="424" class="1005" name="outrows_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows "/>
</bind>
</comp>

<comp id="430" class="1005" name="outcols_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="436" class="1005" name="kernel_shape_addr_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="1"/>
<pin id="438" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="innerdim_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="446" class="1005" name="outsize_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="1"/>
<pin id="448" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outsize "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="96" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="140" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="200"><net_src comp="76" pin="2"/><net_sink comp="182" pin=3"/></net>

<net id="201"><net_src comp="70" pin="2"/><net_sink comp="182" pin=4"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="182" pin=6"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="182" pin=7"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="182" pin=8"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="182" pin=9"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="182" pin=10"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="182" pin=12"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="209" pin=5"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="209" pin=6"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="209" pin=7"/></net>

<net id="230"><net_src comp="104" pin="3"/><net_sink comp="209" pin=10"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="247"><net_src comp="76" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="76" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="2"/><net_sink comp="182" pin=11"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="76" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="270"><net_src comp="256" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="153" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="153" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="175" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="175" pin="4"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="164" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="284" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="164" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="290" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="321"><net_src comp="290" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="304" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="332"><net_src comp="290" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="90" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="348"><net_src comp="70" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="353"><net_src comp="76" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="358"><net_src comp="243" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="249" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="182" pin=11"/></net>

<net id="367"><net_src comp="266" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="372"><net_src comp="82" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="377"><net_src comp="96" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="382"><net_src comp="272" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="278" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="391"><net_src comp="304" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="396"><net_src comp="110" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="401"><net_src comp="123" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="407"><net_src comp="328" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="412"><net_src comp="117" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="417"><net_src comp="130" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="422"><net_src comp="239" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="427"><net_src comp="334" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="209" pin=8"/></net>

<net id="433"><net_src comp="104" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="209" pin=9"/></net>

<net id="439"><net_src comp="140" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="444"><net_src comp="104" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="209" pin=10"/></net>

<net id="449"><net_src comp="341" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="231" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {1 2 10 11 12 14 15 16 17 }
	Port: dense_69_fwork | {1 2 }
 - Input state : 
	Port: k2c_dense.2 : output_array | {1 2 3 4 11 12 16 17 }
	Port: k2c_dense.2 : input_array | {1 2 14 15 }
	Port: k2c_dense.2 : input_ndim_read | {1 }
	Port: k2c_dense.2 : input_numel_read | {1 }
	Port: k2c_dense.2 : input_shape | {1 2 13 }
	Port: k2c_dense.2 : kernel_array_0 | {1 2 14 15 }
	Port: k2c_dense.2 : kernel_array_1 | {1 2 14 15 }
	Port: k2c_dense.2 : kernel_array_2 | {1 2 14 15 }
	Port: k2c_dense.2 : kernel_array_3 | {1 2 14 15 }
	Port: k2c_dense.2 : kernel_shape | {1 2 13 14 }
	Port: k2c_dense.2 : bias_array | {3 4 14 15 }
	Port: k2c_dense.2 : dense_69_fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_21 : 1
		StgValue_23 : 1
		icmp : 1
		input_shape_load : 1
		outcols : 1
	State 2
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_37 : 2
		exitcond_i4 : 1
		j_i_mid2 : 2
		i2 : 1
		i_i_mid2 : 2
		j_i_cast1 : 3
		bias_array_addr : 4
		bias_array_load : 5
		tmp_i : 3
		tmp_i_cast : 4
		output_array_addr : 5
		output_array_load : 6
		j : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		empty : 1
	State 11
	State 12
	State 13
		outrows : 1
		innerdim : 1
	State 14
		StgValue_72 : 1
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |       grp_k2c_dot_fu_182       |    0    |    69   | 57.5885 |  44304  |  31591  |
|   call   | grp_k2c_affine_matmul_1_fu_209 |    0    |    39   |  17.55  |   2915  |   1679  |
|          |    grp_k2c_relu_func_fu_231    |    0    |    0    |   1.35  |   277   |   209   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    mul   |           grp_fu_341           |    0    |    16   |    0    |   361   |   195   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_239           |    0    |    2    |    0    |   205   |   203   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_7_fu_249          |    0    |    0    |    0    |    0    |    71   |
|    add   |   indvar_flatten_next_fu_278   |    0    |    0    |    0    |    0    |    15   |
|          |          tmp_i_fu_317          |    0    |    0    |    0    |    0    |    15   |
|          |            j_fu_328            |    0    |    0    |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_243           |    0    |    0    |    0    |    0    |    29   |
|   icmp   |           icmp_fu_266          |    0    |    0    |    0    |    0    |    29   |
|          |     exitcond_flatten_fu_272    |    0    |    0    |    0    |    0    |    11   |
|          |       exitcond_i4_fu_284       |    0    |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |         j_i_mid2_fu_290        |    0    |    0    |    0    |    0    |    7    |
|  select  |         i_i_mid2_fu_304        |    0    |    0    |    0    |    0    |    7    |
|          |         outrows_fu_334         |    0    |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    xor   |            i2_fu_298           |    0    |    0    |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   read   |  input_numel_read_1_read_fu_70 |    0    |    0    |    0    |    0    |    0    |
|          |  input_ndim_read_1_read_fu_76  |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|partselect|          tmp_62_fu_256         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   zext   |        j_i_cast1_fu_312        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_i_cast_fu_323       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |   126   | 76.4885 |  48062  |  34158  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bias_array_addr_reg_393  |   15   |
|  bias_array_load_reg_409  |   32   |
|  exitcond_flatten_reg_379 |    1   |
|      i_i_mid2_reg_388     |    7   |
|        i_i_reg_160        |    7   |
|        icmp_reg_364       |    1   |
|indvar_flatten_next_reg_383|    7   |
|   indvar_flatten_reg_149  |    7   |
|      innerdim_reg_441     |   64   |
| input_ndim_read_1_reg_350 |   64   |
| input_numel_read_1_reg_345|   64   |
|  input_shape_addr_reg_369 |    3   |
|        j_i_reg_171        |    7   |
|         j_reg_404         |    7   |
|kernel_shape_addr_1_reg_436|    3   |
| kernel_shape_addr_reg_374 |    3   |
|      outcols_reg_430      |   64   |
| output_array_addr_reg_398 |   15   |
| output_array_load_reg_414 |   32   |
|      outrows_reg_424      |   64   |
|      outsize_reg_446      |   64   |
|      tmp_10_i_reg_419     |   32   |
|       tmp_7_reg_359       |   64   |
|        tmp_reg_355        |    1   |
+---------------------------+--------+
|           Total           |   628  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_90        |  p0  |   2  |   3  |    6   ||    9    |
|        grp_access_fu_104       |  p0  |   4  |   3  |   12   ||    21   |
|        grp_access_fu_117       |  p0  |   2  |  15  |   30   ||    9    |
|        grp_access_fu_130       |  p0  |   2  |  15  |   30   ||    9    |
|       grp_k2c_dot_fu_182       |  p3  |   2  |  64  |   128  ||    9    |
|       grp_k2c_dot_fu_182       |  p4  |   2  |  64  |   128  ||    9    |
|       grp_k2c_dot_fu_182       |  p11 |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_1_fu_209 |  p10 |   2  |  64  |   128  ||    9    |
|    grp_k2c_relu_func_fu_231    |  p2  |   2  |  64  |   128  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   718  || 12.3535 ||    93   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   126  |   76   |  48062 |  34158 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   12   |    -   |   93   |
|  Register |    -   |    -   |    -   |   628  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   126  |   88   |  48690 |  34251 |
+-----------+--------+--------+--------+--------+--------+
