$date
	Sun Mar  2 15:02:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DataMemory_tb $end
$scope module data_memory $end
$var wire 10 ! address [9:0] $end
$var wire 1 " clk $end
$var wire 1 # read_enable $end
$var wire 32 $ write_data [31:0] $end
$var wire 1 % write_enable $end
$var wire 4 & write_mask [3:0] $end
$var reg 32 ' extended_mask [31:0] $end
$var reg 32 ( read_data [31:0] $end
$var reg 1 ) read_done $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x)
bx (
bx '
b0 &
0%
b0 $
1#
0"
b1 !
$end
#5000
1)
b0 (
b0 '
1"
#10000
0"
1%
0#
b1111 &
b11011110101011011011111011101111 $
#15000
0)
b11111111111111111111111111111111 '
1"
#20000
0"
0%
1#
#25000
1)
b11011110101011011011111011101111 (
1"
#30000
0"
1%
0#
b1000 &
b11001010111111101100101011111110 $
#35000
0)
b0 (
b11111111000000000000000000000000 '
1"
#40000
0"
0%
1#
#45000
1)
b11001010101011011011111011101111 (
1"
#50000
0"
1%
0#
b100 &
#55000
0)
b0 (
b111111110000000000000000 '
1"
#60000
0"
0%
1#
#65000
1)
b11001010111111101011111011101111 (
1"
#70000
0"
1%
0#
b10 &
#75000
0)
b0 (
b1111111100000000 '
1"
#80000
0"
0%
1#
#85000
1)
b11001010111111101100101011101111 (
1"
#90000
0"
1%
0#
b1 &
#95000
0)
b0 (
b11111111 '
1"
#100000
0"
0%
1#
#105000
1)
b11001010111111101100101011111110 (
1"
#110000
0"
1%
0#
b1100 &
b11011110101011011011111011101111 $
#115000
0)
b0 (
b11111111111111110000000000000000 '
1"
#120000
0"
0%
1#
#125000
1)
b11011110101011011100101011111110 (
1"
#130000
0"
1%
0#
b11 &
#135000
0)
b0 (
b1111111111111111 '
1"
#140000
0"
0%
1#
#145000
1)
b11011110101011011011111011101111 (
1"
#150000
0"
0#
b1111 &
#155000
0)
b0 (
b11111111111111111111111111111111 '
1"
#160000
0"
1#
#165000
1)
b11011110101011011011111011101111 (
1"
#170000
