/* Generated by Yosys 0.11+20 (git sha1 UNKNOWN, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
module mish(v0, v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11, v12, v13, v14, v15, v16, v17, v18, v19, v20
, v21, v22, v23, v24, v25, v26, v27, v28, v29, v30, v31, v32, v33, v34, v35, v36, v37, v38, v39, v40, v41
, v42, v43, v44, v45, v46, v47, v48, v49, v50, v51, v52, v53, v54, v55, v56, v57, v58, v59, v60, v61, v62
, v63, v64, v65, v66, v67, v68, v69, v70, v71, v72, v73, v74, v75, v76, v77, v78, v79, v80, v81, v82, v83
, v84, v85, v86, v87, v88, v89, v90, v91, v92, v93, \v94.0 , \v94.1 , \v94.2 , \v94.3 , \v94.4 , \v94.5 , \v94.6 , \v94.7 , \v94.8 , \v94.9 , \v94.10 
, \v94.11 , \v94.12 , \v94.13 , \v94.14 , \v94.15 , \v94.16 , \v94.17 , \v94.18 , \v94.19 , \v94.20 , \v94.21 , \v94.22 , \v94.23 , \v94.24 , \v94.25 , \v94.26 , \v94.27 , \v94.28 , \v94.29 , \v94.30 , \v94.31 
, \v94.32 , \v94.33 , \v94.34 , \v94.35 , \v94.36 , \v94.37 , \v94.38 , \v94.39 , \v94.40 , \v94.41 , \v94.42 );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  input v0;
  input v1;
  input v10;
  input v11;
  input v12;
  input v13;
  input v14;
  input v15;
  input v16;
  input v17;
  input v18;
  input v19;
  input v2;
  input v20;
  input v21;
  input v22;
  input v23;
  input v24;
  input v25;
  input v26;
  input v27;
  input v28;
  input v29;
  input v3;
  input v30;
  input v31;
  input v32;
  input v33;
  input v34;
  input v35;
  input v36;
  input v37;
  input v38;
  input v39;
  input v4;
  input v40;
  input v41;
  input v42;
  input v43;
  input v44;
  input v45;
  input v46;
  input v47;
  input v48;
  input v49;
  input v5;
  input v50;
  input v51;
  input v52;
  input v53;
  input v54;
  input v55;
  input v56;
  input v57;
  input v58;
  input v59;
  input v6;
  input v60;
  input v61;
  input v62;
  input v63;
  input v64;
  input v65;
  input v66;
  input v67;
  input v68;
  input v69;
  input v7;
  input v70;
  input v71;
  input v72;
  input v73;
  input v74;
  input v75;
  input v76;
  input v77;
  input v78;
  input v79;
  input v8;
  input v80;
  input v81;
  input v82;
  input v83;
  input v84;
  input v85;
  input v86;
  input v87;
  input v88;
  input v89;
  input v9;
  input v90;
  input v91;
  input v92;
  input v93;
  output \v94.0 ;
  output \v94.1 ;
  output \v94.10 ;
  output \v94.11 ;
  output \v94.12 ;
  output \v94.13 ;
  output \v94.14 ;
  output \v94.15 ;
  output \v94.16 ;
  output \v94.17 ;
  output \v94.18 ;
  output \v94.19 ;
  output \v94.2 ;
  output \v94.20 ;
  output \v94.21 ;
  output \v94.22 ;
  output \v94.23 ;
  output \v94.24 ;
  output \v94.25 ;
  output \v94.26 ;
  output \v94.27 ;
  output \v94.28 ;
  output \v94.29 ;
  output \v94.3 ;
  output \v94.30 ;
  output \v94.31 ;
  output \v94.32 ;
  output \v94.33 ;
  output \v94.34 ;
  output \v94.35 ;
  output \v94.36 ;
  output \v94.37 ;
  output \v94.38 ;
  output \v94.39 ;
  output \v94.4 ;
  output \v94.40 ;
  output \v94.41 ;
  output \v94.42 ;
  output \v94.5 ;
  output \v94.6 ;
  output \v94.7 ;
  output \v94.8 ;
  output \v94.9 ;
  INVX1 _046_ (
    .A(v11),
    .Y(\v94.24 )
  );
  INVX1 _047_ (
    .A(v40),
    .Y(\v94.16 )
  );
  INVX1 _048_ (
    .A(v29),
    .Y(\v94.11 )
  );
  INVX1 _049_ (
    .A(v21),
    .Y(\v94.10 )
  );
  INVX1 _050_ (
    .A(v14),
    .Y(\v94.5 )
  );
  INVX1 _051_ (
    .A(v0),
    .Y(\v94.0 )
  );
  AND2X2 _052_ (
    .A(v91),
    .B(v92),
    .Y(_000_)
  );
  AND2X2 _053_ (
    .A(_000_),
    .B(v93),
    .Y(\v94.33 )
  );
  INVX1 _054_ (
    .A(v38),
    .Y(_001_)
  );
  AND2X2 _055_ (
    .A(v15),
    .B(v41),
    .Y(_002_)
  );
  AND2X2 _056_ (
    .A(v87),
    .B(v88),
    .Y(_003_)
  );
  AND2X2 _057_ (
    .A(v89),
    .B(v90),
    .Y(_004_)
  );
  AND2X2 _058_ (
    .A(_003_),
    .B(_004_),
    .Y(_005_)
  );
  AND2X2 _059_ (
    .A(_005_),
    .B(_002_),
    .Y(_006_)
  );
  OR2X2 _060_ (
    .A(_001_),
    .B(_006_),
    .Y(\v94.32 )
  );
  AND2X2 _061_ (
    .A(v55),
    .B(v85),
    .Y(_007_)
  );
  NAND3X1 _062_ (
    .A(_007_),
    .B(v78),
    .C(v82),
    .Y(\v94.31 )
  );
  NAND3X1 _063_ (
    .A(v86),
    .B(v53),
    .C(v79),
    .Y(\v94.30 )
  );
  NAND2X1 _064_ (
    .A(v80),
    .B(_007_),
    .Y(\v94.29 )
  );
  NAND2X1 _065_ (
    .A(v81),
    .B(v84),
    .Y(_008_)
  );
  AND2X2 _066_ (
    .A(v82),
    .B(v53),
    .Y(_009_)
  );
  AND2X2 _067_ (
    .A(_009_),
    .B(v83),
    .Y(_010_)
  );
  AND2X2 _068_ (
    .A(_008_),
    .B(_010_),
    .Y(\v94.27 )
  );
  AND2X2 _069_ (
    .A(v53),
    .B(v27),
    .Y(_011_)
  );
  OR2X2 _070_ (
    .A(_011_),
    .B(\v94.27 ),
    .Y(\v94.28 )
  );
  AND2X2 _071_ (
    .A(v75),
    .B(v77),
    .Y(_012_)
  );
  AND2X2 _072_ (
    .A(\v94.10 ),
    .B(v76),
    .Y(_013_)
  );
  OR2X2 _073_ (
    .A(_012_),
    .B(_013_),
    .Y(_014_)
  );
  AND2X2 _074_ (
    .A(_014_),
    .B(v74),
    .Y(\v94.26 )
  );
  AND2X2 _075_ (
    .A(v70),
    .B(v71),
    .Y(_015_)
  );
  NAND3X1 _076_ (
    .A(_015_),
    .B(v72),
    .C(v73),
    .Y(\v94.25 )
  );
  NAND3X1 _077_ (
    .A(v53),
    .B(v69),
    .C(v58),
    .Y(\v94.23 )
  );
  OR2X2 _078_ (
    .A(v59),
    .B(v12),
    .Y(_016_)
  );
  INVX1 _079_ (
    .A(v67),
    .Y(_017_)
  );
  OR2X2 _080_ (
    .A(v61),
    .B(v60),
    .Y(_018_)
  );
  OR2X2 _081_ (
    .A(_018_),
    .B(_017_),
    .Y(_019_)
  );
  OAI21X1 _082_ (
    .A(_016_),
    .B(_019_),
    .C(v68),
    .Y(\v94.22 )
  );
  NAND2X1 _083_ (
    .A(v62),
    .B(v63),
    .Y(_020_)
  );
  NAND3X1 _084_ (
    .A(v66),
    .B(v64),
    .C(v65),
    .Y(_021_)
  );
  OR2X2 _085_ (
    .A(_020_),
    .B(_021_),
    .Y(\v94.21 )
  );
  NAND2X1 _086_ (
    .A(v53),
    .B(v57),
    .Y(\v94.20 )
  );
  NAND3X1 _087_ (
    .A(v55),
    .B(v56),
    .C(v54),
    .Y(\v94.19 )
  );
  NAND2X1 _088_ (
    .A(v48),
    .B(v49),
    .Y(_022_)
  );
  NAND3X1 _089_ (
    .A(v52),
    .B(v50),
    .C(v51),
    .Y(_023_)
  );
  OR2X2 _090_ (
    .A(_022_),
    .B(_023_),
    .Y(\v94.18 )
  );
  AND2X2 _091_ (
    .A(v33),
    .B(v43),
    .Y(_024_)
  );
  NAND3X1 _092_ (
    .A(_024_),
    .B(v45),
    .C(v47),
    .Y(\v94.17 )
  );
  INVX1 _093_ (
    .A(v46),
    .Y(_025_)
  );
  NOR2X1 _094_ (
    .A(v44),
    .B(v42),
    .Y(_026_)
  );
  NOR2X1 _095_ (
    .A(_026_),
    .B(_025_),
    .Y(\v94.15 )
  );
  AND2X2 _096_ (
    .A(v20),
    .B(v35),
    .Y(_027_)
  );
  AND2X2 _097_ (
    .A(_027_),
    .B(v37),
    .Y(\v94.13 )
  );
  NAND2X1 _098_ (
    .A(v15),
    .B(v41),
    .Y(_028_)
  );
  NAND2X1 _099_ (
    .A(v38),
    .B(v39),
    .Y(_029_)
  );
  OR2X2 _100_ (
    .A(_028_),
    .B(_029_),
    .Y(_030_)
  );
  AND2X2 _101_ (
    .A(v20),
    .B(v36),
    .Y(_031_)
  );
  AND2X2 _102_ (
    .A(_030_),
    .B(_031_),
    .Y(_032_)
  );
  OR2X2 _103_ (
    .A(\v94.13 ),
    .B(_032_),
    .Y(\v94.14 )
  );
  INVX1 _104_ (
    .A(v31),
    .Y(_033_)
  );
  NAND2X1 _105_ (
    .A(v30),
    .B(v32),
    .Y(_034_)
  );
  NAND2X1 _106_ (
    .A(v33),
    .B(v34),
    .Y(_035_)
  );
  OAI21X1 _107_ (
    .A(_034_),
    .B(_035_),
    .C(_033_),
    .Y(\v94.12 )
  );
  NAND2X1 _108_ (
    .A(v24),
    .B(v23),
    .Y(\v94.8 )
  );
  NAND2X1 _109_ (
    .A(v25),
    .B(v26),
    .Y(_036_)
  );
  AND2X2 _110_ (
    .A(v20),
    .B(v28),
    .Y(_037_)
  );
  OAI21X1 _111_ (
    .A(\v94.8 ),
    .B(_036_),
    .C(_037_),
    .Y(\v94.9 )
  );
  NAND2X1 _112_ (
    .A(v22),
    .B(\v94.10 ),
    .Y(\v94.7 )
  );
  AND2X2 _113_ (
    .A(v16),
    .B(v17),
    .Y(_038_)
  );
  NAND3X1 _114_ (
    .A(_038_),
    .B(v18),
    .C(v19),
    .Y(\v94.6 )
  );
  INVX1 _115_ (
    .A(v13),
    .Y(_039_)
  );
  OAI21X1 _116_ (
    .A(v12),
    .B(_039_),
    .C(v11),
    .Y(\v94.4 )
  );
  NAND2X1 _117_ (
    .A(v6),
    .B(v7),
    .Y(_040_)
  );
  NAND3X1 _118_ (
    .A(v10),
    .B(v8),
    .C(v9),
    .Y(_041_)
  );
  OR2X2 _119_ (
    .A(_040_),
    .B(_041_),
    .Y(\v94.3 )
  );
  INVX1 _120_ (
    .A(v1),
    .Y(_042_)
  );
  XNOR2X1 _121_ (
    .A(v4),
    .B(v5),
    .Y(_043_)
  );
  XOR2X1 _122_ (
    .A(v3),
    .B(_043_),
    .Y(\v94.2 )
  );
  AND2X2 _123_ (
    .A(v0),
    .B(v2),
    .Y(_044_)
  );
  AND2X2 _124_ (
    .A(\v94.2 ),
    .B(_044_),
    .Y(_045_)
  );
  OR2X2 _125_ (
    .A(_042_),
    .B(_045_),
    .Y(\v94.1 )
  );
  assign \v94.42  = 1'h0;
  assign \v94.41  = 1'h0;
  assign \v94.40  = 1'h0;
  assign \v94.39  = 1'h0;
  assign \v94.38  = 1'h0;
  assign \v94.37  = 1'h0;
  assign \v94.36  = 1'h0;
  assign \v94.35  = 1'h0;
  assign \v94.34  = 1'h0;
endmodule
