/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [14:0] _01_;
  wire [5:0] _02_;
  wire [5:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [10:0] celloutsig_0_38z;
  reg [19:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = !(celloutsig_0_5z ? celloutsig_0_0z[3] : _00_);
  assign celloutsig_1_18z = celloutsig_1_2z | ~(in_data[140]);
  assign celloutsig_0_14z = celloutsig_0_5z | ~(celloutsig_0_13z);
  assign celloutsig_0_16z = celloutsig_0_4z[0] | ~(celloutsig_0_14z);
  assign celloutsig_1_14z = in_data[170] | celloutsig_1_0z[6];
  assign celloutsig_1_19z = in_data[103] ^ celloutsig_1_14z;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 15'h0000;
    else _01_ <= { celloutsig_0_3z[15:6], celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_2z };
  reg [28:0] _10_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 29'h00000000;
    else _10_ <= { in_data[45:21], celloutsig_0_12z };
  assign out_data[28:0] = _10_;
  reg [5:0] _11_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 6'h00;
    else _11_ <= { in_data[27:24], celloutsig_0_2z, celloutsig_0_2z };
  assign { _02_[5:3], _00_, _02_[1:0] } = _11_;
  assign celloutsig_0_13z = { in_data[60:45], celloutsig_0_5z } <= { celloutsig_0_3z[16:3], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[95:93] <= celloutsig_0_0z[4:2];
  assign celloutsig_0_5z = ! { in_data[42:19], celloutsig_0_3z };
  assign celloutsig_0_8z = { in_data[95:94], celloutsig_0_5z } || { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_15z = { in_data[90:83], _02_[5:3], _00_, _02_[1:0] } % { 1'h1, celloutsig_0_3z[18:7], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[143] ? in_data[167:161] : in_data[160:154];
  assign celloutsig_0_10z[0] = in_data[75] ? celloutsig_0_4z[0] : celloutsig_0_1z;
  assign celloutsig_0_18z = { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } != { celloutsig_0_15z[10:6], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_0_0z = ~ in_data[74:69];
  assign celloutsig_0_21z = ~ { in_data[93:85], celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_29z = ~ { _02_[3], _00_, _02_[1:0] };
  assign celloutsig_0_26z = celloutsig_0_13z & celloutsig_0_7z;
  assign celloutsig_1_2z = ^ in_data[180:159];
  assign celloutsig_0_1z = ^ { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_21z[7], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_1z } <<< { _01_[8:6], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_4z[3:1], celloutsig_0_10z[0] };
  assign celloutsig_0_4z = celloutsig_0_0z[5:2] ^ celloutsig_0_3z[7:4];
  assign celloutsig_0_33z = ~((celloutsig_0_17z & celloutsig_0_7z) | celloutsig_0_18z);
  assign celloutsig_0_11z = ~((in_data[43] & celloutsig_0_9z) | celloutsig_0_3z[5]);
  always_latch
    if (clkin_data[96]) celloutsig_0_12z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_12z = celloutsig_0_0z[4:1];
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_0_3z = { in_data[66:57], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_9z = ~((in_data[81] & celloutsig_0_2z) | (in_data[34] & celloutsig_0_1z));
  assign celloutsig_0_17z = ~((celloutsig_0_4z[2] & celloutsig_0_11z) | (celloutsig_0_0z[1] & celloutsig_0_7z));
  assign _02_[2] = _00_;
  assign celloutsig_0_10z[3:1] = celloutsig_0_4z[3:1];
  assign { out_data[128], out_data[96], out_data[42:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z };
endmodule
