# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../clkdiv.v" \
"../../../../VGA/test_pic.v" \
"../../../../VGA/vga.v" \
"../../../../VGA/vga_test_top.v" \
"../../../../VGA/vga_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
