{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670537973666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670537973672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 16:19:33 2022 " "Processing started: Thu Dec  8 16:19:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670537973672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670537973672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670537973672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670537974052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670537974052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670537978280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670537978280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670537978690 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/zFinalProj/test/seven_seg_decoder.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670537978820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670537978820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst19 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst19\"" {  } { { "test.bdf" "inst19" { Schematic "U:/CPRE281/zFinalProj/test/test.bdf" { { 112 1768 1888 288 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537978821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary_coded_decimal_converter.v 1 1 " "Using design file binary_coded_decimal_converter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary_coded_decimal_converter " "Found entity 1: binary_coded_decimal_converter" {  } { { "binary_coded_decimal_converter.v" "" { Text "U:/CPRE281/zFinalProj/test/binary_coded_decimal_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670537978946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670537978946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_coded_decimal_converter binary_coded_decimal_converter:inst18 " "Elaborating entity \"binary_coded_decimal_converter\" for hierarchy \"binary_coded_decimal_converter:inst18\"" {  } { { "test.bdf" "inst18" { Schematic "U:/CPRE281/zFinalProj/test/test.bdf" { { 184 1456 1592 360 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537978948 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N2X3 binary_coded_decimal_converter.v(3) " "Output port \"N2X3\" at binary_coded_decimal_converter.v(3) has no driver" {  } { { "binary_coded_decimal_converter.v" "" { Text "U:/CPRE281/zFinalProj/test/binary_coded_decimal_converter.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670537978968 "|test|binary_coded_decimal_converter:inst18"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N2X2 binary_coded_decimal_converter.v(3) " "Output port \"N2X2\" at binary_coded_decimal_converter.v(3) has no driver" {  } { { "binary_coded_decimal_converter.v" "" { Text "U:/CPRE281/zFinalProj/test/binary_coded_decimal_converter.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670537978968 "|test|binary_coded_decimal_converter:inst18"}
{ "Warning" "WSGN_SEARCH_FILE" "adder_5bit.bdf 1 1 " "Using design file adder_5bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_5bit " "Found entity 1: adder_5bit" {  } { { "adder_5bit.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/adder_5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670537979084 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670537979084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_5bit adder_5bit:inst4 " "Elaborating entity \"adder_5bit\" for hierarchy \"adder_5bit:inst4\"" {  } { { "test.bdf" "inst4" { Schematic "U:/CPRE281/zFinalProj/test/test.bdf" { { 328 976 1072 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537979084 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.bdf 1 1 " "Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670537979762 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670537979762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_5bit:inst4\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"adder_5bit:inst4\|full_adder:inst\"" {  } { { "adder_5bit.bdf" "inst" { Schematic "U:/CPRE281/zFinalProj/test/adder_5bit.bdf" { { 208 584 680 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537979763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst\"" {  } { { "test.bdf" "inst" { Schematic "U:/CPRE281/zFinalProj/test/test.bdf" { { 280 512 624 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537979984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst " "Elaborated megafunction instantiation \"BUSMUX:inst\"" {  } { { "test.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/test.bdf" { { 280 512 624 368 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst " "Instantiated megafunction \"BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670537980002 ""}  } { { "test.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/test.bdf" { { 280 512 624 368 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670537980002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980024 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst\|lpm_mux:\$00000 BUSMUX:inst " "Elaborated megafunction instantiation \"BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "test.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/test.bdf" { { 280 512 624 368 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_brc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_brc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_brc " "Found entity 1: mux_brc" {  } { { "db/mux_brc.tdf" "" { Text "U:/CPRE281/zFinalProj/test/db/mux_brc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670537980126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670537980126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_brc BUSMUX:inst\|lpm_mux:\$00000\|mux_brc:auto_generated " "Elaborating entity \"mux_brc\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\|mux_brc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980126 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moneyearn.bdf 1 1 " "Using design file moneyearn.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 moneyearn " "Found entity 1: moneyearn" {  } { { "moneyearn.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/moneyearn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670537980264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670537980264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moneyearn moneyearn:inst1 " "Elaborating entity \"moneyearn\" for hierarchy \"moneyearn:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "U:/CPRE281/zFinalProj/test/test.bdf" { { 120 168 312 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980264 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670537980405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670537980405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register moneyearn:inst1\|register:57 " "Elaborating entity \"register\" for hierarchy \"moneyearn:inst1\|register:57\"" {  } { { "moneyearn.bdf" "57" { Schematic "U:/CPRE281/zFinalProj/test/moneyearn.bdf" { { -64 80 192 64 "57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF2 moneyearn:inst1\|register:57\|DFF2:inst " "Elaborating entity \"DFF2\" for hierarchy \"moneyearn:inst1\|register:57\|DFF2:inst\"" {  } { { "register.bdf" "inst" { Schematic "U:/CPRE281/zFinalProj/test/register.bdf" { { 112 776 880 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moneyearn:inst1\|register:57\|DFF2:inst " "Elaborated megafunction instantiation \"moneyearn:inst1\|register:57\|DFF2:inst\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/register.bdf" { { 112 776 880 208 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX moneyearn:inst1\|register:57\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"moneyearn:inst1\|register:57\|BUSMUX:inst1\"" {  } { { "register.bdf" "inst1" { Schematic "U:/CPRE281/zFinalProj/test/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moneyearn:inst1\|register:57\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"moneyearn:inst1\|register:57\|BUSMUX:inst1\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moneyearn:inst1\|register:57\|BUSMUX:inst1 " "Instantiated megafunction \"moneyearn:inst1\|register:57\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670537980493 ""}  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670537980493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux moneyearn:inst1\|register:57\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"moneyearn:inst1\|register:57\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moneyearn:inst1\|register:57\|BUSMUX:inst1\|lpm_mux:\$00000 moneyearn:inst1\|register:57\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"moneyearn:inst1\|register:57\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"moneyearn:inst1\|register:57\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/zFinalProj/test/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670537980612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670537980612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc moneyearn:inst1\|register:57\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"moneyearn:inst1\|register:57\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980612 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab11step3.bdf 1 1 " "Using design file lab11step3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab11step3 " "Found entity 1: lab11step3" {  } { { "lab11step3.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/lab11step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670537980778 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670537980778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab11step3 lab11step3:inst3 " "Elaborating entity \"lab11step3\" for hierarchy \"lab11step3:inst3\"" {  } { { "test.bdf" "inst3" { Schematic "U:/CPRE281/zFinalProj/test/test.bdf" { { 56 -48 96 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537980779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670537981454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670537981454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 lab11step3:inst3\|clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"lab11step3:inst3\|clock_divider_1024:inst1\"" {  } { { "lab11step3.bdf" "inst1" { Schematic "U:/CPRE281/zFinalProj/test/lab11step3.bdf" { { 136 664 816 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537981454 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "44 GND " "Pin \"44\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "U:/CPRE281/zFinalProj/test/test.bdf" { { 152 1888 2064 168 "44" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670537982328 "|test|44"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670537982328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670537982381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670537983117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670537983117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670537983449 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670537983449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670537983449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670537983449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670537983552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  8 16:19:43 2022 " "Processing ended: Thu Dec  8 16:19:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670537983552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670537983552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670537983552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670537983552 ""}
