// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_transport_timer_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxClearTimer_req_dout,
        rxClearTimer_req_num_data_valid,
        rxClearTimer_req_fifo_cap,
        rxClearTimer_req_empty_n,
        rxClearTimer_req_read,
        txSetTimer_req_dout,
        txSetTimer_req_num_data_valid,
        txSetTimer_req_fifo_cap,
        txSetTimer_req_empty_n,
        txSetTimer_req_read,
        timer2retrans_req_din,
        timer2retrans_req_num_data_valid,
        timer2retrans_req_fifo_cap,
        timer2retrans_req_full_n,
        timer2retrans_req_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] rxClearTimer_req_dout;
input  [1:0] rxClearTimer_req_num_data_valid;
input  [1:0] rxClearTimer_req_fifo_cap;
input   rxClearTimer_req_empty_n;
output   rxClearTimer_req_read;
input  [23:0] txSetTimer_req_dout;
input  [1:0] txSetTimer_req_num_data_valid;
input  [1:0] txSetTimer_req_fifo_cap;
input   txSetTimer_req_empty_n;
output   txSetTimer_req_read;
output  [63:0] timer2retrans_req_din;
input  [1:0] timer2retrans_req_num_data_valid;
input  [1:0] timer2retrans_req_fifo_cap;
input   timer2retrans_req_full_n;
output   timer2retrans_req_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxClearTimer_req_read;
reg txSetTimer_req_read;
reg timer2retrans_req_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_96_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_487;
wire   [0:0] tmp_9_i_nbreadreq_fu_110_p3;
reg    ap_predicate_op27_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_i_reg_487_pp0_iter3_reg;
reg   [0:0] tmp_9_i_reg_501;
reg   [0:0] tmp_9_i_reg_501_pp0_iter3_reg;
reg   [0:0] entry_active_reg_543;
reg   [0:0] icmp_ln1035_reg_547;
wire   [0:0] tmp_10_i_nbwritereq_fu_124_p3;
wire   [0:0] icmp_ln1027_1_fu_453_p2;
reg    ap_predicate_op84_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
reg   [8:0] transportTimerTable_address0;
reg    transportTimerTable_ce0;
reg    transportTimerTable_we0;
reg   [36:0] transportTimerTable_d0;
reg   [8:0] transportTimerTable_address1;
reg    transportTimerTable_ce1;
wire   [36:0] transportTimerTable_q1;
reg   [15:0] tt_currPosition_V;
reg    rxClearTimer_req_blk_n;
wire    ap_block_pp0_stage0;
reg    txSetTimer_req_blk_n;
reg    timer2retrans_req_blk_n;
wire   [3:0] grp_fu_227_p4;
reg   [3:0] reg_237;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_487_pp0_iter2_reg;
reg   [0:0] tmp_9_i_reg_501_pp0_iter2_reg;
reg   [0:0] tmp_i_reg_487_pp0_iter1_reg;
reg   [31:0] rxClearTimer_req_read_reg_491;
reg   [31:0] rxClearTimer_req_read_reg_491_pp0_iter1_reg;
reg   [31:0] rxClearTimer_req_read_reg_491_pp0_iter2_reg;
wire   [8:0] trunc_ln122_fu_245_p1;
reg   [8:0] trunc_ln122_reg_496;
reg   [8:0] trunc_ln122_reg_496_pp0_iter1_reg;
reg   [23:0] setQP_V_reg_505;
wire   [63:0] zext_ln541_4_fu_293_p1;
reg   [63:0] zext_ln541_4_reg_512;
reg   [63:0] zext_ln541_4_reg_512_pp0_iter3_reg;
reg   [8:0] transportTimerTable_addr_1_reg_517;
reg   [8:0] transportTimerTable_addr_1_reg_517_pp0_iter3_reg;
reg   [8:0] transportTimerTable_addr_2_reg_526;
reg   [8:0] transportTimerTable_addr_2_reg_526_pp0_iter3_reg;
reg   [8:0] transportTimerTable_addr_reg_532;
reg   [8:0] transportTimerTable_addr_reg_532_pp0_iter3_reg;
wire   [31:0] entry_time_V_fu_358_p1;
wire   [0:0] entry_active_fu_362_p3;
wire   [0:0] icmp_ln1035_fu_370_p2;
wire   [31:0] entry_time_V_3_fu_376_p2;
wire   [31:0] entry_time_V_2_fu_408_p3;
reg   [31:0] entry_time_V_2_reg_556;
wire   [36:0] select_ln122_fu_445_p3;
reg   [36:0] select_ln122_reg_561;
reg   [31:0] ap_phi_mux_entry_time_V_4_phi_fu_175_p10;
wire   [31:0] ap_phi_reg_pp0_iter0_entry_time_V_4_reg_172;
reg   [31:0] ap_phi_reg_pp0_iter1_entry_time_V_4_reg_172;
reg   [31:0] ap_phi_reg_pp0_iter2_entry_time_V_4_reg_172;
reg   [31:0] ap_phi_reg_pp0_iter3_entry_time_V_4_reg_172;
reg   [31:0] ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172;
reg   [3:0] ap_phi_mux_entry_retries_V_3_phi_fu_193_p10;
wire   [3:0] ap_phi_reg_pp0_iter0_entry_retries_V_3_reg_190;
reg   [3:0] ap_phi_reg_pp0_iter1_entry_retries_V_3_reg_190;
reg   [3:0] ap_phi_reg_pp0_iter2_entry_retries_V_3_reg_190;
reg   [3:0] ap_phi_reg_pp0_iter3_entry_retries_V_3_reg_190;
reg   [3:0] ap_phi_reg_pp0_iter4_entry_retries_V_3_reg_190;
wire   [3:0] entry_retries_V_2_fu_459_p2;
reg   [0:0] ap_phi_mux_entry_active_2_phi_fu_210_p10;
wire   [0:0] ap_phi_reg_pp0_iter0_entry_active_2_reg_205;
reg   [0:0] ap_phi_reg_pp0_iter1_entry_active_2_reg_205;
reg   [0:0] ap_phi_reg_pp0_iter2_entry_active_2_reg_205;
reg   [0:0] ap_phi_reg_pp0_iter3_entry_active_2_reg_205;
reg   [0:0] ap_phi_reg_pp0_iter4_entry_active_2_reg_205;
wire   [63:0] zext_ln541_5_fu_350_p1;
wire   [63:0] zext_ln541_fu_354_p1;
wire   [15:0] select_ln166_cast_i_fu_283_p1;
wire   [15:0] add_ln840_3_fu_338_p2;
wire   [0:0] or_ln138_fu_332_p2;
reg    ap_block_pp0_stage0_01001;
wire   [36:0] or_ln195_1_i_fu_466_p4;
wire   [36:0] or_ln_fu_477_p4;
wire   [8:0] trunc_ln840_fu_253_p1;
wire   [15:0] add_ln840_fu_257_p2;
wire   [0:0] icmp_ln1031_fu_269_p2;
wire   [8:0] add_ln1031_fu_263_p2;
wire   [8:0] select_ln166_fu_275_p3;
wire   [24:0] zext_ln1496_fu_298_p1;
wire   [24:0] ret_V_fu_301_p2;
wire   [24:0] zext_ln1027_fu_307_p1;
wire   [0:0] icmp_ln138_fu_311_p2;
wire   [23:0] zext_ln1039_fu_323_p1;
wire   [0:0] xor_ln138_fu_317_p2;
wire   [0:0] icmp_ln1039_fu_327_p2;
wire   [0:0] icmp_ln1027_fu_394_p2;
wire   [0:0] entry_active_1_fu_386_p3;
wire   [31:0] entry_time_V_1_fu_382_p1;
wire   [31:0] select_ln143_fu_400_p3;
wire   [0:0] tmp_3_fu_423_p3;
wire   [36:0] and_ln_fu_431_p3;
wire   [0:0] tmp_fu_416_p3;
wire   [36:0] or_ln125_fu_439_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op38_load_state3;
reg    ap_enable_operation_38;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op57_load_state4;
reg    ap_enable_operation_57;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op90_store_state5;
reg    ap_enable_operation_90;
reg    ap_enable_state5_pp0_iter4_stage0;
reg    ap_predicate_op93_store_state5;
reg    ap_enable_operation_93;
reg    ap_enable_operation_95;
reg    ap_predicate_op53_load_state3;
reg    ap_enable_operation_53;
reg    ap_predicate_op66_load_state4;
reg    ap_enable_operation_66;
reg    ap_enable_operation_56;
reg    ap_enable_operation_74;
wire    ap_enable_pp0;
reg    ap_condition_224;
reg    ap_condition_247;
reg    ap_condition_547;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 tt_currPosition_V = 16'd0;
end

rocev2_top_transport_timer_0_s_transportTimerTable_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 37 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
transportTimerTable_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(transportTimerTable_address0),
    .ce0(transportTimerTable_ce0),
    .we0(transportTimerTable_we0),
    .d0(transportTimerTable_d0),
    .address1(transportTimerTable_address1),
    .ce1(transportTimerTable_ce1),
    .q1(transportTimerTable_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_247)) begin
            ap_phi_reg_pp0_iter4_entry_active_2_reg_205 <= 1'd0;
        end else if ((1'b1 == ap_condition_224)) begin
            ap_phi_reg_pp0_iter4_entry_active_2_reg_205 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_entry_active_2_reg_205 <= ap_phi_reg_pp0_iter3_entry_active_2_reg_205;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (entry_active_fu_362_p3 == 1'd0) & (tmp_9_i_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_487_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1035_fu_370_p2 == 1'd0) & (entry_active_fu_362_p3 == 1'd1) & (tmp_9_i_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_487_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter4_entry_retries_V_3_reg_190 <= {{transportTimerTable_q1[35:32]}};
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_entry_retries_V_3_reg_190 <= ap_phi_reg_pp0_iter3_entry_retries_V_3_reg_190;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_247)) begin
            ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172 <= entry_time_V_fu_358_p1;
        end else if ((1'b1 == ap_condition_224)) begin
            ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172 <= entry_time_V_3_fu_376_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172 <= ap_phi_reg_pp0_iter3_entry_time_V_4_reg_172;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_547)) begin
        if (((tmp_9_i_reg_501 == 1'd1) & (or_ln138_fu_332_p2 == 1'd0))) begin
            tt_currPosition_V <= add_ln840_3_fu_338_p2;
        end else if ((tmp_9_i_reg_501 == 1'd0)) begin
            tt_currPosition_V <= select_ln166_cast_i_fu_283_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_entry_active_2_reg_205 <= ap_phi_reg_pp0_iter0_entry_active_2_reg_205;
        ap_phi_reg_pp0_iter1_entry_retries_V_3_reg_190 <= ap_phi_reg_pp0_iter0_entry_retries_V_3_reg_190;
        ap_phi_reg_pp0_iter1_entry_time_V_4_reg_172 <= ap_phi_reg_pp0_iter0_entry_time_V_4_reg_172;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_entry_active_2_reg_205 <= ap_phi_reg_pp0_iter1_entry_active_2_reg_205;
        ap_phi_reg_pp0_iter2_entry_retries_V_3_reg_190 <= ap_phi_reg_pp0_iter1_entry_retries_V_3_reg_190;
        ap_phi_reg_pp0_iter2_entry_time_V_4_reg_172 <= ap_phi_reg_pp0_iter1_entry_time_V_4_reg_172;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_entry_active_2_reg_205 <= ap_phi_reg_pp0_iter2_entry_active_2_reg_205;
        ap_phi_reg_pp0_iter3_entry_retries_V_3_reg_190 <= ap_phi_reg_pp0_iter2_entry_retries_V_3_reg_190;
        ap_phi_reg_pp0_iter3_entry_time_V_4_reg_172 <= ap_phi_reg_pp0_iter2_entry_time_V_4_reg_172;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_i_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_487_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        entry_active_reg_543 <= transportTimerTable_q1[32'd36];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_i_reg_501_pp0_iter2_reg == 1'd1) & (tmp_i_reg_487_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        entry_time_V_2_reg_556 <= entry_time_V_2_fu_408_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((entry_active_fu_362_p3 == 1'd1) & (tmp_9_i_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_487_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1035_reg_547 <= icmp_ln1035_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_9_i_reg_501_pp0_iter2_reg == 1'd1) & (tmp_i_reg_487_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_9_i_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_487_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_237 <= {{transportTimerTable_q1[35:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_96_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxClearTimer_req_read_reg_491 <= rxClearTimer_req_dout;
        trunc_ln122_reg_496 <= trunc_ln122_fu_245_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxClearTimer_req_read_reg_491_pp0_iter1_reg <= rxClearTimer_req_read_reg_491;
        tmp_i_reg_487 <= tmp_i_nbreadreq_fu_96_p3;
        tmp_i_reg_487_pp0_iter1_reg <= tmp_i_reg_487;
        trunc_ln122_reg_496_pp0_iter1_reg <= trunc_ln122_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        rxClearTimer_req_read_reg_491_pp0_iter2_reg <= rxClearTimer_req_read_reg_491_pp0_iter1_reg;
        tmp_9_i_reg_501_pp0_iter2_reg <= tmp_9_i_reg_501;
        tmp_9_i_reg_501_pp0_iter3_reg <= tmp_9_i_reg_501_pp0_iter2_reg;
        tmp_i_reg_487_pp0_iter2_reg <= tmp_i_reg_487_pp0_iter1_reg;
        tmp_i_reg_487_pp0_iter3_reg <= tmp_i_reg_487_pp0_iter2_reg;
        transportTimerTable_addr_1_reg_517_pp0_iter3_reg <= transportTimerTable_addr_1_reg_517;
        transportTimerTable_addr_2_reg_526_pp0_iter3_reg <= transportTimerTable_addr_2_reg_526;
        transportTimerTable_addr_reg_532_pp0_iter3_reg <= transportTimerTable_addr_reg_532;
        zext_ln541_4_reg_512_pp0_iter3_reg[15 : 0] <= zext_ln541_4_reg_512[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_487_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln122_reg_561[0] <= select_ln122_fu_445_p3[0];
select_ln122_reg_561[5 : 3] <= select_ln122_fu_445_p3[5 : 3];
select_ln122_reg_561[8] <= select_ln122_fu_445_p3[8];
select_ln122_reg_561[36] <= select_ln122_fu_445_p3[36];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op27_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        setQP_V_reg_505 <= txSetTimer_req_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_487 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_9_i_reg_501 <= tmp_9_i_nbreadreq_fu_110_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_i_reg_501 == 1'd0) & (tmp_i_reg_487_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        transportTimerTable_addr_1_reg_517 <= zext_ln541_4_fu_293_p1;
        zext_ln541_4_reg_512[15 : 0] <= zext_ln541_4_fu_293_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_i_reg_501 == 1'd1) & (tmp_i_reg_487_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        transportTimerTable_addr_2_reg_526 <= zext_ln541_5_fu_350_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_487_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        transportTimerTable_addr_reg_532 <= zext_ln541_fu_354_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_10_i_nbwritereq_fu_124_p3 == 1'd0) & (icmp_ln1035_reg_547 == 1'd1) & (entry_active_reg_543 == 1'd1) & (tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_entry_active_2_phi_fu_210_p10 = 1'd1;
    end else if ((((tmp_10_i_nbwritereq_fu_124_p3 == 1'd1) & (icmp_ln1035_reg_547 == 1'd1) & (entry_active_reg_543 == 1'd1) & (tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0) & (icmp_ln1027_1_fu_453_p2 == 1'd0)) | ((tmp_10_i_nbwritereq_fu_124_p3 == 1'd1) & (icmp_ln1035_reg_547 == 1'd1) & (entry_active_reg_543 == 1'd1) & (tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0) & (icmp_ln1027_1_fu_453_p2 == 1'd1)))) begin
        ap_phi_mux_entry_active_2_phi_fu_210_p10 = 1'd0;
    end else begin
        ap_phi_mux_entry_active_2_phi_fu_210_p10 = ap_phi_reg_pp0_iter4_entry_active_2_reg_205;
    end
end

always @ (*) begin
    if ((((tmp_10_i_nbwritereq_fu_124_p3 == 1'd1) & (icmp_ln1035_reg_547 == 1'd1) & (entry_active_reg_543 == 1'd1) & (tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0) & (icmp_ln1027_1_fu_453_p2 == 1'd0)) | ((tmp_10_i_nbwritereq_fu_124_p3 == 1'd0) & (icmp_ln1035_reg_547 == 1'd1) & (entry_active_reg_543 == 1'd1) & (tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_entry_retries_V_3_phi_fu_193_p10 = reg_237;
    end else if (((tmp_10_i_nbwritereq_fu_124_p3 == 1'd1) & (icmp_ln1035_reg_547 == 1'd1) & (entry_active_reg_543 == 1'd1) & (tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0) & (icmp_ln1027_1_fu_453_p2 == 1'd1))) begin
        ap_phi_mux_entry_retries_V_3_phi_fu_193_p10 = entry_retries_V_2_fu_459_p2;
    end else begin
        ap_phi_mux_entry_retries_V_3_phi_fu_193_p10 = ap_phi_reg_pp0_iter4_entry_retries_V_3_reg_190;
    end
end

always @ (*) begin
    if ((((tmp_10_i_nbwritereq_fu_124_p3 == 1'd1) & (icmp_ln1035_reg_547 == 1'd1) & (entry_active_reg_543 == 1'd1) & (tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0) & (icmp_ln1027_1_fu_453_p2 == 1'd0)) | ((tmp_10_i_nbwritereq_fu_124_p3 == 1'd1) & (icmp_ln1035_reg_547 == 1'd1) & (entry_active_reg_543 == 1'd1) & (tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0) & (icmp_ln1027_1_fu_453_p2 == 1'd1)) | ((tmp_10_i_nbwritereq_fu_124_p3 == 1'd0) & (icmp_ln1035_reg_547 == 1'd1) & (entry_active_reg_543 == 1'd1) & (tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_entry_time_V_4_phi_fu_175_p10 = 32'd0;
    end else begin
        ap_phi_mux_entry_time_V_4_phi_fu_175_p10 = ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_96_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxClearTimer_req_blk_n = rxClearTimer_req_empty_n;
    end else begin
        rxClearTimer_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_96_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxClearTimer_req_read = 1'b1;
    end else begin
        rxClearTimer_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op84_write_state5 == 1'b1))) begin
        timer2retrans_req_blk_n = timer2retrans_req_full_n;
    end else begin
        timer2retrans_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op84_write_state5 == 1'b1))) begin
        timer2retrans_req_write = 1'b1;
    end else begin
        timer2retrans_req_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_487_pp0_iter3_reg == 1'd1)) begin
            transportTimerTable_address0 = transportTimerTable_addr_reg_532_pp0_iter3_reg;
        end else if (((tmp_9_i_reg_501_pp0_iter3_reg == 1'd1) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0))) begin
            transportTimerTable_address0 = transportTimerTable_addr_2_reg_526_pp0_iter3_reg;
        end else if (((tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0))) begin
            transportTimerTable_address0 = transportTimerTable_addr_1_reg_517_pp0_iter3_reg;
        end else begin
            transportTimerTable_address0 = 'bx;
        end
    end else begin
        transportTimerTable_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_487_pp0_iter1_reg == 1'd1)) begin
            transportTimerTable_address1 = zext_ln541_fu_354_p1;
        end else if (((tmp_9_i_reg_501 == 1'd1) & (tmp_i_reg_487_pp0_iter1_reg == 1'd0))) begin
            transportTimerTable_address1 = zext_ln541_5_fu_350_p1;
        end else if (((tmp_9_i_reg_501 == 1'd0) & (tmp_i_reg_487_pp0_iter1_reg == 1'd0))) begin
            transportTimerTable_address1 = zext_ln541_4_fu_293_p1;
        end else begin
            transportTimerTable_address1 = 'bx;
        end
    end else begin
        transportTimerTable_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_487_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_9_i_reg_501_pp0_iter3_reg == 1'd1) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        transportTimerTable_ce0 = 1'b1;
    end else begin
        transportTimerTable_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_487_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_9_i_reg_501 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_487_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_9_i_reg_501 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_487_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        transportTimerTable_ce1 = 1'b1;
    end else begin
        transportTimerTable_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_487_pp0_iter3_reg == 1'd1)) begin
            transportTimerTable_d0 = select_ln122_reg_561;
        end else if (((tmp_9_i_reg_501_pp0_iter3_reg == 1'd1) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0))) begin
            transportTimerTable_d0 = or_ln_fu_477_p4;
        end else if (((tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0))) begin
            transportTimerTable_d0 = or_ln195_1_i_fu_466_p4;
        end else begin
            transportTimerTable_d0 = 'bx;
        end
    end else begin
        transportTimerTable_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_487_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_9_i_reg_501_pp0_iter3_reg == 1'd1) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        transportTimerTable_we0 = 1'b1;
    end else begin
        transportTimerTable_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op27_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        txSetTimer_req_blk_n = txSetTimer_req_empty_n;
    end else begin
        txSetTimer_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op27_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txSetTimer_req_read = 1'b1;
    end else begin
        txSetTimer_req_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1031_fu_263_p2 = (trunc_ln840_fu_253_p1 + 9'd1);

assign add_ln840_3_fu_338_p2 = (tt_currPosition_V + 16'd5);

assign add_ln840_fu_257_p2 = (tt_currPosition_V + 16'd1);

assign and_ln_fu_431_p3 = {{tmp_3_fu_423_p3}, {36'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((timer2retrans_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op84_write_state5 == 1'b1)) | ((ap_predicate_op27_read_state2 == 1'b1) & (txSetTimer_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_96_p3 == 1'd1) & (rxClearTimer_req_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((timer2retrans_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op84_write_state5 == 1'b1)) | ((ap_predicate_op27_read_state2 == 1'b1) & (txSetTimer_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_96_p3 == 1'd1) & (rxClearTimer_req_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((timer2retrans_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op84_write_state5 == 1'b1)) | ((ap_predicate_op27_read_state2 == 1'b1) & (txSetTimer_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_96_p3 == 1'd1) & (rxClearTimer_req_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_96_p3 == 1'd1) & (rxClearTimer_req_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op27_read_state2 == 1'b1) & (txSetTimer_req_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((timer2retrans_req_full_n == 1'b0) & (ap_predicate_op84_write_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_224 = ((icmp_ln1035_fu_370_p2 == 1'd0) & (entry_active_fu_362_p3 == 1'd1) & (tmp_9_i_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_487_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_247 = ((entry_active_fu_362_p3 == 1'd0) & (tmp_9_i_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_487_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_547 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_487_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_enable_operation_38 = (ap_predicate_op38_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_53 = (ap_predicate_op53_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_56 = (tmp_i_reg_487_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_57 = (ap_predicate_op57_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_66 = (ap_predicate_op66_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_74 = (tmp_i_reg_487_pp0_iter2_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_90 = (ap_predicate_op90_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_93 = (ap_predicate_op93_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_95 = (tmp_i_reg_487_pp0_iter3_reg == 1'd1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_entry_active_2_reg_205 = 'bx;

assign ap_phi_reg_pp0_iter0_entry_retries_V_3_reg_190 = 'bx;

assign ap_phi_reg_pp0_iter0_entry_time_V_4_reg_172 = 'bx;

always @ (*) begin
    ap_predicate_op27_read_state2 = ((tmp_9_i_nbreadreq_fu_110_p3 == 1'd1) & (tmp_i_reg_487 == 1'd0));
end

always @ (*) begin
    ap_predicate_op38_load_state3 = ((tmp_9_i_reg_501 == 1'd0) & (tmp_i_reg_487_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op53_load_state3 = ((tmp_9_i_reg_501 == 1'd1) & (tmp_i_reg_487_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op57_load_state4 = ((tmp_9_i_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_487_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op66_load_state4 = ((tmp_9_i_reg_501_pp0_iter2_reg == 1'd1) & (tmp_i_reg_487_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op84_write_state5 = ((tmp_10_i_nbwritereq_fu_124_p3 == 1'd1) & (icmp_ln1035_reg_547 == 1'd1) & (entry_active_reg_543 == 1'd1) & (tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0) & (icmp_ln1027_1_fu_453_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op90_store_state5 = ((tmp_9_i_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op93_store_state5 = ((tmp_9_i_reg_501_pp0_iter3_reg == 1'd1) & (tmp_i_reg_487_pp0_iter3_reg == 1'd0));
end

assign entry_active_1_fu_386_p3 = transportTimerTable_q1[32'd36];

assign entry_active_fu_362_p3 = transportTimerTable_q1[32'd36];

assign entry_retries_V_2_fu_459_p2 = (reg_237 + 4'd1);

assign entry_time_V_1_fu_382_p1 = transportTimerTable_q1[31:0];

assign entry_time_V_2_fu_408_p3 = ((entry_active_1_fu_386_p3[0:0] == 1'b1) ? entry_time_V_1_fu_382_p1 : select_ln143_fu_400_p3);

assign entry_time_V_3_fu_376_p2 = ($signed(entry_time_V_fu_358_p1) + $signed(32'd4294967295));

assign entry_time_V_fu_358_p1 = transportTimerTable_q1[31:0];

assign grp_fu_227_p4 = {{transportTimerTable_q1[35:32]}};

assign icmp_ln1027_1_fu_453_p2 = ((reg_237 < 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_394_p2 = ((grp_fu_227_p4 < 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln1031_fu_269_p2 = ((add_ln840_fu_257_p2 > 16'd499) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_370_p2 = ((entry_time_V_fu_358_p1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_327_p2 = ((zext_ln1039_fu_323_p1 > setQP_V_reg_505) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_311_p2 = (($signed(ret_V_fu_301_p2) < $signed(zext_ln1027_fu_307_p1)) ? 1'b1 : 1'b0);

assign or_ln125_fu_439_p2 = (37'd313 | and_ln_fu_431_p3);

assign or_ln138_fu_332_p2 = (xor_ln138_fu_317_p2 | icmp_ln1039_fu_327_p2);

assign or_ln195_1_i_fu_466_p4 = {{{ap_phi_mux_entry_active_2_phi_fu_210_p10}, {ap_phi_mux_entry_retries_V_3_phi_fu_193_p10}}, {ap_phi_mux_entry_time_V_4_phi_fu_175_p10}};

assign or_ln_fu_477_p4 = {{{{1'd1}, {reg_237}}}, {entry_time_V_2_reg_556}};

assign ret_V_fu_301_p2 = ($signed(zext_ln1496_fu_298_p1) + $signed(25'd33554429));

assign select_ln122_fu_445_p3 = ((tmp_fu_416_p3[0:0] == 1'b1) ? 37'd0 : or_ln125_fu_439_p2);

assign select_ln143_fu_400_p3 = ((icmp_ln1027_fu_394_p2[0:0] == 1'b1) ? 32'd313 : 32'd20001);

assign select_ln166_cast_i_fu_283_p1 = select_ln166_fu_275_p3;

assign select_ln166_fu_275_p3 = ((icmp_ln1031_fu_269_p2[0:0] == 1'b1) ? 9'd0 : add_ln1031_fu_263_p2);

assign timer2retrans_req_din = zext_ln541_4_reg_512_pp0_iter3_reg;

assign tmp_10_i_nbwritereq_fu_124_p3 = timer2retrans_req_full_n;

assign tmp_3_fu_423_p3 = transportTimerTable_q1[32'd36];

assign tmp_9_i_nbreadreq_fu_110_p3 = txSetTimer_req_empty_n;

assign tmp_fu_416_p3 = rxClearTimer_req_read_reg_491_pp0_iter2_reg[32'd16];

assign tmp_i_nbreadreq_fu_96_p3 = rxClearTimer_req_empty_n;

assign trunc_ln122_fu_245_p1 = rxClearTimer_req_dout[8:0];

assign trunc_ln840_fu_253_p1 = tt_currPosition_V[8:0];

assign xor_ln138_fu_317_p2 = (icmp_ln138_fu_311_p2 ^ 1'd1);

assign zext_ln1027_fu_307_p1 = tt_currPosition_V;

assign zext_ln1039_fu_323_p1 = tt_currPosition_V;

assign zext_ln1496_fu_298_p1 = setQP_V_reg_505;

assign zext_ln541_4_fu_293_p1 = tt_currPosition_V;

assign zext_ln541_5_fu_350_p1 = setQP_V_reg_505;

assign zext_ln541_fu_354_p1 = trunc_ln122_reg_496_pp0_iter1_reg;

always @ (posedge ap_clk) begin
    zext_ln541_4_reg_512[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln541_4_reg_512_pp0_iter3_reg[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    select_ln122_reg_561[2:1] <= 2'b00;
    select_ln122_reg_561[7:6] <= 2'b00;
    select_ln122_reg_561[35:9] <= 27'b000000000000000000000000000;
end

endmodule //rocev2_top_transport_timer_0_s
