<profile>

<section name = "Vivado HLS Report for 'relu_1'" level="0">
<item name = "Date">Tue Mar  2 23:01:24 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z007sclg225-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.254, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">26913, 26913, 26913, 26913, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">26912, 26912, 4, -, -, 6728, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 58</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 51</column>
<column name="Register">-, -, 85, -</column>
<specialColumn name="Available">100, 66, 28800, 14400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ii_2_fu_61_p2">+, 0, 0, 17, 13, 1</column>
<column name="tmp_2_fu_76_p2">icmp, 0, 0, 13, 14, 1</column>
<column name="tmp_fu_55_p2">icmp, 0, 0, 13, 13, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="datareg_V_2_fu_81_p3">select, 0, 0, 13, 1, 13</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ii_reg_44">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="datareg_V_2_reg_116">13, 0, 13, 0</column>
<column name="datareg_V_reg_106">14, 0, 14, 0</column>
<column name="ii_2_reg_91">13, 0, 13, 0</column>
<column name="ii_reg_44">13, 0, 13, 0</column>
<column name="tmp_16_reg_111">13, 0, 13, 0</column>
<column name="tmp_s_reg_96">13, 0, 64, 51</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="data_V_address0">out, 13, ap_memory, data_V, array</column>
<column name="data_V_ce0">out, 1, ap_memory, data_V, array</column>
<column name="data_V_q0">in, 14, ap_memory, data_V, array</column>
<column name="res_V_address0">out, 13, ap_memory, res_V, array</column>
<column name="res_V_ce0">out, 1, ap_memory, res_V, array</column>
<column name="res_V_we0">out, 1, ap_memory, res_V, array</column>
<column name="res_V_d0">out, 13, ap_memory, res_V, array</column>
</table>
</item>
</section>
</profile>
