// Seed: 3287207135
module module_0 (
    input uwire id_0
);
  wire id_2;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output logic id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input logic id_6,
    output wand id_7
);
  always id_0 <= id_6;
  always
    if (id_4) begin : LABEL_0
      begin : LABEL_0
        @(negedge id_6) id_2 <= 1;
        id_5 = id_3;
      end
    end
  parameter id_9 = 1;
  assign id_2 = 1;
  supply1 id_10, id_11, id_12;
  tri id_13, id_14;
  assign {id_14, id_12, -1} = id_3;
  wor id_15, id_16, id_17;
  always if (-1) #1 id_15 = 1;
  module_0 modCall_1 (id_3);
  wire id_18, id_19, id_20;
  always_latch id_14 = -1;
endmodule
