Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 27 12:47:42 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.524     -964.741                    247                11270        0.025        0.000                      0                11270        1.845        0.000                       0                  4115  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -6.524     -964.741                    247                 6921        0.025        0.000                      0                 6921        3.020        0.000                       0                  2527  
clk_fpga_0                                             1.395        0.000                      0                 4186        0.049        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -5.949     -403.310                     78                  302        0.339        0.000                      0                  302  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          247  Failing Endpoints,  Worst Slack       -6.524ns,  Total Violation     -964.741ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.524ns  (required time - arrival time)
  Source:                 system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.965ns  (logic 9.090ns (65.092%)  route 4.875ns (34.908%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.671     4.832    system_i/brownNoise_0/inst/clk_i
    SLICE_X10Y52         FDRE                                         r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/Q
                         net (fo=1, routed)           0.402     5.753    system_i/brownNoise_0/inst/arg__3_i_8_psdsp_n
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[19])
                                                      4.036     9.789 r  system_i/brownNoise_0/inst/arg__3/PCOUT[19]
                         net (fo=1, routed)           0.002     9.791    system_i/brownNoise_0/inst/arg__3_n_134
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[19]_P[2])
                                                      1.518    11.309 r  system_i/brownNoise_0/inst/arg__4/P[2]
                         net (fo=1, routed)           1.100    12.409    system_i/brownNoise_0/inst/arg__4_n_103
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124    12.533 r  system_i/brownNoise_0/inst/arg__155_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.533    system_i/brownNoise_0/inst/arg__155_carry__4_i_4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  system_i/brownNoise_0/inst/arg__155_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.065    system_i/brownNoise_0/inst/arg__155_carry__4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.179 r  system_i/brownNoise_0/inst/arg__155_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/brownNoise_0/inst/arg__155_carry__5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.293 r  system_i/brownNoise_0/inst/arg__155_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.293    system_i/brownNoise_0/inst/arg__155_carry__6_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 r  system_i/brownNoise_0/inst/arg__155_carry__7/O[1]
                         net (fo=2, routed)           0.642    14.269    system_i/brownNoise_0/inst/arg__7[49]
    SLICE_X7Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.974 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.974    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.202    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.515 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    16.654    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.960 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    17.114    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.238 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.597    17.835    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.124    17.959 r  system_i/brownNoise_0/inst/arg__3_i_8/O
                         net (fo=2, routed)           0.838    18.797    system_i/brownNoise_0/inst/p_1_in[10]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.249    12.758    
                         clock uncertainty           -0.035    12.723    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    12.273    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -18.797    
  -------------------------------------------------------------------
                         slack                                 -6.524    

Slack (VIOLATED) :        -6.502ns  (required time - arrival time)
  Source:                 system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.943ns  (logic 9.090ns (65.195%)  route 4.853ns (34.805%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.671     4.832    system_i/brownNoise_0/inst/clk_i
    SLICE_X10Y52         FDRE                                         r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/Q
                         net (fo=1, routed)           0.402     5.753    system_i/brownNoise_0/inst/arg__3_i_8_psdsp_n
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[19])
                                                      4.036     9.789 r  system_i/brownNoise_0/inst/arg__3/PCOUT[19]
                         net (fo=1, routed)           0.002     9.791    system_i/brownNoise_0/inst/arg__3_n_134
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[19]_P[2])
                                                      1.518    11.309 r  system_i/brownNoise_0/inst/arg__4/P[2]
                         net (fo=1, routed)           1.100    12.409    system_i/brownNoise_0/inst/arg__4_n_103
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124    12.533 r  system_i/brownNoise_0/inst/arg__155_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.533    system_i/brownNoise_0/inst/arg__155_carry__4_i_4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  system_i/brownNoise_0/inst/arg__155_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.065    system_i/brownNoise_0/inst/arg__155_carry__4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.179 r  system_i/brownNoise_0/inst/arg__155_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/brownNoise_0/inst/arg__155_carry__5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.293 r  system_i/brownNoise_0/inst/arg__155_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.293    system_i/brownNoise_0/inst/arg__155_carry__6_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 r  system_i/brownNoise_0/inst/arg__155_carry__7/O[1]
                         net (fo=2, routed)           0.642    14.269    system_i/brownNoise_0/inst/arg__7[49]
    SLICE_X7Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.974 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.974    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.202    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.515 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    16.654    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.960 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    17.114    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.238 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.831    18.069    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.124    18.193 r  system_i/brownNoise_0/inst/arg__3_i_7/O
                         net (fo=2, routed)           0.582    18.775    system_i/brownNoise_0/inst/p_1_in[11]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.249    12.758    
                         clock uncertainty           -0.035    12.723    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    12.273    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -18.775    
  -------------------------------------------------------------------
                         slack                                 -6.502    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.939ns  (logic 9.090ns (65.212%)  route 4.849ns (34.788%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.671     4.832    system_i/brownNoise_0/inst/clk_i
    SLICE_X10Y52         FDRE                                         r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/Q
                         net (fo=1, routed)           0.402     5.753    system_i/brownNoise_0/inst/arg__3_i_8_psdsp_n
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[19])
                                                      4.036     9.789 r  system_i/brownNoise_0/inst/arg__3/PCOUT[19]
                         net (fo=1, routed)           0.002     9.791    system_i/brownNoise_0/inst/arg__3_n_134
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[19]_P[2])
                                                      1.518    11.309 r  system_i/brownNoise_0/inst/arg__4/P[2]
                         net (fo=1, routed)           1.100    12.409    system_i/brownNoise_0/inst/arg__4_n_103
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124    12.533 r  system_i/brownNoise_0/inst/arg__155_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.533    system_i/brownNoise_0/inst/arg__155_carry__4_i_4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  system_i/brownNoise_0/inst/arg__155_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.065    system_i/brownNoise_0/inst/arg__155_carry__4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.179 r  system_i/brownNoise_0/inst/arg__155_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/brownNoise_0/inst/arg__155_carry__5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.293 r  system_i/brownNoise_0/inst/arg__155_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.293    system_i/brownNoise_0/inst/arg__155_carry__6_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 r  system_i/brownNoise_0/inst/arg__155_carry__7/O[1]
                         net (fo=2, routed)           0.642    14.269    system_i/brownNoise_0/inst/arg__7[49]
    SLICE_X7Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.974 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.974    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.202    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.515 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    16.654    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.960 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    17.114    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.238 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.571    17.809    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.124    17.933 r  system_i/brownNoise_0/inst/arg__3_i_15/O
                         net (fo=2, routed)           0.838    18.771    system_i/brownNoise_0/inst/p_1_in[3]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.249    12.758    
                         clock uncertainty           -0.035    12.723    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    12.273    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -18.771    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.492ns  (required time - arrival time)
  Source:                 system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.932ns  (logic 9.090ns (65.243%)  route 4.842ns (34.757%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.671     4.832    system_i/brownNoise_0/inst/clk_i
    SLICE_X10Y52         FDRE                                         r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/Q
                         net (fo=1, routed)           0.402     5.753    system_i/brownNoise_0/inst/arg__3_i_8_psdsp_n
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[19])
                                                      4.036     9.789 r  system_i/brownNoise_0/inst/arg__3/PCOUT[19]
                         net (fo=1, routed)           0.002     9.791    system_i/brownNoise_0/inst/arg__3_n_134
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[19]_P[2])
                                                      1.518    11.309 r  system_i/brownNoise_0/inst/arg__4/P[2]
                         net (fo=1, routed)           1.100    12.409    system_i/brownNoise_0/inst/arg__4_n_103
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124    12.533 r  system_i/brownNoise_0/inst/arg__155_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.533    system_i/brownNoise_0/inst/arg__155_carry__4_i_4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  system_i/brownNoise_0/inst/arg__155_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.065    system_i/brownNoise_0/inst/arg__155_carry__4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.179 r  system_i/brownNoise_0/inst/arg__155_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/brownNoise_0/inst/arg__155_carry__5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.293 r  system_i/brownNoise_0/inst/arg__155_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.293    system_i/brownNoise_0/inst/arg__155_carry__6_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 r  system_i/brownNoise_0/inst/arg__155_carry__7/O[1]
                         net (fo=2, routed)           0.642    14.269    system_i/brownNoise_0/inst/arg__7[49]
    SLICE_X7Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.974 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.974    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.202    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.515 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    16.654    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.960 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    17.114    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.238 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.707    17.944    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X10Y48         LUT3 (Prop_lut3_I0_O)        0.124    18.068 r  system_i/brownNoise_0/inst/arg__3_i_4/O
                         net (fo=2, routed)           0.696    18.765    system_i/brownNoise_0/inst/p_1_in[14]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.249    12.758    
                         clock uncertainty           -0.035    12.723    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    12.273    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -18.765    
  -------------------------------------------------------------------
                         slack                                 -6.492    

Slack (VIOLATED) :        -6.395ns  (required time - arrival time)
  Source:                 system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.836ns  (logic 9.090ns (65.699%)  route 4.746ns (34.301%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.671     4.832    system_i/brownNoise_0/inst/clk_i
    SLICE_X10Y52         FDRE                                         r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/Q
                         net (fo=1, routed)           0.402     5.753    system_i/brownNoise_0/inst/arg__3_i_8_psdsp_n
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[19])
                                                      4.036     9.789 r  system_i/brownNoise_0/inst/arg__3/PCOUT[19]
                         net (fo=1, routed)           0.002     9.791    system_i/brownNoise_0/inst/arg__3_n_134
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[19]_P[2])
                                                      1.518    11.309 r  system_i/brownNoise_0/inst/arg__4/P[2]
                         net (fo=1, routed)           1.100    12.409    system_i/brownNoise_0/inst/arg__4_n_103
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124    12.533 r  system_i/brownNoise_0/inst/arg__155_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.533    system_i/brownNoise_0/inst/arg__155_carry__4_i_4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  system_i/brownNoise_0/inst/arg__155_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.065    system_i/brownNoise_0/inst/arg__155_carry__4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.179 r  system_i/brownNoise_0/inst/arg__155_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/brownNoise_0/inst/arg__155_carry__5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.293 r  system_i/brownNoise_0/inst/arg__155_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.293    system_i/brownNoise_0/inst/arg__155_carry__6_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 r  system_i/brownNoise_0/inst/arg__155_carry__7/O[1]
                         net (fo=2, routed)           0.642    14.269    system_i/brownNoise_0/inst/arg__7[49]
    SLICE_X7Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.974 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.974    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.202    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.515 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    16.654    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.960 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    17.114    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.238 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.612    17.849    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.124    17.973 r  system_i/brownNoise_0/inst/arg__3_i_12/O
                         net (fo=2, routed)           0.695    18.668    system_i/brownNoise_0/inst/p_1_in[6]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.249    12.758    
                         clock uncertainty           -0.035    12.723    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    12.273    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -18.668    
  -------------------------------------------------------------------
                         slack                                 -6.395    

Slack (VIOLATED) :        -6.392ns  (required time - arrival time)
  Source:                 system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.833ns  (logic 9.090ns (65.713%)  route 4.743ns (34.287%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.671     4.832    system_i/brownNoise_0/inst/clk_i
    SLICE_X10Y52         FDRE                                         r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/Q
                         net (fo=1, routed)           0.402     5.753    system_i/brownNoise_0/inst/arg__3_i_8_psdsp_n
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[19])
                                                      4.036     9.789 r  system_i/brownNoise_0/inst/arg__3/PCOUT[19]
                         net (fo=1, routed)           0.002     9.791    system_i/brownNoise_0/inst/arg__3_n_134
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[19]_P[2])
                                                      1.518    11.309 r  system_i/brownNoise_0/inst/arg__4/P[2]
                         net (fo=1, routed)           1.100    12.409    system_i/brownNoise_0/inst/arg__4_n_103
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124    12.533 r  system_i/brownNoise_0/inst/arg__155_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.533    system_i/brownNoise_0/inst/arg__155_carry__4_i_4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  system_i/brownNoise_0/inst/arg__155_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.065    system_i/brownNoise_0/inst/arg__155_carry__4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.179 r  system_i/brownNoise_0/inst/arg__155_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/brownNoise_0/inst/arg__155_carry__5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.293 r  system_i/brownNoise_0/inst/arg__155_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.293    system_i/brownNoise_0/inst/arg__155_carry__6_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 r  system_i/brownNoise_0/inst/arg__155_carry__7/O[1]
                         net (fo=2, routed)           0.642    14.269    system_i/brownNoise_0/inst/arg__7[49]
    SLICE_X7Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.974 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.974    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.202    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.515 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    16.654    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.960 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    17.114    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.238 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.736    17.973    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.124    18.097 r  system_i/brownNoise_0/inst/arg__3_i_13/O
                         net (fo=2, routed)           0.568    18.665    system_i/brownNoise_0/inst/p_1_in[5]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.249    12.758    
                         clock uncertainty           -0.035    12.723    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    12.273    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -18.665    
  -------------------------------------------------------------------
                         slack                                 -6.392    

Slack (VIOLATED) :        -6.387ns  (required time - arrival time)
  Source:                 system_i/AWGN/boxMullerAdder_0/inst/output_o_reg[13]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__3_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        14.112ns  (logic 9.362ns (66.338%)  route 4.750ns (33.662%))
  Logic Levels:           20  (CARRY4=13 DSP48E1=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.678     4.839    system_i/AWGN/boxMullerAdder_0/inst/clk_i
    SLICE_X8Y38          FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/output_o_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.357 r  system_i/AWGN/boxMullerAdder_0/inst/output_o_reg[13]_replica/Q
                         net (fo=2, routed)           0.582     5.939    system_i/brownNoise_0/inst/output_o[13]_repN_alias
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.790 r  system_i/brownNoise_0/inst/arg__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.792    system_i/brownNoise_0/inst/arg__1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.310 r  system_i/brownNoise_0/inst/arg__2/P[2]
                         net (fo=2, routed)           0.822    12.132    system_i/brownNoise_0/inst/arg__2_n_103
    SLICE_X8Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.256 r  system_i/brownNoise_0/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.000    12.256    system_i/brownNoise_0/inst/arg_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.632 r  system_i/brownNoise_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000    12.632    system_i/brownNoise_0/inst/arg_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.749 r  system_i/brownNoise_0/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.749    system_i/brownNoise_0/inst/arg_carry__0_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.866 r  system_i/brownNoise_0/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.866    system_i/brownNoise_0/inst/arg_carry__1_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.983 r  system_i/brownNoise_0/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.983    system_i/brownNoise_0/inst/arg_carry__2_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.100 r  system_i/brownNoise_0/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.100    system_i/brownNoise_0/inst/arg_carry__3_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.217 r  system_i/brownNoise_0/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.217    system_i/brownNoise_0/inst/arg_carry__4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.334 r  system_i/brownNoise_0/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.334    system_i/brownNoise_0/inst/arg_carry__5_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.553 r  system_i/brownNoise_0/inst/arg_carry__6/O[0]
                         net (fo=1, routed)           0.583    14.136    system_i/brownNoise_0/inst/to_s[46]
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.295    14.431 r  system_i/brownNoise_0/inst/arg__296_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.431    system_i/brownNoise_0/inst/arg__296_carry__10_i_3_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.981 r  system_i/brownNoise_0/inst/arg__296_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.981    system_i/brownNoise_0/inst/arg__296_carry__10_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.095    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.209 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.209    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.323 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.323    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.636 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    16.774    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    17.080 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    17.235    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.359 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.707    18.065    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X10Y48         LUT3 (Prop_lut3_I0_O)        0.124    18.189 r  system_i/brownNoise_0/inst/arg__3_i_4/O
                         net (fo=2, routed)           0.762    18.952    system_i/brownNoise_0/inst/p_1_in[14]
    SLICE_X9Y54          FDRE                                         r  system_i/brownNoise_0/inst/arg__3_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.497    12.409    system_i/brownNoise_0/inst/clk_i
    SLICE_X9Y54          FDRE                                         r  system_i/brownNoise_0/inst/arg__3_i_4_psdsp/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)       -0.058    12.564    system_i/brownNoise_0/inst/arg__3_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                 -6.387    

Slack (VIOLATED) :        -6.386ns  (required time - arrival time)
  Source:                 system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.826ns  (logic 9.090ns (65.744%)  route 4.736ns (34.256%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.671     4.832    system_i/brownNoise_0/inst/clk_i
    SLICE_X10Y52         FDRE                                         r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/Q
                         net (fo=1, routed)           0.402     5.753    system_i/brownNoise_0/inst/arg__3_i_8_psdsp_n
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[19])
                                                      4.036     9.789 r  system_i/brownNoise_0/inst/arg__3/PCOUT[19]
                         net (fo=1, routed)           0.002     9.791    system_i/brownNoise_0/inst/arg__3_n_134
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[19]_P[2])
                                                      1.518    11.309 r  system_i/brownNoise_0/inst/arg__4/P[2]
                         net (fo=1, routed)           1.100    12.409    system_i/brownNoise_0/inst/arg__4_n_103
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124    12.533 r  system_i/brownNoise_0/inst/arg__155_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.533    system_i/brownNoise_0/inst/arg__155_carry__4_i_4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  system_i/brownNoise_0/inst/arg__155_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.065    system_i/brownNoise_0/inst/arg__155_carry__4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.179 r  system_i/brownNoise_0/inst/arg__155_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/brownNoise_0/inst/arg__155_carry__5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.293 r  system_i/brownNoise_0/inst/arg__155_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.293    system_i/brownNoise_0/inst/arg__155_carry__6_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 r  system_i/brownNoise_0/inst/arg__155_carry__7/O[1]
                         net (fo=2, routed)           0.642    14.269    system_i/brownNoise_0/inst/arg__7[49]
    SLICE_X7Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.974 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.974    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.202    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.515 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    16.654    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.960 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    17.114    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.238 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.591    17.828    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.124    17.952 r  system_i/brownNoise_0/inst/arg__3_i_17/O
                         net (fo=2, routed)           0.706    18.659    system_i/brownNoise_0/inst/p_1_in[1]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.249    12.758    
                         clock uncertainty           -0.035    12.723    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    12.273    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -18.659    
  -------------------------------------------------------------------
                         slack                                 -6.386    

Slack (VIOLATED) :        -6.374ns  (required time - arrival time)
  Source:                 system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.814ns  (logic 9.090ns (65.801%)  route 4.724ns (34.199%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.671     4.832    system_i/brownNoise_0/inst/clk_i
    SLICE_X10Y52         FDRE                                         r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/Q
                         net (fo=1, routed)           0.402     5.753    system_i/brownNoise_0/inst/arg__3_i_8_psdsp_n
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[19])
                                                      4.036     9.789 r  system_i/brownNoise_0/inst/arg__3/PCOUT[19]
                         net (fo=1, routed)           0.002     9.791    system_i/brownNoise_0/inst/arg__3_n_134
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[19]_P[2])
                                                      1.518    11.309 r  system_i/brownNoise_0/inst/arg__4/P[2]
                         net (fo=1, routed)           1.100    12.409    system_i/brownNoise_0/inst/arg__4_n_103
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124    12.533 r  system_i/brownNoise_0/inst/arg__155_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.533    system_i/brownNoise_0/inst/arg__155_carry__4_i_4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  system_i/brownNoise_0/inst/arg__155_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.065    system_i/brownNoise_0/inst/arg__155_carry__4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.179 r  system_i/brownNoise_0/inst/arg__155_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/brownNoise_0/inst/arg__155_carry__5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.293 r  system_i/brownNoise_0/inst/arg__155_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.293    system_i/brownNoise_0/inst/arg__155_carry__6_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 r  system_i/brownNoise_0/inst/arg__155_carry__7/O[1]
                         net (fo=2, routed)           0.642    14.269    system_i/brownNoise_0/inst/arg__7[49]
    SLICE_X7Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.974 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.974    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.202    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.515 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    16.654    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.960 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    17.114    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.238 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.680    17.918    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.124    18.042 r  system_i/brownNoise_0/inst/arg__3_i_14/O
                         net (fo=2, routed)           0.605    18.647    system_i/brownNoise_0/inst/p_1_in[4]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.249    12.758    
                         clock uncertainty           -0.035    12.723    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    12.273    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -18.647    
  -------------------------------------------------------------------
                         slack                                 -6.374    

Slack (VIOLATED) :        -6.369ns  (required time - arrival time)
  Source:                 system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.809ns  (logic 9.090ns (65.825%)  route 4.719ns (34.175%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.671     4.832    system_i/brownNoise_0/inst/clk_i
    SLICE_X10Y52         FDRE                                         r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  system_i/brownNoise_0/inst/arg__3_i_8_psdsp/Q
                         net (fo=1, routed)           0.402     5.753    system_i/brownNoise_0/inst/arg__3_i_8_psdsp_n
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[19])
                                                      4.036     9.789 r  system_i/brownNoise_0/inst/arg__3/PCOUT[19]
                         net (fo=1, routed)           0.002     9.791    system_i/brownNoise_0/inst/arg__3_n_134
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[19]_P[2])
                                                      1.518    11.309 r  system_i/brownNoise_0/inst/arg__4/P[2]
                         net (fo=1, routed)           1.100    12.409    system_i/brownNoise_0/inst/arg__4_n_103
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124    12.533 r  system_i/brownNoise_0/inst/arg__155_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.533    system_i/brownNoise_0/inst/arg__155_carry__4_i_4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.065 r  system_i/brownNoise_0/inst/arg__155_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.065    system_i/brownNoise_0/inst/arg__155_carry__4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.179 r  system_i/brownNoise_0/inst/arg__155_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/brownNoise_0/inst/arg__155_carry__5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.293 r  system_i/brownNoise_0/inst/arg__155_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.293    system_i/brownNoise_0/inst/arg__155_carry__6_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.627 r  system_i/brownNoise_0/inst/arg__155_carry__7/O[1]
                         net (fo=2, routed)           0.642    14.269    system_i/brownNoise_0/inst/arg__7[49]
    SLICE_X7Y44          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.974 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.974    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.202    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.515 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    16.654    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.960 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    17.114    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    17.238 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.574    17.812    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.124    17.936 r  system_i/brownNoise_0/inst/arg__3_i_16/O
                         net (fo=2, routed)           0.706    18.641    system_i/brownNoise_0/inst/p_1_in[2]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.249    12.758    
                         clock uncertainty           -0.035    12.723    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    12.273    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -18.641    
  -------------------------------------------------------------------
                         slack                                 -6.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[35]_srl3____inst_nextNumber_reg_s_1/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.306%)  route 0.202ns (57.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.547     1.602    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X24Y25         FDRE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.148     1.750 r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[23]/Q
                         net (fo=1, routed)           0.202     1.952    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/p_39_in
    SLICE_X20Y25         SRL16E                                       r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[35]_srl3____inst_nextNumber_reg_s_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.814     1.960    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X20Y25         SRL16E                                       r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[35]_srl3____inst_nextNumber_reg_s_1/CLK
                         clock pessimism             -0.095     1.865    
    SLICE_X20Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.927    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[35]_srl3____inst_nextNumber_reg_s_1
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.499%)  route 0.164ns (52.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.558     1.613    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/clk_i
    SLICE_X20Y11         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.148     1.761 r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[54]/Q
                         net (fo=1, routed)           0.164     1.925    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/p_8_in
    SLICE_X22Y11         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.826     1.972    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/clk_i
    SLICE_X22Y11         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[58]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X22Y11         FDRE (Hold_fdre_C_D)         0.016     1.893    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[41]_srl2___inst_nextNumber_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.582     1.637    system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X2Y12          FDSE                                         r  system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDSE (Prop_fdse_C_Q)         0.141     1.778 r  system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[25]/Q
                         net (fo=1, routed)           0.105     1.883    system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/p_37_in
    SLICE_X4Y12          SRL16E                                       r  system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[41]_srl2___inst_nextNumber_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.849     1.995    system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X4Y12          SRL16E                                       r  system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[41]_srl2___inst_nextNumber_reg_r_0/CLK
                         clock pessimism             -0.343     1.652    
    SLICE_X4Y12          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.835    system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[41]_srl2___inst_nextNumber_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_3/LF_LFSR_4bit_2/inst/nextNumber_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_3/LF_LFSR_4bit_2/inst/nextNumber_reg[22]_srl3___inst_nextNumber_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.571     1.626    system_i/AWGN/addressSelector_3/LF_LFSR_4bit_2/inst/clk_i
    SLICE_X1Y26          FDSE                                         r  system_i/AWGN/addressSelector_3/LF_LFSR_4bit_2/inst/nextNumber_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDSE (Prop_fdse_C_Q)         0.141     1.767 r  system_i/AWGN/addressSelector_3/LF_LFSR_4bit_2/inst/nextNumber_reg[10]/Q
                         net (fo=1, routed)           0.056     1.823    system_i/AWGN/addressSelector_3/LF_LFSR_4bit_2/inst/p_52_in
    SLICE_X0Y26          SRL16E                                       r  system_i/AWGN/addressSelector_3/LF_LFSR_4bit_2/inst/nextNumber_reg[22]_srl3___inst_nextNumber_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.836     1.982    system_i/AWGN/addressSelector_3/LF_LFSR_4bit_2/inst/clk_i
    SLICE_X0Y26          SRL16E                                       r  system_i/AWGN/addressSelector_3/LF_LFSR_4bit_2/inst/nextNumber_reg[22]_srl3___inst_nextNumber_reg_r_6/CLK
                         clock pessimism             -0.343     1.639    
    SLICE_X0Y26          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.756    system_i/AWGN/addressSelector_3/LF_LFSR_4bit_2/inst/nextNumber_reg[22]_srl3___inst_nextNumber_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.389%)  route 0.224ns (63.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.557     1.612    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/clk_i
    SLICE_X21Y12         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.128     1.740 r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[56]/Q
                         net (fo=2, routed)           0.224     1.964    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/p_2_in3_in
    SLICE_X23Y12         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.824     1.970    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/clk_i
    SLICE_X23Y12         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[60]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X23Y12         FDRE (Hold_fdre_C_D)         0.018     1.893    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_2/LF_LFSR_1bit_0/inst/randomNumber_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/boxMullerMultiplier_2/inst/sign_sf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.183%)  route 0.277ns (59.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.558     1.613    system_i/AWGN/addressSelector_2/LF_LFSR_1bit_0/inst/clk_i
    SLICE_X22Y54         FDRE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_1bit_0/inst/randomNumber_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.754 f  system_i/AWGN/addressSelector_2/LF_LFSR_1bit_0/inst/randomNumber_reg/Q
                         net (fo=1, routed)           0.277     2.031    system_i/AWGN/boxMullerMultiplier_2/inst/sign
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  system_i/AWGN/boxMullerMultiplier_2/inst/sign_sf[1]_i_1/O
                         net (fo=1, routed)           0.000     2.076    system_i/AWGN/boxMullerMultiplier_2/inst/sign_sf[1]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  system_i/AWGN/boxMullerMultiplier_2/inst/sign_sf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.831     1.977    system_i/AWGN/boxMullerMultiplier_2/inst/clk_i
    SLICE_X17Y46         FDRE                                         r  system_i/AWGN/boxMullerMultiplier_2/inst/sign_sf_reg[1]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.091     1.978    system_i/AWGN/boxMullerMultiplier_2/inst/sign_sf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[62]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/randomNumber_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.820%)  route 0.250ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.547     1.602    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X21Y25         FDSE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.128     1.730 r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[62]/Q
                         net (fo=3, routed)           0.250     1.981    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/p_2_in
    SLICE_X25Y25         FDRE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/randomNumber_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.812     1.958    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X25Y25         FDRE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/randomNumber_reg[2]/C
                         clock pessimism             -0.095     1.863    
    SLICE_X25Y25         FDRE (Hold_fdre_C_D)         0.019     1.882    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/randomNumber_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/boxMullerAdder_0/inst/output_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.480%)  route 0.280ns (66.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.553     1.608    system_i/AWGN/boxMullerAdder_0/inst/clk_i
    SLICE_X14Y27         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[5]/Q
                         net (fo=2, routed)           0.280     2.029    system_i/AWGN/boxMullerAdder_0/inst/output_sf[34]
    SLICE_X24Y32         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/output_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.820     1.966    system_i/AWGN/boxMullerAdder_0/inst/clk_i
    SLICE_X24Y32         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/output_o_reg[34]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X24Y32         FDRE (Hold_fdre_C_D)         0.059     1.930    system_i/AWGN/boxMullerAdder_0/inst/output_o_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.550     1.605    system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X31Y24         FDSE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDSE (Prop_fdse_C_Q)         0.141     1.746 r  system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[24]/Q
                         net (fo=1, routed)           0.052     1.798    system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/p_38_in
    SLICE_X30Y24         FDRE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.815     1.961    system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X30Y24         FDRE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[32]/C
                         clock pessimism             -0.343     1.618    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.076     1.694    system_i/AWGN/addressSelector_2/LF_LFSR_8bit_0/inst/nextNumber_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_2/LF_LFSR_4bit_1/inst/nextNumber_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_2/LF_LFSR_4bit_1/inst/nextNumber_reg[37]_srl2___inst_nextNumber_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.553     1.608    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_1/inst/clk_i
    SLICE_X33Y27         FDSE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_1/inst/nextNumber_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDSE (Prop_fdse_C_Q)         0.141     1.749 r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_1/inst/nextNumber_reg[29]/Q
                         net (fo=1, routed)           0.113     1.862    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_1/inst/p_33_in
    SLICE_X34Y27         SRL16E                                       r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_1/inst/nextNumber_reg[37]_srl2___inst_nextNumber_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.819     1.965    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_1/inst/clk_i
    SLICE_X34Y27         SRL16E                                       r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_1/inst/nextNumber_reg[37]_srl2___inst_nextNumber_reg_r_0/CLK
                         clock pessimism             -0.324     1.641    
    SLICE_X34Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.756    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_1/inst/nextNumber_reg[37]_srl2___inst_nextNumber_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y15    system_i/gainWhite_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y13    system_i/gainWhite_0/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y17    system_i/gainBrown_0/inst/output_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y69   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y91   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y92   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y85   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y8    system_i/AWGN/addressSelector/LF_LFSR_4bit_2/inst/nextNumber_reg[14]_srl2____inst_nextNumber_reg_s_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y8    system_i/AWGN/addressSelector/LF_LFSR_4bit_2/inst/nextNumber_reg[51]_srl2____inst_nextNumber_reg_s_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y7    system_i/AWGN/addressSelector/LF_LFSR_4bit_3/inst/nextNumber_reg[22]_srl2___inst_nextNumber_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y7    system_i/AWGN/addressSelector/LF_LFSR_4bit_3/inst/nextNumber_reg[37]_srl4____inst_nextNumber_reg_s_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y7    system_i/AWGN/addressSelector/LF_LFSR_4bit_3/inst/nextNumber_reg[40]_srl3____inst_nextNumber_reg_s_1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y7    system_i/AWGN/addressSelector/LF_LFSR_4bit_3/inst/nextNumber_reg[7]_srl2___inst_nextNumber_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y8     system_i/AWGN/addressSelector_1/LF_LFSR_4bit_1/inst/nextNumber_reg[45]_srl2____inst_nextNumber_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y8     system_i/AWGN/addressSelector_1/LF_LFSR_4bit_1/inst/nextNumber_reg[48]_srl2____inst_nextNumber_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y5     system_i/AWGN/addressSelector_1/LF_LFSR_4bit_3/inst/nextNumber_reg[50]_srl2___inst_nextNumber_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y5     system_i/AWGN/addressSelector_1/LF_LFSR_4bit_3/inst/nextNumber_reg[6]_srl2___inst_nextNumber_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y25   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[12]_srl3___inst_nextNumber_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y25   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[35]_srl3____inst_nextNumber_reg_s_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y25   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[42]_srl2____inst_nextNumber_reg_s_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y25   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_0/inst/nextNumber_reg[51]_srl2___inst_nextNumber_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y25   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_3/inst/nextNumber_reg[13]_srl4___inst_nextNumber_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y25   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_3/inst/nextNumber_reg[20]_srl2____inst_nextNumber_reg_s_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y25   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_3/inst/nextNumber_reg[36]_srl2___inst_nextNumber_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y25   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_3/inst/nextNumber_reg[51]_srl3____inst_nextNumber_reg_s_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y8    system_i/AWGN/addressSelector/LF_LFSR_4bit_2/inst/nextNumber_reg[14]_srl2____inst_nextNumber_reg_s_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y8    system_i/AWGN/addressSelector/LF_LFSR_4bit_2/inst/nextNumber_reg[51]_srl2____inst_nextNumber_reg_s_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[2].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 1.452ns (24.867%)  route 4.387ns (75.133%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.633     4.115    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.152     4.267 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     4.821    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I1_O)        0.332     5.153 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.987     6.140    system_i/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.152     6.292 r  system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.626     7.917    system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.360     8.277 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.588     8.865    system_i/axi_cfg_register_0/inst/CE0227_out
    SLICE_X23Y35         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[2].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y35         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[2].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X23Y35         FDRE (Setup_fdre_C_CE)      -0.413    10.260    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[2].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 1.452ns (24.867%)  route 4.387ns (75.133%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.633     4.115    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.152     4.267 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     4.821    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I1_O)        0.332     5.153 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.987     6.140    system_i/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.152     6.292 r  system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.626     7.917    system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.360     8.277 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.588     8.865    system_i/axi_cfg_register_0/inst/CE0227_out
    SLICE_X23Y35         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y35         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X23Y35         FDRE (Setup_fdre_C_CE)      -0.413    10.260    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[5].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 1.452ns (24.867%)  route 4.387ns (75.133%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.633     4.115    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.152     4.267 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     4.821    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I1_O)        0.332     5.153 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.987     6.140    system_i/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.152     6.292 r  system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.626     7.917    system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.360     8.277 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.588     8.865    system_i/axi_cfg_register_0/inst/CE0227_out
    SLICE_X23Y35         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[5].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y35         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[5].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X23Y35         FDRE (Setup_fdre_C_CE)      -0.413    10.260    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[5].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 1.452ns (24.867%)  route 4.387ns (75.133%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.633     4.115    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.152     4.267 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     4.821    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I1_O)        0.332     5.153 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.987     6.140    system_i/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.152     6.292 r  system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.626     7.917    system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.360     8.277 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.588     8.865    system_i/axi_cfg_register_0/inst/CE0227_out
    SLICE_X23Y35         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y35         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X23Y35         FDRE (Setup_fdre_C_CE)      -0.413    10.260    system_i/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[13].BITS[28].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.450ns (23.207%)  route 4.798ns (76.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=32, routed)          4.798     9.321    system_i/axi_cfg_register_0/inst/s_axi_wdata[28]
    SLICE_X12Y45         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[13].BITS[28].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.507    10.699    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X12Y45         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[13].BITS[28].FDRE_inst/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)       -0.028    10.777    system_i/axi_cfg_register_0/inst/WORDS[13].BITS[28].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[1].BITS[28].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.450ns (23.545%)  route 4.708ns (76.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=32, routed)          4.708     9.231    system_i/axi_cfg_register_0/inst/s_axi_wdata[28]
    SLICE_X9Y42          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[1].BITS[28].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.506    10.698    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X9Y42          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[1].BITS[28].FDRE_inst/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)       -0.105    10.699    system_i/axi_cfg_register_0/inst/WORDS[1].BITS[28].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[31].BITS[0].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.467ns (25.235%)  route 4.346ns (74.765%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.633     4.115    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.152     4.267 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     5.031    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.332     5.363 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           0.788     6.151    system_i/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X10Y49         LUT5 (Prop_lut5_I0_O)        0.150     6.301 r  system_i/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_3/O
                         net (fo=16, routed)          1.493     7.794    system_i/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_3_n_0
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.377     8.171 r  system_i/axi_cfg_register_0/inst/WORDS[31].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.668     8.839    system_i/axi_cfg_register_0/inst/WORDS[31].BITS[7].FDRE_inst_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[31].BITS[0].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.543    10.735    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X2Y32          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[31].BITS[0].FDRE_inst/C
                         clock pessimism              0.116    10.851    
                         clock uncertainty           -0.125    10.726    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.408    10.318    system_i/axi_cfg_register_0/inst/WORDS[31].BITS[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[31].BITS[7].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.467ns (25.235%)  route 4.346ns (74.765%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.633     4.115    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.152     4.267 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.764     5.031    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.332     5.363 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           0.788     6.151    system_i/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X10Y49         LUT5 (Prop_lut5_I0_O)        0.150     6.301 r  system_i/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_3/O
                         net (fo=16, routed)          1.493     7.794    system_i/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_3_n_0
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.377     8.171 r  system_i/axi_cfg_register_0/inst/WORDS[31].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.668     8.839    system_i/axi_cfg_register_0/inst/WORDS[31].BITS[7].FDRE_inst_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[31].BITS[7].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.543    10.735    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X2Y32          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[31].BITS[7].FDRE_inst/C
                         clock pessimism              0.116    10.851    
                         clock uncertainty           -0.125    10.726    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.408    10.318    system_i/axi_cfg_register_0/inst/WORDS[31].BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[5].BITS[2].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.418ns (24.619%)  route 4.342ns (75.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.633     4.115    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.152     4.267 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     4.821    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I1_O)        0.332     5.153 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.987     6.140    system_i/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.152     6.292 r  system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.503     7.795    system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.326     8.121 r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.665     8.786    system_i/axi_cfg_register_0/inst/CE0211_out
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[2].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[2].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X23Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.265    system_i/axi_cfg_register_0/inst/WORDS[5].BITS[2].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[5].BITS[3].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.418ns (24.619%)  route 4.342ns (75.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.633     4.115    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.152     4.267 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     4.821    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I1_O)        0.332     5.153 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.987     6.140    system_i/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.152     6.292 r  system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.503     7.795    system_i/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.326     8.121 r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.665     8.786    system_i/axi_cfg_register_0/inst/CE0211_out
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[3].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[5].BITS[3].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X23Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.265    system_i/axi_cfg_register_0/inst/WORDS[5].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  1.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.736%)  route 0.224ns (60.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.224     1.297    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X0Y49          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y49          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.248    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.090%)  route 0.184ns (58.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.184     1.234    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.367%)  route 0.189ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.189     1.240    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.743%)  route 0.194ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.194     1.245    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.926%)  route 0.257ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.257     1.348    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[24]
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.064     1.258    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.984%)  route 0.262ns (65.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.262     1.326    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.165    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y44          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y44          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X0Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.067    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.494%)  route 0.254ns (66.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.254     1.306    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[21]
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)        -0.001     1.193    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.208ns (42.374%)  route 0.283ns (57.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.283     1.369    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.044     1.413 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.413    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.487%)  route 0.114ns (43.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.114     1.186    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.068    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X4Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X5Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           78  Failing Endpoints,  Worst Slack       -5.949ns,  Total Violation     -403.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.949ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.904ns  (logic 9.632ns (64.628%)  route 5.272ns (35.372%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.594     4.029    system_i/brownNoise_0/inst/gainSpring[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     8.065 r  system_i/brownNoise_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     8.067    system_i/brownNoise_0/inst/arg__5_n_138
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[15]_P[4])
                                                      1.518     9.585 r  system_i/brownNoise_0/inst/arg__6/P[4]
                         net (fo=2, routed)           1.195    10.781    system_i/brownNoise_0/inst/arg__6_n_101
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124    10.905 r  system_i/brownNoise_0/inst/arg__155_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.905    system_i/brownNoise_0/inst/arg__155_carry__0_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.455 r  system_i/brownNoise_0/inst/arg__155_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.455    system_i/brownNoise_0/inst/arg__155_carry__0_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  system_i/brownNoise_0/inst/arg__155_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.569    system_i/brownNoise_0/inst/arg__155_carry__1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.903 r  system_i/brownNoise_0/inst/arg__155_carry__2/O[1]
                         net (fo=2, routed)           0.752    12.655    system_i/brownNoise_0/inst/arg__7[29]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.303    12.958 r  system_i/brownNoise_0/inst/arg__296_carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.958    system_i/brownNoise_0/inst/arg__296_carry__6_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.490 r  system_i/brownNoise_0/inst/arg__296_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.490    system_i/brownNoise_0/inst/arg__296_carry__6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  system_i/brownNoise_0/inst/arg__296_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.604    system_i/brownNoise_0/inst/arg__296_carry__7_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.718 r  system_i/brownNoise_0/inst/arg__296_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.718    system_i/brownNoise_0/inst/arg__296_carry__8_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.832 r  system_i/brownNoise_0/inst/arg__296_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.832    system_i/brownNoise_0/inst/arg__296_carry__9_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  system_i/brownNoise_0/inst/arg__296_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.946    system_i/brownNoise_0/inst/arg__296_carry__10_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.060    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    14.174    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.288    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.601 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    15.739    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.045 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    16.199    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.323 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.597    16.920    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.124    17.044 r  system_i/brownNoise_0/inst/arg__3_i_8/O
                         net (fo=2, routed)           0.838    17.883    system_i/brownNoise_0/inst/p_1_in[10]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.000    12.509    
                         clock uncertainty           -0.125    12.384    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    11.934    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -5.949    

Slack (VIOLATED) :        -5.927ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.882ns  (logic 9.632ns (64.724%)  route 5.250ns (35.276%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.594     4.029    system_i/brownNoise_0/inst/gainSpring[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     8.065 r  system_i/brownNoise_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     8.067    system_i/brownNoise_0/inst/arg__5_n_138
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[15]_P[4])
                                                      1.518     9.585 r  system_i/brownNoise_0/inst/arg__6/P[4]
                         net (fo=2, routed)           1.195    10.781    system_i/brownNoise_0/inst/arg__6_n_101
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124    10.905 r  system_i/brownNoise_0/inst/arg__155_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.905    system_i/brownNoise_0/inst/arg__155_carry__0_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.455 r  system_i/brownNoise_0/inst/arg__155_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.455    system_i/brownNoise_0/inst/arg__155_carry__0_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  system_i/brownNoise_0/inst/arg__155_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.569    system_i/brownNoise_0/inst/arg__155_carry__1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.903 r  system_i/brownNoise_0/inst/arg__155_carry__2/O[1]
                         net (fo=2, routed)           0.752    12.655    system_i/brownNoise_0/inst/arg__7[29]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.303    12.958 r  system_i/brownNoise_0/inst/arg__296_carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.958    system_i/brownNoise_0/inst/arg__296_carry__6_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.490 r  system_i/brownNoise_0/inst/arg__296_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.490    system_i/brownNoise_0/inst/arg__296_carry__6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  system_i/brownNoise_0/inst/arg__296_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.604    system_i/brownNoise_0/inst/arg__296_carry__7_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.718 r  system_i/brownNoise_0/inst/arg__296_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.718    system_i/brownNoise_0/inst/arg__296_carry__8_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.832 r  system_i/brownNoise_0/inst/arg__296_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.832    system_i/brownNoise_0/inst/arg__296_carry__9_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  system_i/brownNoise_0/inst/arg__296_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.946    system_i/brownNoise_0/inst/arg__296_carry__10_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.060    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    14.174    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.288    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.601 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    15.739    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.045 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    16.199    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.323 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.831    17.154    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.124    17.278 r  system_i/brownNoise_0/inst/arg__3_i_7/O
                         net (fo=2, routed)           0.582    17.861    system_i/brownNoise_0/inst/p_1_in[11]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.000    12.509    
                         clock uncertainty           -0.125    12.384    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    11.934    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -17.861    
  -------------------------------------------------------------------
                         slack                                 -5.927    

Slack (VIOLATED) :        -5.923ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.878ns  (logic 9.632ns (64.740%)  route 5.246ns (35.260%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.594     4.029    system_i/brownNoise_0/inst/gainSpring[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     8.065 r  system_i/brownNoise_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     8.067    system_i/brownNoise_0/inst/arg__5_n_138
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[15]_P[4])
                                                      1.518     9.585 r  system_i/brownNoise_0/inst/arg__6/P[4]
                         net (fo=2, routed)           1.195    10.781    system_i/brownNoise_0/inst/arg__6_n_101
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124    10.905 r  system_i/brownNoise_0/inst/arg__155_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.905    system_i/brownNoise_0/inst/arg__155_carry__0_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.455 r  system_i/brownNoise_0/inst/arg__155_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.455    system_i/brownNoise_0/inst/arg__155_carry__0_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  system_i/brownNoise_0/inst/arg__155_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.569    system_i/brownNoise_0/inst/arg__155_carry__1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.903 r  system_i/brownNoise_0/inst/arg__155_carry__2/O[1]
                         net (fo=2, routed)           0.752    12.655    system_i/brownNoise_0/inst/arg__7[29]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.303    12.958 r  system_i/brownNoise_0/inst/arg__296_carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.958    system_i/brownNoise_0/inst/arg__296_carry__6_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.490 r  system_i/brownNoise_0/inst/arg__296_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.490    system_i/brownNoise_0/inst/arg__296_carry__6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  system_i/brownNoise_0/inst/arg__296_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.604    system_i/brownNoise_0/inst/arg__296_carry__7_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.718 r  system_i/brownNoise_0/inst/arg__296_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.718    system_i/brownNoise_0/inst/arg__296_carry__8_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.832 r  system_i/brownNoise_0/inst/arg__296_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.832    system_i/brownNoise_0/inst/arg__296_carry__9_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  system_i/brownNoise_0/inst/arg__296_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.946    system_i/brownNoise_0/inst/arg__296_carry__10_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.060    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    14.174    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.288    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.601 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    15.739    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.045 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    16.199    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.323 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.571    16.894    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.124    17.018 r  system_i/brownNoise_0/inst/arg__3_i_15/O
                         net (fo=2, routed)           0.838    17.857    system_i/brownNoise_0/inst/p_1_in[3]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.000    12.509    
                         clock uncertainty           -0.125    12.384    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    11.934    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 -5.923    

Slack (VIOLATED) :        -5.916ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.871ns  (logic 9.632ns (64.769%)  route 5.239ns (35.231%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.594     4.029    system_i/brownNoise_0/inst/gainSpring[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     8.065 r  system_i/brownNoise_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     8.067    system_i/brownNoise_0/inst/arg__5_n_138
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[15]_P[4])
                                                      1.518     9.585 r  system_i/brownNoise_0/inst/arg__6/P[4]
                         net (fo=2, routed)           1.195    10.781    system_i/brownNoise_0/inst/arg__6_n_101
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124    10.905 r  system_i/brownNoise_0/inst/arg__155_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.905    system_i/brownNoise_0/inst/arg__155_carry__0_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.455 r  system_i/brownNoise_0/inst/arg__155_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.455    system_i/brownNoise_0/inst/arg__155_carry__0_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  system_i/brownNoise_0/inst/arg__155_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.569    system_i/brownNoise_0/inst/arg__155_carry__1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.903 r  system_i/brownNoise_0/inst/arg__155_carry__2/O[1]
                         net (fo=2, routed)           0.752    12.655    system_i/brownNoise_0/inst/arg__7[29]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.303    12.958 r  system_i/brownNoise_0/inst/arg__296_carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.958    system_i/brownNoise_0/inst/arg__296_carry__6_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.490 r  system_i/brownNoise_0/inst/arg__296_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.490    system_i/brownNoise_0/inst/arg__296_carry__6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  system_i/brownNoise_0/inst/arg__296_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.604    system_i/brownNoise_0/inst/arg__296_carry__7_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.718 r  system_i/brownNoise_0/inst/arg__296_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.718    system_i/brownNoise_0/inst/arg__296_carry__8_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.832 r  system_i/brownNoise_0/inst/arg__296_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.832    system_i/brownNoise_0/inst/arg__296_carry__9_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  system_i/brownNoise_0/inst/arg__296_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.946    system_i/brownNoise_0/inst/arg__296_carry__10_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.060    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    14.174    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.288    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.601 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    15.739    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.045 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    16.199    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.323 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.707    17.030    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X10Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.154 r  system_i/brownNoise_0/inst/arg__3_i_4/O
                         net (fo=2, routed)           0.696    17.850    system_i/brownNoise_0/inst/p_1_in[14]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.000    12.509    
                         clock uncertainty           -0.125    12.384    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    11.934    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -17.850    
  -------------------------------------------------------------------
                         slack                                 -5.916    

Slack (VIOLATED) :        -5.820ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 9.632ns (65.193%)  route 5.143ns (34.807%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.594     4.029    system_i/brownNoise_0/inst/gainSpring[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     8.065 r  system_i/brownNoise_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     8.067    system_i/brownNoise_0/inst/arg__5_n_138
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[15]_P[4])
                                                      1.518     9.585 r  system_i/brownNoise_0/inst/arg__6/P[4]
                         net (fo=2, routed)           1.195    10.781    system_i/brownNoise_0/inst/arg__6_n_101
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124    10.905 r  system_i/brownNoise_0/inst/arg__155_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.905    system_i/brownNoise_0/inst/arg__155_carry__0_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.455 r  system_i/brownNoise_0/inst/arg__155_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.455    system_i/brownNoise_0/inst/arg__155_carry__0_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  system_i/brownNoise_0/inst/arg__155_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.569    system_i/brownNoise_0/inst/arg__155_carry__1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.903 r  system_i/brownNoise_0/inst/arg__155_carry__2/O[1]
                         net (fo=2, routed)           0.752    12.655    system_i/brownNoise_0/inst/arg__7[29]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.303    12.958 r  system_i/brownNoise_0/inst/arg__296_carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.958    system_i/brownNoise_0/inst/arg__296_carry__6_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.490 r  system_i/brownNoise_0/inst/arg__296_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.490    system_i/brownNoise_0/inst/arg__296_carry__6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  system_i/brownNoise_0/inst/arg__296_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.604    system_i/brownNoise_0/inst/arg__296_carry__7_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.718 r  system_i/brownNoise_0/inst/arg__296_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.718    system_i/brownNoise_0/inst/arg__296_carry__8_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.832 r  system_i/brownNoise_0/inst/arg__296_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.832    system_i/brownNoise_0/inst/arg__296_carry__9_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  system_i/brownNoise_0/inst/arg__296_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.946    system_i/brownNoise_0/inst/arg__296_carry__10_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.060    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    14.174    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.288    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.601 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    15.739    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.045 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    16.199    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.323 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.612    16.935    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.124    17.059 r  system_i/brownNoise_0/inst/arg__3_i_12/O
                         net (fo=2, routed)           0.695    17.754    system_i/brownNoise_0/inst/p_1_in[6]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.000    12.509    
                         clock uncertainty           -0.125    12.384    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    11.934    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                 -5.820    

Slack (VIOLATED) :        -5.817ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.772ns  (logic 9.632ns (65.206%)  route 5.140ns (34.794%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.594     4.029    system_i/brownNoise_0/inst/gainSpring[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     8.065 r  system_i/brownNoise_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     8.067    system_i/brownNoise_0/inst/arg__5_n_138
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[15]_P[4])
                                                      1.518     9.585 r  system_i/brownNoise_0/inst/arg__6/P[4]
                         net (fo=2, routed)           1.195    10.781    system_i/brownNoise_0/inst/arg__6_n_101
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124    10.905 r  system_i/brownNoise_0/inst/arg__155_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.905    system_i/brownNoise_0/inst/arg__155_carry__0_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.455 r  system_i/brownNoise_0/inst/arg__155_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.455    system_i/brownNoise_0/inst/arg__155_carry__0_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  system_i/brownNoise_0/inst/arg__155_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.569    system_i/brownNoise_0/inst/arg__155_carry__1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.903 r  system_i/brownNoise_0/inst/arg__155_carry__2/O[1]
                         net (fo=2, routed)           0.752    12.655    system_i/brownNoise_0/inst/arg__7[29]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.303    12.958 r  system_i/brownNoise_0/inst/arg__296_carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.958    system_i/brownNoise_0/inst/arg__296_carry__6_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.490 r  system_i/brownNoise_0/inst/arg__296_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.490    system_i/brownNoise_0/inst/arg__296_carry__6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  system_i/brownNoise_0/inst/arg__296_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.604    system_i/brownNoise_0/inst/arg__296_carry__7_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.718 r  system_i/brownNoise_0/inst/arg__296_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.718    system_i/brownNoise_0/inst/arg__296_carry__8_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.832 r  system_i/brownNoise_0/inst/arg__296_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.832    system_i/brownNoise_0/inst/arg__296_carry__9_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  system_i/brownNoise_0/inst/arg__296_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.946    system_i/brownNoise_0/inst/arg__296_carry__10_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.060    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    14.174    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.288    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.601 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    15.739    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.045 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    16.199    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.323 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.736    17.059    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.124    17.183 r  system_i/brownNoise_0/inst/arg__3_i_13/O
                         net (fo=2, routed)           0.568    17.751    system_i/brownNoise_0/inst/p_1_in[5]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.000    12.509    
                         clock uncertainty           -0.125    12.384    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    11.934    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -17.751    
  -------------------------------------------------------------------
                         slack                                 -5.817    

Slack (VIOLATED) :        -5.810ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.765ns  (logic 9.632ns (65.234%)  route 5.133ns (34.766%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.594     4.029    system_i/brownNoise_0/inst/gainSpring[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     8.065 r  system_i/brownNoise_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     8.067    system_i/brownNoise_0/inst/arg__5_n_138
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[15]_P[4])
                                                      1.518     9.585 r  system_i/brownNoise_0/inst/arg__6/P[4]
                         net (fo=2, routed)           1.195    10.781    system_i/brownNoise_0/inst/arg__6_n_101
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124    10.905 r  system_i/brownNoise_0/inst/arg__155_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.905    system_i/brownNoise_0/inst/arg__155_carry__0_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.455 r  system_i/brownNoise_0/inst/arg__155_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.455    system_i/brownNoise_0/inst/arg__155_carry__0_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  system_i/brownNoise_0/inst/arg__155_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.569    system_i/brownNoise_0/inst/arg__155_carry__1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.903 r  system_i/brownNoise_0/inst/arg__155_carry__2/O[1]
                         net (fo=2, routed)           0.752    12.655    system_i/brownNoise_0/inst/arg__7[29]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.303    12.958 r  system_i/brownNoise_0/inst/arg__296_carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.958    system_i/brownNoise_0/inst/arg__296_carry__6_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.490 r  system_i/brownNoise_0/inst/arg__296_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.490    system_i/brownNoise_0/inst/arg__296_carry__6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  system_i/brownNoise_0/inst/arg__296_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.604    system_i/brownNoise_0/inst/arg__296_carry__7_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.718 r  system_i/brownNoise_0/inst/arg__296_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.718    system_i/brownNoise_0/inst/arg__296_carry__8_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.832 r  system_i/brownNoise_0/inst/arg__296_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.832    system_i/brownNoise_0/inst/arg__296_carry__9_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  system_i/brownNoise_0/inst/arg__296_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.946    system_i/brownNoise_0/inst/arg__296_carry__10_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.060    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    14.174    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.288    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.601 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    15.739    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.045 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    16.199    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.323 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.591    16.914    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.124    17.038 r  system_i/brownNoise_0/inst/arg__3_i_17/O
                         net (fo=2, routed)           0.706    17.744    system_i/brownNoise_0/inst/p_1_in[1]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.000    12.509    
                         clock uncertainty           -0.125    12.384    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    11.934    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -17.744    
  -------------------------------------------------------------------
                         slack                                 -5.810    

Slack (VIOLATED) :        -5.798ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.753ns  (logic 9.632ns (65.287%)  route 5.121ns (34.713%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.594     4.029    system_i/brownNoise_0/inst/gainSpring[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     8.065 r  system_i/brownNoise_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     8.067    system_i/brownNoise_0/inst/arg__5_n_138
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[15]_P[4])
                                                      1.518     9.585 r  system_i/brownNoise_0/inst/arg__6/P[4]
                         net (fo=2, routed)           1.195    10.781    system_i/brownNoise_0/inst/arg__6_n_101
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124    10.905 r  system_i/brownNoise_0/inst/arg__155_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.905    system_i/brownNoise_0/inst/arg__155_carry__0_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.455 r  system_i/brownNoise_0/inst/arg__155_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.455    system_i/brownNoise_0/inst/arg__155_carry__0_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  system_i/brownNoise_0/inst/arg__155_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.569    system_i/brownNoise_0/inst/arg__155_carry__1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.903 r  system_i/brownNoise_0/inst/arg__155_carry__2/O[1]
                         net (fo=2, routed)           0.752    12.655    system_i/brownNoise_0/inst/arg__7[29]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.303    12.958 r  system_i/brownNoise_0/inst/arg__296_carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.958    system_i/brownNoise_0/inst/arg__296_carry__6_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.490 r  system_i/brownNoise_0/inst/arg__296_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.490    system_i/brownNoise_0/inst/arg__296_carry__6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  system_i/brownNoise_0/inst/arg__296_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.604    system_i/brownNoise_0/inst/arg__296_carry__7_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.718 r  system_i/brownNoise_0/inst/arg__296_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.718    system_i/brownNoise_0/inst/arg__296_carry__8_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.832 r  system_i/brownNoise_0/inst/arg__296_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.832    system_i/brownNoise_0/inst/arg__296_carry__9_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  system_i/brownNoise_0/inst/arg__296_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.946    system_i/brownNoise_0/inst/arg__296_carry__10_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.060    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    14.174    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.288    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.601 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    15.739    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.045 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    16.199    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.323 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.680    17.004    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.124    17.128 r  system_i/brownNoise_0/inst/arg__3_i_14/O
                         net (fo=2, routed)           0.605    17.732    system_i/brownNoise_0/inst/p_1_in[4]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.000    12.509    
                         clock uncertainty           -0.125    12.384    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    11.934    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -17.732    
  -------------------------------------------------------------------
                         slack                                 -5.798    

Slack (VIOLATED) :        -5.793ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.748ns  (logic 9.632ns (65.310%)  route 5.116ns (34.690%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.594     4.029    system_i/brownNoise_0/inst/gainSpring[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     8.065 r  system_i/brownNoise_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     8.067    system_i/brownNoise_0/inst/arg__5_n_138
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[15]_P[4])
                                                      1.518     9.585 r  system_i/brownNoise_0/inst/arg__6/P[4]
                         net (fo=2, routed)           1.195    10.781    system_i/brownNoise_0/inst/arg__6_n_101
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124    10.905 r  system_i/brownNoise_0/inst/arg__155_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.905    system_i/brownNoise_0/inst/arg__155_carry__0_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.455 r  system_i/brownNoise_0/inst/arg__155_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.455    system_i/brownNoise_0/inst/arg__155_carry__0_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  system_i/brownNoise_0/inst/arg__155_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.569    system_i/brownNoise_0/inst/arg__155_carry__1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.903 r  system_i/brownNoise_0/inst/arg__155_carry__2/O[1]
                         net (fo=2, routed)           0.752    12.655    system_i/brownNoise_0/inst/arg__7[29]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.303    12.958 r  system_i/brownNoise_0/inst/arg__296_carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.958    system_i/brownNoise_0/inst/arg__296_carry__6_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.490 r  system_i/brownNoise_0/inst/arg__296_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.490    system_i/brownNoise_0/inst/arg__296_carry__6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  system_i/brownNoise_0/inst/arg__296_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.604    system_i/brownNoise_0/inst/arg__296_carry__7_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.718 r  system_i/brownNoise_0/inst/arg__296_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.718    system_i/brownNoise_0/inst/arg__296_carry__8_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.832 r  system_i/brownNoise_0/inst/arg__296_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.832    system_i/brownNoise_0/inst/arg__296_carry__9_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  system_i/brownNoise_0/inst/arg__296_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.946    system_i/brownNoise_0/inst/arg__296_carry__10_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.060    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    14.174    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.288    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.601 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    15.739    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.045 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    16.199    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.323 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.574    16.897    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.124    17.021 r  system_i/brownNoise_0/inst/arg__3_i_16/O
                         net (fo=2, routed)           0.706    17.727    system_i/brownNoise_0/inst/p_1_in[2]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.000    12.509    
                         clock uncertainty           -0.125    12.384    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    11.934    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -17.727    
  -------------------------------------------------------------------
                         slack                                 -5.793    

Slack (VIOLATED) :        -5.791ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/brownNoise_0/inst/arg__5/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.746ns  (logic 9.632ns (65.318%)  route 5.114ns (34.682%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 12.509 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.594     4.029    system_i/brownNoise_0/inst/gainSpring[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     8.065 r  system_i/brownNoise_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     8.067    system_i/brownNoise_0/inst/arg__5_n_138
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[15]_P[4])
                                                      1.518     9.585 r  system_i/brownNoise_0/inst/arg__6/P[4]
                         net (fo=2, routed)           1.195    10.781    system_i/brownNoise_0/inst/arg__6_n_101
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124    10.905 r  system_i/brownNoise_0/inst/arg__155_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.905    system_i/brownNoise_0/inst/arg__155_carry__0_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.455 r  system_i/brownNoise_0/inst/arg__155_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.455    system_i/brownNoise_0/inst/arg__155_carry__0_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.569 r  system_i/brownNoise_0/inst/arg__155_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.569    system_i/brownNoise_0/inst/arg__155_carry__1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.903 r  system_i/brownNoise_0/inst/arg__155_carry__2/O[1]
                         net (fo=2, routed)           0.752    12.655    system_i/brownNoise_0/inst/arg__7[29]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.303    12.958 r  system_i/brownNoise_0/inst/arg__296_carry__6_i_4/O
                         net (fo=1, routed)           0.000    12.958    system_i/brownNoise_0/inst/arg__296_carry__6_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.490 r  system_i/brownNoise_0/inst/arg__296_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.490    system_i/brownNoise_0/inst/arg__296_carry__6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  system_i/brownNoise_0/inst/arg__296_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.604    system_i/brownNoise_0/inst/arg__296_carry__7_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.718 r  system_i/brownNoise_0/inst/arg__296_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.718    system_i/brownNoise_0/inst/arg__296_carry__8_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.832 r  system_i/brownNoise_0/inst/arg__296_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.832    system_i/brownNoise_0/inst/arg__296_carry__9_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  system_i/brownNoise_0/inst/arg__296_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.946    system_i/brownNoise_0/inst/arg__296_carry__10_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  system_i/brownNoise_0/inst/arg__296_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.060    system_i/brownNoise_0/inst/arg__296_carry__11_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  system_i/brownNoise_0/inst/arg__296_carry__12/CO[3]
                         net (fo=1, routed)           0.000    14.174    system_i/brownNoise_0/inst/arg__296_carry__12_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  system_i/brownNoise_0/inst/arg__296_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.288    system_i/brownNoise_0/inst/arg__296_carry__13_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.601 r  system_i/brownNoise_0/inst/arg__296_carry__14/O[3]
                         net (fo=2, routed)           1.138    15.739    system_i/brownNoise_0/inst/or_reduce
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.306    16.045 f  system_i/brownNoise_0/inst/arg__3_i_27/O
                         net (fo=1, routed)           0.154    16.199    system_i/brownNoise_0/inst/arg__3_i_27_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.323 r  system_i/brownNoise_0/inst/arg__3_i_22/O
                         net (fo=44, routed)          0.573    16.896    system_i/brownNoise_0/inst/arg__3_i_22_n_0
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.124    17.020 r  system_i/brownNoise_0/inst/arg__3_i_11/O
                         net (fo=2, routed)           0.705    17.725    system_i/brownNoise_0/inst/p_1_in[7]
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        1.597    12.509    system_i/brownNoise_0/inst/clk_i
    DSP48_X0Y18          DSP48E1                                      r  system_i/brownNoise_0/inst/arg__5/CLK
                         clock pessimism              0.000    12.509    
                         clock uncertainty           -0.125    12.384    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    11.934    system_i/brownNoise_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -17.725    
  -------------------------------------------------------------------
                         slack                                 -5.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[3].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gainBrown_0/inst/arg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.184ns (11.278%)  route 1.447ns (88.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.897    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X22Y35         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.622     1.660    system_i/axi_cfg_register_0/inst/cfg_data[96]
    SLICE_X23Y71         LUT1 (Prop_lut1_I0_O)        0.043     1.703 r  system_i/axi_cfg_register_0/inst/cfg_data[96]_hold_fix/O
                         net (fo=1, routed)           0.825     2.528    system_i/gainBrown_0/inst/cfg_data[96]_hold_fix_1_alias
    DSP48_X1Y16          DSP48E1                                      r  system_i/gainBrown_0/inst/arg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.920     2.065    system_i/gainBrown_0/inst/clk_i
    DSP48_X1Y16          DSP48E1                                      r  system_i/gainBrown_0/inst/arg/CLK
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.125     2.190    
    DSP48_X1Y16          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -0.001     2.189    system_i/gainBrown_0/inst/arg
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[3].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gainBrown_0/inst/arg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.223ns (13.181%)  route 1.469ns (86.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X21Y40         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  system_i/axi_cfg_register_0/inst/WORDS[3].BITS[8].FDRE_inst/Q
                         net (fo=2, routed)           0.628     1.656    system_i/axi_cfg_register_0/inst/cfg_data[104]
    SLICE_X21Y68         LUT1 (Prop_lut1_I0_O)        0.095     1.751 r  system_i/axi_cfg_register_0/inst/cfg_data[104]_hold_fix/O
                         net (fo=1, routed)           0.840     2.591    system_i/gainBrown_0/inst/cfg_data[104]_hold_fix_1_alias
    DSP48_X1Y16          DSP48E1                                      r  system_i/gainBrown_0/inst/arg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.920     2.065    system_i/gainBrown_0/inst/clk_i
    DSP48_X1Y16          DSP48E1                                      r  system_i/gainBrown_0/inst/arg/CLK
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.125     2.190    
    DSP48_X1Y16          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                      0.004     2.194    system_i/gainBrown_0/inst/arg
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gainWhite_0/inst/output_sf_reg__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.223ns (12.489%)  route 1.563ns (87.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y33         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[5].FDRE_inst/Q
                         net (fo=2, routed)           0.660     1.683    system_i/axi_cfg_register_0/inst/cfg_data[133]
    SLICE_X23Y63         LUT1 (Prop_lut1_I0_O)        0.095     1.778 r  system_i/axi_cfg_register_0/inst/cfg_data[133]_hold_fix/O
                         net (fo=2, routed)           0.903     2.681    system_i/gainWhite_0/inst/cfg_data[133]_hold_fix_1_alias
    DSP48_X1Y13          DSP48E1                                      r  system_i/gainWhite_0/inst/output_sf_reg__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.914     2.059    system_i/gainWhite_0/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/gainWhite_0/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.020     2.204    system_i/gainWhite_0/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gainWhite_0/inst/output_sf_reg__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.226ns (12.662%)  route 1.559ns (87.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y33         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.803     1.826    system_i/axi_cfg_register_0/inst/cfg_data[134]
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.098     1.924 r  system_i/axi_cfg_register_0/inst/cfg_data[134]_hold_fix/O
                         net (fo=2, routed)           0.756     2.680    system_i/gainWhite_0/inst/cfg_data[134]_hold_fix_1_alias
    DSP48_X1Y13          DSP48E1                                      r  system_i/gainWhite_0/inst/output_sf_reg__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.914     2.059    system_i/gainWhite_0/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/gainWhite_0/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.009     2.193    system_i/gainWhite_0/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gainWhite_0/inst/arg__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.223ns (12.489%)  route 1.563ns (87.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y33         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[5].FDRE_inst/Q
                         net (fo=2, routed)           0.660     1.683    system_i/axi_cfg_register_0/inst/cfg_data[133]
    SLICE_X23Y63         LUT1 (Prop_lut1_I0_O)        0.095     1.778 r  system_i/axi_cfg_register_0/inst/cfg_data[133]_hold_fix/O
                         net (fo=2, routed)           0.903     2.681    system_i/gainWhite_0/inst/cfg_data[133]_hold_fix_1_alias
    DSP48_X1Y12          DSP48E1                                      r  system_i/gainWhite_0/inst/arg__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.912     2.057    system_i/gainWhite_0/inst/clk_i
    DSP48_X1Y12          DSP48E1                                      r  system_i/gainWhite_0/inst/arg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.004     2.186    system_i/gainWhite_0/inst/arg__0
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gainWhite_0/inst/arg__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.226ns (12.662%)  route 1.559ns (87.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y33         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.803     1.826    system_i/axi_cfg_register_0/inst/cfg_data[134]
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.098     1.924 r  system_i/axi_cfg_register_0/inst/cfg_data[134]_hold_fix/O
                         net (fo=2, routed)           0.756     2.680    system_i/gainWhite_0/inst/cfg_data[134]_hold_fix_1_alias
    DSP48_X1Y12          DSP48E1                                      r  system_i/gainWhite_0/inst/arg__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.912     2.057    system_i/gainWhite_0/inst/clk_i
    DSP48_X1Y12          DSP48E1                                      r  system_i/gainWhite_0/inst/arg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                     -0.007     2.175    system_i/gainWhite_0/inst/arg__0
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gainWhite_0/inst/output_sf_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.245ns (13.503%)  route 1.569ns (86.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X20Y40         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/Q
                         net (fo=2, routed)           0.652     1.700    system_i/axi_cfg_register_0/inst/cfg_data[159]
    SLICE_X21Y68         LUT1 (Prop_lut1_I0_O)        0.097     1.797 r  system_i/axi_cfg_register_0/inst/cfg_data[159]_hold_fix/O
                         net (fo=8, routed)           0.917     2.714    system_i/gainWhite_0/inst/cfg_data[159]_hold_fix_1_alias
    DSP48_X1Y15          DSP48E1                                      r  system_i/gainWhite_0/inst/output_sf_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.919     2.064    system_i/gainWhite_0/inst/clk_i
    DSP48_X1Y15          DSP48E1                                      r  system_i/gainWhite_0/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.125     2.189    
    DSP48_X1Y15          DSP48E1 (Hold_dsp48e1_CLK_B[16])
                                                      0.015     2.204    system_i/gainWhite_0/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gainWhite_0/inst/output_sf_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.245ns (13.503%)  route 1.569ns (86.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X20Y40         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/Q
                         net (fo=2, routed)           0.652     1.700    system_i/axi_cfg_register_0/inst/cfg_data[159]
    SLICE_X21Y68         LUT1 (Prop_lut1_I0_O)        0.097     1.797 r  system_i/axi_cfg_register_0/inst/cfg_data[159]_hold_fix/O
                         net (fo=8, routed)           0.917     2.714    system_i/gainWhite_0/inst/cfg_data[159]_hold_fix_1_alias
    DSP48_X1Y15          DSP48E1                                      r  system_i/gainWhite_0/inst/output_sf_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.919     2.064    system_i/gainWhite_0/inst/clk_i
    DSP48_X1Y15          DSP48E1                                      r  system_i/gainWhite_0/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.125     2.189    
    DSP48_X1Y15          DSP48E1 (Hold_dsp48e1_CLK_B[17])
                                                      0.015     2.204    system_i/gainWhite_0/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gainWhite_0/inst/arg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.245ns (13.503%)  route 1.569ns (86.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X20Y40         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/Q
                         net (fo=2, routed)           0.652     1.700    system_i/axi_cfg_register_0/inst/cfg_data[159]
    SLICE_X21Y68         LUT1 (Prop_lut1_I0_O)        0.097     1.797 r  system_i/axi_cfg_register_0/inst/cfg_data[159]_hold_fix/O
                         net (fo=8, routed)           0.917     2.714    system_i/gainWhite_0/inst/cfg_data[159]_hold_fix_1_alias
    DSP48_X1Y14          DSP48E1                                      r  system_i/gainWhite_0/inst/arg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.916     2.061    system_i/gainWhite_0/inst/clk_i
    DSP48_X1Y14          DSP48E1                                      r  system_i/gainWhite_0/inst/arg/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y14          DSP48E1 (Hold_dsp48e1_CLK_B[16])
                                                      0.015     2.201    system_i/gainWhite_0/inst/arg
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gainWhite_0/inst/arg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.245ns (13.503%)  route 1.569ns (86.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X20Y40         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  system_i/axi_cfg_register_0/inst/WORDS[4].BITS[31].FDRE_inst/Q
                         net (fo=2, routed)           0.652     1.700    system_i/axi_cfg_register_0/inst/cfg_data[159]
    SLICE_X21Y68         LUT1 (Prop_lut1_I0_O)        0.097     1.797 r  system_i/axi_cfg_register_0/inst/cfg_data[159]_hold_fix/O
                         net (fo=8, routed)           0.917     2.714    system_i/gainWhite_0/inst/cfg_data[159]_hold_fix_1_alias
    DSP48_X1Y14          DSP48E1                                      r  system_i/gainWhite_0/inst/arg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2550, routed)        0.916     2.061    system_i/gainWhite_0/inst/clk_i
    DSP48_X1Y14          DSP48E1                                      r  system_i/gainWhite_0/inst/arg/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y14          DSP48E1 (Hold_dsp48e1_CLK_B[17])
                                                      0.015     2.201    system_i/gainWhite_0/inst/arg
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.513    





