// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgRB_dout,
        imgRB_num_data_valid,
        imgRB_fifo_cap,
        imgRB_empty_n,
        imgRB_read,
        imgRgb_din,
        imgRgb_num_data_valid,
        imgRgb_fifo_cap,
        imgRgb_full_n,
        imgRgb_write,
        p_0_0_01183_217521782_lcssa1818_i,
        p_0_0_01184_217501780_lcssa1816_i,
        p_0_0_01185_217481778_lcssa1814_i,
        p_0_2_0_0_011511775_lcssa1812_i,
        p_0_1_0_0_011501773_lcssa1810_i,
        p_0_0_0_0_011491771_lcssa1808_i,
        p_0_0_0116117581770_lcssa1806_i,
        p_0_0_0116217561768_lcssa1804_i,
        p_0_0_0116317541766_lcssa1802_i,
        p_0_2_0_0_011571682_lcssa1724_i,
        p_0_1_0_0_011561679_lcssa1722_i,
        p_0_0_0_0_011551676_lcssa1720_i,
        loopWidth_i,
        empty_52,
        xor_i,
        cmp203_i,
        empty,
        cmp59_i,
        p_0_0_01183_217521781_i_out,
        p_0_0_01183_217521781_i_out_ap_vld,
        p_0_0_01184_217501779_i_out,
        p_0_0_01184_217501779_i_out_ap_vld,
        p_0_0_01185_217481777_i_out,
        p_0_0_01185_217481777_i_out_ap_vld,
        right_2_i_out,
        right_2_i_out_ap_vld,
        right_1_i_out,
        right_1_i_out_ap_vld,
        right_i_out,
        right_i_out_ap_vld,
        p_0_0_0116117581769_i_out,
        p_0_0_0116117581769_i_out_ap_vld,
        p_0_0_0116217561767_i_out,
        p_0_0_0116217561767_i_out_ap_vld,
        p_0_0_0116317541765_i_out,
        p_0_0_0116317541765_i_out_ap_vld,
        p_0_2_0_0_011571684_i_out,
        p_0_2_0_0_011571684_i_out_ap_vld,
        p_0_1_0_0_011561681_i_out,
        p_0_1_0_0_011561681_i_out_ap_vld,
        p_0_0_0_0_011551678_i_out,
        p_0_0_0_0_011551678_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] imgRB_dout;
input  [2:0] imgRB_num_data_valid;
input  [2:0] imgRB_fifo_cap;
input   imgRB_empty_n;
output   imgRB_read;
output  [23:0] imgRgb_din;
input  [2:0] imgRgb_num_data_valid;
input  [2:0] imgRgb_fifo_cap;
input   imgRgb_full_n;
output   imgRgb_write;
input  [7:0] p_0_0_01183_217521782_lcssa1818_i;
input  [7:0] p_0_0_01184_217501780_lcssa1816_i;
input  [7:0] p_0_0_01185_217481778_lcssa1814_i;
input  [7:0] p_0_2_0_0_011511775_lcssa1812_i;
input  [7:0] p_0_1_0_0_011501773_lcssa1810_i;
input  [7:0] p_0_0_0_0_011491771_lcssa1808_i;
input  [7:0] p_0_0_0116117581770_lcssa1806_i;
input  [7:0] p_0_0_0116217561768_lcssa1804_i;
input  [7:0] p_0_0_0116317541766_lcssa1802_i;
input  [7:0] p_0_2_0_0_011571682_lcssa1724_i;
input  [7:0] p_0_1_0_0_011561679_lcssa1722_i;
input  [7:0] p_0_0_0_0_011551676_lcssa1720_i;
input  [11:0] loopWidth_i;
input  [0:0] empty_52;
input  [14:0] xor_i;
input  [0:0] cmp203_i;
input  [11:0] empty;
input  [0:0] cmp59_i;
output  [7:0] p_0_0_01183_217521781_i_out;
output   p_0_0_01183_217521781_i_out_ap_vld;
output  [7:0] p_0_0_01184_217501779_i_out;
output   p_0_0_01184_217501779_i_out_ap_vld;
output  [7:0] p_0_0_01185_217481777_i_out;
output   p_0_0_01185_217481777_i_out_ap_vld;
output  [7:0] right_2_i_out;
output   right_2_i_out_ap_vld;
output  [7:0] right_1_i_out;
output   right_1_i_out_ap_vld;
output  [7:0] right_i_out;
output   right_i_out_ap_vld;
output  [7:0] p_0_0_0116117581769_i_out;
output   p_0_0_0116117581769_i_out_ap_vld;
output  [7:0] p_0_0_0116217561767_i_out;
output   p_0_0_0116217561767_i_out_ap_vld;
output  [7:0] p_0_0_0116317541765_i_out;
output   p_0_0_0116317541765_i_out_ap_vld;
output  [7:0] p_0_2_0_0_011571684_i_out;
output   p_0_2_0_0_011571684_i_out_ap_vld;
output  [7:0] p_0_1_0_0_011561681_i_out;
output   p_0_1_0_0_011561681_i_out_ap_vld;
output  [7:0] p_0_0_0_0_011551678_i_out;
output   p_0_0_0_0_011551678_i_out_ap_vld;

reg ap_idle;
reg p_0_0_01183_217521781_i_out_ap_vld;
reg p_0_0_01184_217501779_i_out_ap_vld;
reg p_0_0_01185_217481777_i_out_ap_vld;
reg right_2_i_out_ap_vld;
reg right_1_i_out_ap_vld;
reg right_i_out_ap_vld;
reg p_0_0_0116117581769_i_out_ap_vld;
reg p_0_0_0116217561767_i_out_ap_vld;
reg p_0_0_0116317541765_i_out_ap_vld;
reg p_0_2_0_0_011571684_i_out_ap_vld;
reg p_0_1_0_0_011561681_i_out_ap_vld;
reg p_0_0_0_0_011551678_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln881_reg_1925;
reg   [0:0] icmp_ln891_reg_1929;
wire   [0:0] cmp59_i_read_reg_1914;
reg    ap_predicate_op83_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] and_ln1052_reg_1968;
reg   [0:0] and_ln1052_reg_1968_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln881_fu_577_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgRB_blk_n;
wire    ap_block_pp0_stage0;
reg    imgRgb_blk_n;
reg   [7:0] pix_8_reg_398;
reg   [7:0] pix_8_reg_398_pp0_iter3_reg;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] pix_8_reg_398_pp0_iter4_reg;
reg   [7:0] pix_7_reg_408;
reg   [7:0] pix_7_reg_408_pp0_iter3_reg;
reg   [7:0] pix_7_reg_408_pp0_iter4_reg;
reg   [7:0] pix_reg_418;
reg   [7:0] pix_reg_418_pp0_iter3_reg;
reg   [7:0] pix_reg_418_pp0_iter4_reg;
reg   [0:0] icmp_ln881_reg_1925_pp0_iter1_reg;
reg   [0:0] icmp_ln881_reg_1925_pp0_iter2_reg;
reg   [0:0] icmp_ln881_reg_1925_pp0_iter3_reg;
wire   [0:0] icmp_ln891_fu_599_p2;
reg   [0:0] icmp_ln891_reg_1929_pp0_iter1_reg;
reg   [11:0] lineBuffer_addr_reg_1933;
reg   [11:0] lineBuffer_2_addr_reg_1939;
reg   [11:0] lineBuffer_2_addr_reg_1939_pp0_iter1_reg;
wire   [0:0] cmp161_i_fu_605_p2;
reg   [0:0] cmp161_i_reg_1945;
reg   [0:0] cmp161_i_reg_1945_pp0_iter1_reg;
wire   [0:0] icmp_ln1014_fu_627_p2;
reg   [0:0] icmp_ln1014_reg_1961;
reg   [0:0] icmp_ln1014_reg_1961_pp0_iter1_reg;
reg   [0:0] icmp_ln1014_reg_1961_pp0_iter2_reg;
reg   [0:0] icmp_ln1014_reg_1961_pp0_iter3_reg;
reg   [0:0] icmp_ln1014_reg_1961_pp0_iter4_reg;
wire   [0:0] and_ln1052_fu_639_p2;
reg   [0:0] and_ln1052_reg_1968_pp0_iter1_reg;
reg   [0:0] and_ln1052_reg_1968_pp0_iter2_reg;
reg   [0:0] and_ln1052_reg_1968_pp0_iter3_reg;
wire   [7:0] trunc_ln902_fu_650_p1;
reg   [7:0] trunc_ln902_reg_1972;
reg   [7:0] tmp_i1_reg_1981;
reg   [7:0] tmp_1_i2_reg_1990;
wire   [7:0] trunc_ln913_fu_674_p1;
reg   [7:0] p_0_0_0116317541765_i_load_reg_2014;
reg   [7:0] p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg;
reg   [7:0] p_0_0_0116217561767_i_load_reg_2020;
reg   [7:0] p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg;
reg   [7:0] p_0_0_0116117581769_i_load_reg_2026;
reg   [7:0] p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg;
reg   [7:0] right_3_reg_2032;
reg   [7:0] right_3_reg_2032_pp0_iter3_reg;
reg   [7:0] right_4_reg_2037;
reg   [7:0] right_4_reg_2037_pp0_iter3_reg;
reg   [7:0] right_5_reg_2042;
reg   [7:0] right_5_reg_2042_pp0_iter3_reg;
reg   [7:0] p_0_0_01185_217481777_i_load_reg_2047;
reg   [7:0] p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg;
reg   [7:0] p_0_0_01184_217501779_i_load_reg_2053;
reg   [7:0] p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg;
reg   [7:0] p_0_0_01183_217521781_i_load_reg_2059;
reg   [7:0] p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg;
reg   [7:0] p_0_0_0_0_011551678_i_load_reg_2065;
reg   [7:0] p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg;
reg   [7:0] p_0_1_0_0_011561681_i_load_reg_2071;
reg   [7:0] p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg;
reg   [7:0] p_0_2_0_0_011571684_i_load_reg_2077;
reg   [7:0] p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg;
wire   [7:0] select_ln957_3_fu_782_p3;
wire   [7:0] select_ln957_4_fu_788_p3;
wire   [7:0] select_ln957_5_fu_794_p3;
wire   [7:0] select_ln957_6_fu_800_p3;
wire   [7:0] select_ln957_7_fu_807_p3;
wire   [7:0] select_ln957_8_fu_814_p3;
wire   [7:0] select_ln957_9_fu_821_p3;
wire   [7:0] select_ln957_10_fu_828_p3;
wire   [7:0] select_ln957_11_fu_835_p3;
wire   [8:0] sub_ln1027_fu_1105_p2;
reg   [8:0] sub_ln1027_reg_2128;
wire   [7:0] trunc_ln61_7_fu_1111_p1;
reg   [7:0] trunc_ln61_7_reg_2133;
wire   [7:0] sub_ln61_7_fu_1115_p2;
reg   [7:0] sub_ln61_7_reg_2138;
wire   [8:0] sub_ln1028_fu_1129_p2;
reg   [8:0] sub_ln1028_reg_2143;
wire   [7:0] trunc_ln61_8_fu_1135_p1;
reg   [7:0] trunc_ln61_8_reg_2148;
wire   [7:0] sub_ln61_8_fu_1139_p2;
reg   [7:0] sub_ln61_8_reg_2153;
wire   [8:0] add_ln1030_fu_1153_p2;
reg   [8:0] add_ln1030_reg_2158;
wire   [8:0] add_ln1030_2_fu_1167_p2;
reg   [8:0] add_ln1030_2_reg_2163;
wire   [9:0] add_ln1033_fu_1193_p2;
reg   [9:0] add_ln1033_reg_2168;
wire   [9:0] add_ln1034_fu_1219_p2;
reg   [9:0] add_ln1034_reg_2175;
wire   [9:0] add_ln1039_fu_1245_p2;
reg   [9:0] add_ln1039_reg_2182;
reg   [8:0] trunc_ln1039_2_i_reg_2188;
wire   [9:0] add_ln1040_fu_1287_p2;
reg   [9:0] add_ln1040_reg_2193;
reg   [8:0] trunc_ln1040_2_i_reg_2199;
wire   [11:0] r_2_fu_1595_p2;
reg   [11:0] r_2_reg_2204;
wire   [11:0] b_2_fu_1613_p2;
reg   [11:0] b_2_reg_2209;
reg   [0:0] tmp_22_reg_2215;
reg   [3:0] tmp_23_reg_2221;
reg   [3:0] tmp_25_reg_2226;
reg    ap_condition_exit_pp0_iter2_stage0;
wire   [11:0] lineBuffer_2_address0;
wire   [11:0] lineBuffer_2_address1;
wire   [23:0] lineBuffer_2_q1;
wire   [11:0] lineBuffer_address0;
wire   [11:0] lineBuffer_address1;
wire   [23:0] lineBuffer_q1;
wire   [7:0] ap_phi_reg_pp0_iter0_p_0_0_01183_21752_ph_i_reg_371;
reg   [7:0] ap_phi_reg_pp0_iter1_p_0_0_01183_21752_ph_i_reg_371;
reg   [7:0] ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371;
wire   [7:0] ap_phi_reg_pp0_iter0_p_0_0_01184_21750_ph_i_reg_380;
reg   [7:0] ap_phi_reg_pp0_iter1_p_0_0_01184_21750_ph_i_reg_380;
reg   [7:0] ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380;
wire   [7:0] ap_phi_reg_pp0_iter0_p_0_0_01185_21748_ph_i_reg_389;
reg   [7:0] ap_phi_reg_pp0_iter1_p_0_0_01185_21748_ph_i_reg_389;
reg   [7:0] ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389;
reg   [7:0] ap_phi_mux_pix_8_phi_fu_401_p4;
wire   [7:0] select_ln957_2_fu_775_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pix_8_reg_398;
reg   [7:0] ap_phi_mux_pix_7_phi_fu_411_p4;
wire   [7:0] select_ln957_1_fu_768_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pix_7_reg_408;
reg   [7:0] ap_phi_mux_pix_phi_fu_421_p4;
wire   [7:0] select_ln957_fu_761_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pix_reg_418;
wire   [7:0] ap_phi_reg_pp0_iter0_down_2_reg_428;
reg   [7:0] ap_phi_reg_pp0_iter1_down_2_reg_428;
reg   [7:0] ap_phi_reg_pp0_iter2_down_2_reg_428;
reg   [7:0] ap_phi_reg_pp0_iter3_down_2_reg_428;
wire   [7:0] ap_phi_reg_pp0_iter0_down_1_reg_437;
reg   [7:0] ap_phi_reg_pp0_iter1_down_1_reg_437;
reg   [7:0] ap_phi_reg_pp0_iter2_down_1_reg_437;
reg   [7:0] ap_phi_reg_pp0_iter3_down_1_reg_437;
wire   [7:0] ap_phi_reg_pp0_iter0_down_reg_446;
reg   [7:0] ap_phi_reg_pp0_iter1_down_reg_446;
reg   [7:0] ap_phi_reg_pp0_iter2_down_reg_446;
reg   [7:0] ap_phi_reg_pp0_iter3_down_reg_446;
wire   [7:0] ap_phi_reg_pp0_iter0_left_2_reg_455;
reg   [7:0] ap_phi_reg_pp0_iter1_left_2_reg_455;
reg   [7:0] ap_phi_reg_pp0_iter2_left_2_reg_455;
reg   [7:0] ap_phi_reg_pp0_iter3_left_2_reg_455;
wire   [7:0] ap_phi_reg_pp0_iter0_left_1_reg_464;
reg   [7:0] ap_phi_reg_pp0_iter1_left_1_reg_464;
reg   [7:0] ap_phi_reg_pp0_iter2_left_1_reg_464;
reg   [7:0] ap_phi_reg_pp0_iter3_left_1_reg_464;
wire   [7:0] ap_phi_reg_pp0_iter0_left_reg_473;
reg   [7:0] ap_phi_reg_pp0_iter1_left_reg_473;
reg   [7:0] ap_phi_reg_pp0_iter2_left_reg_473;
reg   [7:0] ap_phi_reg_pp0_iter3_left_reg_473;
wire   [7:0] ap_phi_reg_pp0_iter0_up_2_reg_482;
reg   [7:0] ap_phi_reg_pp0_iter1_up_2_reg_482;
reg   [7:0] ap_phi_reg_pp0_iter2_up_2_reg_482;
reg   [7:0] ap_phi_reg_pp0_iter3_up_2_reg_482;
wire   [7:0] ap_phi_reg_pp0_iter0_up_1_reg_491;
reg   [7:0] ap_phi_reg_pp0_iter1_up_1_reg_491;
reg   [7:0] ap_phi_reg_pp0_iter2_up_1_reg_491;
reg   [7:0] ap_phi_reg_pp0_iter3_up_1_reg_491;
wire   [7:0] ap_phi_reg_pp0_iter0_up_reg_500;
reg   [7:0] ap_phi_reg_pp0_iter1_up_reg_500;
reg   [7:0] ap_phi_reg_pp0_iter2_up_reg_500;
reg   [7:0] ap_phi_reg_pp0_iter3_up_reg_500;
wire   [63:0] zext_ln881_fu_593_p1;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [11:0] x_fu_156;
wire   [11:0] x_8_fu_583_p2;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_z;
reg   [7:0] p_0_0_0116317541765_i_fu_160;
wire   [7:0] trunc_ln902_1_fu_737_p1;
reg   [7:0] p_0_0_0116217561767_i_fu_164;
wire   [7:0] tmp_3_i3_fu_741_p4;
reg   [7:0] p_0_0_0116117581769_i_fu_168;
wire   [7:0] tmp_4_i4_fu_751_p4;
reg   [7:0] right_fu_172;
reg   [7:0] right_1_fu_176;
reg   [7:0] right_2_fu_180;
reg   [7:0] p_0_0_01185_217481777_i_fu_184;
reg   [7:0] p_0_0_01184_217501779_i_fu_188;
reg   [7:0] p_0_0_01183_217521781_i_fu_192;
reg   [7:0] p_0_0_0_0_011551678_i_fu_196;
reg   [7:0] p_0_1_0_0_011561681_i_fu_200;
reg   [7:0] p_0_2_0_0_011571684_i_fu_204;
reg    imgRB_read_local;
wire   [23:0] or_ln1054_3_i_fu_1749_p4;
reg    ap_block_pp0_stage0_01001;
reg    imgRgb_write_local;
reg    lineBuffer_ce1_local;
reg    lineBuffer_we0_local;
reg    lineBuffer_ce0_local;
reg    lineBuffer_2_ce1_local;
reg    lineBuffer_2_we0_local;
wire   [23:0] LineBufVal_4_fu_860_p4;
reg    lineBuffer_2_ce0_local;
wire   [0:0] trunc_ln881_fu_589_p1;
wire   [0:0] xor_ln1014_fu_611_p2;
wire   [0:0] xor_ln1014_1_fu_617_p2;
wire   [14:0] zext_ln1014_fu_623_p1;
wire   [0:0] icmp_ln1052_fu_633_p2;
wire   [7:0] PixBufVal_4_fu_842_p3;
wire   [7:0] PixBufVal_3_fu_848_p3;
wire   [7:0] PixBufVal_fu_854_p3;
wire   [8:0] zext_ln1023_fu_937_p1;
wire   [8:0] zext_ln1023_1_fu_941_p1;
wire   [8:0] sub_ln1023_fu_945_p2;
wire   [7:0] trunc_ln61_fu_951_p1;
wire   [0:0] tmp_12_fu_961_p3;
wire   [7:0] sub_ln61_fu_955_p2;
wire   [8:0] zext_ln1024_fu_977_p1;
wire   [8:0] zext_ln1024_1_fu_981_p1;
wire   [8:0] sub_ln1024_fu_985_p2;
wire   [7:0] trunc_ln61_4_fu_991_p1;
wire   [0:0] tmp_13_fu_1001_p3;
wire   [7:0] sub_ln61_4_fu_995_p2;
wire   [8:0] zext_ln1025_fu_1017_p1;
wire   [8:0] zext_ln1025_1_fu_1021_p1;
wire   [8:0] sub_ln1025_fu_1025_p2;
wire   [7:0] trunc_ln61_5_fu_1031_p1;
wire   [0:0] tmp_14_fu_1041_p3;
wire   [7:0] sub_ln61_5_fu_1035_p2;
wire   [8:0] zext_ln1026_fu_1057_p1;
wire   [8:0] zext_ln1026_1_fu_1061_p1;
wire   [8:0] sub_ln1026_fu_1065_p2;
wire   [7:0] trunc_ln61_6_fu_1071_p1;
wire   [0:0] tmp_15_fu_1081_p3;
wire   [7:0] sub_ln61_6_fu_1075_p2;
wire   [8:0] zext_ln1027_fu_1097_p1;
wire   [8:0] zext_ln1027_1_fu_1101_p1;
wire   [8:0] zext_ln1028_fu_1121_p1;
wire   [8:0] zext_ln1028_1_fu_1125_p1;
wire   [7:0] DRh_fu_969_p3;
wire   [7:0] DGh_fu_1049_p3;
wire   [8:0] zext_ln1030_fu_1145_p1;
wire   [8:0] zext_ln1030_1_fu_1149_p1;
wire   [7:0] DRv_fu_1009_p3;
wire   [7:0] DGv_fu_1089_p3;
wire   [8:0] zext_ln1030_4_fu_1159_p1;
wire   [8:0] zext_ln1030_5_fu_1163_p1;
wire   [8:0] sub_ln1033_fu_1173_p2;
wire   [8:0] sub_ln1033_1_fu_1179_p2;
wire  signed [9:0] sext_ln1033_fu_1185_p1;
wire  signed [9:0] sext_ln1033_1_fu_1189_p1;
wire   [8:0] sub_ln1034_fu_1199_p2;
wire   [8:0] sub_ln1034_1_fu_1205_p2;
wire  signed [9:0] sext_ln1034_fu_1211_p1;
wire  signed [9:0] sext_ln1034_1_fu_1215_p1;
wire   [8:0] sub_ln1039_fu_1225_p2;
wire   [8:0] sub_ln1039_1_fu_1231_p2;
wire  signed [9:0] sext_ln1039_fu_1237_p1;
wire  signed [9:0] sext_ln1039_1_fu_1241_p1;
wire   [9:0] sub_ln1039_2_fu_1251_p2;
wire   [8:0] sub_ln1040_fu_1267_p2;
wire   [8:0] sub_ln1040_1_fu_1273_p2;
wire  signed [9:0] sext_ln1040_fu_1279_p1;
wire  signed [9:0] sext_ln1040_1_fu_1283_p1;
wire   [9:0] sub_ln1040_2_fu_1293_p2;
wire   [0:0] tmp_16_fu_1309_p3;
wire   [0:0] tmp_17_fu_1322_p3;
wire   [7:0] DBh_fu_1316_p3;
wire   [9:0] zext_ln1030_2_fu_1335_p1;
wire   [9:0] zext_ln1030_3_fu_1338_p1;
wire   [7:0] DBv_fu_1329_p3;
wire   [9:0] zext_ln1030_6_fu_1348_p1;
wire   [9:0] zext_ln1030_7_fu_1351_p1;
wire   [9:0] add_ln1030_1_fu_1342_p2;
wire   [9:0] add_ln1030_3_fu_1355_p2;
wire   [9:0] sub_ln1033_2_fu_1374_p2;
wire   [8:0] trunc_ln1033_2_i_fu_1379_p4;
wire  signed [9:0] sext_ln1033_2_fu_1389_p1;
wire   [10:0] zext_ln1033_fu_1393_p1;
wire   [8:0] trunc_ln1033_1_i_fu_1403_p4;
wire  signed [9:0] sext_ln1033_3_fu_1412_p1;
wire   [0:0] tmp_18_fu_1367_p3;
wire   [10:0] sub_ln1033_3_fu_1397_p2;
wire   [10:0] zext_ln1033_1_fu_1416_p1;
wire   [9:0] sub_ln1034_2_fu_1439_p2;
wire   [8:0] trunc_ln1034_2_i_fu_1444_p4;
wire  signed [9:0] sext_ln1034_2_fu_1454_p1;
wire   [10:0] zext_ln1034_fu_1458_p1;
wire   [8:0] trunc_ln1034_1_i_fu_1468_p4;
wire  signed [9:0] sext_ln1034_3_fu_1477_p1;
wire   [0:0] tmp_19_fu_1432_p3;
wire   [10:0] sub_ln1034_3_fu_1462_p2;
wire   [10:0] zext_ln1034_1_fu_1481_p1;
wire  signed [9:0] sext_ln1039_2_fu_1500_p1;
wire   [10:0] zext_ln1039_fu_1503_p1;
wire   [8:0] trunc_ln1039_1_i_fu_1513_p4;
wire  signed [9:0] sext_ln1039_3_fu_1522_p1;
wire   [0:0] tmp_20_fu_1493_p3;
wire   [10:0] sub_ln1039_3_fu_1507_p2;
wire   [10:0] zext_ln1039_1_fu_1526_p1;
wire  signed [9:0] sext_ln1040_2_fu_1545_p1;
wire   [10:0] zext_ln1040_fu_1548_p1;
wire   [8:0] trunc_ln1040_1_i_fu_1558_p4;
wire  signed [9:0] sext_ln1040_3_fu_1567_p1;
wire   [0:0] tmp_21_fu_1538_p3;
wire   [10:0] sub_ln1040_3_fu_1552_p2;
wire   [10:0] zext_ln1040_1_fu_1571_p1;
wire   [0:0] icmp_ln1030_fu_1361_p2;
wire   [10:0] select_ln1033_fu_1420_p3;
wire   [10:0] select_ln1039_fu_1530_p3;
wire   [10:0] r_2_v_v_i_fu_1583_p3;
wire   [11:0] zext_ln1033_2_fu_1428_p1;
wire  signed [11:0] r_2_v_i_fu_1591_p1;
wire   [10:0] select_ln1034_fu_1485_p3;
wire   [10:0] select_ln1040_fu_1575_p3;
wire   [10:0] b_2_v_v_i_fu_1601_p3;
wire  signed [11:0] b_2_v_i_fu_1609_p1;
wire   [0:0] xor_ln1042_fu_1658_p2;
wire   [0:0] icmp_ln1042_fu_1653_p2;
wire   [0:0] or_ln1042_fu_1671_p2;
wire   [7:0] select_ln1042_fu_1663_p3;
wire   [7:0] trunc_ln1008_1_fu_1650_p1;
wire   [0:0] icmp_ln1043_fu_1691_p2;
wire   [7:0] trunc_ln1008_fu_1647_p1;
wire   [7:0] r_3_fu_1676_p3;
wire   [0:0] tmp_24_fu_1684_p3;
wire   [0:0] xor_ln1014_2_fu_1711_p2;
wire   [0:0] and_ln1043_fu_1716_p2;
wire   [7:0] b_3_fu_1729_p6;
wire   [7:0] b_3_fu_1729_p7;
wire   [1:0] b_3_fu_1729_p8;
wire   [7:0] r_4_fu_1704_p3;
wire   [7:0] b_3_fu_1729_p9;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op66_load_state1;
reg    ap_enable_operation_66;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op77_load_state2;
reg    ap_enable_operation_77;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op87_store_state2;
reg    ap_enable_operation_87;
reg    ap_predicate_op81_load_state2;
reg    ap_enable_operation_81;
reg    ap_predicate_op105_load_state3;
reg    ap_enable_operation_105;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op128_store_state3;
reg    ap_enable_operation_128;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_57;
reg    ap_condition_427;
reg    ap_condition_424;
reg    ap_condition_1376;
wire  signed [1:0] b_3_fu_1729_p1;
wire   [1:0] b_3_fu_1729_p3;
wire   [1:0] b_3_fu_1729_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 x_fu_156 = 12'd0;
#0 p_0_0_0116317541765_i_fu_160 = 8'd0;
#0 p_0_0_0116217561767_i_fu_164 = 8'd0;
#0 p_0_0_0116117581769_i_fu_168 = 8'd0;
#0 right_fu_172 = 8'd0;
#0 right_1_fu_176 = 8'd0;
#0 right_2_fu_180 = 8'd0;
#0 p_0_0_01185_217481777_i_fu_184 = 8'd0;
#0 p_0_0_01184_217501779_i_fu_188 = 8'd0;
#0 p_0_0_01183_217521781_i_fu_192 = 8'd0;
#0 p_0_0_0_0_011551678_i_fu_196 = 8'd0;
#0 p_0_1_0_0_011561681_i_fu_200 = 8'd0;
#0 p_0_2_0_0_011571684_i_fu_204 = 8'd0;
#0 ap_done_reg = 1'b0;
end

kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3841 ),
    .AddressWidth( 12 ))
lineBuffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lineBuffer_2_address0),
    .ce0(lineBuffer_2_ce0_local),
    .we0(lineBuffer_2_we0_local),
    .d0(LineBufVal_4_fu_860_p4),
    .address1(lineBuffer_2_address1),
    .ce1(lineBuffer_2_ce1_local),
    .q1(lineBuffer_2_q1)
);

kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3841 ),
    .AddressWidth( 12 ))
lineBuffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lineBuffer_address0),
    .ce0(lineBuffer_ce0_local),
    .we0(lineBuffer_we0_local),
    .d0(imgRB_dout),
    .address1(lineBuffer_address1),
    .ce1(lineBuffer_ce1_local),
    .q1(lineBuffer_q1)
);

(* dissolve_hierarchy = "yes" *) kria_starter_kit_v_demosaic_0_0_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U174(
    .din0(pix_8_reg_398_pp0_iter4_reg),
    .din1(8'd0),
    .din2(b_3_fu_1729_p6),
    .def(b_3_fu_1729_p7),
    .sel(b_3_fu_1729_p8),
    .dout(b_3_fu_1729_p9)
);

kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_424)) begin
        if ((1'b1 == ap_condition_427)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371 <= {{lineBuffer_q1[23:16]}};
        end else if ((1'b1 == ap_condition_57)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371 <= {{imgRB_dout[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371 <= ap_phi_reg_pp0_iter1_p_0_0_01183_21752_ph_i_reg_371;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_424)) begin
        if ((1'b1 == ap_condition_427)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380 <= {{lineBuffer_q1[15:8]}};
        end else if ((1'b1 == ap_condition_57)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380 <= {{imgRB_dout[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380 <= ap_phi_reg_pp0_iter1_p_0_0_01184_21750_ph_i_reg_380;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_424)) begin
        if ((1'b1 == ap_condition_427)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389 <= trunc_ln902_fu_650_p1;
        end else if ((1'b1 == ap_condition_57)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389 <= trunc_ln913_fu_674_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389 <= ap_phi_reg_pp0_iter1_p_0_0_01185_21748_ph_i_reg_389;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_down_1_reg_437 <= p_0_0_01184_217501779_i_fu_188;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_down_1_reg_437 <= select_ln957_10_fu_828_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_down_1_reg_437 <= ap_phi_reg_pp0_iter2_down_1_reg_437;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_down_2_reg_428 <= p_0_0_01183_217521781_i_fu_192;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_down_2_reg_428 <= select_ln957_9_fu_821_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_down_2_reg_428 <= ap_phi_reg_pp0_iter2_down_2_reg_428;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_down_reg_446 <= p_0_0_01185_217481777_i_fu_184;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_down_reg_446 <= select_ln957_11_fu_835_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_down_reg_446 <= ap_phi_reg_pp0_iter2_down_reg_446;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_left_1_reg_464 <= p_0_1_0_0_011561681_i_fu_200;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_left_1_reg_464 <= select_ln957_4_fu_788_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_left_1_reg_464 <= ap_phi_reg_pp0_iter2_left_1_reg_464;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_left_2_reg_455 <= p_0_2_0_0_011571684_i_fu_204;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_left_2_reg_455 <= select_ln957_5_fu_794_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_left_2_reg_455 <= ap_phi_reg_pp0_iter2_left_2_reg_455;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_left_reg_473 <= p_0_0_0_0_011551678_i_fu_196;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_left_reg_473 <= select_ln957_3_fu_782_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_left_reg_473 <= ap_phi_reg_pp0_iter2_left_reg_473;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_up_1_reg_491 <= p_0_0_0116217561767_i_fu_164;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_up_1_reg_491 <= select_ln957_7_fu_807_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_up_1_reg_491 <= ap_phi_reg_pp0_iter2_up_1_reg_491;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_up_2_reg_482 <= p_0_0_0116117581769_i_fu_168;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_up_2_reg_482 <= select_ln957_6_fu_800_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_up_2_reg_482 <= ap_phi_reg_pp0_iter2_up_2_reg_482;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_up_reg_500 <= p_0_0_0116317541765_i_fu_160;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_up_reg_500 <= select_ln957_8_fu_814_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_up_reg_500 <= ap_phi_reg_pp0_iter2_up_reg_500;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0116117581769_i_fu_168 <= p_0_0_0116117581770_lcssa1806_i;
        end else if ((1'b1 == ap_condition_1376)) begin
            p_0_0_0116117581769_i_fu_168 <= {{lineBuffer_2_q1[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0116217561767_i_fu_164 <= p_0_0_0116217561768_lcssa1804_i;
        end else if ((1'b1 == ap_condition_1376)) begin
            p_0_0_0116217561767_i_fu_164 <= {{lineBuffer_2_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0116317541765_i_fu_160 <= p_0_0_0116317541766_lcssa1802_i;
        end else if ((1'b1 == ap_condition_1376)) begin
            p_0_0_0116317541765_i_fu_160 <= trunc_ln902_1_fu_737_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_01183_217521781_i_fu_192 <= p_0_0_01183_217521782_lcssa1818_i;
        end else if ((1'b1 == ap_condition_1376)) begin
            p_0_0_01183_217521781_i_fu_192 <= ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_01184_217501779_i_fu_188 <= p_0_0_01184_217501780_lcssa1816_i;
        end else if ((1'b1 == ap_condition_1376)) begin
            p_0_0_01184_217501779_i_fu_188 <= ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_01185_217481777_i_fu_184 <= p_0_0_01185_217481778_lcssa1814_i;
        end else if ((1'b1 == ap_condition_1376)) begin
            p_0_0_01185_217481777_i_fu_184 <= ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0_0_011551678_i_fu_196 <= p_0_0_0_0_011551676_lcssa1720_i;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            p_0_0_0_0_011551678_i_fu_196 <= ap_phi_mux_pix_phi_fu_421_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_1_0_0_011561681_i_fu_200 <= p_0_1_0_0_011561679_lcssa1722_i;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            p_0_1_0_0_011561681_i_fu_200 <= ap_phi_mux_pix_7_phi_fu_411_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_2_0_0_011571684_i_fu_204 <= p_0_2_0_0_011571682_lcssa1724_i;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            p_0_2_0_0_011571684_i_fu_204 <= ap_phi_mux_pix_8_phi_fu_401_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            pix_7_reg_408 <= right_1_fu_176;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            pix_7_reg_408 <= select_ln957_1_fu_768_p3;
        end else if (~(icmp_ln881_reg_1925_pp0_iter1_reg == 1'd1)) begin
            pix_7_reg_408 <= ap_phi_reg_pp0_iter2_pix_7_reg_408;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            pix_8_reg_398 <= right_2_fu_180;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            pix_8_reg_398 <= select_ln957_2_fu_775_p3;
        end else if (~(icmp_ln881_reg_1925_pp0_iter1_reg == 1'd1)) begin
            pix_8_reg_398 <= ap_phi_reg_pp0_iter2_pix_8_reg_398;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            pix_reg_418 <= right_fu_172;
        end else if (((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
            pix_reg_418 <= select_ln957_fu_761_p3;
        end else if (~(icmp_ln881_reg_1925_pp0_iter1_reg == 1'd1)) begin
            pix_reg_418 <= ap_phi_reg_pp0_iter2_pix_reg_418;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            right_1_fu_176 <= p_0_1_0_0_011501773_lcssa1810_i;
        end else if ((1'b1 == ap_condition_1376)) begin
            right_1_fu_176 <= tmp_i1_reg_1981;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            right_2_fu_180 <= p_0_2_0_0_011511775_lcssa1812_i;
        end else if ((1'b1 == ap_condition_1376)) begin
            right_2_fu_180 <= tmp_1_i2_reg_1990;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            right_fu_172 <= p_0_0_0_0_011491771_lcssa1808_i;
        end else if ((1'b1 == ap_condition_1376)) begin
            right_fu_172 <= trunc_ln902_reg_1972;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln881_fu_577_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            x_fu_156 <= x_8_fu_583_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_156 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1030_2_reg_2163 <= add_ln1030_2_fu_1167_p2;
        add_ln1030_reg_2158 <= add_ln1030_fu_1153_p2;
        add_ln1033_reg_2168 <= add_ln1033_fu_1193_p2;
        add_ln1034_reg_2175 <= add_ln1034_fu_1219_p2;
        add_ln1039_reg_2182 <= add_ln1039_fu_1245_p2;
        add_ln1040_reg_2193 <= add_ln1040_fu_1287_p2;
        and_ln1052_reg_1968_pp0_iter2_reg <= and_ln1052_reg_1968_pp0_iter1_reg;
        and_ln1052_reg_1968_pp0_iter3_reg <= and_ln1052_reg_1968_pp0_iter2_reg;
        and_ln1052_reg_1968_pp0_iter4_reg <= and_ln1052_reg_1968_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        b_2_reg_2209 <= b_2_fu_1613_p2;
        icmp_ln1014_reg_1961_pp0_iter2_reg <= icmp_ln1014_reg_1961_pp0_iter1_reg;
        icmp_ln1014_reg_1961_pp0_iter3_reg <= icmp_ln1014_reg_1961_pp0_iter2_reg;
        icmp_ln1014_reg_1961_pp0_iter4_reg <= icmp_ln1014_reg_1961_pp0_iter3_reg;
        icmp_ln881_reg_1925_pp0_iter2_reg <= icmp_ln881_reg_1925_pp0_iter1_reg;
        icmp_ln881_reg_1925_pp0_iter3_reg <= icmp_ln881_reg_1925_pp0_iter2_reg;
        p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg <= p_0_0_0116117581769_i_load_reg_2026;
        p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg <= p_0_0_0116217561767_i_load_reg_2020;
        p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg <= p_0_0_0116317541765_i_load_reg_2014;
        p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg <= p_0_0_01183_217521781_i_load_reg_2059;
        p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg <= p_0_0_01184_217501779_i_load_reg_2053;
        p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg <= p_0_0_01185_217481777_i_load_reg_2047;
        p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg <= p_0_0_0_0_011551678_i_load_reg_2065;
        p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg <= p_0_1_0_0_011561681_i_load_reg_2071;
        p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg <= p_0_2_0_0_011571684_i_load_reg_2077;
        pix_7_reg_408_pp0_iter3_reg <= pix_7_reg_408;
        pix_7_reg_408_pp0_iter4_reg <= pix_7_reg_408_pp0_iter3_reg;
        pix_8_reg_398_pp0_iter3_reg <= pix_8_reg_398;
        pix_8_reg_398_pp0_iter4_reg <= pix_8_reg_398_pp0_iter3_reg;
        pix_reg_418_pp0_iter3_reg <= pix_reg_418;
        pix_reg_418_pp0_iter4_reg <= pix_reg_418_pp0_iter3_reg;
        r_2_reg_2204 <= r_2_fu_1595_p2;
        right_3_reg_2032_pp0_iter3_reg <= right_3_reg_2032;
        right_4_reg_2037_pp0_iter3_reg <= right_4_reg_2037;
        right_5_reg_2042_pp0_iter3_reg <= right_5_reg_2042;
        sub_ln1027_reg_2128 <= sub_ln1027_fu_1105_p2;
        sub_ln1028_reg_2143 <= sub_ln1028_fu_1129_p2;
        sub_ln61_7_reg_2138 <= sub_ln61_7_fu_1115_p2;
        sub_ln61_8_reg_2153 <= sub_ln61_8_fu_1139_p2;
        tmp_22_reg_2215 <= r_2_fu_1595_p2[32'd11];
        tmp_23_reg_2221 <= {{r_2_fu_1595_p2[11:8]}};
        tmp_25_reg_2226 <= {{b_2_fu_1613_p2[11:8]}};
        trunc_ln1039_2_i_reg_2188 <= {{sub_ln1039_2_fu_1251_p2[9:1]}};
        trunc_ln1040_2_i_reg_2199 <= {{sub_ln1040_2_fu_1293_p2[9:1]}};
        trunc_ln61_7_reg_2133 <= trunc_ln61_7_fu_1111_p1;
        trunc_ln61_8_reg_2148 <= trunc_ln61_8_fu_1135_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1052_reg_1968 <= and_ln1052_fu_639_p2;
        and_ln1052_reg_1968_pp0_iter1_reg <= and_ln1052_reg_1968;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp161_i_reg_1945 <= cmp161_i_fu_605_p2;
        cmp161_i_reg_1945_pp0_iter1_reg <= cmp161_i_reg_1945;
        icmp_ln1014_reg_1961 <= icmp_ln1014_fu_627_p2;
        icmp_ln1014_reg_1961_pp0_iter1_reg <= icmp_ln1014_reg_1961;
        icmp_ln881_reg_1925 <= icmp_ln881_fu_577_p2;
        icmp_ln881_reg_1925_pp0_iter1_reg <= icmp_ln881_reg_1925;
        icmp_ln891_reg_1929 <= icmp_ln891_fu_599_p2;
        icmp_ln891_reg_1929_pp0_iter1_reg <= icmp_ln891_reg_1929;
        lineBuffer_2_addr_reg_1939 <= zext_ln881_fu_593_p1;
        lineBuffer_2_addr_reg_1939_pp0_iter1_reg <= lineBuffer_2_addr_reg_1939;
        lineBuffer_addr_reg_1933 <= zext_ln881_fu_593_p1;
        tmp_1_i2_reg_1990 <= {{lineBuffer_q1[23:16]}};
        tmp_i1_reg_1981 <= {{lineBuffer_q1[15:8]}};
        trunc_ln902_reg_1972 <= trunc_ln902_fu_650_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_down_1_reg_437 <= ap_phi_reg_pp0_iter0_down_1_reg_437;
        ap_phi_reg_pp0_iter1_down_2_reg_428 <= ap_phi_reg_pp0_iter0_down_2_reg_428;
        ap_phi_reg_pp0_iter1_down_reg_446 <= ap_phi_reg_pp0_iter0_down_reg_446;
        ap_phi_reg_pp0_iter1_left_1_reg_464 <= ap_phi_reg_pp0_iter0_left_1_reg_464;
        ap_phi_reg_pp0_iter1_left_2_reg_455 <= ap_phi_reg_pp0_iter0_left_2_reg_455;
        ap_phi_reg_pp0_iter1_left_reg_473 <= ap_phi_reg_pp0_iter0_left_reg_473;
        ap_phi_reg_pp0_iter1_p_0_0_01183_21752_ph_i_reg_371 <= ap_phi_reg_pp0_iter0_p_0_0_01183_21752_ph_i_reg_371;
        ap_phi_reg_pp0_iter1_p_0_0_01184_21750_ph_i_reg_380 <= ap_phi_reg_pp0_iter0_p_0_0_01184_21750_ph_i_reg_380;
        ap_phi_reg_pp0_iter1_p_0_0_01185_21748_ph_i_reg_389 <= ap_phi_reg_pp0_iter0_p_0_0_01185_21748_ph_i_reg_389;
        ap_phi_reg_pp0_iter1_up_1_reg_491 <= ap_phi_reg_pp0_iter0_up_1_reg_491;
        ap_phi_reg_pp0_iter1_up_2_reg_482 <= ap_phi_reg_pp0_iter0_up_2_reg_482;
        ap_phi_reg_pp0_iter1_up_reg_500 <= ap_phi_reg_pp0_iter0_up_reg_500;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_down_1_reg_437 <= ap_phi_reg_pp0_iter1_down_1_reg_437;
        ap_phi_reg_pp0_iter2_down_2_reg_428 <= ap_phi_reg_pp0_iter1_down_2_reg_428;
        ap_phi_reg_pp0_iter2_down_reg_446 <= ap_phi_reg_pp0_iter1_down_reg_446;
        ap_phi_reg_pp0_iter2_left_1_reg_464 <= ap_phi_reg_pp0_iter1_left_1_reg_464;
        ap_phi_reg_pp0_iter2_left_2_reg_455 <= ap_phi_reg_pp0_iter1_left_2_reg_455;
        ap_phi_reg_pp0_iter2_left_reg_473 <= ap_phi_reg_pp0_iter1_left_reg_473;
        ap_phi_reg_pp0_iter2_up_1_reg_491 <= ap_phi_reg_pp0_iter1_up_1_reg_491;
        ap_phi_reg_pp0_iter2_up_2_reg_482 <= ap_phi_reg_pp0_iter1_up_2_reg_482;
        ap_phi_reg_pp0_iter2_up_reg_500 <= ap_phi_reg_pp0_iter1_up_reg_500;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_0_0116117581769_i_load_reg_2026 <= p_0_0_0116117581769_i_fu_168;
        p_0_0_0116217561767_i_load_reg_2020 <= p_0_0_0116217561767_i_fu_164;
        p_0_0_0116317541765_i_load_reg_2014 <= p_0_0_0116317541765_i_fu_160;
        p_0_0_01183_217521781_i_load_reg_2059 <= p_0_0_01183_217521781_i_fu_192;
        p_0_0_01184_217501779_i_load_reg_2053 <= p_0_0_01184_217501779_i_fu_188;
        p_0_0_01185_217481777_i_load_reg_2047 <= p_0_0_01185_217481777_i_fu_184;
        p_0_0_0_0_011551678_i_load_reg_2065 <= p_0_0_0_0_011551678_i_fu_196;
        p_0_1_0_0_011561681_i_load_reg_2071 <= p_0_1_0_0_011561681_i_fu_200;
        p_0_2_0_0_011571684_i_load_reg_2077 <= p_0_2_0_0_011571684_i_fu_204;
        right_3_reg_2032 <= right_fu_172;
        right_4_reg_2037 <= right_1_fu_176;
        right_5_reg_2042 <= right_2_fu_180;
    end
end

always @ (*) begin
    if (((icmp_ln881_fu_577_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pix_7_phi_fu_411_p4 = right_1_fu_176;
        end else if ((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pix_7_phi_fu_411_p4 = select_ln957_1_fu_768_p3;
        end else begin
            ap_phi_mux_pix_7_phi_fu_411_p4 = ap_phi_reg_pp0_iter2_pix_7_reg_408;
        end
    end else begin
        ap_phi_mux_pix_7_phi_fu_411_p4 = ap_phi_reg_pp0_iter2_pix_7_reg_408;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pix_8_phi_fu_401_p4 = right_2_fu_180;
        end else if ((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pix_8_phi_fu_401_p4 = select_ln957_2_fu_775_p3;
        end else begin
            ap_phi_mux_pix_8_phi_fu_401_p4 = ap_phi_reg_pp0_iter2_pix_8_reg_398;
        end
    end else begin
        ap_phi_mux_pix_8_phi_fu_401_p4 = ap_phi_reg_pp0_iter2_pix_8_reg_398;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pix_phi_fu_421_p4 = right_fu_172;
        end else if ((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pix_phi_fu_421_p4 = select_ln957_fu_761_p3;
        end else begin
            ap_phi_mux_pix_phi_fu_421_p4 = ap_phi_reg_pp0_iter2_pix_reg_418;
        end
    end else begin
        ap_phi_mux_pix_phi_fu_421_p4 = ap_phi_reg_pp0_iter2_pix_reg_418;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_z = 12'd0;
    end else begin
        ap_sig_allocacmp_z = x_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op83_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgRB_blk_n = imgRB_empty_n;
    end else begin
        imgRB_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op83_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgRB_read_local = 1'b1;
    end else begin
        imgRB_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln1052_reg_1968_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        imgRgb_blk_n = imgRgb_full_n;
    end else begin
        imgRgb_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1052_reg_1968_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        imgRgb_write_local = 1'b1;
    end else begin
        imgRgb_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_2_ce0_local = 1'b1;
    end else begin
        lineBuffer_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_2_ce1_local = 1'b1;
    end else begin
        lineBuffer_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0))) begin
        lineBuffer_2_we0_local = 1'b1;
    end else begin
        lineBuffer_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_ce0_local = 1'b1;
    end else begin
        lineBuffer_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_ce1_local = 1'b1;
    end else begin
        lineBuffer_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i == 1'd1) & (icmp_ln891_reg_1929 == 1'd1) & (icmp_ln881_reg_1925 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_we0_local = 1'b1;
    end else begin
        lineBuffer_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        p_0_0_0116117581769_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0116117581769_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        p_0_0_0116217561767_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0116217561767_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        p_0_0_0116317541765_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0116317541765_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        p_0_0_01183_217521781_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_01183_217521781_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        p_0_0_01184_217501779_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_01184_217501779_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        p_0_0_01185_217481777_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_01185_217481777_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        p_0_0_0_0_011551678_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_011551678_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        p_0_1_0_0_011561681_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_011561681_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        p_0_2_0_0_011571684_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_011571684_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        right_1_i_out_ap_vld = 1'b1;
    end else begin
        right_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        right_2_i_out_ap_vld = 1'b1;
    end else begin
        right_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln881_reg_1925_pp0_iter3_reg == 1'd1))) begin
        right_i_out_ap_vld = 1'b1;
    end else begin
        right_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DBh_fu_1316_p3 = ((tmp_16_fu_1309_p3[0:0] == 1'b1) ? sub_ln61_7_reg_2138 : trunc_ln61_7_reg_2133);

assign DBv_fu_1329_p3 = ((tmp_17_fu_1322_p3[0:0] == 1'b1) ? sub_ln61_8_reg_2153 : trunc_ln61_8_reg_2148);

assign DGh_fu_1049_p3 = ((tmp_14_fu_1041_p3[0:0] == 1'b1) ? sub_ln61_5_fu_1035_p2 : trunc_ln61_5_fu_1031_p1);

assign DGv_fu_1089_p3 = ((tmp_15_fu_1081_p3[0:0] == 1'b1) ? sub_ln61_6_fu_1075_p2 : trunc_ln61_6_fu_1071_p1);

assign DRh_fu_969_p3 = ((tmp_12_fu_961_p3[0:0] == 1'b1) ? sub_ln61_fu_955_p2 : trunc_ln61_fu_951_p1);

assign DRv_fu_1009_p3 = ((tmp_13_fu_1001_p3[0:0] == 1'b1) ? sub_ln61_4_fu_995_p2 : trunc_ln61_4_fu_991_p1);

assign LineBufVal_4_fu_860_p4 = {{{PixBufVal_4_fu_842_p3}, {PixBufVal_3_fu_848_p3}}, {PixBufVal_fu_854_p3}};

assign PixBufVal_3_fu_848_p3 = ((cmp203_i[0:0] == 1'b1) ? tmp_i1_reg_1981 : ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380);

assign PixBufVal_4_fu_842_p3 = ((cmp203_i[0:0] == 1'b1) ? tmp_1_i2_reg_1990 : ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371);

assign PixBufVal_fu_854_p3 = ((cmp203_i[0:0] == 1'b1) ? trunc_ln902_reg_1972 : ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389);

assign add_ln1030_1_fu_1342_p2 = (zext_ln1030_2_fu_1335_p1 + zext_ln1030_3_fu_1338_p1);

assign add_ln1030_2_fu_1167_p2 = (zext_ln1030_4_fu_1159_p1 + zext_ln1030_5_fu_1163_p1);

assign add_ln1030_3_fu_1355_p2 = (zext_ln1030_6_fu_1348_p1 + zext_ln1030_7_fu_1351_p1);

assign add_ln1030_fu_1153_p2 = (zext_ln1030_fu_1145_p1 + zext_ln1030_1_fu_1149_p1);

assign add_ln1033_fu_1193_p2 = ($signed(sext_ln1033_fu_1185_p1) + $signed(sext_ln1033_1_fu_1189_p1));

assign add_ln1034_fu_1219_p2 = ($signed(sext_ln1034_fu_1211_p1) + $signed(sext_ln1034_1_fu_1215_p1));

assign add_ln1039_fu_1245_p2 = ($signed(sext_ln1039_fu_1237_p1) + $signed(sext_ln1039_1_fu_1241_p1));

assign add_ln1040_fu_1287_p2 = ($signed(sext_ln1040_fu_1279_p1) + $signed(sext_ln1040_1_fu_1283_p1));

assign and_ln1043_fu_1716_p2 = (xor_ln1014_2_fu_1711_p2 & tmp_24_fu_1684_p3);

assign and_ln1052_fu_639_p2 = (icmp_ln1052_fu_633_p2 & cmp203_i);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op83_read_state2 == 1'b1) & (imgRB_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((imgRgb_full_n == 1'b0) & (1'd1 == and_ln1052_reg_1968_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_1376 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_424 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_427 = ((cmp59_i_read_reg_1914 == 1'd0) & (icmp_ln891_reg_1929 == 1'd1) & (icmp_ln881_reg_1925 == 1'd0));
end

always @ (*) begin
    ap_condition_57 = ((cmp59_i == 1'd1) & (icmp_ln891_reg_1929 == 1'd1) & (icmp_ln881_reg_1925 == 1'd0));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_105 = (ap_predicate_op105_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_128 = (ap_predicate_op128_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_66 = (ap_predicate_op66_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_77 = (ap_predicate_op77_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_81 = (ap_predicate_op81_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_87 = (ap_predicate_op87_store_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_down_1_reg_437 = 'bx;

assign ap_phi_reg_pp0_iter0_down_2_reg_428 = 'bx;

assign ap_phi_reg_pp0_iter0_down_reg_446 = 'bx;

assign ap_phi_reg_pp0_iter0_left_1_reg_464 = 'bx;

assign ap_phi_reg_pp0_iter0_left_2_reg_455 = 'bx;

assign ap_phi_reg_pp0_iter0_left_reg_473 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_01183_21752_ph_i_reg_371 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_01184_21750_ph_i_reg_380 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_01185_21748_ph_i_reg_389 = 'bx;

assign ap_phi_reg_pp0_iter0_up_1_reg_491 = 'bx;

assign ap_phi_reg_pp0_iter0_up_2_reg_482 = 'bx;

assign ap_phi_reg_pp0_iter0_up_reg_500 = 'bx;

assign ap_phi_reg_pp0_iter2_pix_7_reg_408 = 'bx;

assign ap_phi_reg_pp0_iter2_pix_8_reg_398 = 'bx;

assign ap_phi_reg_pp0_iter2_pix_reg_418 = 'bx;

always @ (*) begin
    ap_predicate_op105_load_state3 = ((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op128_store_state3 = ((icmp_ln891_reg_1929_pp0_iter1_reg == 1'd1) & (icmp_ln881_reg_1925_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op66_load_state1 = ((icmp_ln881_fu_577_p2 == 1'd0) & (icmp_ln891_fu_599_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op77_load_state2 = ((icmp_ln891_reg_1929 == 1'd1) & (icmp_ln881_reg_1925 == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_load_state2 = ((icmp_ln891_reg_1929 == 1'd1) & (icmp_ln881_reg_1925 == 1'd0));
end

always @ (*) begin
    ap_predicate_op83_read_state2 = ((cmp59_i == 1'd1) & (icmp_ln891_reg_1929 == 1'd1) & (icmp_ln881_reg_1925 == 1'd0));
end

always @ (*) begin
    ap_predicate_op87_store_state2 = ((cmp59_i == 1'd1) & (icmp_ln891_reg_1929 == 1'd1) & (icmp_ln881_reg_1925 == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign b_2_fu_1613_p2 = ($signed(zext_ln1033_2_fu_1428_p1) - $signed(b_2_v_i_fu_1609_p1));

assign b_2_v_i_fu_1609_p1 = $signed(b_2_v_v_i_fu_1601_p3);

assign b_2_v_v_i_fu_1601_p3 = ((icmp_ln1030_fu_1361_p2[0:0] == 1'b1) ? select_ln1034_fu_1485_p3 : select_ln1040_fu_1575_p3);

assign b_3_fu_1729_p6 = ((icmp_ln1043_fu_1691_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln1008_fu_1647_p1);

assign b_3_fu_1729_p7 = 'bx;

assign b_3_fu_1729_p8 = {{icmp_ln1014_reg_1961_pp0_iter4_reg}, {and_ln1043_fu_1716_p2}};

assign cmp161_i_fu_605_p2 = ((ap_sig_allocacmp_z == 12'd0) ? 1'b1 : 1'b0);

assign cmp59_i_read_reg_1914 = cmp59_i;

assign icmp_ln1014_fu_627_p2 = ((xor_i == zext_ln1014_fu_623_p1) ? 1'b1 : 1'b0);

assign icmp_ln1030_fu_1361_p2 = ((add_ln1030_1_fu_1342_p2 < add_ln1030_3_fu_1355_p2) ? 1'b1 : 1'b0);

assign icmp_ln1042_fu_1653_p2 = (($signed(tmp_23_reg_2221) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1043_fu_1691_p2 = (($signed(tmp_25_reg_2226) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1052_fu_633_p2 = ((ap_sig_allocacmp_z != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln881_fu_577_p2 = ((ap_sig_allocacmp_z == loopWidth_i) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_599_p2 = ((ap_sig_allocacmp_z < empty) ? 1'b1 : 1'b0);

assign imgRB_read = imgRB_read_local;

assign imgRgb_din = or_ln1054_3_i_fu_1749_p4;

assign imgRgb_write = imgRgb_write_local;

assign lineBuffer_2_address0 = lineBuffer_2_addr_reg_1939_pp0_iter1_reg;

assign lineBuffer_2_address1 = lineBuffer_2_addr_reg_1939;

assign lineBuffer_address0 = lineBuffer_addr_reg_1933;

assign lineBuffer_address1 = zext_ln881_fu_593_p1;

assign or_ln1042_fu_1671_p2 = (tmp_22_reg_2215 | icmp_ln1042_fu_1653_p2);

assign or_ln1054_3_i_fu_1749_p4 = {{{r_4_fu_1704_p3}, {b_3_fu_1729_p9}}, {pix_7_reg_408_pp0_iter4_reg}};

assign p_0_0_0116117581769_i_out = p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg;

assign p_0_0_0116217561767_i_out = p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg;

assign p_0_0_0116317541765_i_out = p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg;

assign p_0_0_01183_217521781_i_out = p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg;

assign p_0_0_01184_217501779_i_out = p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg;

assign p_0_0_01185_217481777_i_out = p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg;

assign p_0_0_0_0_011551678_i_out = p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg;

assign p_0_1_0_0_011561681_i_out = p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg;

assign p_0_2_0_0_011571684_i_out = p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg;

assign r_2_fu_1595_p2 = ($signed(zext_ln1033_2_fu_1428_p1) - $signed(r_2_v_i_fu_1591_p1));

assign r_2_v_i_fu_1591_p1 = $signed(r_2_v_v_i_fu_1583_p3);

assign r_2_v_v_i_fu_1583_p3 = ((icmp_ln1030_fu_1361_p2[0:0] == 1'b1) ? select_ln1033_fu_1420_p3 : select_ln1039_fu_1530_p3);

assign r_3_fu_1676_p3 = ((or_ln1042_fu_1671_p2[0:0] == 1'b1) ? select_ln1042_fu_1663_p3 : trunc_ln1008_1_fu_1650_p1);

assign r_4_fu_1704_p3 = ((icmp_ln1014_reg_1961_pp0_iter4_reg[0:0] == 1'b1) ? pix_reg_418_pp0_iter4_reg : r_3_fu_1676_p3);

assign right_1_i_out = right_4_reg_2037_pp0_iter3_reg;

assign right_2_i_out = right_5_reg_2042_pp0_iter3_reg;

assign right_i_out = right_3_reg_2032_pp0_iter3_reg;

assign select_ln1033_fu_1420_p3 = ((tmp_18_fu_1367_p3[0:0] == 1'b1) ? sub_ln1033_3_fu_1397_p2 : zext_ln1033_1_fu_1416_p1);

assign select_ln1034_fu_1485_p3 = ((tmp_19_fu_1432_p3[0:0] == 1'b1) ? sub_ln1034_3_fu_1462_p2 : zext_ln1034_1_fu_1481_p1);

assign select_ln1039_fu_1530_p3 = ((tmp_20_fu_1493_p3[0:0] == 1'b1) ? sub_ln1039_3_fu_1507_p2 : zext_ln1039_1_fu_1526_p1);

assign select_ln1040_fu_1575_p3 = ((tmp_21_fu_1538_p3[0:0] == 1'b1) ? sub_ln1040_3_fu_1552_p2 : zext_ln1040_1_fu_1571_p1);

assign select_ln1042_fu_1663_p3 = ((xor_ln1042_fu_1658_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln957_10_fu_828_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380 : p_0_0_01184_217501779_i_fu_188);

assign select_ln957_11_fu_835_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389 : p_0_0_01185_217481777_i_fu_184);

assign select_ln957_1_fu_768_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? tmp_i1_reg_1981 : right_1_fu_176);

assign select_ln957_2_fu_775_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? tmp_1_i2_reg_1990 : right_2_fu_180);

assign select_ln957_3_fu_782_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln902_reg_1972 : p_0_0_0_0_011551678_i_fu_196);

assign select_ln957_4_fu_788_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? tmp_i1_reg_1981 : p_0_1_0_0_011561681_i_fu_200);

assign select_ln957_5_fu_794_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? tmp_1_i2_reg_1990 : p_0_2_0_0_011571684_i_fu_204);

assign select_ln957_6_fu_800_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? tmp_4_i4_fu_751_p4 : p_0_0_0116117581769_i_fu_168);

assign select_ln957_7_fu_807_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? tmp_3_i3_fu_741_p4 : p_0_0_0116217561767_i_fu_164);

assign select_ln957_8_fu_814_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln902_1_fu_737_p1 : p_0_0_0116317541765_i_fu_160);

assign select_ln957_9_fu_821_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371 : p_0_0_01183_217521781_i_fu_192);

assign select_ln957_fu_761_p3 = ((cmp161_i_reg_1945_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln902_reg_1972 : right_fu_172);

assign sext_ln1033_1_fu_1189_p1 = $signed(sub_ln1033_1_fu_1179_p2);

assign sext_ln1033_2_fu_1389_p1 = $signed(trunc_ln1033_2_i_fu_1379_p4);

assign sext_ln1033_3_fu_1412_p1 = $signed(trunc_ln1033_1_i_fu_1403_p4);

assign sext_ln1033_fu_1185_p1 = $signed(sub_ln1033_fu_1173_p2);

assign sext_ln1034_1_fu_1215_p1 = $signed(sub_ln1034_1_fu_1205_p2);

assign sext_ln1034_2_fu_1454_p1 = $signed(trunc_ln1034_2_i_fu_1444_p4);

assign sext_ln1034_3_fu_1477_p1 = $signed(trunc_ln1034_1_i_fu_1468_p4);

assign sext_ln1034_fu_1211_p1 = $signed(sub_ln1034_fu_1199_p2);

assign sext_ln1039_1_fu_1241_p1 = $signed(sub_ln1039_1_fu_1231_p2);

assign sext_ln1039_2_fu_1500_p1 = $signed(trunc_ln1039_2_i_reg_2188);

assign sext_ln1039_3_fu_1522_p1 = $signed(trunc_ln1039_1_i_fu_1513_p4);

assign sext_ln1039_fu_1237_p1 = $signed(sub_ln1039_fu_1225_p2);

assign sext_ln1040_1_fu_1283_p1 = $signed(sub_ln1040_1_fu_1273_p2);

assign sext_ln1040_2_fu_1545_p1 = $signed(trunc_ln1040_2_i_reg_2199);

assign sext_ln1040_3_fu_1567_p1 = $signed(trunc_ln1040_1_i_fu_1558_p4);

assign sext_ln1040_fu_1279_p1 = $signed(sub_ln1040_fu_1267_p2);

assign sub_ln1023_fu_945_p2 = (zext_ln1023_fu_937_p1 - zext_ln1023_1_fu_941_p1);

assign sub_ln1024_fu_985_p2 = (zext_ln1024_fu_977_p1 - zext_ln1024_1_fu_981_p1);

assign sub_ln1025_fu_1025_p2 = (zext_ln1025_fu_1017_p1 - zext_ln1025_1_fu_1021_p1);

assign sub_ln1026_fu_1065_p2 = (zext_ln1026_fu_1057_p1 - zext_ln1026_1_fu_1061_p1);

assign sub_ln1027_fu_1105_p2 = (zext_ln1027_fu_1097_p1 - zext_ln1027_1_fu_1101_p1);

assign sub_ln1028_fu_1129_p2 = (zext_ln1028_fu_1121_p1 - zext_ln1028_1_fu_1125_p1);

assign sub_ln1033_1_fu_1179_p2 = (zext_ln1025_1_fu_1021_p1 - zext_ln1023_1_fu_941_p1);

assign sub_ln1033_2_fu_1374_p2 = (10'd0 - add_ln1033_reg_2168);

assign sub_ln1033_3_fu_1397_p2 = (11'd0 - zext_ln1033_fu_1393_p1);

assign sub_ln1033_fu_1173_p2 = (zext_ln1025_fu_1017_p1 - zext_ln1023_fu_937_p1);

assign sub_ln1034_1_fu_1205_p2 = (zext_ln1025_1_fu_1021_p1 - zext_ln1027_1_fu_1101_p1);

assign sub_ln1034_2_fu_1439_p2 = (10'd0 - add_ln1034_reg_2175);

assign sub_ln1034_3_fu_1462_p2 = (11'd0 - zext_ln1034_fu_1458_p1);

assign sub_ln1034_fu_1199_p2 = (zext_ln1025_fu_1017_p1 - zext_ln1027_fu_1097_p1);

assign sub_ln1039_1_fu_1231_p2 = (zext_ln1026_1_fu_1061_p1 - zext_ln1024_1_fu_981_p1);

assign sub_ln1039_2_fu_1251_p2 = (10'd0 - add_ln1039_fu_1245_p2);

assign sub_ln1039_3_fu_1507_p2 = (11'd0 - zext_ln1039_fu_1503_p1);

assign sub_ln1039_fu_1225_p2 = (zext_ln1026_fu_1057_p1 - zext_ln1024_fu_977_p1);

assign sub_ln1040_1_fu_1273_p2 = (zext_ln1026_1_fu_1061_p1 - zext_ln1028_1_fu_1125_p1);

assign sub_ln1040_2_fu_1293_p2 = (10'd0 - add_ln1040_fu_1287_p2);

assign sub_ln1040_3_fu_1552_p2 = (11'd0 - zext_ln1040_fu_1548_p1);

assign sub_ln1040_fu_1267_p2 = (zext_ln1026_fu_1057_p1 - zext_ln1028_fu_1121_p1);

assign sub_ln61_4_fu_995_p2 = (8'd0 - trunc_ln61_4_fu_991_p1);

assign sub_ln61_5_fu_1035_p2 = (8'd0 - trunc_ln61_5_fu_1031_p1);

assign sub_ln61_6_fu_1075_p2 = (8'd0 - trunc_ln61_6_fu_1071_p1);

assign sub_ln61_7_fu_1115_p2 = (8'd0 - trunc_ln61_7_fu_1111_p1);

assign sub_ln61_8_fu_1139_p2 = (8'd0 - trunc_ln61_8_fu_1135_p1);

assign sub_ln61_fu_955_p2 = (8'd0 - trunc_ln61_fu_951_p1);

assign tmp_12_fu_961_p3 = sub_ln1023_fu_945_p2[32'd8];

assign tmp_13_fu_1001_p3 = sub_ln1024_fu_985_p2[32'd8];

assign tmp_14_fu_1041_p3 = sub_ln1025_fu_1025_p2[32'd8];

assign tmp_15_fu_1081_p3 = sub_ln1026_fu_1065_p2[32'd8];

assign tmp_16_fu_1309_p3 = sub_ln1027_reg_2128[32'd8];

assign tmp_17_fu_1322_p3 = sub_ln1028_reg_2143[32'd8];

assign tmp_18_fu_1367_p3 = add_ln1033_reg_2168[32'd9];

assign tmp_19_fu_1432_p3 = add_ln1034_reg_2175[32'd9];

assign tmp_20_fu_1493_p3 = add_ln1039_reg_2182[32'd9];

assign tmp_21_fu_1538_p3 = add_ln1040_reg_2193[32'd9];

assign tmp_24_fu_1684_p3 = b_2_reg_2209[32'd11];

assign tmp_3_i3_fu_741_p4 = {{lineBuffer_2_q1[15:8]}};

assign tmp_4_i4_fu_751_p4 = {{lineBuffer_2_q1[23:16]}};

assign trunc_ln1008_1_fu_1650_p1 = r_2_reg_2204[7:0];

assign trunc_ln1008_fu_1647_p1 = b_2_reg_2209[7:0];

assign trunc_ln1033_1_i_fu_1403_p4 = {{add_ln1033_reg_2168[9:1]}};

assign trunc_ln1033_2_i_fu_1379_p4 = {{sub_ln1033_2_fu_1374_p2[9:1]}};

assign trunc_ln1034_1_i_fu_1468_p4 = {{add_ln1034_reg_2175[9:1]}};

assign trunc_ln1034_2_i_fu_1444_p4 = {{sub_ln1034_2_fu_1439_p2[9:1]}};

assign trunc_ln1039_1_i_fu_1513_p4 = {{add_ln1039_reg_2182[9:1]}};

assign trunc_ln1040_1_i_fu_1558_p4 = {{add_ln1040_reg_2193[9:1]}};

assign trunc_ln61_4_fu_991_p1 = sub_ln1024_fu_985_p2[7:0];

assign trunc_ln61_5_fu_1031_p1 = sub_ln1025_fu_1025_p2[7:0];

assign trunc_ln61_6_fu_1071_p1 = sub_ln1026_fu_1065_p2[7:0];

assign trunc_ln61_7_fu_1111_p1 = sub_ln1027_fu_1105_p2[7:0];

assign trunc_ln61_8_fu_1135_p1 = sub_ln1028_fu_1129_p2[7:0];

assign trunc_ln61_fu_951_p1 = sub_ln1023_fu_945_p2[7:0];

assign trunc_ln881_fu_589_p1 = ap_sig_allocacmp_z[0:0];

assign trunc_ln902_1_fu_737_p1 = lineBuffer_2_q1[7:0];

assign trunc_ln902_fu_650_p1 = lineBuffer_q1[7:0];

assign trunc_ln913_fu_674_p1 = imgRB_dout[7:0];

assign x_8_fu_583_p2 = (ap_sig_allocacmp_z + 12'd1);

assign xor_ln1014_1_fu_617_p2 = (xor_ln1014_fu_611_p2 ^ 1'd1);

assign xor_ln1014_2_fu_1711_p2 = (icmp_ln1014_reg_1961_pp0_iter4_reg ^ 1'd1);

assign xor_ln1014_fu_611_p2 = (trunc_ln881_fu_589_p1 ^ empty_52);

assign xor_ln1042_fu_1658_p2 = (tmp_22_reg_2215 ^ 1'd1);

assign zext_ln1014_fu_623_p1 = xor_ln1014_1_fu_617_p2;

assign zext_ln1023_1_fu_941_p1 = right_fu_172;

assign zext_ln1023_fu_937_p1 = ap_phi_reg_pp0_iter3_left_reg_473;

assign zext_ln1024_1_fu_981_p1 = ap_phi_reg_pp0_iter3_down_reg_446;

assign zext_ln1024_fu_977_p1 = ap_phi_reg_pp0_iter3_up_reg_500;

assign zext_ln1025_1_fu_1021_p1 = right_1_fu_176;

assign zext_ln1025_fu_1017_p1 = ap_phi_reg_pp0_iter3_left_1_reg_464;

assign zext_ln1026_1_fu_1061_p1 = ap_phi_reg_pp0_iter3_down_1_reg_437;

assign zext_ln1026_fu_1057_p1 = ap_phi_reg_pp0_iter3_up_1_reg_491;

assign zext_ln1027_1_fu_1101_p1 = right_2_fu_180;

assign zext_ln1027_fu_1097_p1 = ap_phi_reg_pp0_iter3_left_2_reg_455;

assign zext_ln1028_1_fu_1125_p1 = ap_phi_reg_pp0_iter3_down_2_reg_428;

assign zext_ln1028_fu_1121_p1 = ap_phi_reg_pp0_iter3_up_2_reg_482;

assign zext_ln1030_1_fu_1149_p1 = DGh_fu_1049_p3;

assign zext_ln1030_2_fu_1335_p1 = add_ln1030_reg_2158;

assign zext_ln1030_3_fu_1338_p1 = DBh_fu_1316_p3;

assign zext_ln1030_4_fu_1159_p1 = DRv_fu_1009_p3;

assign zext_ln1030_5_fu_1163_p1 = DGv_fu_1089_p3;

assign zext_ln1030_6_fu_1348_p1 = add_ln1030_2_reg_2163;

assign zext_ln1030_7_fu_1351_p1 = DBv_fu_1329_p3;

assign zext_ln1030_fu_1145_p1 = DRh_fu_969_p3;

assign zext_ln1033_1_fu_1416_p1 = $unsigned(sext_ln1033_3_fu_1412_p1);

assign zext_ln1033_2_fu_1428_p1 = pix_7_reg_408_pp0_iter3_reg;

assign zext_ln1033_fu_1393_p1 = $unsigned(sext_ln1033_2_fu_1389_p1);

assign zext_ln1034_1_fu_1481_p1 = $unsigned(sext_ln1034_3_fu_1477_p1);

assign zext_ln1034_fu_1458_p1 = $unsigned(sext_ln1034_2_fu_1454_p1);

assign zext_ln1039_1_fu_1526_p1 = $unsigned(sext_ln1039_3_fu_1522_p1);

assign zext_ln1039_fu_1503_p1 = $unsigned(sext_ln1039_2_fu_1500_p1);

assign zext_ln1040_1_fu_1571_p1 = $unsigned(sext_ln1040_3_fu_1567_p1);

assign zext_ln1040_fu_1548_p1 = $unsigned(sext_ln1040_2_fu_1545_p1);

assign zext_ln881_fu_593_p1 = x_8_fu_583_p2;

endmodule //kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
