# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_David-fpga.srcs/sources_1/new/Buzzer.vhd" \
"../../../../project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd" \
"../../../../../../../../Downloads/Microb-IOT-dev_fpga/Microb-IOT-dev_fpga/PIRSensor.vhd" \
"../../../../../TP3_FPGA_UART_Stud/TP3_FPGA_UART.srcs/sources_1/imports/Tested_Validated_TP3_Stud/UART_RX.vhd" \
"../../../../../TP3_FPGA_UART_Stud/TP3_FPGA_UART.srcs/sources_1/imports/Tested_Validated_TP3_Stud/UART_SCOM.vhd" \
"../../../../../TP3_FPGA_UART_Stud/TP3_FPGA_UART.srcs/sources_1/imports/Tested_Validated_TP3_Stud/UART_TX.vhd" \
"../../../../../TP3_FPGA_UART_Stud/TP3_FPGA_UART.srcs/sources_1/imports/Tested_Validated_TP3_Stud/byte_gen.vhd" \
"../../../../../../../../Downloads/Microb-IOT-dev_fpga/Microb-IOT-dev_fpga/counter.vhd" \
"../../../../../TP3_FPGA_UART_Stud/TP3_FPGA_UART.srcs/sources_1/imports/Tested_Validated_TP3_Stud/freq_div.vhd" \
"../../../../../TP3_FPGA_UART_Stud/TP3_FPGA_UART.srcs/sources_1/imports/Tested_Validated_TP3_Stud/id_code_gen.vhd" \
"../../../../project_David-fpga.srcs/sim_1/new/ControlAlgo_testbench.vhd" \

# Do not sort compile order
nosort
