// Seed: 3107055147
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_4;
  wire id_5;
  initial begin
    disable id_6;
  end
  wire id_7;
  wire id_8;
  genvar id_9;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output tri0 id_3,
    output wand id_4
);
  wor id_6, id_7, id_8;
  module_0(
      id_8, id_6, id_6
  );
  assign id_8 = 1;
  wire id_9;
endmodule
