
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111802                       # Number of seconds simulated
sim_ticks                                111801978420                       # Number of ticks simulated
final_tick                               636629571957                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154292                       # Simulator instruction rate (inst/s)
host_op_rate                                   198668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2014890                       # Simulator tick rate (ticks/s)
host_mem_usage                               67386012                       # Number of bytes of host memory used
host_seconds                                 55487.88                       # Real time elapsed on the host
sim_insts                                  8561354194                       # Number of instructions simulated
sim_ops                                   11023671908                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3096960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1793920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1954944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1952896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       846208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1955584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3681536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       847104                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16165888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4212480                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4212480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24195                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14015                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15273                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        15257                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         6611                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        15278                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        28762                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         6618                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                126296                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           32910                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                32910                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27700404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16045512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        38926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17485773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        38926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17467455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        40071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7568811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        38926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17491497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        42361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     32929077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        44650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7576825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               144593935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42361                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42361                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        38926                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        38926                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        40071                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        38926                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        42361                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        44650                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             328581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37678045                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37678045                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37678045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27700404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16045512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        38926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17485773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        38926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17467455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        40071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7568811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        38926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17491497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        42361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     32929077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        44650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7576825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              182271980                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               268110261                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20735720                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16957768                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2022250                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8544131                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8177648                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133720                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89856                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201211355                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117704838                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20735720                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10311368                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24658269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5883482                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5534495                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12371557                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2036747                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    235221109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       210562840     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1333331      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2110412      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3361624      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1392151      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1553821      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1667261      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1087679      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12151990      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    235221109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077340                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.439017                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199353469                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7407285                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24581833                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62012                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3816507                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3400370                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          470                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143721575                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3013                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3816507                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199652993                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1891256                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4637895                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24348320                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       874133                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143638806                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        24578                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        246327                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       327018                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        44993                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199424391                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668217553                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668217553                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29182549                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36381                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19918                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2622067                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13675301                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7356052                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       222001                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1675904                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143451854                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135764350                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       168195                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18127733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40547013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3280                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    235221109                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.577178                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269530                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177971972     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22984605      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12556477      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8567984      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8011221      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2303206      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1796442      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       610343      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       418859      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    235221109                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31644     12.63%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96289     38.43%     51.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122604     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113733402     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2148639      1.58%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12545579      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7320269      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135764350                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.506375                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             250537                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507168540                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161617577                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133594402                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136014887                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       408091                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2438903                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1541                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       213035                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8452                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3816507                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1217108                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       122297                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143488479                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        32436                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13675301                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7356052                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19898                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         90075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1541                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182864                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1152860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2335724                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133841209                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11798871                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1923140                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  140                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19117380                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18834889                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7318509                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499202                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133595300                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133594402                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78106757                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204065050                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.498282                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382754                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20914204                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2065023                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    231404602                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.529698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.382892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    181646207     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24098099     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9379552      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5055196      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3784351      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2114243      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1303054      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1166338      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2857562      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    231404602                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2857562                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           372035164                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290794351                       # The number of ROB writes
system.switch_cpus0.timesIdled                3249000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32889152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.681103                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.681103                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.372981                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.372981                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603557492                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185182598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134062273                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus1.numCycles               268110261                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21069786                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17271747                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2064213                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8749032                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8243780                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2167307                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92919                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201569524                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119854225                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21069786                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10411087                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26372564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5843673                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      11098759                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12416941                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2052045                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    242786583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.603752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.949327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       216414019     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2860247      1.18%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3295202      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1818926      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2112273      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1150097      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          783694      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2043379      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12308746      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    242786583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078586                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447033                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199940057                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12758261                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26168166                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       193765                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3726332                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3425546                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        19398                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     146350710                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        97406                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3726332                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200244178                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3633189                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8262804                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26069420                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       850658                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146267208                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          233                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        220529                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       396131                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    203274287                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    681140762                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    681140762                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173798215                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29476043                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38593                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21644                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2285342                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13965044                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7615043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       198825                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1692525                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146052131                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38688                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138117017                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       189325                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18114766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41820820                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4550                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    242786583                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.568882                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.259676                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184589799     76.03%     76.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23406765      9.64%     85.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12575120      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8706242      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7611770      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3903712      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       930485      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       608784      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       453906      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    242786583                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34210     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128938     43.36%     54.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       134240     45.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115606124     83.70%     83.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2162743      1.57%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16925      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12769171      9.25%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7562054      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138117017                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515150                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             297388                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    519507330                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    164206896                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135838362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138414405                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       348050                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2449158                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          839                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1315                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       164139                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8459                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1347                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3726332                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3145220                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       140267                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146090939                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61436                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13965044                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7615043                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21641                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         97492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1315                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1197899                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1156973                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2354872                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136091913                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11992068                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2025104                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19552496                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19040574                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7560428                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507597                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135839749                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135838362                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80737166                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        211480776                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506651                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381771                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102058714                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125213663                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20878128                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34138                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2076377                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    239060251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523774                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187915934     78.61%     78.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23715554      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9937600      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5973532      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4134790      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2671693      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1384608      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1115280      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2211260      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    239060251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102058714                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125213663                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18966786                       # Number of memory references committed
system.switch_cpus1.commit.loads             11515882                       # Number of loads committed
system.switch_cpus1.commit.membars              17032                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17920196                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112885184                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2547504                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2211260                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           382940093                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          295910006                       # The number of ROB writes
system.switch_cpus1.timesIdled                3087865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25323678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102058714                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125213663                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102058714                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.627020                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.627020                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380659                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380659                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       613914203                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188530846                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136569061                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34106                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus2.numCycles               268110261                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19717130                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17604185                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1573230                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13191901                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12870601                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1184750                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        47542                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    208377716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             111959093                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19717130                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14055351                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24968900                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5149625                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4866408                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12608380                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1544137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    241780610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.518892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.758746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       216811710     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3804135      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1923667      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3766382      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1209895      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3488002      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          550290      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          886041      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9340488      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    241780610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073541                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.417586                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       206348553                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6943636                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24919188                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        20133                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3549096                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1863289                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18465                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     125258606                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        34904                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3549096                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       206580199                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4346299                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1875580                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24696192                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       733240                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     125080544                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          149                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         97061                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       562361                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    163948168                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    566898285                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    566898285                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    133033464                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30914694                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16807                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8505                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1681836                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22551539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3665946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        24456                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       832170                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         124435180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        116547680                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        75584                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22382579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45862077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    241780610                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482039                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.094969                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    190684805     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16071511      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     17127616      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9911909      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5117699      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1281846      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1520667      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        35274      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        29283      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    241780610                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         195507     57.35%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79506     23.32%     80.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        65878     19.33%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     91402594     78.43%     78.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       914522      0.78%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8303      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20587656     17.66%     96.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3634605      3.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     116547680                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.434701                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             340891                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    475292445                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    146834937                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    113590955                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     116888571                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        91362                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4582885                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          319                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        84048                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3549096                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3492939                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90022                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    124452128                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        15604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22551539                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3665946                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8501                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         41768                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1883                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          319                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1063158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       604676                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1667834                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    115068295                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     20291702                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1479385                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23926083                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17492885                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3634381                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.429183                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             113616945                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            113590955                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68739539                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        149770532                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.423673                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458966                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     90512561                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    101910882                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22545778                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16744                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1563357                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    238231514                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.427781                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.297481                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    200282553     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14913974      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9577087      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3014319      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5003802      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       976174      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       619094      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       566953      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3277558      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    238231514                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     90512561                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     101910882                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21550548                       # Number of memory references committed
system.switch_cpus2.commit.loads             17968650                       # Number of loads committed
system.switch_cpus2.commit.membars               8354                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15635430                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         89063888                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1275043                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3277558                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           359410278                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          252465214                       # The number of ROB writes
system.switch_cpus2.timesIdled                4644554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               26329651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           90512561                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            101910882                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     90512561                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.962133                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.962133                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.337595                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.337595                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       534847115                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      148020997                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133011364                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16728                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus3.numCycles               268110261                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19687985                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17580054                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1569714                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13175942                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12856322                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1182961                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        47691                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    208080788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             111808205                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19687985                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14039283                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24933893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5140331                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4970050                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12589796                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1540609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    241546553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.518647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.758332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       216612660     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3799091      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1920662      0.80%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3761566      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1207384      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3484356      1.44%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          549803      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          885993      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9325038      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    241546553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073432                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.417023                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       206056599                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7042213                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24884483                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19884                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3543370                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1858492                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18428                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     125078183                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34824                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3543370                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       206287547                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4431870                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1889354                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24661999                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       732409                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     124902778                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         96581                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       562207                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    163708807                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    566094533                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    566094533                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    132837741                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30871066                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16768                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8481                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1679844                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22527231                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3660072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23792                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       831926                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         124259031                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16827                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        116380715                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        75085                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22352476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     45816747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    241546553                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.481815                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.094778                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    190527917     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16039788      6.64%     85.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     17107731      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9899809      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5107051      2.11%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1281652      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1517955      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        35356      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        29294      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    241546553                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         194786     57.32%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         79276     23.33%     80.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        65748     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     91264349     78.42%     78.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       912652      0.78%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8288      0.01%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20566803     17.67%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3628623      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     116380715                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434078                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             339810                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    474722878                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    146628635                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    113428648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     116720525                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        92426                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4579501                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        84679                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3543370                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3580896                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        89830                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    124275940                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        15941                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22527231                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3660072                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8479                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         41698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1884                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1061293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       602543                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1663836                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    114904103                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     20270193                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1476612                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23898619                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17467644                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3628426                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.428570                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             113454816                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            113428648                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         68645293                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        149537421                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.423067                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.459051                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     90387177                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    101764607                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22515902                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16714                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1559865                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    238003183                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427577                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297234                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    200111890     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14887330      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9564852      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      3011003      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4996222      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       974442      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       618261      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       565564      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3273619      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    238003183                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     90387177                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     101764607                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21523123                       # Number of memory references committed
system.switch_cpus3.commit.loads             17947730                       # Number of loads committed
system.switch_cpus3.commit.membars               8340                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15613505                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         88934449                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1272713                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3273619                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           359009735                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          252107210                       # The number of ROB writes
system.switch_cpus3.timesIdled                4639435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               26563708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           90387177                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            101764607                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     90387177                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.966242                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.966242                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337127                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337127                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       534101646                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      147800729                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      132837333                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16696                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus4.numCycles               268110261                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        24035380                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     20011581                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2182886                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      9119577                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8783596                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2586585                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect       101218                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    209053251                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             131854782                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           24035380                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11370181                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27481459                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        6079925                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10417182                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles          951                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines         12981981                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2086764                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    250830163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.646082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       223348704     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1685833      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2113790      0.84%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3380300      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1427581      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1825037      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         2124749      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          974703      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13949466      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    250830163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089647                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491793                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       207826476                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11763520                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27350551                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        12915                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3876700                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3659134                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          564                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     161184526                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2311                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3876700                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       208037263                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         670740                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles     10505387                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27152641                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       587424                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     160189554                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         84549                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       409867                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    223715374                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    744915571                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    744915571                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    187202891                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        36512483                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        38723                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20157                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2065379                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     15004412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7844153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        87933                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1778776                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         156393769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        38864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        150051605                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       152002                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18952429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38581658                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1416                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    250830163                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.598220                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.320195                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    187257679     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     28988990     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11856700      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6642875      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      9002752      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2773818      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2726170      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1465960      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       115219      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    250830163                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu        1033310     78.95%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        141726     10.83%     89.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       133716     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    126410741     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2050345      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        18566      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13751313      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7820640      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     150051605                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559664                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1308752                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008722                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    552394127                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    175385786                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    146144114                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     151360357                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       111361                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2837132                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          725                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       112379                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3876700                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         510055                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        64265                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    156432642                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       122800                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     15004412                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7844153                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20156                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         56103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           71                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          725                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1291525                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1228714                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2520239                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    147437115                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13524738                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2614490                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21344658                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20850630                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7819920                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549912                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             146144567                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            146144114                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         87556208                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        235221809                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.545090                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372228                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    108910558                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    134203298                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     22229966                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        37448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2201580                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    246953463                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.543436                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363520                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    190154292     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     28785932     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10450554      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5206488      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4763424      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1998286      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1980587      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       943054      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2670846      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    246953463                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    108910558                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     134203298                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              19899054                       # Number of memory references committed
system.switch_cpus4.commit.loads             12167280                       # Number of loads committed
system.switch_cpus4.commit.membars              18682                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19452480                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        120826696                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2771311                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2670846                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           400715127                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          316743243                       # The number of ROB writes
system.switch_cpus4.timesIdled                3169406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               17280098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          108910558                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            134203298                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    108910558                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.461747                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.461747                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406216                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406216                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       663391144                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      204204680                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      149062325                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         37416                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               268110261                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19717163                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17604805                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1573409                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     13187528                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12870317                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1184388                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        47673                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    208387833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             111964822                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19717163                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     14054705                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24969632                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5150099                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4865852                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         12609151                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1544522                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    241791193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.518884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.758744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       216821561     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3805481      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1922458      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3766434      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1209914      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3488276      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          550008      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          885805      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9341256      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    241791193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073541                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.417607                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       206356492                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6945329                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24919964                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        20020                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3549384                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1862720                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18467                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     125262031                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        34884                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3549384                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       206588331                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4361530                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1861523                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24696729                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       733692                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     125085237                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          178                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         96798                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       562982                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    163956220                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    566917517                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    566917517                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    133033592                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30922605                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16809                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8506                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1682400                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     22551268                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3665899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        23872                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       832101                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         124437762                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16868                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        116546340                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        75811                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     22385656                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     45875184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    241791193                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482012                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.094918                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    190694035     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     16073652      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     17127277      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9911205      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5118790      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1282106      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1519437      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        35321      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        29370      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    241791193                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         195423     57.35%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         79466     23.32%     80.67% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        65876     19.33%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     91402799     78.43%     78.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       914295      0.78%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8303      0.01%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     20586489     17.66%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3634454      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     116546340                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.434696                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             340765                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002924                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    475300449                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    146840595                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    113588556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     116887105                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        91084                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4582577                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          318                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        84001                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3549384                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3508148                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        89873                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    124454724                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        16016                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     22551268                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3665899                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8504                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         41625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1887                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          318                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1062768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       604933                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1667701                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    115065305                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     20291146                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1481035                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23925387                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17492155                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3634241                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429172                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             113614621                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            113588556                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         68737685                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        149761734                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.423664                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458980                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     90512668                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    101910989                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22548253                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16744                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1563531                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    238241809                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427763                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297452                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    200292315     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14914564      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9576657      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      3015308      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      5003308      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       976225      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       618884      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       566858      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3277690      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    238241809                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     90512668                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     101910989                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21550581                       # Number of memory references committed
system.switch_cpus5.commit.loads             17968683                       # Number of loads committed
system.switch_cpus5.commit.membars               8354                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15635445                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         89063980                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1275043                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3277690                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           359423023                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          252470715                       # The number of ROB writes
system.switch_cpus5.timesIdled                4644731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               26319068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           90512668                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            101910989                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     90512668                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.962130                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.962130                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.337595                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.337595                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       534832661                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      148018857                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133016994                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16728                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               268110257                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19898989                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17955509                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1041622                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7444132                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7118683                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1098854                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        45781                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    210942668                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125117158                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19898989                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8217537                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24751900                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3278511                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      14067616                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12105127                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1046529                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    251973102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       227221202     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          888291      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1805120      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          762015      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4118197      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3664064      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          706568      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1481058      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11326587      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    251973102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074219                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466663                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       209537429                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     15485806                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24661127                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        78326                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2210411                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1747084                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          507                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     146728122                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2766                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2210411                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       209762172                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       13641912                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1106713                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24534041                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       717850                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146650571                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1578                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        330189                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       250588                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         7087                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    172146617                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    690734916                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    690734916                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    152744612                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19401971                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        17013                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8584                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1742914                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     34611908                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17504095                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       160299                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       854704                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         146370283                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        17064                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        140722284                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        77949                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11294710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     27099769                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    251973102                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558481                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.353811                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    201793177     80.09%     80.09% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15118671      6.00%     86.09% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12352866      4.90%     90.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5351447      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6737153      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6477368      2.57%     98.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3670186      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       290900      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       181334      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    251973102                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         356352     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2751393     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        79665      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     88276843     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1229335      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8426      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33743563     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17464117     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     140722284                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.524867                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3187410                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022650                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    536683029                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    157685689                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    139519060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143909694                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       252440                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1341204                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          534                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3641                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       107932                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12428                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2210411                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       13178021                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       210613                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    146387428                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1261                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     34611908                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17504095                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8586                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        140070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           97                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3641                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       605226                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       617172                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1222398                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139734933                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33630554                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       987351                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            51093075                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18311834                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17462521                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521185                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             139522936                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            139519060                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75368750                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        148630095                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520379                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507089                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    113373286                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    133232580                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     13170581                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16982                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1064486                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    249762691                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533437                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355682                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    201392863     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17696348      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8284287      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8176737      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2238660      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9454285      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       712810      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       519086      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1287615      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    249762691                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    113373286                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     133232580                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              50666863                       # Number of memory references committed
system.switch_cpus6.commit.loads             33270700                       # Number of loads committed
system.switch_cpus6.commit.membars               8478                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17594198                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        118475787                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1290564                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1287615                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           394877899                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          295016962                       # The number of ROB writes
system.switch_cpus6.timesIdled                4588931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16137155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          113373286                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            133232580                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    113373286                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.364845                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.364845                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.422861                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.422861                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       690804288                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      162003105                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      174710713                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16956                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus7.numCycles               268110261                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        24052675                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     20026892                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2183183                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9142282                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8795729                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2587727                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       101225                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    209265911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             131959242                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           24052675                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11383456                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27504942                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6075189                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      10189228                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12992244                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2086477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    250832281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.646510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.018421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       223327339     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1686677      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2122399      0.85%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3385010      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1426281      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1825041      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2127196      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          973259      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13959079      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    250832281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089712                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.492183                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       208031610                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     11542428                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27373633                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        12971                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3871638                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3660484                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          562                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     161289693                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2694                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3871638                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       208243352                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         671982                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles     10280420                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27174933                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       589948                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     160290880                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          146                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         84783                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       411886                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    223877601                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    745403011                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    745403011                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    187431799                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        36445802                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        38858                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        20270                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2073005                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15001125                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7849868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        88212                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1776761                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         156501102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        38998                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        150178073                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       150001                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18913035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38469965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1506                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    250832281                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.598719                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.320566                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    187197439     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     29023424     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11867926      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6648294      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      9011837      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2772519      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2727578      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1467608      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       115656      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    250832281                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu        1034899     79.05%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        140300     10.72%     89.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       133934     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    126518471     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2053100      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18588      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13761949      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7825965      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     150178073                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560135                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1309133                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008717                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    552647561                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    175453861                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    146276766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     151487206                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       111120                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2818988                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          729                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       108665                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3871638                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         511127                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        64703                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    156540106                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       122496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15001125                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7849868                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        20269                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         56440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           70                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          729                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1293950                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1226311                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2520261                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    147568701                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13538649                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2609372                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21363881                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20870556                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7825232                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550403                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             146277235                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            146276766                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         87643063                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        235425932                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545584                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372274                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    109043683                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    134367360                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     22173440                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        37492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2201916                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    246960643                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.544084                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.364143                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    190089989     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     28821961     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10461879      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5216910      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4768857      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2002358      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1980953      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       943913      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2673823      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    246960643                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    109043683                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     134367360                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19923340                       # Number of memory references committed
system.switch_cpus7.commit.loads             12182137                       # Number of loads committed
system.switch_cpus7.commit.membars              18704                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19476284                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        120974386                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2774703                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2673823                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           400826866                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          316953253                       # The number of ROB writes
system.switch_cpus7.timesIdled                3170519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               17277980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          109043683                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            134367360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    109043683                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.458742                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.458742                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.406712                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.406712                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       664002161                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      204395718                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      149183543                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         37460                       # number of misc regfile writes
system.l20.replacements                         24234                       # number of replacements
system.l20.tagsinuse                      4095.563437                       # Cycle average of tags in use
system.l20.total_refs                          384206                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28330                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.561807                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.288119                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.822918                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2654.053629                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1394.398770                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009104                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002398                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647962                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.340429                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        48717                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  48718                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14781                       # number of Writeback hits
system.l20.Writeback_hits::total                14781                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        48854                       # number of demand (read+write) hits
system.l20.demand_hits::total                   48855                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        48854                       # number of overall hits
system.l20.overall_hits::total                  48855                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24194                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24231                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24195                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24232                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24195                       # number of overall misses
system.l20.overall_misses::total                24232                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     31579181                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  12615003117                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    12646582298                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       310371                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       310371                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     31579181                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  12615313488                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     12646892669                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     31579181                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  12615313488                       # number of overall miss cycles
system.l20.overall_miss_latency::total    12646892669                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72911                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72949                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14781                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14781                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73049                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73087                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73049                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73087                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.331829                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.332164                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.007246                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.331216                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331550                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.331216                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331550                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 853491.378378                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 521410.395842                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 521917.473402                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       310371                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       310371                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 853491.378378                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 521401.673404                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 521908.743356                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 853491.378378                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 521401.673404                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 521908.743356                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4406                       # number of writebacks
system.l20.writebacks::total                     4406                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24194                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24231                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24195                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24232                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24195                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24232                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     28920228                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10877121985                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10906042213                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       238571                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       238571                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     28920228                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10877360556                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10906280784                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     28920228                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10877360556                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10906280784                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.331829                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.332164                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.331216                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331550                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.331216                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331550                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 781627.783784                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 449579.316566                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450086.344476                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       238571                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       238571                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 781627.783784                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 449570.595412                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450077.615715                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 781627.783784                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 449570.595412                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450077.615715                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14056                       # number of replacements
system.l21.tagsinuse                      4095.470146                       # Cycle average of tags in use
system.l21.total_refs                          406314                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18149                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.387680                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           83.439473                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.831455                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2793.626254                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1210.572965                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020371                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001912                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.682038                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.295550                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999871                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        42550                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42551                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24197                       # number of Writeback hits
system.l21.Writeback_hits::total                24197                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          159                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        42709                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42710                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        42709                       # number of overall hits
system.l21.overall_hits::total                  42710                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14010                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14047                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14015                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14052                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14015                       # number of overall misses
system.l21.overall_misses::total                14052                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28485534                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7164933147                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7193418681                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3112313                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3112313                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28485534                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7168045460                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7196530994                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28485534                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7168045460                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7196530994                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        56560                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              56598                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24197                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24197                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          164                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              164                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        56724                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               56762                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        56724                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              56762                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.247702                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.248189                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.030488                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.030488                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.247074                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.247560                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.247074                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.247560                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 769879.297297                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 511415.642184                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 512096.439169                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 622462.600000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 622462.600000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 769879.297297                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 511455.259365                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 512135.709792                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 769879.297297                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 511455.259365                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 512135.709792                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8600                       # number of writebacks
system.l21.writebacks::total                     8600                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14010                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14047                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14015                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14052                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14015                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14052                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25813136                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6157433622                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6183246758                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2752449                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2752449                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25813136                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6160186071                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6185999207                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25813136                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6160186071                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6185999207                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.247702                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.248189                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.030488                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.030488                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.247074                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.247560                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.247074                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.247560                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 697652.324324                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 439502.756745                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 440182.726418                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 550489.800000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 550489.800000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 697652.324324                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 439542.352551                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 440221.976018                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 697652.324324                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 439542.352551                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 440221.976018                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15307                       # number of replacements
system.l22.tagsinuse                      4095.813101                       # Cycle average of tags in use
system.l22.total_refs                          222363                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19403                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.460238                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           52.255021                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.309693                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2966.917300                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1069.331087                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012758                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001785                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.724345                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.261067                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        41262                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  41263                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            7206                       # number of Writeback hits
system.l22.Writeback_hits::total                 7206                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           72                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        41334                       # number of demand (read+write) hits
system.l22.demand_hits::total                   41335                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        41334                       # number of overall hits
system.l22.overall_hits::total                  41335                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15273                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15307                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15273                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15307                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15273                       # number of overall misses
system.l22.overall_misses::total                15307                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     29244668                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6651080924                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6680325592                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     29244668                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6651080924                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6680325592                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     29244668                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6651080924                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6680325592                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        56535                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              56570                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         7206                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             7206                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           72                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        56607                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               56642                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        56607                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              56642                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.270151                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.270585                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.269808                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.270241                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.269808                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.270241                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 860137.294118                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 435479.665030                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 436422.917097                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 860137.294118                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 435479.665030                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 436422.917097                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 860137.294118                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 435479.665030                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 436422.917097                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2298                       # number of writebacks
system.l22.writebacks::total                     2298                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15273                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15307                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15273                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15307                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15273                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15307                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     26803468                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5554071650                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5580875118                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     26803468                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5554071650                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5580875118                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     26803468                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5554071650                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5580875118                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.270151                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.270585                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.269808                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.270241                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.269808                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.270241                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 788337.294118                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 363652.959471                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 364596.270856                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 788337.294118                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 363652.959471                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 364596.270856                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 788337.294118                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 363652.959471                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 364596.270856                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         15291                       # number of replacements
system.l23.tagsinuse                      4095.794603                       # Cycle average of tags in use
system.l23.total_refs                          222360                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19387                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.469541                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           52.262440                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     6.593918                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2967.448210                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1069.490036                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012759                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001610                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.724475                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.261106                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        41247                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  41248                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            7218                       # number of Writeback hits
system.l23.Writeback_hits::total                 7218                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           77                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   77                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        41324                       # number of demand (read+write) hits
system.l23.demand_hits::total                   41325                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        41324                       # number of overall hits
system.l23.overall_hits::total                  41325                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        15257                       # number of ReadReq misses
system.l23.ReadReq_misses::total                15291                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        15257                       # number of demand (read+write) misses
system.l23.demand_misses::total                 15291                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        15257                       # number of overall misses
system.l23.overall_misses::total                15291                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     29884663                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6810199144                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6840083807                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     29884663                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6810199144                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6840083807                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     29884663                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6810199144                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6840083807                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        56504                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              56539                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         7218                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             7218                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           77                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        56581                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               56616                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        56581                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              56616                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.270016                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.270450                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.269649                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.270083                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.269649                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.270083                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 878960.676471                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 446365.546569                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 447327.434896                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 878960.676471                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 446365.546569                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 447327.434896                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 878960.676471                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 446365.546569                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 447327.434896                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2299                       # number of writebacks
system.l23.writebacks::total                     2299                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        15257                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           15291                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        15257                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            15291                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        15257                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           15291                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     27441045                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5713966906                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5741407951                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     27441045                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5713966906                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5741407951                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     27441045                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5713966906                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5741407951                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.270016                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.270450                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.269649                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.270083                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.269649                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.270083                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 807089.558824                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 374514.446221                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 375476.290040                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 807089.558824                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 374514.446221                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 375476.290040                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 807089.558824                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 374514.446221                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 375476.290040                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          6646                       # number of replacements
system.l24.tagsinuse                      4095.193216                       # Cycle average of tags in use
system.l24.total_refs                          289864                       # Total number of references to valid blocks.
system.l24.sampled_refs                         10742                       # Sample count of references to valid blocks.
system.l24.avg_refs                         26.984174                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          121.084636                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    15.658052                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2286.804610                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1671.645918                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003823                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.558302                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.408117                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999803                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        31614                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  31616                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           10044                       # number of Writeback hits
system.l24.Writeback_hits::total                10044                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          219                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  219                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        31833                       # number of demand (read+write) hits
system.l24.demand_hits::total                   31835                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        31833                       # number of overall hits
system.l24.overall_hits::total                  31835                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         6611                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 6646                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         6611                       # number of demand (read+write) misses
system.l24.demand_misses::total                  6646                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         6611                       # number of overall misses
system.l24.overall_misses::total                 6646                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     52925609                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   3061762906                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     3114688515                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     52925609                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   3061762906                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      3114688515                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     52925609                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   3061762906                       # number of overall miss cycles
system.l24.overall_miss_latency::total     3114688515                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        38225                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              38262                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        10044                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            10044                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          219                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              219                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        38444                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               38481                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        38444                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              38481                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.172950                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.173697                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.171964                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.172709                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.171964                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.172709                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1512160.257143                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 463131.584632                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 468656.111195                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1512160.257143                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 463131.584632                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 468656.111195                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1512160.257143                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 463131.584632                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 468656.111195                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                3876                       # number of writebacks
system.l24.writebacks::total                     3876                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         6611                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            6646                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         6611                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             6646                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         6611                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            6646                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     50411626                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2586866926                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   2637278552                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     50411626                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2586866926                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   2637278552                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     50411626                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2586866926                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   2637278552                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.172950                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.173697                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.171964                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.172709                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.171964                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.172709                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1440332.171429                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 391297.371956                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 396821.930785                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1440332.171429                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 391297.371956                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 396821.930785                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1440332.171429                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 391297.371956                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 396821.930785                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         15312                       # number of replacements
system.l25.tagsinuse                      4095.799083                       # Cycle average of tags in use
system.l25.total_refs                          222399                       # Total number of references to valid blocks.
system.l25.sampled_refs                         19408                       # Sample count of references to valid blocks.
system.l25.avg_refs                         11.459141                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           52.243898                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.247867                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2968.871172                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1067.436146                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012755                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001769                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.724822                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.260605                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        41294                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  41295                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            7210                       # number of Writeback hits
system.l25.Writeback_hits::total                 7210                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           76                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   76                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        41370                       # number of demand (read+write) hits
system.l25.demand_hits::total                   41371                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        41370                       # number of overall hits
system.l25.overall_hits::total                  41371                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        15278                       # number of ReadReq misses
system.l25.ReadReq_misses::total                15312                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        15278                       # number of demand (read+write) misses
system.l25.demand_misses::total                 15312                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        15278                       # number of overall misses
system.l25.overall_misses::total                15312                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     29743033                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6654039012                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     6683782045                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     29743033                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6654039012                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      6683782045                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     29743033                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6654039012                       # number of overall miss cycles
system.l25.overall_miss_latency::total     6683782045                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        56572                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              56607                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         7210                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             7210                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           76                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               76                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        56648                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               56683                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        56648                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              56683                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.270063                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.270497                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.269701                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.270134                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.269701                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.270134                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 874795.088235                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 435530.763974                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 436506.141915                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 874795.088235                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 435530.763974                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 436506.141915                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 874795.088235                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 435530.763974                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 436506.141915                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                2300                       # number of writebacks
system.l25.writebacks::total                     2300                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        15278                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           15312                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        15278                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            15312                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        15278                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           15312                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     27301442                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5556616104                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   5583917546                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     27301442                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5556616104                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   5583917546                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     27301442                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5556616104                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   5583917546                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.270063                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.270497                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.269701                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.270134                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.269701                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.270134                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 802983.588235                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 363700.491164                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 364675.910789                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 802983.588235                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 363700.491164                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 364675.910789                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 802983.588235                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 363700.491164                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 364675.910789                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         28799                       # number of replacements
system.l26.tagsinuse                      4095.910223                       # Cycle average of tags in use
system.l26.total_refs                          391122                       # Total number of references to valid blocks.
system.l26.sampled_refs                         32895                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.890014                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.246280                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     4.072942                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3339.226122                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           742.364879                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002502                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.000994                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.815241                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.181241                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        53082                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  53083                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           21676                       # number of Writeback hits
system.l26.Writeback_hits::total                21676                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           79                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   79                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        53161                       # number of demand (read+write) hits
system.l26.demand_hits::total                   53162                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        53161                       # number of overall hits
system.l26.overall_hits::total                  53162                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        28762                       # number of ReadReq misses
system.l26.ReadReq_misses::total                28799                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        28762                       # number of demand (read+write) misses
system.l26.demand_misses::total                 28799                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        28762                       # number of overall misses
system.l26.overall_misses::total                28799                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31122509                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  15230804057                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    15261926566                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31122509                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  15230804057                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     15261926566                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31122509                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  15230804057                       # number of overall miss cycles
system.l26.overall_miss_latency::total    15261926566                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        81844                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              81882                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        21676                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            21676                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           79                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               79                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        81923                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               81961                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        81923                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              81961                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.351425                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.351713                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.351086                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.351374                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.351086                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.351374                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 841148.891892                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 529546.069710                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 529946.406681                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 841148.891892                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 529546.069710                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 529946.406681                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 841148.891892                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 529546.069710                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 529946.406681                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                5251                       # number of writebacks
system.l26.writebacks::total                     5251                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        28762                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           28799                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        28762                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            28799                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        28762                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           28799                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     28463432                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  13164435825                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  13192899257                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     28463432                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  13164435825                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  13192899257                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     28463432                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  13164435825                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  13192899257                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.351425                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.351713                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.351086                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.351374                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.351086                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.351374                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 769281.945946                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 457702.379007                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 458102.686100                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 769281.945946                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 457702.379007                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 458102.686100                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 769281.945946                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 457702.379007                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 458102.686100                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          6657                       # number of replacements
system.l27.tagsinuse                      4095.193581                       # Cycle average of tags in use
system.l27.total_refs                          289940                       # Total number of references to valid blocks.
system.l27.sampled_refs                         10753                       # Sample count of references to valid blocks.
system.l27.avg_refs                         26.963638                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          121.079876                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    17.568760                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2287.449756                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1669.095188                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029561                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.004289                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.558459                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.407494                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999803                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        31672                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  31674                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10062                       # number of Writeback hits
system.l27.Writeback_hits::total                10062                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          221                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  221                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        31893                       # number of demand (read+write) hits
system.l27.demand_hits::total                   31895                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        31893                       # number of overall hits
system.l27.overall_hits::total                  31895                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         6618                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 6657                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         6618                       # number of demand (read+write) misses
system.l27.demand_misses::total                  6657                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         6618                       # number of overall misses
system.l27.overall_misses::total                 6657                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     47458573                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   2956523764                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3003982337                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     47458573                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   2956523764                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3003982337                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     47458573                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   2956523764                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3003982337                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        38290                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              38331                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10062                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10062                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          221                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              221                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        38511                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               38552                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        38511                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              38552                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.172839                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.173671                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.171847                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.172676                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.171847                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.172676                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1216886.487179                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 446739.764884                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 451251.665465                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1216886.487179                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 446739.764884                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 451251.665465                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1216886.487179                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 446739.764884                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 451251.665465                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                3880                       # number of writebacks
system.l27.writebacks::total                     3880                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         6618                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            6657                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         6618                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             6657                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         6618                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            6657                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     44657374                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2481207362                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2525864736                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     44657374                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2481207362                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2525864736                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     44657374                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2481207362                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2525864736                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.172839                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.173671                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.171847                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.172676                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.171847                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.172676                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1145060.871795                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 374918.005742                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 379429.883731                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1145060.871795                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 374918.005742                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 379429.883731                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1145060.871795                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 374918.005742                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 379429.883731                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.043564                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012379552                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1917385.515152                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.043564                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059365                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.844621                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12371503                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12371503                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12371503                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12371503                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12371503                       # number of overall hits
system.cpu0.icache.overall_hits::total       12371503                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     39696936                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     39696936                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     39696936                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     39696936                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     39696936                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     39696936                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12371557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12371557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12371557                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12371557                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12371557                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12371557                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 735128.444444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 735128.444444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 735128.444444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 735128.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 735128.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 735128.444444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     32000812                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32000812                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     32000812                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32000812                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     32000812                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32000812                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 842126.631579                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 842126.631579                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 842126.631579                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 842126.631579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 842126.631579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 842126.631579                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73049                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180703211                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73305                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2465.087115                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.195209                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.804791                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914825                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085175                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8580735                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8580735                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19723                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19723                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15689399                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15689399                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15689399                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15689399                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       186699                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186699                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187536                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187536                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187536                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187536                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42785475358                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42785475358                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     72473802                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     72473802                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42857949160                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42857949160                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42857949160                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42857949160                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8767434                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8767434                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15876935                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15876935                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15876935                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15876935                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021295                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021295                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011812                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011812                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011812                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011812                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229168.208496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229168.208496                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86587.577061                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86587.577061                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228531.850738                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228531.850738                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228531.850738                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228531.850738                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14781                       # number of writebacks
system.cpu0.dcache.writebacks::total            14781                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       113788                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       113788                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       114487                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       114487                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       114487                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       114487                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72911                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72911                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73049                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73049                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16016767949                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16016767949                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9216990                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9216990                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16025984939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16025984939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16025984939                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16025984939                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008316                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008316                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004601                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004601                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004601                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004601                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219675.603805                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219675.603805                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66789.782609                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66789.782609                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219386.780640                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219386.780640                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219386.780640                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219386.780640                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               519.089378                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007979338                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1938421.803846                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.089378                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059438                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831874                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12416892                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12416892                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12416892                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12416892                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12416892                       # number of overall hits
system.cpu1.icache.overall_hits::total       12416892                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     32212788                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     32212788                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     32212788                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     32212788                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     32212788                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     32212788                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12416941                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12416941                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12416941                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12416941                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12416941                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12416941                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 657403.836735                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 657403.836735                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 657403.836735                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 657403.836735                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 657403.836735                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 657403.836735                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28871417                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28871417                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28871417                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28871417                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28871417                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28871417                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 759774.131579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 759774.131579                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 759774.131579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 759774.131579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 759774.131579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 759774.131579                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 56724                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172292510                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 56980                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3023.736574                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.896261                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.103739                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913657                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086343                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8754004                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8754004                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7408558                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7408558                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18061                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18061                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17053                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17053                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16162562                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16162562                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16162562                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16162562                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       193256                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       193256                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5830                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5830                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       199086                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        199086                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       199086                       # number of overall misses
system.cpu1.dcache.overall_misses::total       199086                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  45509806075                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  45509806075                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2274163106                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2274163106                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  47783969181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  47783969181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  47783969181                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  47783969181                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8947260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8947260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7414388                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7414388                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17053                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17053                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16361648                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16361648                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16361648                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16361648                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021599                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021599                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000786                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000786                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012168                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012168                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012168                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012168                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 235489.744562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 235489.744562                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 390079.434991                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 390079.434991                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240016.722326                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240016.722326                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240016.722326                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240016.722326                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     15305475                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             93                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       164575                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24197                       # number of writebacks
system.cpu1.dcache.writebacks::total            24197                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       136696                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       136696                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5666                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5666                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       142362                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       142362                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       142362                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       142362                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        56560                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56560                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          164                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        56724                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56724                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        56724                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56724                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10075965357                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10075965357                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     13466133                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     13466133                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10089431490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10089431490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10089431490                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10089431490                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006321                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006321                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003467                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003467                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003467                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003467                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 178146.487924                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 178146.487924                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 82110.567073                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82110.567073                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 177868.829596                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 177868.829596                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 177868.829596                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 177868.829596                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               559.493653                       # Cycle average of tags in use
system.cpu2.icache.total_refs               926426879                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1648446.403915                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.399627                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.094026                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055128                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841497                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.896624                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12608332                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12608332                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12608332                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12608332                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12608332                       # number of overall hits
system.cpu2.icache.overall_hits::total       12608332                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     40417616                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     40417616                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     40417616                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     40417616                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     40417616                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     40417616                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12608380                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12608380                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12608380                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12608380                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12608380                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12608380                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 842033.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 842033.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 842033.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 842033.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 842033.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 842033.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     29627807                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     29627807                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     29627807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     29627807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     29627807                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     29627807                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 846508.771429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 846508.771429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 846508.771429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 846508.771429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 846508.771429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 846508.771429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 56607                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               224216236                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 56863                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3943.095440                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   202.387647                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    53.612353                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.790577                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.209423                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18532406                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18532406                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3564648                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3564648                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8431                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8431                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8364                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8364                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22097054                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22097054                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22097054                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22097054                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       195280                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       195280                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          338                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          338                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       195618                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        195618                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       195618                       # number of overall misses
system.cpu2.dcache.overall_misses::total       195618                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  44877619759                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  44877619759                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     29245040                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     29245040                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  44906864799                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  44906864799                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  44906864799                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  44906864799                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18727686                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18727686                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3564986                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3564986                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22292672                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22292672                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22292672                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22292672                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010427                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000095                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008775                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008775                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008775                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008775                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 229811.653825                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 229811.653825                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86523.786982                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86523.786982                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 229564.072831                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 229564.072831                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 229564.072831                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 229564.072831                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7206                       # number of writebacks
system.cpu2.dcache.writebacks::total             7206                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       138745                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       138745                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          266                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          266                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       139011                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       139011                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       139011                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       139011                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        56535                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        56535                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        56607                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        56607                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        56607                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        56607                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9481243475                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9481243475                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4701736                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4701736                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9485945211                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9485945211                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9485945211                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9485945211                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002539                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002539                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002539                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 167705.730521                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 167705.730521                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65301.888889                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65301.888889                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 167575.480259                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 167575.480259                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 167575.480259                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 167575.480259                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               559.493590                       # Cycle average of tags in use
system.cpu3.icache.total_refs               926408295                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1648413.336299                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.399541                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.094049                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.055127                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841497                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.896624                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12589748                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12589748                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12589748                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12589748                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12589748                       # number of overall hits
system.cpu3.icache.overall_hits::total       12589748                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     41946164                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41946164                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     41946164                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41946164                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     41946164                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41946164                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12589796                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12589796                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12589796                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12589796                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12589796                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12589796                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 873878.416667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 873878.416667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 873878.416667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 873878.416667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 873878.416667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 873878.416667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30239716                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30239716                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30239716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30239716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30239716                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30239716                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 863991.885714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 863991.885714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 863991.885714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 863991.885714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 863991.885714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 863991.885714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 56581                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224189850                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 56837                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3944.434963                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   201.489655                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    54.510345                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.787069                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.212931                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18512573                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18512573                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3558134                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3558134                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8408                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8408                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8348                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8348                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     22070707                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        22070707                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     22070707                       # number of overall hits
system.cpu3.dcache.overall_hits::total       22070707                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       194901                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       194901                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          378                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          378                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       195279                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        195279                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       195279                       # number of overall misses
system.cpu3.dcache.overall_misses::total       195279                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  45829210105                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  45829210105                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     32859342                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     32859342                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  45862069447                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  45862069447                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  45862069447                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  45862069447                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18707474                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18707474                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3558512                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3558512                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8348                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8348                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     22265986                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     22265986                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     22265986                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     22265986                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010418                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010418                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000106                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008770                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008770                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008770                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008770                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 235140.969544                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 235140.969544                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86929.476190                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86929.476190                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 234854.077740                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 234854.077740                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 234854.077740                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 234854.077740                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7218                       # number of writebacks
system.cpu3.dcache.writebacks::total             7218                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       138397                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       138397                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          301                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          301                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       138698                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       138698                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       138698                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       138698                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        56504                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        56504                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           77                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        56581                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        56581                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        56581                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        56581                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9638754900                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9638754900                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5026839                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5026839                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9643781739                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9643781739                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9643781739                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9643781739                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002541                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002541                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 170585.355019                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 170585.355019                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65283.623377                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65283.623377                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 170442.051908                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 170442.051908                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 170442.051908                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 170442.051908                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               491.471858                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1010344450                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2053545.630081                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.471858                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.058448                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.787615                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12981930                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12981930                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12981930                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12981930                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12981930                       # number of overall hits
system.cpu4.icache.overall_hits::total       12981930                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     81774122                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     81774122                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     81774122                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     81774122                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     81774122                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     81774122                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12981980                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12981980                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12981980                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12981980                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12981980                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12981980                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1635482.440000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1635482.440000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1635482.440000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1635482.440000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1635482.440000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1635482.440000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       852462                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       284154                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     53346718                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     53346718                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     53346718                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     53346718                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     53346718                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     53346718                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1441803.189189                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1441803.189189                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1441803.189189                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1441803.189189                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1441803.189189                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1441803.189189                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 38444                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               164450389                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 38700                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4249.364057                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.228149                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.771851                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911047                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088953                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     10356727                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       10356727                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7691759                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7691759                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19859                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19859                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        18708                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        18708                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     18048486                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        18048486                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     18048486                       # number of overall hits
system.cpu4.dcache.overall_hits::total       18048486                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        98863                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        98863                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2219                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2219                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       101082                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        101082                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       101082                       # number of overall misses
system.cpu4.dcache.overall_misses::total       101082                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  13609266775                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  13609266775                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    143423905                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    143423905                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  13752690680                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  13752690680                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  13752690680                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  13752690680                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     10455590                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     10455590                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7693978                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7693978                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        18708                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        18708                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     18149568                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     18149568                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     18149568                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     18149568                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009456                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009456                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000288                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000288                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005569                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005569                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005569                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005569                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 137657.837361                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 137657.837361                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64634.477242                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64634.477242                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 136054.793930                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 136054.793930                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 136054.793930                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 136054.793930                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           28                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10044                       # number of writebacks
system.cpu4.dcache.writebacks::total            10044                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        60638                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        60638                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         2000                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2000                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        62638                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        62638                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        62638                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        62638                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        38225                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        38225                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          219                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          219                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        38444                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        38444                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        38444                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        38444                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5174096822                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5174096822                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     15999111                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     15999111                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5190095933                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5190095933                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5190095933                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5190095933                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002118                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002118                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 135358.975069                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 135358.975069                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 73055.301370                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 73055.301370                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 135004.056108                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 135004.056108                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 135004.056108                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 135004.056108                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               559.177904                       # Cycle average of tags in use
system.cpu5.icache.total_refs               926427648                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1648447.772242                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.121997                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.055907                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.054683                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.896118                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12609101                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12609101                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12609101                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12609101                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12609101                       # number of overall hits
system.cpu5.icache.overall_hits::total       12609101                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     41585901                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     41585901                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     41585901                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     41585901                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     41585901                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     41585901                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12609151                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12609151                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12609151                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12609151                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12609151                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12609151                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 831718.020000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 831718.020000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 831718.020000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 831718.020000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 831718.020000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 831718.020000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     30109929                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     30109929                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     30109929                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     30109929                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     30109929                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     30109929                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 860283.685714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 860283.685714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 56648                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224216093                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 56904                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3940.251880                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   201.263671                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    54.736329                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.786186                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.213814                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     18532307                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       18532307                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3564616                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3564616                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8419                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8419                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8364                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8364                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     22096923                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        22096923                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     22096923                       # number of overall hits
system.cpu5.dcache.overall_hits::total       22096923                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       195054                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       195054                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          370                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          370                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       195424                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        195424                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       195424                       # number of overall misses
system.cpu5.dcache.overall_misses::total       195424                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  44885646085                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  44885646085                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     32175800                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     32175800                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  44917821885                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  44917821885                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  44917821885                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  44917821885                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18727361                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18727361                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3564986                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3564986                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8364                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8364                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     22292347                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     22292347                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     22292347                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     22292347                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010415                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010415                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000104                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008766                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008766                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008766                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008766                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 230119.075154                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 230119.075154                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86961.621622                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86961.621622                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 229848.032406                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 229848.032406                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 229848.032406                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 229848.032406                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7210                       # number of writebacks
system.cpu5.dcache.writebacks::total             7210                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       138482                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       138482                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          294                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          294                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       138776                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       138776                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       138776                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       138776                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        56572                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        56572                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           76                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        56648                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        56648                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        56648                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        56648                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   9486413715                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9486413715                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4971964                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4971964                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   9491385679                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   9491385679                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   9491385679                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   9491385679                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002541                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002541                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 167687.437513                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 167687.437513                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65420.578947                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65420.578947                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 167550.234413                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 167550.234413                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 167550.234413                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 167550.234413                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               577.723861                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1037046402                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1784933.566265                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.644410                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.079451                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.058725                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867115                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.925840                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12105076                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12105076                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12105076                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12105076                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12105076                       # number of overall hits
system.cpu6.icache.overall_hits::total       12105076                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     42375034                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     42375034                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     42375034                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     42375034                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     42375034                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     42375034                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12105127                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12105127                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12105127                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12105127                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12105127                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12105127                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 830883.019608                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 830883.019608                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 830883.019608                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 830883.019608                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 830883.019608                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 830883.019608                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     31508911                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     31508911                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     31508911                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     31508911                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     31508911                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     31508911                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 829181.868421                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 829181.868421                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 829181.868421                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 829181.868421                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 829181.868421                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 829181.868421                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 81922                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               448666723                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 82178                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5459.693872                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.908052                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.091948                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437141                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562859                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31733033                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31733033                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17378669                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17378669                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8494                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8494                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8478                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8478                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     49111702                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        49111702                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     49111702                       # number of overall hits
system.cpu6.dcache.overall_hits::total       49111702                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       295113                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       295113                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          290                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          290                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       295403                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        295403                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       295403                       # number of overall misses
system.cpu6.dcache.overall_misses::total       295403                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  74423316281                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  74423316281                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     29692238                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     29692238                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  74453008519                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  74453008519                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  74453008519                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  74453008519                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     32028146                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     32028146                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17378959                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17378959                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8478                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8478                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     49407105                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     49407105                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     49407105                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     49407105                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009214                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009214                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005979                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005979                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005979                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005979                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 252185.828076                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 252185.828076                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 102387.027586                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 102387.027586                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 252038.769136                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 252038.769136                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 252038.769136                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 252038.769136                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21676                       # number of writebacks
system.cpu6.dcache.writebacks::total            21676                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       213269                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       213269                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          211                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          211                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       213480                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       213480                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       213480                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       213480                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81844                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81844                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           79                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        81923                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        81923                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        81923                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        81923                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  19104683112                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  19104683112                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5431780                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5431780                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  19110114892                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  19110114892                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  19110114892                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  19110114892                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001658                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001658                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001658                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001658                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 233428.022971                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 233428.022971                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68756.708861                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68756.708861                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 233269.227103                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 233269.227103                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 233269.227103                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 233269.227103                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               495.158168                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1010354711                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2037005.465726                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    40.158168                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.064356                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.793523                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12992191                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12992191                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12992191                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12992191                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12992191                       # number of overall hits
system.cpu7.icache.overall_hits::total       12992191                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     70746170                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     70746170                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     70746170                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     70746170                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     70746170                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     70746170                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12992244                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12992244                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12992244                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12992244                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12992244                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12992244                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1334833.396226                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1334833.396226                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1334833.396226                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1334833.396226                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1334833.396226                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1334833.396226                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     47913965                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     47913965                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     47913965                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     47913965                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     47913965                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     47913965                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1168633.292683                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1168633.292683                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1168633.292683                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1168633.292683                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1168633.292683                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1168633.292683                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 38511                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               164470133                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 38767                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4242.529290                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.229551                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.770449                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.911053                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.088947                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     10366992                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       10366992                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7701108                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7701108                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19967                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19967                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18730                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18730                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     18068100                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        18068100                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     18068100                       # number of overall hits
system.cpu7.dcache.overall_hits::total       18068100                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        98975                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        98975                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2255                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2255                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       101230                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        101230                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       101230                       # number of overall misses
system.cpu7.dcache.overall_misses::total       101230                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  13380203229                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  13380203229                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    145216133                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    145216133                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  13525419362                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  13525419362                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  13525419362                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  13525419362                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     10465967                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     10465967                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7703363                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7703363                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18730                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18730                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18169330                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18169330                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     18169330                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18169330                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009457                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009457                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000293                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005571                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005571                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005571                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005571                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 135187.706279                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 135187.706279                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 64397.398226                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 64397.398226                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 133610.781014                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 133610.781014                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 133610.781014                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 133610.781014                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10062                       # number of writebacks
system.cpu7.dcache.writebacks::total            10062                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        60685                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        60685                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         2034                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         2034                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        62719                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        62719                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        62719                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        62719                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        38290                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        38290                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          221                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        38511                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        38511                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        38511                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        38511                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5072797978                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5072797978                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     16142438                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     16142438                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5088940416                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5088940416                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5088940416                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5088940416                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002120                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002120                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 132483.624393                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 132483.624393                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73042.705882                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73042.705882                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 132142.515541                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 132142.515541                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 132142.515541                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 132142.515541                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
