 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : tv80s
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:32:15 2025
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: i_tv80_core/ISet_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/A_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tv80s              16000                 saed32rvt_ss0p95v25c
  tv80_core          16000                 saed32rvt_ss0p95v25c
  tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7
                     8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/ISet_reg[0]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_tv80_core/ISet_reg[0]/Q (DFFX1_RVT)                   0.16       0.16 f
  i_tv80_core/i_mcode/ISet[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.16 f
  i_tv80_core/i_mcode/U681/Y (NAND2X0_RVT)                0.18       0.33 r
  i_tv80_core/i_mcode/U240/Y (INVX1_RVT)                  0.13       0.47 f
  i_tv80_core/i_mcode/U97/Y (AND3X1_RVT)                  6.78       7.25 f
  i_tv80_core/i_mcode/U522/Y (OR2X1_RVT)                  0.07       7.32 f
  i_tv80_core/i_mcode/U515/Y (AO21X1_RVT)                 0.10       7.42 f
  i_tv80_core/i_mcode/U630/Y (AND2X1_RVT)                 0.07       7.49 f
  i_tv80_core/i_mcode/Set_Addr_To[2] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       7.49 f
  i_tv80_core/U1108/Y (INVX0_RVT)                         0.08       7.57 r
  i_tv80_core/U526/Y (NAND3X0_RVT)                        0.11       7.68 f
  i_tv80_core/U394/Y (AOI21X1_RVT)                        0.25       7.94 r
  i_tv80_core/U395/Y (INVX0_RVT)                          0.15       8.09 f
  i_tv80_core/U362/Y (AND3X1_RVT)                         0.17       8.26 f
  i_tv80_core/U559/Y (NAND2X0_RVT)                        0.13       8.40 r
  i_tv80_core/U361/Y (OA222X1_RVT)                        1.21       9.61 r
  i_tv80_core/U360/Y (AND3X1_RVT)                         0.08       9.68 r
  i_tv80_core/U374/Y (NAND2X0_RVT)                        0.04       9.72 f
  i_tv80_core/A_reg[10]/D (DFFX1_RVT)                     0.01       9.74 f
  data arrival time                                                  9.74

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/A_reg[10]/CLK (DFFX1_RVT)                   0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_tv80_core/mcycle_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tv80s              16000                 saed32rvt_ss0p95v25c
  tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7
                     8000                  saed32rvt_ss0p95v25c
  tv80_core          16000                 saed32rvt_ss0p95v25c
  tv80_reg           8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/mcycle_reg[0]/CLK (DFFARX1_RVT)             0.00       0.00 r
  i_tv80_core/mcycle_reg[0]/Q (DFFARX1_RVT)               0.19       0.19 r
  i_tv80_core/i_mcode/MCycle[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.19 r
  i_tv80_core/i_mcode/U213/Y (INVX0_RVT)                  0.29       0.48 f
  i_tv80_core/i_mcode/U237/Y (NAND2X0_RVT)                0.29       0.77 r
  i_tv80_core/i_mcode/U521/Y (INVX0_RVT)                  0.08       0.85 f
  i_tv80_core/i_mcode/U513/Y (AND2X1_RVT)                 0.12       0.97 f
  i_tv80_core/i_mcode/U7/Y (IBUFFX2_RVT)                  0.48       1.45 r
  i_tv80_core/i_mcode/U359/Y (NAND2X0_RVT)                1.39       2.84 f
  i_tv80_core/i_mcode/U434/Y (NAND2X0_RVT)                0.64       3.48 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.11       3.59 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08       3.66 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.14       3.81 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.12       3.93 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07       4.00 r
  i_tv80_core/i_mcode/U440/Y (OAI21X1_RVT)                0.22       4.21 f
  i_tv80_core/i_mcode/U439/Y (NAND2X0_RVT)                0.05       4.26 r
  i_tv80_core/i_mcode/U3/Y (NAND3X2_RVT)                  0.12       4.38 f
  i_tv80_core/i_mcode/IncDec_16[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       4.38 f
  i_tv80_core/U1109/Y (INVX0_RVT)                         0.24       4.62 r
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.12       4.73 f
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.18       4.91 r
  i_tv80_core/U363/Y (AO21X1_RVT)                         0.18       5.09 r
  i_tv80_core/U1101/Y (AO221X1_RVT)                       0.11       5.20 r
  i_tv80_core/i_reg/AddrA[0] (tv80_reg)                   0.00       5.20 r
  i_tv80_core/i_reg/U489/Y (INVX0_RVT)                    0.09       5.29 f
  i_tv80_core/i_reg/U488/Y (INVX0_RVT)                    0.18       5.47 r
  i_tv80_core/i_reg/U114/Y (NAND2X0_RVT)                  0.45       5.91 f
  i_tv80_core/i_reg/U378/Y (INVX0_RVT)                    0.22       6.13 r
  i_tv80_core/i_reg/U23/Y (AO221X1_RVT)                   0.74       6.87 r
  i_tv80_core/i_reg/U14/Y (OR2X1_RVT)                     0.08       6.96 r
  i_tv80_core/i_reg/DOAL[0] (tv80_reg)                    0.00       6.96 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.42       7.38 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.13       7.51 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.13       7.64 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.13       7.76 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.13       7.89 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.13       8.02 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.13       8.15 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.13       8.28 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.13       8.41 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.13       8.54 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.13       8.67 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.13       8.80 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.13       8.93 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.12       9.06 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.15       9.20 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.15       9.35 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       9.35 f
  i_tv80_core/i_reg/U485/Y (NBUFFX2_RVT)                  0.18       9.53 f
  i_tv80_core/i_reg/U510/Y (AO22X1_RVT)                   0.19       9.73 f
  i_tv80_core/i_reg/RegsH_reg[3][7]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                                  9.74

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[3][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.05       9.75
  data required time                                                 9.75
  --------------------------------------------------------------------------
  data required time                                                 9.75
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_tv80_core/mcycle_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tv80s              16000                 saed32rvt_ss0p95v25c
  tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7
                     8000                  saed32rvt_ss0p95v25c
  tv80_core          16000                 saed32rvt_ss0p95v25c
  tv80_reg           8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/mcycle_reg[0]/CLK (DFFARX1_RVT)             0.00       0.00 r
  i_tv80_core/mcycle_reg[0]/Q (DFFARX1_RVT)               0.19       0.19 r
  i_tv80_core/i_mcode/MCycle[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.19 r
  i_tv80_core/i_mcode/U213/Y (INVX0_RVT)                  0.29       0.48 f
  i_tv80_core/i_mcode/U237/Y (NAND2X0_RVT)                0.29       0.77 r
  i_tv80_core/i_mcode/U521/Y (INVX0_RVT)                  0.08       0.85 f
  i_tv80_core/i_mcode/U513/Y (AND2X1_RVT)                 0.12       0.97 f
  i_tv80_core/i_mcode/U7/Y (IBUFFX2_RVT)                  0.48       1.45 r
  i_tv80_core/i_mcode/U359/Y (NAND2X0_RVT)                1.39       2.84 f
  i_tv80_core/i_mcode/U434/Y (NAND2X0_RVT)                0.64       3.48 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.11       3.59 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08       3.66 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.14       3.81 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.12       3.93 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07       4.00 r
  i_tv80_core/i_mcode/U440/Y (OAI21X1_RVT)                0.22       4.21 f
  i_tv80_core/i_mcode/U439/Y (NAND2X0_RVT)                0.05       4.26 r
  i_tv80_core/i_mcode/U3/Y (NAND3X2_RVT)                  0.12       4.38 f
  i_tv80_core/i_mcode/IncDec_16[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       4.38 f
  i_tv80_core/U1109/Y (INVX0_RVT)                         0.24       4.62 r
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.12       4.73 f
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.18       4.91 r
  i_tv80_core/U363/Y (AO21X1_RVT)                         0.18       5.09 r
  i_tv80_core/U1101/Y (AO221X1_RVT)                       0.11       5.20 r
  i_tv80_core/i_reg/AddrA[0] (tv80_reg)                   0.00       5.20 r
  i_tv80_core/i_reg/U489/Y (INVX0_RVT)                    0.09       5.29 f
  i_tv80_core/i_reg/U488/Y (INVX0_RVT)                    0.18       5.47 r
  i_tv80_core/i_reg/U114/Y (NAND2X0_RVT)                  0.45       5.91 f
  i_tv80_core/i_reg/U378/Y (INVX0_RVT)                    0.22       6.13 r
  i_tv80_core/i_reg/U23/Y (AO221X1_RVT)                   0.74       6.87 r
  i_tv80_core/i_reg/U14/Y (OR2X1_RVT)                     0.08       6.96 r
  i_tv80_core/i_reg/DOAL[0] (tv80_reg)                    0.00       6.96 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.42       7.38 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.13       7.51 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.13       7.64 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.13       7.76 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.13       7.89 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.13       8.02 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.13       8.15 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.13       8.28 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.13       8.41 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.13       8.54 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.13       8.67 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.13       8.80 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.13       8.93 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.12       9.06 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.15       9.20 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.15       9.35 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       9.35 f
  i_tv80_core/i_reg/U485/Y (NBUFFX2_RVT)                  0.18       9.53 f
  i_tv80_core/i_reg/U511/Y (AO22X1_RVT)                   0.19       9.73 f
  i_tv80_core/i_reg/RegsH_reg[2][7]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                                  9.74

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[2][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.05       9.75
  data required time                                                 9.75
  --------------------------------------------------------------------------
  data required time                                                 9.75
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_tv80_core/mcycle_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tv80s              16000                 saed32rvt_ss0p95v25c
  tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7
                     8000                  saed32rvt_ss0p95v25c
  tv80_core          16000                 saed32rvt_ss0p95v25c
  tv80_reg           8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/mcycle_reg[0]/CLK (DFFARX1_RVT)             0.00       0.00 r
  i_tv80_core/mcycle_reg[0]/Q (DFFARX1_RVT)               0.19       0.19 r
  i_tv80_core/i_mcode/MCycle[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.19 r
  i_tv80_core/i_mcode/U213/Y (INVX0_RVT)                  0.29       0.48 f
  i_tv80_core/i_mcode/U237/Y (NAND2X0_RVT)                0.29       0.77 r
  i_tv80_core/i_mcode/U521/Y (INVX0_RVT)                  0.08       0.85 f
  i_tv80_core/i_mcode/U513/Y (AND2X1_RVT)                 0.12       0.97 f
  i_tv80_core/i_mcode/U7/Y (IBUFFX2_RVT)                  0.48       1.45 r
  i_tv80_core/i_mcode/U359/Y (NAND2X0_RVT)                1.39       2.84 f
  i_tv80_core/i_mcode/U434/Y (NAND2X0_RVT)                0.64       3.48 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.11       3.59 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08       3.66 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.14       3.81 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.12       3.93 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07       4.00 r
  i_tv80_core/i_mcode/U440/Y (OAI21X1_RVT)                0.22       4.21 f
  i_tv80_core/i_mcode/U439/Y (NAND2X0_RVT)                0.05       4.26 r
  i_tv80_core/i_mcode/U3/Y (NAND3X2_RVT)                  0.12       4.38 f
  i_tv80_core/i_mcode/IncDec_16[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       4.38 f
  i_tv80_core/U1109/Y (INVX0_RVT)                         0.24       4.62 r
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.12       4.73 f
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.18       4.91 r
  i_tv80_core/U363/Y (AO21X1_RVT)                         0.18       5.09 r
  i_tv80_core/U1101/Y (AO221X1_RVT)                       0.11       5.20 r
  i_tv80_core/i_reg/AddrA[0] (tv80_reg)                   0.00       5.20 r
  i_tv80_core/i_reg/U489/Y (INVX0_RVT)                    0.09       5.29 f
  i_tv80_core/i_reg/U488/Y (INVX0_RVT)                    0.18       5.47 r
  i_tv80_core/i_reg/U114/Y (NAND2X0_RVT)                  0.45       5.91 f
  i_tv80_core/i_reg/U378/Y (INVX0_RVT)                    0.22       6.13 r
  i_tv80_core/i_reg/U23/Y (AO221X1_RVT)                   0.74       6.87 r
  i_tv80_core/i_reg/U14/Y (OR2X1_RVT)                     0.08       6.96 r
  i_tv80_core/i_reg/DOAL[0] (tv80_reg)                    0.00       6.96 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.42       7.38 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.13       7.51 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.13       7.64 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.13       7.76 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.13       7.89 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.13       8.02 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.13       8.15 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.13       8.28 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.13       8.41 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.13       8.54 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.13       8.67 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.13       8.80 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.13       8.93 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.12       9.06 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.15       9.20 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.15       9.35 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       9.35 f
  i_tv80_core/i_reg/U485/Y (NBUFFX2_RVT)                  0.18       9.53 f
  i_tv80_core/i_reg/U512/Y (AO22X1_RVT)                   0.19       9.73 f
  i_tv80_core/i_reg/RegsH_reg[1][7]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                                  9.74

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[1][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.05       9.75
  data required time                                                 9.75
  --------------------------------------------------------------------------
  data required time                                                 9.75
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_tv80_core/mcycle_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[6][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tv80s              16000                 saed32rvt_ss0p95v25c
  tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7
                     8000                  saed32rvt_ss0p95v25c
  tv80_core          16000                 saed32rvt_ss0p95v25c
  tv80_reg           8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/mcycle_reg[0]/CLK (DFFARX1_RVT)             0.00       0.00 r
  i_tv80_core/mcycle_reg[0]/Q (DFFARX1_RVT)               0.19       0.19 r
  i_tv80_core/i_mcode/MCycle[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.19 r
  i_tv80_core/i_mcode/U213/Y (INVX0_RVT)                  0.29       0.48 f
  i_tv80_core/i_mcode/U237/Y (NAND2X0_RVT)                0.29       0.77 r
  i_tv80_core/i_mcode/U521/Y (INVX0_RVT)                  0.08       0.85 f
  i_tv80_core/i_mcode/U513/Y (AND2X1_RVT)                 0.12       0.97 f
  i_tv80_core/i_mcode/U7/Y (IBUFFX2_RVT)                  0.48       1.45 r
  i_tv80_core/i_mcode/U359/Y (NAND2X0_RVT)                1.39       2.84 f
  i_tv80_core/i_mcode/U434/Y (NAND2X0_RVT)                0.64       3.48 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.11       3.59 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08       3.66 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.14       3.81 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.12       3.93 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07       4.00 r
  i_tv80_core/i_mcode/U440/Y (OAI21X1_RVT)                0.22       4.21 f
  i_tv80_core/i_mcode/U439/Y (NAND2X0_RVT)                0.05       4.26 r
  i_tv80_core/i_mcode/U3/Y (NAND3X2_RVT)                  0.12       4.38 f
  i_tv80_core/i_mcode/IncDec_16[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       4.38 f
  i_tv80_core/U1109/Y (INVX0_RVT)                         0.24       4.62 r
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.12       4.73 f
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.18       4.91 r
  i_tv80_core/U363/Y (AO21X1_RVT)                         0.18       5.09 r
  i_tv80_core/U1101/Y (AO221X1_RVT)                       0.11       5.20 r
  i_tv80_core/i_reg/AddrA[0] (tv80_reg)                   0.00       5.20 r
  i_tv80_core/i_reg/U489/Y (INVX0_RVT)                    0.09       5.29 f
  i_tv80_core/i_reg/U488/Y (INVX0_RVT)                    0.18       5.47 r
  i_tv80_core/i_reg/U114/Y (NAND2X0_RVT)                  0.45       5.91 f
  i_tv80_core/i_reg/U378/Y (INVX0_RVT)                    0.22       6.13 r
  i_tv80_core/i_reg/U23/Y (AO221X1_RVT)                   0.74       6.87 r
  i_tv80_core/i_reg/U14/Y (OR2X1_RVT)                     0.08       6.96 r
  i_tv80_core/i_reg/DOAL[0] (tv80_reg)                    0.00       6.96 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.42       7.38 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.13       7.51 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.13       7.64 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.13       7.76 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.13       7.89 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.13       8.02 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.13       8.15 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.13       8.28 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.13       8.41 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.13       8.54 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.13       8.67 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.13       8.80 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.13       8.93 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.12       9.06 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.15       9.20 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.15       9.35 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       9.35 f
  i_tv80_core/i_reg/U486/Y (NBUFFX2_RVT)                  0.18       9.53 f
  i_tv80_core/i_reg/U507/Y (AO22X1_RVT)                   0.19       9.72 f
  i_tv80_core/i_reg/RegsH_reg[6][7]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                                  9.74

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[6][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.05       9.75
  data required time                                                 9.75
  --------------------------------------------------------------------------
  data required time                                                 9.75
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_tv80_core/mcycle_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[4][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tv80s              16000                 saed32rvt_ss0p95v25c
  tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7
                     8000                  saed32rvt_ss0p95v25c
  tv80_core          16000                 saed32rvt_ss0p95v25c
  tv80_reg           8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/mcycle_reg[0]/CLK (DFFARX1_RVT)             0.00       0.00 r
  i_tv80_core/mcycle_reg[0]/Q (DFFARX1_RVT)               0.19       0.19 r
  i_tv80_core/i_mcode/MCycle[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.19 r
  i_tv80_core/i_mcode/U213/Y (INVX0_RVT)                  0.29       0.48 f
  i_tv80_core/i_mcode/U237/Y (NAND2X0_RVT)                0.29       0.77 r
  i_tv80_core/i_mcode/U521/Y (INVX0_RVT)                  0.08       0.85 f
  i_tv80_core/i_mcode/U513/Y (AND2X1_RVT)                 0.12       0.97 f
  i_tv80_core/i_mcode/U7/Y (IBUFFX2_RVT)                  0.48       1.45 r
  i_tv80_core/i_mcode/U359/Y (NAND2X0_RVT)                1.39       2.84 f
  i_tv80_core/i_mcode/U434/Y (NAND2X0_RVT)                0.64       3.48 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.11       3.59 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08       3.66 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.14       3.81 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.12       3.93 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07       4.00 r
  i_tv80_core/i_mcode/U440/Y (OAI21X1_RVT)                0.22       4.21 f
  i_tv80_core/i_mcode/U439/Y (NAND2X0_RVT)                0.05       4.26 r
  i_tv80_core/i_mcode/U3/Y (NAND3X2_RVT)                  0.12       4.38 f
  i_tv80_core/i_mcode/IncDec_16[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       4.38 f
  i_tv80_core/U1109/Y (INVX0_RVT)                         0.24       4.62 r
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.12       4.73 f
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.18       4.91 r
  i_tv80_core/U363/Y (AO21X1_RVT)                         0.18       5.09 r
  i_tv80_core/U1101/Y (AO221X1_RVT)                       0.11       5.20 r
  i_tv80_core/i_reg/AddrA[0] (tv80_reg)                   0.00       5.20 r
  i_tv80_core/i_reg/U489/Y (INVX0_RVT)                    0.09       5.29 f
  i_tv80_core/i_reg/U488/Y (INVX0_RVT)                    0.18       5.47 r
  i_tv80_core/i_reg/U114/Y (NAND2X0_RVT)                  0.45       5.91 f
  i_tv80_core/i_reg/U378/Y (INVX0_RVT)                    0.22       6.13 r
  i_tv80_core/i_reg/U23/Y (AO221X1_RVT)                   0.74       6.87 r
  i_tv80_core/i_reg/U14/Y (OR2X1_RVT)                     0.08       6.96 r
  i_tv80_core/i_reg/DOAL[0] (tv80_reg)                    0.00       6.96 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.42       7.38 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.13       7.51 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.13       7.64 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.13       7.76 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.13       7.89 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.13       8.02 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.13       8.15 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.13       8.28 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.13       8.41 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.13       8.54 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.13       8.67 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.13       8.80 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.13       8.93 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.12       9.06 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.15       9.20 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.15       9.35 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       9.35 f
  i_tv80_core/i_reg/U486/Y (NBUFFX2_RVT)                  0.18       9.53 f
  i_tv80_core/i_reg/U509/Y (AO22X1_RVT)                   0.19       9.72 f
  i_tv80_core/i_reg/RegsH_reg[4][7]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                                  9.74

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[4][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.05       9.75
  data required time                                                 9.75
  --------------------------------------------------------------------------
  data required time                                                 9.75
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_tv80_core/ISet_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/BusB_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tv80s              16000                 saed32rvt_ss0p95v25c
  tv80_core          16000                 saed32rvt_ss0p95v25c
  tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7
                     8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/ISet_reg[0]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_tv80_core/ISet_reg[0]/Q (DFFX1_RVT)                   0.15       0.15 r
  i_tv80_core/i_mcode/ISet[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.15 r
  i_tv80_core/i_mcode/U681/Y (NAND2X0_RVT)                0.17       0.32 f
  i_tv80_core/i_mcode/U240/Y (INVX1_RVT)                  0.14       0.46 r
  i_tv80_core/i_mcode/U756/Y (AO222X1_RVT)                6.81       7.27 r
  i_tv80_core/i_mcode/U755/Y (AO22X1_RVT)                 0.09       7.35 r
  i_tv80_core/i_mcode/Set_BusB_To[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       7.35 r
  i_tv80_core/U481/Y (INVX1_RVT)                          0.05       7.40 f
  i_tv80_core/U662/Y (INVX1_RVT)                          0.20       7.60 r
  i_tv80_core/U441/Y (INVX0_RVT)                          0.44       8.04 f
  i_tv80_core/U1013/Y (AND2X1_RVT)                        0.31       8.35 f
  i_tv80_core/U1014/Y (AOI22X1_RVT)                       1.20       9.55 r
  i_tv80_core/U1017/Y (NAND4X0_RVT)                       0.07       9.62 f
  i_tv80_core/U829/Y (AO22X1_RVT)                         0.10       9.72 f
  i_tv80_core/BusB_reg[0]/D (DFFX1_RVT)                   0.01       9.74 f
  data arrival time                                                  9.74

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/BusB_reg[0]/CLK (DFFX1_RVT)                 0.00       9.80 r
  library setup time                                     -0.05       9.75
  data required time                                                 9.75
  --------------------------------------------------------------------------
  data required time                                                 9.75
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_tv80_core/mcycle_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[7][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tv80s              16000                 saed32rvt_ss0p95v25c
  tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7
                     8000                  saed32rvt_ss0p95v25c
  tv80_core          16000                 saed32rvt_ss0p95v25c
  tv80_reg           8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/mcycle_reg[0]/CLK (DFFARX1_RVT)             0.00       0.00 r
  i_tv80_core/mcycle_reg[0]/Q (DFFARX1_RVT)               0.19       0.19 r
  i_tv80_core/i_mcode/MCycle[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.19 r
  i_tv80_core/i_mcode/U213/Y (INVX0_RVT)                  0.29       0.48 f
  i_tv80_core/i_mcode/U237/Y (NAND2X0_RVT)                0.29       0.77 r
  i_tv80_core/i_mcode/U521/Y (INVX0_RVT)                  0.08       0.85 f
  i_tv80_core/i_mcode/U513/Y (AND2X1_RVT)                 0.12       0.97 f
  i_tv80_core/i_mcode/U7/Y (IBUFFX2_RVT)                  0.48       1.45 r
  i_tv80_core/i_mcode/U359/Y (NAND2X0_RVT)                1.39       2.84 f
  i_tv80_core/i_mcode/U434/Y (NAND2X0_RVT)                0.64       3.48 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.11       3.59 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08       3.66 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.14       3.81 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.12       3.93 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07       4.00 r
  i_tv80_core/i_mcode/U440/Y (OAI21X1_RVT)                0.22       4.21 f
  i_tv80_core/i_mcode/U439/Y (NAND2X0_RVT)                0.05       4.26 r
  i_tv80_core/i_mcode/U3/Y (NAND3X2_RVT)                  0.12       4.38 f
  i_tv80_core/i_mcode/IncDec_16[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       4.38 f
  i_tv80_core/U1109/Y (INVX0_RVT)                         0.24       4.62 r
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.12       4.73 f
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.18       4.91 r
  i_tv80_core/U363/Y (AO21X1_RVT)                         0.18       5.09 r
  i_tv80_core/U1101/Y (AO221X1_RVT)                       0.11       5.20 r
  i_tv80_core/i_reg/AddrA[0] (tv80_reg)                   0.00       5.20 r
  i_tv80_core/i_reg/U489/Y (INVX0_RVT)                    0.09       5.29 f
  i_tv80_core/i_reg/U488/Y (INVX0_RVT)                    0.18       5.47 r
  i_tv80_core/i_reg/U114/Y (NAND2X0_RVT)                  0.45       5.91 f
  i_tv80_core/i_reg/U378/Y (INVX0_RVT)                    0.22       6.13 r
  i_tv80_core/i_reg/U23/Y (AO221X1_RVT)                   0.74       6.87 r
  i_tv80_core/i_reg/U14/Y (OR2X1_RVT)                     0.08       6.96 r
  i_tv80_core/i_reg/DOAL[0] (tv80_reg)                    0.00       6.96 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.42       7.38 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.13       7.51 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.13       7.64 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.13       7.76 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.13       7.89 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.13       8.02 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.13       8.15 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.13       8.28 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.13       8.41 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.13       8.54 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.13       8.67 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.13       8.80 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.13       8.93 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.12       9.06 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.15       9.20 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.15       9.35 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       9.35 f
  i_tv80_core/i_reg/U486/Y (NBUFFX2_RVT)                  0.18       9.53 f
  i_tv80_core/i_reg/U506/Y (AO22X1_RVT)                   0.19       9.72 f
  i_tv80_core/i_reg/RegsH_reg[7][7]/D (DFFX1_RVT)         0.01       9.73 f
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[7][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.05       9.75
  data required time                                                 9.75
  --------------------------------------------------------------------------
  data required time                                                 9.75
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_tv80_core/ISet_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/BusB_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tv80s              16000                 saed32rvt_ss0p95v25c
  tv80_core          16000                 saed32rvt_ss0p95v25c
  tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7
                     8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/ISet_reg[0]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_tv80_core/ISet_reg[0]/Q (DFFX1_RVT)                   0.15       0.15 r
  i_tv80_core/i_mcode/ISet[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.15 r
  i_tv80_core/i_mcode/U681/Y (NAND2X0_RVT)                0.17       0.32 f
  i_tv80_core/i_mcode/U240/Y (INVX1_RVT)                  0.14       0.46 r
  i_tv80_core/i_mcode/U756/Y (AO222X1_RVT)                6.81       7.27 r
  i_tv80_core/i_mcode/U755/Y (AO22X1_RVT)                 0.09       7.35 r
  i_tv80_core/i_mcode/Set_BusB_To[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       7.35 r
  i_tv80_core/U481/Y (INVX1_RVT)                          0.05       7.40 f
  i_tv80_core/U662/Y (INVX1_RVT)                          0.20       7.60 r
  i_tv80_core/U441/Y (INVX0_RVT)                          0.44       8.04 f
  i_tv80_core/U1013/Y (AND2X1_RVT)                        0.31       8.35 f
  i_tv80_core/U848/Y (AOI221X1_RVT)                       1.25       9.60 r
  i_tv80_core/U847/Y (NAND2X0_RVT)                        0.04       9.64 f
  i_tv80_core/U1253/Y (AO22X1_RVT)                        0.08       9.72 f
  i_tv80_core/BusB_reg[4]/D (DFFX1_RVT)                   0.01       9.73 f
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/BusB_reg[4]/CLK (DFFX1_RVT)                 0.00       9.80 r
  library setup time                                     -0.05       9.75
  data required time                                                 9.75
  --------------------------------------------------------------------------
  data required time                                                 9.75
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_tv80_core/ISet_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/BusB_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tv80s              16000                 saed32rvt_ss0p95v25c
  tv80_core          16000                 saed32rvt_ss0p95v25c
  tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7
                     8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/ISet_reg[0]/CLK (DFFX1_RVT)                 0.00       0.00 r
  i_tv80_core/ISet_reg[0]/Q (DFFX1_RVT)                   0.15       0.15 r
  i_tv80_core/i_mcode/ISet[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.15 r
  i_tv80_core/i_mcode/U681/Y (NAND2X0_RVT)                0.17       0.32 f
  i_tv80_core/i_mcode/U240/Y (INVX1_RVT)                  0.14       0.46 r
  i_tv80_core/i_mcode/U756/Y (AO222X1_RVT)                6.81       7.27 r
  i_tv80_core/i_mcode/U755/Y (AO22X1_RVT)                 0.09       7.35 r
  i_tv80_core/i_mcode/Set_BusB_To[0] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       7.35 r
  i_tv80_core/U481/Y (INVX1_RVT)                          0.05       7.40 f
  i_tv80_core/U662/Y (INVX1_RVT)                          0.20       7.60 r
  i_tv80_core/U441/Y (INVX0_RVT)                          0.44       8.04 f
  i_tv80_core/U1013/Y (AND2X1_RVT)                        0.31       8.35 f
  i_tv80_core/U854/Y (AOI221X1_RVT)                       1.25       9.60 r
  i_tv80_core/U853/Y (NAND2X0_RVT)                        0.04       9.64 f
  i_tv80_core/U1211/Y (AO22X1_RVT)                        0.08       9.72 f
  i_tv80_core/BusB_reg[1]/D (DFFX1_RVT)                   0.01       9.73 f
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/BusB_reg[1]/CLK (DFFX1_RVT)                 0.00       9.80 r
  library setup time                                     -0.05       9.75
  data required time                                                 9.75
  --------------------------------------------------------------------------
  data required time                                                 9.75
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
