

================================================================
== Vitis HLS Report for 'top_Pipeline_LOOP_DMEM_O'
================================================================
* Date:           Fri Dec 13 13:11:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65540|  20.000 ns|  0.655 ms|    2|  65540|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- LOOP_DMEM_O  |        0|    65538|         5|          1|          1|  0 ~ 65535|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_idx_V = alloca i32 1"   --->   Operation 8 'alloca' 'img_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rhs_V = alloca i32 1"   --->   Operation 9 'alloca' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 10 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%words_per_out_V_cast5_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %words_per_out_V_cast5"   --->   Operation 11 'read' 'words_per_out_V_cast5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%brmerge22_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge22"   --->   Operation 12 'read' 'brmerge22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1494_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln1494"   --->   Operation 13 'read' 'zext_ln1494_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_V_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %r_V"   --->   Operation 14 'read' 'r_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_words_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_words"   --->   Operation 15 'read' 'output_words_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%words_per_out_V_cast5_cast = zext i5 %words_per_out_V_cast5_read"   --->   Operation 16 'zext' 'words_per_out_V_cast5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1494_cast = zext i5 %zext_ln1494_read"   --->   Operation 17 'zext' 'zext_ln1494_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dmem_o, void @empty_0, i32 0, i32 0, void @empty_26, i32 4294967295, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %i_V"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %rhs_V"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %img_idx_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body191"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_V_3 = load i8 %i_V"   --->   Operation 23 'load' 'i_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_V_5_cast = zext i8 %i_V_3"   --->   Operation 24 'zext' 'i_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.67ns)   --->   "%icmp_ln1027 = icmp_eq  i16 %i_V_5_cast, i16 %output_words_read"   --->   Operation 26 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln840 = add i8 %i_V_3, i8 1"   --->   Operation 28 'add' 'add_ln840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln843 = br i1 %icmp_ln1027, void %for.body191.split_ifconv, void %for.end229.loopexit.exitStub" [Accel.cpp:843]   --->   Operation 29 'br' 'br_ln843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%img_idx_V_load = load i16 %img_idx_V"   --->   Operation 30 'load' 'img_idx_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V_load = load i10 %rhs_V"   --->   Operation 31 'load' 'rhs_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_V_5 = trunc i16 %img_idx_V_load"   --->   Operation 32 'trunc' 'ret_V_5' <Predicate = (!icmp_ln1027 & !brmerge22_read)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %img_idx_V_load, i32 1, i32 12"   --->   Operation 33 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln1027 & !brmerge22_read)> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (0.99ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_6 = mul i12 %trunc_ln5, i12 %zext_ln1494_cast"   --->   Operation 34 'mul' 'ret_V_6' <Predicate = (!icmp_ln1027 & !brmerge22_read)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.72ns)   --->   "%img_off_V = add i10 %rhs_V_load, i10 1"   --->   Operation 35 'add' 'img_off_V' <Predicate = (!icmp_ln1027)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.60ns)   --->   "%icmp_ln1019 = icmp_eq  i10 %img_off_V, i10 %words_per_out_V_cast5_cast"   --->   Operation 36 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln1027)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.78ns)   --->   "%img_idx_V_1 = add i16 %img_idx_V_load, i16 1"   --->   Operation 37 'add' 'img_idx_V_1' <Predicate = (!icmp_ln1027)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.24ns)   --->   "%img_idx_V_2 = select i1 %icmp_ln1019, i16 %img_idx_V_1, i16 %img_idx_V_load" [Accel.cpp:854]   --->   Operation 38 'select' 'img_idx_V_2' <Predicate = (!icmp_ln1027)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.30ns)   --->   "%img_off_V_1 = select i1 %icmp_ln1019, i10 0, i10 %img_off_V" [Accel.cpp:854]   --->   Operation 39 'select' 'img_off_V_1' <Predicate = (!icmp_ln1027)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln843 = store i8 %add_ln840, i8 %i_V" [Accel.cpp:843]   --->   Operation 40 'store' 'store_ln843' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln843 = store i10 %img_off_V_1, i10 %rhs_V" [Accel.cpp:843]   --->   Operation 41 'store' 'store_ln843' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln843 = store i16 %img_idx_V_2, i16 %img_idx_V" [Accel.cpp:843]   --->   Operation 42 'store' 'store_ln843' <Predicate = (!icmp_ln1027)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 43 [2/3] (0.99ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_6 = mul i12 %trunc_ln5, i12 %zext_ln1494_cast"   --->   Operation 43 'mul' 'ret_V_6' <Predicate = (!brmerge22_read)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 44 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_6 = mul i12 %trunc_ln5, i12 %zext_ln1494_cast"   --->   Operation 44 'mul' 'ret_V_6' <Predicate = (!brmerge22_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i10 %rhs_V_load"   --->   Operation 45 'zext' 'zext_ln1495' <Predicate = (!brmerge22_read)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_4 = add i12 %ret_V_6, i12 %zext_ln1495"   --->   Operation 46 'add' 'ret_V_4' <Predicate = (!brmerge22_read)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%ret_V = trunc i8 %i_V_3"   --->   Operation 47 'trunc' 'ret_V' <Predicate = (brmerge22_read)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ret_V_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_V_3, i32 1, i32 7"   --->   Operation 48 'partselect' 'ret_V_1' <Predicate = (brmerge22_read)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i7 %ret_V_1"   --->   Operation 49 'zext' 'zext_ln1513' <Predicate = (brmerge22_read)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i2.i8, i1 %r_V_read, i1 %ret_V, i2 0, i8 %zext_ln1513" [Accel.cpp:852]   --->   Operation 50 'bitconcatenate' 'tmp_5' <Predicate = (brmerge22_read)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %r_V_read, i1 %ret_V_5, i10 0" [Accel.cpp:849]   --->   Operation 51 'bitconcatenate' 'tmp_6' <Predicate = (!brmerge22_read)> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_4 = add i12 %ret_V_6, i12 %zext_ln1495"   --->   Operation 52 'add' 'ret_V_4' <Predicate = (!brmerge22_read)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/1] (0.74ns)   --->   "%add_ln849 = add i12 %tmp_6, i12 %ret_V_4" [Accel.cpp:849]   --->   Operation 53 'add' 'add_ln849' <Predicate = (!brmerge22_read)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.29ns)   --->   "%storemerge = select i1 %brmerge22_read, i12 %tmp_5, i12 %add_ln849" [Accel.cpp:852]   --->   Operation 54 'select' 'storemerge' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln852 = zext i12 %storemerge" [Accel.cpp:852]   --->   Operation 55 'zext' 'zext_ln852' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln852" [Accel.cpp:852]   --->   Operation 56 'getelementptr' 'dmem_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (1.64ns)   --->   "%dmem_V_load = load i12 %dmem_V_addr" [Accel.cpp:852]   --->   Operation 57 'load' 'dmem_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.84>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1514_6_cast = zext i8 %i_V_3"   --->   Operation 58 'zext' 'trunc_ln1514_6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln752 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [Accel.cpp:752]   --->   Operation 59 'specloopname' 'specloopname_ln752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%dmem_o_addr = getelementptr i64 %dmem_o, i64 0, i64 %trunc_ln1514_6_cast" [Accel.cpp:849]   --->   Operation 60 'getelementptr' 'dmem_o_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (1.64ns)   --->   "%dmem_V_load = load i12 %dmem_V_addr" [Accel.cpp:852]   --->   Operation 61 'load' 'dmem_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 62 [1/1] (1.20ns)   --->   "%store_ln852 = store i64 %dmem_V_load, i7 %dmem_o_addr" [Accel.cpp:852]   --->   Operation 62 'store' 'store_ln852' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln843 = br void %for.body191" [Accel.cpp:843]   --->   Operation 63 'br' 'br_ln843' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i.V') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i.V' [19]  (0.387 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'load' operation ('rhs_V_load') on local variable 'rhs.V' [33]  (0 ns)
	'add' operation ('img_off.V') [53]  (0.725 ns)
	'icmp' operation ('icmp_ln1019') [54]  (0.605 ns)
	'select' operation ('img_off.V', Accel.cpp:854) [57]  (0.303 ns)
	'store' operation ('store_ln843', Accel.cpp:843) of variable 'img_off.V', Accel.cpp:854 on local variable 'rhs.V' [59]  (0.387 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[46] ('ret.V') [44]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[46] ('ret.V') [44]  (0 ns)
	'add' operation of DSP[46] ('ret.V') [46]  (0.645 ns)

 <State 5>: 3.33ns
The critical path consists of the following:
	'add' operation of DSP[46] ('ret.V') [46]  (0.645 ns)
	'add' operation ('add_ln849', Accel.cpp:849) [47]  (0.745 ns)
	'select' operation ('storemerge', Accel.cpp:852) [48]  (0.299 ns)
	'getelementptr' operation ('dmem_V_addr', Accel.cpp:852) [50]  (0 ns)
	'load' operation ('dmem_V_load', Accel.cpp:852) on array 'dmem_V' [51]  (1.65 ns)

 <State 6>: 2.84ns
The critical path consists of the following:
	'load' operation ('dmem_V_load', Accel.cpp:852) on array 'dmem_V' [51]  (1.65 ns)
	'store' operation ('store_ln852', Accel.cpp:852) of variable 'dmem_V_load', Accel.cpp:852 on array 'dmem_o' [52]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
