
---------- Begin Simulation Statistics ----------
final_tick                               270776441096000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63869                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804204                       # Number of bytes of host memory used
host_op_rate                                   106658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   156.57                       # Real time elapsed on the host
host_tick_rate                               58510342                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009161                       # Number of seconds simulated
sim_ticks                                  9161042250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        337502                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1230059                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60546                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1264024                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       947868                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1230059                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       282191                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1335377                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35450                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12545                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6153605                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4094330                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60611                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1373657                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2238137                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17974267                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.929085                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.292340                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14487486     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       948446      5.28%     85.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       121872      0.68%     86.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       190598      1.06%     87.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       480354      2.67%     90.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       254571      1.42%     91.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68864      0.38%     92.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        48419      0.27%     92.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1373657      7.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17974267                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.832206                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.832206                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14446993                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19677459                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1008970                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1892356                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60799                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        881090                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3022489                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10944                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              288188                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   598                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1335377                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1500074                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16681444                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12454                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12430393                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1905                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121598                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.072884                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1546000                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       983318                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.678438                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18290209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.139336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.559792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14741291     80.60%     80.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           314055      1.72%     82.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           190659      1.04%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           216071      1.18%     84.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           331502      1.81%     86.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           279073      1.53%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           432273      2.36%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           102184      0.56%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1683101      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18290209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16019876                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9302413                       # number of floating regfile writes
system.switch_cpus.idleCycles                   31855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67768                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1090254                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.991742                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3352036                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             288181                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7653068                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3075864                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5131                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       324659                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18935503                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3063855                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       110287                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18170762                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          81499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        752257                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60799                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        883956                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        22684                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38581                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          251                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       424753                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        66137                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19669                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        48099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23679132                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17930381                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589627                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13961854                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.978622                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17956075                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15456685                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7218517                       # number of integer regfile writes
system.switch_cpus.ipc                       0.545790                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.545790                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35558      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8020228     43.87%     44.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           28      0.00%     44.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     44.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       899111      4.92%     48.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1537087      8.41%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41315      0.23%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394939      7.63%     65.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20123      0.11%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498906      8.20%     73.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436107      7.86%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1092388      5.98%     87.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       228826      1.25%     88.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2012270     11.01%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64075      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18281055                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9748531                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19315548                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9414810                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10141080                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              317608                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017374                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          107182     33.75%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52276     16.46%     50.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71373     22.47%     72.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19362      6.10%     78.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4157      1.31%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          22462      7.07%     87.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4441      1.40%     88.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36303     11.43%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           52      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8814574                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35893419                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8515571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     11030370                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18935500                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18281055                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2235743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        39046                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3345009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18290209                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.999500                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.870005                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12643861     69.13%     69.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1457087      7.97%     77.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1071684      5.86%     82.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       879916      4.81%     87.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       767524      4.20%     91.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       524115      2.87%     94.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       454732      2.49%     97.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       308531      1.69%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182759      1.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18290209                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.997762                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1500330                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   292                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        43536                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16688                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3075864                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       324659                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5624616                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18322064                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11585720                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1538779                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1365960                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         438331                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        150406                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47059137                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19385674                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22344572                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2358447                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         671359                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60799                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2919282                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3217475                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16837262                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17070356                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4599168                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35538375                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38192140                       # The number of ROB writes
system.switch_cpus.timesIdled                     372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        62817                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          62817                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             158472                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16157                       # Transaction distribution
system.membus.trans_dist::CleanEvict           151406                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11466                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11466                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        158473                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       507440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       507440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 507440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11910080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11910080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11910080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            169939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  169939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              169939                       # Request fanout histogram
system.membus.reqLayer2.occupancy           436005500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          908497250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9161042250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172553                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          174                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          323213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12356                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12356                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           465                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172089                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13177152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13218048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          177399                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1034048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           362309                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.173380                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.378576                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 299492     82.66%     82.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  62817     17.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             362309                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          205872500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276661500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            694500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           21                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        14950                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14971                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           21                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        14950                       # number of overall hits
system.l2.overall_hits::total                   14971                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          442                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       169492                       # number of demand (read+write) misses
system.l2.demand_misses::total                 169939                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          442                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       169492                       # number of overall misses
system.l2.overall_misses::total                169939                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     40418500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14038167000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14078585500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     40418500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14038167000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14078585500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184442                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184910                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184442                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184910                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.954644                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.918945                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.919036                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.954644                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.918945                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.919036                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 91444.570136                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82824.953390                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82844.935536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 91444.570136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82824.953390                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82844.935536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16157                       # number of writebacks
system.l2.writebacks::total                     16157                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       169492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            169934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       169492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           169934                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     35998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12343257000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12379255500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     35998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12343257000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12379255500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.954644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.918945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.919009                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.954644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.918945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.919009                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81444.570136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72825.012390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72847.431944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81444.570136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72825.012390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72847.431944                       # average overall mshr miss latency
system.l2.replacements                         177399                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        21449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21449                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        21449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          174                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              174                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          174                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          174                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        52981                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         52981                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   890                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        11465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11466                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    920114000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     920114000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.927964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.927970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80254.164850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80247.165533                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    805464000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    805464000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.927964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.927889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70254.164850                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70254.164850                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              444                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     40418500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40418500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.954644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.954839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 91444.570136                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91032.657658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     35998500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35998500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.954644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.950538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81444.570136                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81444.570136                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        14060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       158027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          158029                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13118053000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13118053000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.918297                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.918298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83011.466395                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83010.415810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       158027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       158027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11537793000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11537793000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.918297                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.918286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73011.529675                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73011.529675                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2033.556853                       # Cycle average of tags in use
system.l2.tags.total_refs                      312441                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    177399                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.761233                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      94.770256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.013581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.020431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.416594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1934.335991                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.944500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992948                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          639                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    916455                       # Number of tag accesses
system.l2.tags.data_accesses                   916455                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        28288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10847488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10876096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        28288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1034048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1034048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       169492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              169939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16157                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16157                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3087858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1184088852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1187211641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3087858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3101830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112874493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112874493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112874493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3087858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1184088852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1300086134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    169230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000548380500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          988                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          988                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              345170                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15163                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      169934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16157                       # Number of write requests accepted
system.mem_ctrls.readBursts                    169934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16157                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    262                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              669                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2190585500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  848360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5371935500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12910.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31660.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128393                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12596                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                169934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16157                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   97675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.422270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.429394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.979110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19525     43.59%     43.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10366     23.14%     66.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4304      9.61%     76.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2643      5.90%     82.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1391      3.11%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1196      2.67%     88.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          982      2.19%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          641      1.43%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3748      8.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44796                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     170.832996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.943529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    396.201730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           837     84.72%     84.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           45      4.55%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           49      4.96%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           25      2.53%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.51%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           10      1.01%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           13      1.32%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.30%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           988                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.313765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.295655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.798132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              843     85.32%     85.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      1.92%     87.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               91      9.21%     96.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      3.14%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           988                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10859008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1031552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10875776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1034048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1185.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1187.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9160921500                       # Total gap between requests
system.mem_ctrls.avgGap                      49228.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        28288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10830720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1031552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3087858.261978870723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1182258492.476661205292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112602034.992252111435                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       169492                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16157                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     17771500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5354164000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 221406716000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     40207.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31589.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13703454.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            133660800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             71038605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           545788740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           36430380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     722816640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3998534040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        150387840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5658657045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.687037                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    355440750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    305760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8499831250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            186218340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             98962215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           665669340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           47705580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     722816640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3991684920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        156393120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5869450155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.696767                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    368409000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    305760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8486863000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9161032000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1499454                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1499461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1499454                       # number of overall hits
system.cpu.icache.overall_hits::total         1499461                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            622                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          620                       # number of overall misses
system.cpu.icache.overall_misses::total           622                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     50892000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50892000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     50892000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50892000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1500074                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1500083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1500074                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1500083                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000413                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000415                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000413                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000415                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82083.870968                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81819.935691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82083.870968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81819.935691                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          204                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          102                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          174                       # number of writebacks
system.cpu.icache.writebacks::total               174                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          157                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          157                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          157                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          157                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41341000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41341000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41341000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41341000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89289.416847                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89289.416847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89289.416847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89289.416847                       # average overall mshr miss latency
system.cpu.icache.replacements                    174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1499454                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1499461                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           622                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     50892000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50892000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1500074                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1500083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000415                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82083.870968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81819.935691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          157                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          157                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41341000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41341000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89289.416847                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89289.416847                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008778                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              408490                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               174                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2347.643678                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000040                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008738                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.568359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3000631                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3000631                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2469600                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2469603                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2469600                       # number of overall hits
system.cpu.dcache.overall_hits::total         2469603                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       764810                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         764813                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       764810                       # number of overall misses
system.cpu.dcache.overall_misses::total        764813                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51536549894                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51536549894                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51536549894                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51536549894                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3234410                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3234416                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3234410                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3234416                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.236460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.236461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.236460                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.236461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67384.775165                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67384.510846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67384.775165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67384.510846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1115634                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23749                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.976041                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21449                       # number of writebacks
system.cpu.dcache.writebacks::total             21449                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       580366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       580366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       580366                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       580366                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184444                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14481295395                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14481295395                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14481295395                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14481295395                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057026                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057025                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78513.236511                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78513.236511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78513.236511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78513.236511                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183420                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2223463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2223466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       752423                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        752425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50574835000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50574835000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2975886                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2975891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.252840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67215.960969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67215.782304                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       580332                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       580332                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13533081000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13533081000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057828                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057828                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78639.097919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78639.097919                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    961714894                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    961714894                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77639.048519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77632.781240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    948214395                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    948214395                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76759.847405                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76759.847405                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776441096000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.034521                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2574717                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183420                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.037275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.034519                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6653276                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6653276                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270804204075000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62434                       # Simulator instruction rate (inst/s)
host_mem_usage                                 814536                       # Number of bytes of host memory used
host_op_rate                                   104576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   640.68                       # Real time elapsed on the host
host_tick_rate                               43333580                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027763                       # Number of seconds simulated
sim_ticks                                 27762979000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       518397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1036972                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3814062                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       197710                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3908317                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2905174                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3814062                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       908888                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4154400                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          120841                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        47584                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18625334                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12749101                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       197750                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4185702                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7545080                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     54348940                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.925509                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.296434                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     43957678     80.88%     80.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2720437      5.01%     85.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       445857      0.82%     86.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       629604      1.16%     87.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1305802      2.40%     90.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       702218      1.29%     91.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       231960      0.43%     91.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       169682      0.31%     92.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4185702      7.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     54348940                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.850865                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.850865                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      43332603                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60343115                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3293767                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6067714                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         201179                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2514128                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9287206                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35168                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1181781                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1856                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4154400                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4817159                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              50214420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         42093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37985976                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          313                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          402358                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.074819                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4993424                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3026015                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.684112                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     55409391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.156757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.571288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44513967     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           877780      1.58%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           613156      1.11%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           681003      1.23%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           985853      1.78%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           969250      1.75%     87.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1335518      2.41%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           317559      0.57%     90.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5115305      9.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     55409391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46288745                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27197122                       # number of floating regfile writes
system.switch_cpus.idleCycles                  116567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       221268                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3331994                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.999018                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10676971                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1181721                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22763273                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9471753                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          190                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19925                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1320520                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57898368                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9495250                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       363390                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55471435                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         243279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2029513                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         201179                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2417780                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        79078                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       136357                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          778                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          732                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          171                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1423812                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       329490                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          732                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        67318                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153950                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70640007                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54625784                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594573                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          42000656                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.983788                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54739436                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48951248                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22813507                       # number of integer regfile writes
system.switch_cpus.ipc                       0.540288                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.540288                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       143016      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24998872     44.77%     45.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          223      0.00%     45.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           344      0.00%     45.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2830159      5.07%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4384992      7.85%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127890      0.23%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085696      7.32%     65.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52375      0.09%     65.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4233897      7.58%     73.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8471      0.02%     73.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148741      7.43%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3575989      6.40%     87.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       848575      1.52%     88.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6043153     10.82%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351259      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55834826                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28754899                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56916734                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27698024                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30031545                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1018926                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018249                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          307804     30.21%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         164939     16.19%     46.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     46.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       227118     22.29%     68.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        63343      6.22%     75.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11845      1.16%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          86529      8.49%     84.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         23967      2.35%     87.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       128104     12.57%     99.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3356      0.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27955837                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    111318810                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26927760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35465459                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57897803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55834826                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          565                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7597945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       137576                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          520                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10598280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     55409391                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.007678                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.886794                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38300005     69.12%     69.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4420391      7.98%     77.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3180484      5.74%     82.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2633025      4.75%     87.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2324693      4.20%     91.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1626012      2.93%     94.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1369942      2.47%     97.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       932804      1.68%     98.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       622035      1.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     55409391                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.005563                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4817207                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    73                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       156215                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        66304                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9471753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1320520                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17692778                       # number of misc regfile reads
system.switch_cpus.numCycles                 55525958                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        35135129                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4346919                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4329289                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1474758                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        474574                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143594998                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59370217                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68371836                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7370538                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1761795                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         201179                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8372417                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10754091                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48693309                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54195178                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          839                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           78                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13246786                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           78                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107972589                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116753030                       # The number of ROB writes
system.switch_cpus.timesIdled                    1835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       197310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1145242                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         197310                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27762979000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             488550                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46890                       # Transaction distribution
system.membus.trans_dist::CleanEvict           471506                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30027                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30027                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        488549                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1555549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1555549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1555549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36189888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36189888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36189888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            518576                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  518576    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              518576                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1328489000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2776317750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27762979000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27762979000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27762979000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27762979000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538745                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       108287                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2887                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1008818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33958                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3051                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535693                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1708956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1717945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       380032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40387136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40767168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          547453                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3000960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1120156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.176146                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.380945                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 922845     82.39%     82.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 197311     17.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1120156                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          636905000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854478499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4577997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27762979000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1425                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        52702                       # number of demand (read+write) hits
system.l2.demand_hits::total                    54127                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1425                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        52702                       # number of overall hits
system.l2.overall_hits::total                   54127                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1626                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       516950                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518576                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1626                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       516950                       # number of overall misses
system.l2.overall_misses::total                518576                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    144863000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  43261787500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43406650500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    144863000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  43261787500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43406650500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569652                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572703                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569652                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572703                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.532940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.907484                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.905489                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.532940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.907484                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.905489                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89091.635916                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83686.599284                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83703.546828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89091.635916                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83686.599284                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83703.546828                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46890                       # number of writebacks
system.l2.writebacks::total                     46890                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       516950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       516950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518576                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    128603000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  38092277500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  38220880500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    128603000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  38092277500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38220880500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.532940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.907484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.905489                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.532940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.907484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.905489                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79091.635916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73686.579940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73703.527545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79091.635916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73686.579940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73703.527545                       # average overall mshr miss latency
system.l2.replacements                         547453                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        61397                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            61397                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        61397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        61397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2887                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2887                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2887                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2887                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       168254                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        168254                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3932                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3932                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        30027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30027                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2453201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2453201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.884213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.884213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81699.853465                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81699.853465                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        30027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2152931500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2152931500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.884213                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.884213                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71699.853465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71699.853465                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    144863000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    144863000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.532940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.532940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89091.635916                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89091.635916                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    128603000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128603000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.532940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.532940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79091.635916                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79091.635916                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        48770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             48770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       486923                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          486923                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  40808586000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  40808586000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.908959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.908959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83809.115610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83809.115610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       486923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       486923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  35939346000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  35939346000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.908959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.908959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73809.095073                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73809.095073                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27762979000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      980069                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    549501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.783562                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      98.298316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.021239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1942.680445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.047997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.948574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2837935                       # Number of tag accesses
system.l2.tags.data_accesses                  2837935                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27762979000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       104064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     33084800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33188864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       104064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3000960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3000960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       516950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              518576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46890                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46890                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3748301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1191687679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1195435980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3748301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3748301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      108092147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108092147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      108092147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3748301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1191687679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1303528126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    516154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000596414250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2874                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2874                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1045963                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44050                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      518576                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46890                       # Number of write requests accepted
system.mem_ctrls.readBursts                    518576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    796                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             39475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             38915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1989                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7114427750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2588900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16822802750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13740.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32490.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   381756                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35378                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                518576                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  290177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  165636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       147498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.989247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.394101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.331405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65788     44.60%     44.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        35702     24.21%     68.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14799     10.03%     78.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8686      5.89%     84.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4535      3.07%     87.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3667      2.49%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2732      1.85%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1681      1.14%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9908      6.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       147498                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     180.012874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.395937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    384.590573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2296     79.89%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          102      3.55%     83.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           69      2.40%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           59      2.05%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           78      2.71%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           76      2.64%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           30      1.04%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           40      1.39%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           25      0.87%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           14      0.49%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           25      0.87%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            8      0.28%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.07%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            5      0.17%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           36      1.25%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.03%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.03%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            2      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            3      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2874                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.302366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.284294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.798590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2480     86.29%     86.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      1.25%     87.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              257      8.94%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               89      3.10%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.31%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2874                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33137920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   50944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2998592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33188864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3000960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1193.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1195.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27762960000                       # Total gap between requests
system.mem_ctrls.avgGap                      49097.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       104064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     33033856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2998592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3748300.929810161702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1189852717.174190759659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108006853.299136236310                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       516950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46890                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     61590500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16761212250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 675277196750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37878.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32423.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14401305.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            438096120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            232846020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1663341540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          110455200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2191806240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12203919450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        383999040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17224463610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.411218                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    890444250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    927160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25945374750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            615046740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            326908890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2033607660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          134117460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2191806240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12139005000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        438663840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17879155830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.992701                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1027847000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    927160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25807972000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36924011000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270804204075000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6312936                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6312943                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6312936                       # number of overall hits
system.cpu.icache.overall_hits::total         6312943                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4297                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4299                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4297                       # number of overall misses
system.cpu.icache.overall_misses::total          4299                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    250191000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    250191000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    250191000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    250191000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6317233                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6317242                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6317233                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6317242                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000680                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000681                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000680                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000681                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 58224.575285                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58197.487788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 58224.575285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58197.487788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1347                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   149.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3061                       # number of writebacks
system.cpu.icache.writebacks::total              3061                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          783                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          783                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          783                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          783                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3514                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    205837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    205837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    205837000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    205837000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000556                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000556                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000556                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000556                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 58576.266363                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58576.266363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 58576.266363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58576.266363                       # average overall mshr miss latency
system.cpu.icache.replacements                   3061                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6312936                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6312943                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4297                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4299                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    250191000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    250191000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6317233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6317242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000680                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000681                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 58224.575285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58197.487788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          783                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          783                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    205837000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    205837000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000556                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000556                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 58576.266363                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58576.266363                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270804204075000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.050120                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6316459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3516                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1796.490046                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000112                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.050008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12638000                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12638000                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270804204075000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270804204075000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270804204075000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270804204075000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270804204075000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270804204075000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270804204075000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10283021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10283024                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10299143                       # number of overall hits
system.cpu.dcache.overall_hits::total        10299146                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3047778                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3047781                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3048058                       # number of overall misses
system.cpu.dcache.overall_misses::total       3048061                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 207485485765                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 207485485765                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 207485485765                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 207485485765                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13330799                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13330805                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13347201                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13347207                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.228627                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.228627                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.228367                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.228367                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68077.624343                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68077.557333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68071.370612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68071.303614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4919853                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            106720                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.100572                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        82846                       # number of writebacks
system.cpu.dcache.writebacks::total             82846                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2293842                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2293842                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2293842                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2293842                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       753936                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       753936                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754094                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754094                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  59177117768                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59177117768                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  59184680268                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59184680268                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056556                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056556                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056498                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056498                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78490.903429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78490.903429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78484.486374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78484.486374                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753072                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9079967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9079970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3001239                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3001241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 203933841000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 203933841000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12081206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12081211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.248422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.248422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67949.883698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67949.838417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2293609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2293609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  55682982000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  55682982000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78689.402654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78689.402654                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46539                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46540                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3551644765                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3551644765                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76315.450805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76313.811023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          233                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          233                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3494135768                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3494135768                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75457.516693                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75457.516693                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16122                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16122                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          280                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          280                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16402                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16402                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.017071                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017071                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          158                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          158                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      7562500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7562500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009633                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009633                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 47863.924051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 47863.924051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270804204075000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.139499                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11053242                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754096                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.657606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.139497                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27448510                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27448510                       # Number of data accesses

---------- End Simulation Statistics   ----------
