<system>
   <config>
      <DataCompress>False</DataCompress>
      <DataFile>/home/omoreno/work/hps/software/ucsc_daq_setup/20170825_baseline_new_cable.bin</DataFile>
      <DebugCmdTime>True</DebugCmdTime>
      <DebugEnable>True</DebugEnable>
      <Enabled>True</Enabled>
      <FilterFile>config/blank.filter</FilterFile>
      <IgnoreErrors>True</IgnoreErrors>
      <IntTrigEn>False</IntTrigEn>
      <LiveDisplay>True</LiveDisplay>
      <RunCount>1000</RunCount>
      <RunRate>100Hz</RunRate>
      <TempPollPer>0</TempPollPer>
      <TholdFile>config/nullthresholds.base</TholdFile>
      <TrigPollEn>False</TrigPollEn>
      <cntrlFpga index="0">
         <AdcClkDelay>0xa</AdcClkDelay>
         <AdcClkInvert>False</AdcClkInvert>
         <AdcEnable>0x1f</AdcEnable>
         <Enabled>True</Enabled>
         <ad9252 index="0">
            <Enabled>False</Enabled>
         </ad9252>
         <ad9252 index="1">
            <Enabled>False</Enabled>
         </ad9252>
         <hybrid index="0">
            <Enabled>True</Enabled>
            <apv25 index="0">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="1">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="2">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="3">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="4">
               <Enabled>True</Enabled>
            </apv25>
         </hybrid>
         <hybrid index="1">
            <Enabled>False</Enabled>
            <apv25 index="0">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="1">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="2">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="3">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="4">
               <Enabled>True</Enabled>
            </apv25>
         </hybrid>
         <hybrid index="2">
            <Enabled>False</Enabled>
            <apv25 index="0">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="1">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="2">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="3">
               <Enabled>True</Enabled>
            </apv25>
            <apv25 index="4">
               <Enabled>True</Enabled>
            </apv25>
         </hybrid>
      </cntrlFpga>
      <cntrlFpga>
         <AdcClkDelay>0xa</AdcClkDelay>
         <AdcClkInvert>False</AdcClkInvert>
         <AdcEnable>0x1f</AdcEnable>
         <ApvTrigGenPause>0x6acfbf</ApvTrigGenPause>
         <ApvTrigSource>Software</ApvTrigSource>
         <ApvTrigType>DoubleTrig</ApvTrigType>
         <CalDelay>0x81</CalDelay>
         <ClockSelect>Internal</ClockSelect>
         <DataBypass>False</DataBypass>
         <Enabled>True</Enabled>
         <FiltEnable>False</FiltEnable>
         <FrameDelayA>0x21</FrameDelayA>
         <FrameDelayB>0x21</FrameDelayB>
         <HybridType>New</HybridType>
         <InputDelayA>0x21</InputDelayA>
         <InputDelayB>0x21</InputDelayB>
         <InputDelayC>0x21</InputDelayC>
         <InputDelayD>0x21</InputDelayD>
         <InputDelayE>0x21</InputDelayE>
         <InputDelayF>0x21</InputDelayF>
         <InputDelayG>0x21</InputDelayG>
         <InputDelayH>0x21</InputDelayH>
         <InputDelayI>0x21</InputDelayI>
         <InputDelayJ>0x21</InputDelayJ>
         <InputDelayK>0x21</InputDelayK>
         <InputDelayL>0x21</InputDelayL>
         <InputDelayM>0x21</InputDelayM>
         <InputDelayN>0x21</InputDelayN>
         <InputDelayO>0x21</InputDelayO>
         <NewRegisters>False</NewRegisters>
         <TempPollPer>0x3b9aca00</TempPollPer>
         <TholdEnable>False</TholdEnable>
         <TisClkEn>False</TisClkEn>
         <TrigEdgeNeg>False</TrigEdgeNeg>
         <ad9252>
            <ChanPowerDown>False</ChanPowerDown>
            <ConfigEn>False</ConfigEn>
            <DcoFcoDrive2x>False</DcoFcoDrive2x>
            <DutyCycleStabilizer>False</DutyCycleStabilizer>
            <Enabled>False</Enabled>
            <LowEncodeRate>False</LowEncodeRate>
            <OutputFormat>OffsetBinary</OutputFormat>
            <OutputInvert>False</OutputInvert>
            <OutputMode>LvdsAnsi-644</OutputMode>
            <OutputPhase>Deg0</OutputPhase>
            <OutputTermDrive>None</OutputTermDrive>
            <OutputTestMode>Off</OutputTestMode>
            <PowerDownMode>ChipRun</PowerDownMode>
            <ResetPnLongGen>False</ResetPnLongGen>
            <ResetPnShortGen>False</ResetPnShortGen>
            <SerialBits>Bits-14</SerialBits>
            <SerialLsbFirst>False</SerialLsbFirst>
            <UserTestMode>Off</UserTestMode>
         </ad9252>
         <hybrid>
            <Enabled>True</Enabled>
            <apv25>
               <CalGroup>0x0</CalGroup>
               <CalibInhibit>True</CalibInhibit>
               <Csel>Dly_1x3_125ns</Csel>
               <Enabled>True</Enabled>
               <Ical>0x1d</Ical>
               <ImuxIn>0x22</ImuxIn>
               <Ipcasc>0x34</Ipcasc>
               <Ipre>0x62</Ipre>
               <Ipsf>0x22</Ipsf>
               <Ipsp>0x37</Ipsp>
               <Isha>0x22</Isha>
               <Ispare>0x0</Ispare>
               <Issf>0x22</Issf>
               <Latency>0x84</Latency>
               <MuxGain>Mip_1_0mA</MuxGain>
               <PreampPolarity>Inverting</PreampPolarity>
               <ReadOutFrequency>Mhz40</ReadOutFrequency>
               <ReadOutMode>Peak</ReadOutMode>
               <TriggerMode>Sample3</TriggerMode>
               <Vfp>0x1e</Vfp>
               <Vfs>0x3c</Vfs>
               <Vpsp>0x1e</Vpsp>
            </apv25>
         </hybrid>
      </cntrlFpga>
   </config>
</system>

<system>
   <status>
      <DataFileCount>0 - 0 Hz</DataFileCount>
      <DataOpen>True</DataOpen>
      <DataRxCount>0 - 0 Hz</DataRxCount>
      <ErrorCount>0x0</ErrorCount>
      <FilterId>blank</FilterId>
      <RegRxCount>0x348</RegRxCount>
      <RunNumber>0x1</RunNumber>
      <RunState>Running</RunState>
      <SystemState>System Configured From calibration_config.xml.
System is is in run state 'Running'
5 Out Of 5 Apvs Are Synced!
</SystemState>
      <TholdId>Fri Aug 25 16:25:51 2017
</TholdId>
      <TimeoutCount>0x0</TimeoutCount>
      <UnexpectedCount>0x2c</UnexpectedCount>
      <UserStatus>129 32766 0 0 1
</UserStatus>
      <cntrlFpga index="0">
         <ApvSyncDetect>0x1f</ApvSyncDetect>
         <FpgaVersion>0xd0000017</FpgaVersion>
         <FramePolA>0x1</FramePolA>
         <FramePolB>0x0</FramePolB>
         <SyncDataA>0x00000000 0</SyncDataA>
         <SyncDataB>0x00000000 0</SyncDataB>
         <SyncDataC>0x00000000 0</SyncDataC>
         <SyncDataD>0x00000000 0</SyncDataD>
         <SyncDataE>0x00000000 0</SyncDataE>
         <SyncDataF>0x00000000 0</SyncDataF>
         <SyncDataG>0x00000000 0</SyncDataG>
         <SyncDataH>0x00000000 0</SyncDataH>
         <SyncDataI>0x00000000 0</SyncDataI>
         <SyncDataJ>0x00000000 0</SyncDataJ>
         <SyncDataK>0x00000000 0</SyncDataK>
         <SyncDataL>0x00000000 0</SyncDataL>
         <SyncDataM>0x00000000 0</SyncDataM>
         <SyncDataN>0x00000000 0</SyncDataN>
         <SyncDataO>0x00000000 0</SyncDataO>
         <Temp_0_0>29.46 C e(0x08dc)</Temp_0_0>
         <Temp_0_1>25.36 C e(0x09b0)</Temp_0_1>
         <Temp_0_2>25.02 C e(0x09c2)</Temp_0_2>
         <Temp_0_3>25.38 C e(0x09af)</Temp_0_3>
         <TrigCount>0x0</TrigCount>
         <ad9252 index="0">
            <ChipGrade>0x0</ChipGrade>
            <ChipId>0x0</ChipId>
         </ad9252>
         <ad9252 index="1">
            <ChipGrade>0x0</ChipGrade>
            <ChipId>0x0</ChipId>
         </ad9252>
         <hybrid index="0">
            <apv25 index="0">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="1">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="2">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="3">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="4">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
         </hybrid>
         <hybrid index="1">
            <apv25 index="0">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="1">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="2">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="3">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="4">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
         </hybrid>
         <hybrid index="2">
            <apv25 index="0">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="1">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="2">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="3">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
            <apv25 index="4">
               <FifoError>False</FifoError>
               <LatencyError>False</LatencyError>
            </apv25>
         </hybrid>
      </cntrlFpga>
   </status>
</system>
