
---

# ðŸš€ 100 Days of RTL Challenge

Hi ðŸ‘‹, I'm **Devansh Swaroop**. Iâ€™m diving deep into the world of **VLSI**, focusing on **RTL design using Verilog HDL**. My goal is to master **Register Transfer Level (RTL) design in 100 days** and build a strong foundation in **digital design for FPGAs and ASICs**.

I use tools like **Quartus Prime** and **EDA Playground** for synthesizing, simulating, and validating my designs. These tools help me efficiently develop complex digital circuits and improve my practical RTL skills.

---

## ðŸŽ¯ Challenge Objective

* Learn and implement RTL design concepts day by day.
* Build small to complex digital circuits, covering **combinational logic, sequential logic, counters, FSMs, memory, arithmetic units, and interfaces**.
* Develop hands-on skills in **simulation, synthesis, and debugging** using professional EDA tools.
* Maintain a clear, day-wise record of progress for reference and portfolio building.

---

## ðŸ›  Tools & Technologies

* **Verilog HDL**
* **Quartus Prime**
* **EDA Playground**
* **FPGA/ASIC Design Flow Concepts**

---

## ðŸ“… Day-Wise RTL Projects

| Day | Project                               | Description                      |
| --- | ------------------------------------- | -------------------------------- |
| 001 | Modelling Logic Gates                 | Basic logic gate implementation  |
| 002 | Adder Circuits                        | Half & Full adders               |
| 003 | Subtractor Circuits                   | Half & Full subtractors          |
| 004 | Switch-Level Modelling                | Using switches for logic gates   |
| 005 | Adders & Subtractors using NAND gates | NAND gate-based design           |
| 006 | Even Parity Generator & Checker       | Parity logic circuits            |
| 007 | Ripple Carry Adder                    | 4-bit ripple adder               |
| 008 | Carry Look-Ahead Adder                | Fast adder design                |
| 009 | 4-bit Multiplier                      | Binary multiplication            |
| 010 | 4-bit Divider                         | Binary division                  |
| 011 | 2-to-1 Multiplexer                    | Basic mux design                 |
| 012 | 4-to-1 & 8-to-1 Multiplexers          | Larger mux circuits              |
| 013 | 16-to-1 Mux using 4-to-1 Mux          | Hierarchical design              |
| 014 | Logic Gates using Mux                 | Functional implementation        |
| 015 | Full Adder using Mux                  | Mux-based adder                  |
| 016 | Demultiplexers                        | Basic demux design               |
| 017 | 1-to-8 Demux using 1-to-2 Demux       | Hierarchical demux design        |
| 018 | Logic Gates using Demux               | Functional implementation        |
| 019 | Encoder (8x3)                         | Binary encoder circuit           |
| 020 | Priority Encoder                      | Advanced encoder                 |
| 021 | Decoders                              | Basic decoder circuits           |
| 022 | Logic Gates using Decoder             | Functional implementation        |
| 023 | Comparators                           | 2-bit/4-bit comparator circuits  |
| 024 | N-bit Number Square [NÂ²]              | Combinational arithmetic         |
| 025 | Input Majority Circuit (7 inputs)     | Logic majority function          |
| 026 | Binary to Gray Converter              | Conversion logic                 |
| 027 | Gray to Binary Converter              | Reverse conversion               |
| 028 | Binary to 2's Complement Converter    | Arithmetic operation             |
| 029 | Binary to BCD Converter               | Number format conversion         |
| 030 | BCD to Excess-3 Converter             | Advanced BCD conversion          |
| 031 | BCD to 7-Segment Converter            | Display driver logic             |
| 032 | Booth's Multiplication Algorithm      | Signed multiplication            |
| 033 | Vedic Multiplier (2Ã—2)                | Fast multiplication method       |
| 034 | Vedic Multipliers                     | Scaling up multiplication        |
| 035 | BCD Adder/Subtractor                  | Arithmetic circuits              |
| 036 | SR Latches                            | Basic sequential element         |
| 037 | SR Flip-Flop                          | Edge-triggered implementation    |
| 038 | JK Flip-Flop                          | Sequential flip-flop             |
| 039 | D Flip-Flop                           | Data flip-flop                   |
| 040 | T Flip-Flop                           | Toggle flip-flop                 |
| 041 | SR Flip-Flop using JK, D, T           | Flip-flop conversions            |
| 042 | JK Flip-Flop using SR, D, T           | Flip-flop conversions            |
| 043 | D Flip-Flop using SR, JK, T           | Flip-flop conversions            |
| 044 | T Flip-Flop using SR, JK, D           | Flip-flop conversions            |
| 045 | Dual Edge-Triggered Flip-Flop         | Advanced flip-flop               |
| 046 | SISO Register                         | Serial in Serial out             |
| 047 | SIPO Register                         | Serial in Parallel out           |
| 048 | PISO Register                         | Parallel in Serial out           |
| 049 | PIPO Register                         | Parallel in Parallel out         |
| 050 | Linear Feedback Shift Register        | Random sequence generation       |
| 051 | Universal Shift Register              | Flexible register design         |
| 052 | Barrel Shifter                        | Shift operations                 |
| 053 | Asynchronous (Ripple) Counter         | Sequential counter               |
| 054 | Synchronous Counter                   | Counter with clock sync          |
| 055 | Up/Down Counter                       | Bidirectional counting           |
| 056 | Mod-N Counter                         | Modulo counter                   |
| 057 | Specific Sequence Counter             | Custom counting sequence         |
| 058 | BCD Decade Counter                    | Decimal counter                  |
| 059 | Ring Counter                          | Shift register counter           |
| 060 | Johnson Counter                       | Shift register counter           |
| 061 | Gray Counter                          | Gray-coded counter               |
| 062 | Clock Phasing                         | Clock control logic              |
| 063 | Clock Edge Detector                   | Detect clock transitions         |
| 064 | Frequency Divider (Even)              | Divide-by-N logic                |
| 065 | Frequency Divider (Odd)               | Divide-by-N logic                |
| 066 | Frequency Divider (Decimal)           | Divide-by-10 logic               |
| 067 | One-HOT FSM                           | Finite state machine design      |
| 068 | FSM Mealy Non-Overlapping             | State machine logic              |
| 069 | FSM Mealy Overlapping                 | Advanced FSM                     |
| 070 | FSM Moore Non-Overlapping             | FSM design                       |
| 071 | FSM Moore Overlapping                 | Advanced FSM                     |
| 072 | Digital Lock (FSM)                    | Security FSM                     |
| 073 | Two Sequence Detector (FSM)           | Pattern detection                |
| 074 | Single-Port RAM                       | Memory design                    |
| 075 | Dual-Port RAM                         | Memory design                    |
| 076 | ROM (15x15)                           | Read-only memory                 |
| 077 | Arithmetic Logic Unit (ALU)           | Combinational arithmetic         |
| 078 | Check Even or Odd                     | Simple number test               |
| 079 | Check Palindrome Number               | Logic circuit                    |
| 080 | Check Prime Number                    | Combinational logic              |
| 081 | Check Armstrong Number                | Arithmetic check                 |
| 082 | Factorial of a Number                 | Sequential computation           |
| 083 | Square & Cube Roots                   | Arithmetic circuit               |
| 084 | Clock Timer (12 Hour)                 | Real-time clock logic            |
| 085 | Traffic Light Controller (FSM)        | Sequential controller            |
| 086 | Printing Star & Number Patterns       | Pattern generation               |
| 087 | Highest Common Factor (HCF)           | Arithmetic circuit               |
| 088 | Synchronous FIFO                      | First-In-First-Out memory        |
| 089 | Synchronous LIFO                      | Last-In-First-Out memory         |
| 090 | PWM (Pulse Width Modulation)          | Modulation logic                 |
| 091 | Serial Receiver with Parity Checking  | UART receiver logic              |
| 092 | Vending Machine                       | FSM based project                |
| 093 | Car Parking Management System         | Sequential system design         |
| 094 | Complete Timer                        | Timer with seconds & minutes     |
| 095 | Sine Wave Generator                   | Digital waveform generator       |
| 096 | Error Detection & Correction          | Parity & ECC logic               |
| 097 | Rule 110                              | Cellular automata implementation |
| 098 | PS/2 Data Packet Parser               | Keyboard interface logic         |
| 099 | Lemming's Game                        | FSM based game design            |
| 100 | Serial Port Interface (SPI) Protocol  | Communication interface          |

> This day-wise structure helped me **gradually build expertise** in digital design and RTL coding, from simple gates to complex systems and communication protocols.

---

## ðŸ“Œ How to Use This Repository

1. Clone the repo:

```bash
git clone :https://github.com/devanshswaroop01/100-Days-of-RTL.git
```

2. Open any dayâ€™s folder in **Quartus Prime** or **EDA Playground**.

3. Simulate, synthesize, and explore the RTL code.

4. Follow along to **practice, modify, and enhance** designs.

---

## ðŸŒŸ Key Learnings

* Stepwise progression from combinational logic â†’ sequential logic â†’ FSM â†’ memory â†’ arithmetic â†’ interfaces.
* Practical exposure to FPGA/ASIC design flow.
* Experience with simulation and debugging RTL code.
* Building a portfolio-ready project collection.

---

## ðŸ“« Connect with Me

* **GitHub:** [devanshswaroop01](https://github.com/devanshswaroop01)
* **LinkedIn:** [Devansh Swaroop](https://www.linkedin.com/in/devansh-swaroop-627633248/)

---
