\hypertarget{stm32f1xx__hal__conf_8h}{}\section{Core/\+Inc/stm32f1xx\+\_\+hal\+\_\+conf.h File Reference}
\label{stm32f1xx__hal__conf_8h}\index{Core/\+Inc/stm32f1xx\+\_\+hal\+\_\+conf.\+h@{Core/\+Inc/stm32f1xx\+\_\+hal\+\_\+conf.\+h}}


H\+AL configuration file.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+rcc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+gpio.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+exti.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+dma.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+cortex.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+adc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+flash.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+i2c.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+pwr.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+tim.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+uart.\+h\char`\"{}}\newline
Include dependency graph for stm32f1xx\+\_\+hal\+\_\+conf.\+h\+:
% FIG 0
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}{H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\begin{DoxyCompactList}\small\item\em This is the list of modules to be used in the H\+AL driver. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a476f1655c969ae57e89a74d98c75f43f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a19999766418b0224871f732d800841c6}{H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a167269406e73327b95c3bb7b9cfe6d89}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}{H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}{H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}{H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}{H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{H\+S\+E\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)8000000)
\begin{DoxyCompactList}\small\item\em Adjust the value of External High Speed oscillator (H\+SE) used in your application. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SE is used as system clock source, directly or through the P\+LL). \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)100)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{H\+S\+I\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)8000000)
\begin{DoxyCompactList}\small\item\em Internal High Speed oscillator (H\+SI) value. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SI is used as system clock source, directly or through the P\+LL). \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}{L\+S\+I\+\_\+\+V\+A\+L\+UE}~40000U
\begin{DoxyCompactList}\small\item\em Internal Low Speed oscillator (L\+SI) value. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}{L\+S\+E\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)32768)
\begin{DoxyCompactList}\small\item\em External Low Speed oscillator (L\+SE) value. This value is used by the U\+A\+RT, R\+TC H\+AL module to compute the system frequency. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)5000)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}{V\+D\+D\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)3300)
\begin{DoxyCompactList}\small\item\em This is the H\+AL system configuration section. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~((uint32\+\_\+t)0)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}{U\+S\+E\+\_\+\+R\+T\+OS}~0
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE}~1
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_acc33abd5393affd16cc4a1397839dfe4}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ A\+D\+C register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a7f6bf06dfbf91fd866a9d62ab54d0e81}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+A\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ C\+A\+N register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a4b1a233981ef5d96551ea1f08d1a7ea8}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+E\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ C\+E\+C register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_af9580ae862dcc02cee7822030c48d6b8}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+D\+A\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ D\+A\+C register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_aa24a8d7886d3a497a868d5bf2417bfdf}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+E\+T\+H\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ E\+T\+H register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a560b53001fb58138f7da15dbda8f58a6}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+H\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ H\+C\+D register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a99be773f7f62b6277d1c87658e085725}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ I2\+C register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a1bdc791c35b20c7188b3d74fd6c30ebf}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+S\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ I2\+S register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_ae595e885d73a91a83fbdc20f7affcd42}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+M\+M\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ M\+M\+C register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a80498b459859528918535b88fed54b28}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+A\+N\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ N\+A\+N\+D register callback disabled      $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a7b38c01bd6621f3da5993d71eb5ff42e}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+O\+R\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ N\+O\+R register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a15d7e736835fdf5b02fe42913329a5ce}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ P\+C\+C\+A\+R\+D register callback disabled    $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_afd18c04aa4a4a54446df8083be875a00}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ P\+C\+D register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a54badbcdb096ce802d2eed981cbbc31a}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ R\+T\+C register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_acccbc010792c242ce6aae30b7c6f40df}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ S\+D register callback disabled        $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a43bb2335641440326db0f05526c1bff9}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ S\+M\+A\+R\+T\+C\+A\+R\+D register callback disabled $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a4a459bcaa046998e6939fc66b0831e96}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I\+R\+D\+A\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ I\+R\+D\+A register callback disabled      $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a5c7c04d57c22f5301f1ea589abc6f35f}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+R\+A\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ S\+R\+A\+M register callback disabled      $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a8d8be2d7e4ed5bfc7b64f60ba604c749}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+P\+I\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ S\+P\+I register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a5ef4d67cd7630f6e2e67d17370fbffdb}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ T\+I\+M register callback disabled       $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a68c6c7c633e6cb378824020ef00a5701}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ U\+A\+R\+T register callback disabled      $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_ac79983d623c7f760c5077618a453561b}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ U\+S\+A\+R\+T register callback disabled     $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a6879802837c27d8761d8a8fdab626891}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}~0\+U /$\ast$ W\+W\+D\+G register callback disabled      $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_ab84a2e15d360e2644ada09641513a941}{M\+A\+C\+\_\+\+A\+D\+D\+R0}~2
\begin{DoxyCompactList}\small\item\em Uncomment the line below to expanse the \char`\"{}assert\+\_\+param\char`\"{} macro in the H\+AL drivers code. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a8d14266d76690c530bee01e7e5bb4099}{M\+A\+C\+\_\+\+A\+D\+D\+R1}~0
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a6c5df15bec1d305ed033ad9a85ec803d}{M\+A\+C\+\_\+\+A\+D\+D\+R2}~0
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a08a36ede83ae67498aecf54676be8fc8}{M\+A\+C\+\_\+\+A\+D\+D\+R3}~0
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a41e5cb0b39ad74f0aafb83dbcecf9006}{M\+A\+C\+\_\+\+A\+D\+D\+R4}~0
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a3bcc92663c42ec434f527847bbc4abc1}{M\+A\+C\+\_\+\+A\+D\+D\+R5}~0
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a0cdaf687f7a7f2dba570d5a722990786}{E\+T\+H\+\_\+\+R\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}~E\+T\+H\+\_\+\+M\+A\+X\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+S\+I\+ZE /$\ast$ buffer size for receive               $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_af83956dfc1b135c3c92ac409758b6cf4}{E\+T\+H\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}~E\+T\+H\+\_\+\+M\+A\+X\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+S\+I\+ZE /$\ast$ buffer size for transmit              $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a62b0f224fa9c4f2e5574c9e52526f751}{E\+T\+H\+\_\+\+R\+X\+B\+U\+F\+NB}~((uint32\+\_\+t)8)       /$\ast$ 4 Rx buffers of size \hyperlink{stm32f1xx__hal__conf_8h_a0cdaf687f7a7f2dba570d5a722990786}{E\+T\+H\+\_\+\+R\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}  $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a4ad07ad8fa6f8639ab8ef362390d86c7}{E\+T\+H\+\_\+\+T\+X\+B\+U\+F\+NB}~((uint32\+\_\+t)4)       /$\ast$ 4 Tx buffers of size \hyperlink{stm32f1xx__hal__conf_8h_af83956dfc1b135c3c92ac409758b6cf4}{E\+T\+H\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}  $\ast$/
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a25f014091aaba92bdd9d95d0b2f00503}{D\+P83848\+\_\+\+P\+H\+Y\+\_\+\+A\+D\+D\+R\+E\+SS}~0x01U
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a0ede6087f7b71403bcddb5d3a8f47ff4}{P\+H\+Y\+\_\+\+R\+E\+S\+E\+T\+\_\+\+D\+E\+L\+AY}~((uint32\+\_\+t)0x000000\+F\+F)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_abba7114255a2a41b81fdcb2a3702c270}{P\+H\+Y\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+D\+E\+L\+AY}~((uint32\+\_\+t)0x00000\+F\+F\+F)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a9d356ada86535630c403690bef0fb887}{P\+H\+Y\+\_\+\+R\+E\+A\+D\+\_\+\+TO}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a474bf13e28d09b667e41b151140ee39d}{P\+H\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+TO}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a8abe1a40c71e68881ec669d59f513fdb}{P\+H\+Y\+\_\+\+B\+CR}~((uint16\+\_\+t)0x00)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a4b8f2c29a9e74412395e1b1809666838}{P\+H\+Y\+\_\+\+B\+SR}~((uint16\+\_\+t)0x01)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a6f5048620b3dde8583f7f1118e9de187}{P\+H\+Y\+\_\+\+R\+E\+S\+ET}~((uint16\+\_\+t)0x8000)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a7833d885caa7e29abbebfb90a4b96f86}{P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK}~((uint16\+\_\+t)0x4000)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a5729771244f68779fc694ba819cd60a5}{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M}~((uint16\+\_\+t)0x2100)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a1ac901a4ad405241d90a5c10104b8986}{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a6b6254fd3dacbf1578a9d8058cd86373}{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a4fa7ca6faf60ee074576ebb6103f8dd4}{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a9b7f5c8f71047ee449f21562d26b1b43}{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a66c4b69bd08dc25b6730365d3ff740c9}{P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_aa0b1e6d4a23470fc1ac4f9222b51f8a0}{P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a7d5233295134a385866eb5bdafe2162b}{P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a36c4dbd5f6df1f5eaefa010929ef9773}{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_ace209074499dbef0b97300da5bd7c707}{P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a057b4d3fb66548d65c291a5b41611be2}{P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a32b55e84d27cf298a77f54b133cd1acc}{P\+H\+Y\+\_\+\+SR}~((uint16\+\_\+t)0x10\+U)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a74c081bc55e9ff96bf229f44e96c6155}{P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US}~((uint16\+\_\+t)0x0002\+U)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_ab928f45585242fde1a8d81a2d9ed22d0}{P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US}~((uint16\+\_\+t)0x0004\+U)
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}{U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC}~0U
\item 
\#define \hyperlink{stm32f1xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\+\_\+param}(expr)~((void)0\+U)
\begin{DoxyCompactList}\small\item\em Include module\textquotesingle{}s header file. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+AL configuration file. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/\+Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}\label{stm32f1xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!assert\+\_\+param@{assert\+\_\+param}}
\index{assert\+\_\+param@{assert\+\_\+param}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{assert\+\_\+param}{assert\_param}}
{\footnotesize\ttfamily \#define assert\+\_\+param(\begin{DoxyParamCaption}\item[{}]{expr }\end{DoxyParamCaption})~((void)0\+U)}



Include module\textquotesingle{}s header file. 

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a25f014091aaba92bdd9d95d0b2f00503}\label{stm32f1xx__hal__conf_8h_a25f014091aaba92bdd9d95d0b2f00503}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!D\+P83848\+\_\+\+P\+H\+Y\+\_\+\+A\+D\+D\+R\+E\+SS@{D\+P83848\+\_\+\+P\+H\+Y\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{D\+P83848\+\_\+\+P\+H\+Y\+\_\+\+A\+D\+D\+R\+E\+SS@{D\+P83848\+\_\+\+P\+H\+Y\+\_\+\+A\+D\+D\+R\+E\+SS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{D\+P83848\+\_\+\+P\+H\+Y\+\_\+\+A\+D\+D\+R\+E\+SS}{DP83848\_PHY\_ADDRESS}}
{\footnotesize\ttfamily \#define D\+P83848\+\_\+\+P\+H\+Y\+\_\+\+A\+D\+D\+R\+E\+SS~0x01U}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a0cdaf687f7a7f2dba570d5a722990786}\label{stm32f1xx__hal__conf_8h_a0cdaf687f7a7f2dba570d5a722990786}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!E\+T\+H\+\_\+\+R\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE@{E\+T\+H\+\_\+\+R\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}}
\index{E\+T\+H\+\_\+\+R\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE@{E\+T\+H\+\_\+\+R\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{E\+T\+H\+\_\+\+R\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}{ETH\_RX\_BUF\_SIZE}}
{\footnotesize\ttfamily \#define E\+T\+H\+\_\+\+R\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE~E\+T\+H\+\_\+\+M\+A\+X\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+S\+I\+ZE /$\ast$ buffer size for receive               $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a62b0f224fa9c4f2e5574c9e52526f751}\label{stm32f1xx__hal__conf_8h_a62b0f224fa9c4f2e5574c9e52526f751}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!E\+T\+H\+\_\+\+R\+X\+B\+U\+F\+NB@{E\+T\+H\+\_\+\+R\+X\+B\+U\+F\+NB}}
\index{E\+T\+H\+\_\+\+R\+X\+B\+U\+F\+NB@{E\+T\+H\+\_\+\+R\+X\+B\+U\+F\+NB}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{E\+T\+H\+\_\+\+R\+X\+B\+U\+F\+NB}{ETH\_RXBUFNB}}
{\footnotesize\ttfamily \#define E\+T\+H\+\_\+\+R\+X\+B\+U\+F\+NB~((uint32\+\_\+t)8)       /$\ast$ 4 Rx buffers of size \hyperlink{stm32f1xx__hal__conf_8h_a0cdaf687f7a7f2dba570d5a722990786}{E\+T\+H\+\_\+\+R\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}  $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_af83956dfc1b135c3c92ac409758b6cf4}\label{stm32f1xx__hal__conf_8h_af83956dfc1b135c3c92ac409758b6cf4}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!E\+T\+H\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE@{E\+T\+H\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}}
\index{E\+T\+H\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE@{E\+T\+H\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{E\+T\+H\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}{ETH\_TX\_BUF\_SIZE}}
{\footnotesize\ttfamily \#define E\+T\+H\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE~E\+T\+H\+\_\+\+M\+A\+X\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+S\+I\+ZE /$\ast$ buffer size for transmit              $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a4ad07ad8fa6f8639ab8ef362390d86c7}\label{stm32f1xx__hal__conf_8h_a4ad07ad8fa6f8639ab8ef362390d86c7}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!E\+T\+H\+\_\+\+T\+X\+B\+U\+F\+NB@{E\+T\+H\+\_\+\+T\+X\+B\+U\+F\+NB}}
\index{E\+T\+H\+\_\+\+T\+X\+B\+U\+F\+NB@{E\+T\+H\+\_\+\+T\+X\+B\+U\+F\+NB}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{E\+T\+H\+\_\+\+T\+X\+B\+U\+F\+NB}{ETH\_TXBUFNB}}
{\footnotesize\ttfamily \#define E\+T\+H\+\_\+\+T\+X\+B\+U\+F\+NB~((uint32\+\_\+t)4)       /$\ast$ 4 Tx buffers of size \hyperlink{stm32f1xx__hal__conf_8h_af83956dfc1b135c3c92ac409758b6cf4}{E\+T\+H\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}  $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a476f1655c969ae57e89a74d98c75f43f}\label{stm32f1xx__hal__conf_8h_a476f1655c969ae57e89a74d98c75f43f}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_ADC\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}\label{stm32f1xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_CORTEX\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}\label{stm32f1xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_DMA\_MODULE\_ENABLED}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}\label{stm32f1xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_DMA\_MODULE\_ENABLED}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}\label{stm32f1xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_EXTI\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}\label{stm32f1xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_FLASH\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}\label{stm32f1xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_GPIO\_MODULE\_ENABLED}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}\label{stm32f1xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_GPIO\_MODULE\_ENABLED}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a19999766418b0224871f732d800841c6}\label{stm32f1xx__hal__conf_8h_a19999766418b0224871f732d800841c6}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_I2C\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}\label{stm32f1xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}



This is the list of modules to be used in the H\+AL driver. 

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}\label{stm32f1xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_PWR\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}\label{stm32f1xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_RCC\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}\label{stm32f1xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_TIM\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a167269406e73327b95c3bb7b9cfe6d89}\label{stm32f1xx__hal__conf_8h_a167269406e73327b95c3bb7b9cfe6d89}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED@{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}{HAL\_UART\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}\label{stm32f1xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}}
\index{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}{HSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT~((uint32\+\_\+t)100)}

Time out for H\+SE start up, in ms \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}\label{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+S\+E\+\_\+\+V\+A\+L\+UE@{H\+S\+E\+\_\+\+V\+A\+L\+UE}}
\index{H\+S\+E\+\_\+\+V\+A\+L\+UE@{H\+S\+E\+\_\+\+V\+A\+L\+UE}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+S\+E\+\_\+\+V\+A\+L\+UE}{HSE\_VALUE}}
{\footnotesize\ttfamily \#define H\+S\+E\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)8000000)}



Adjust the value of External High Speed oscillator (H\+SE) used in your application. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SE is used as system clock source, directly or through the P\+LL). 

Value of the External oscillator in Hz \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}\label{stm32f1xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!H\+S\+I\+\_\+\+V\+A\+L\+UE@{H\+S\+I\+\_\+\+V\+A\+L\+UE}}
\index{H\+S\+I\+\_\+\+V\+A\+L\+UE@{H\+S\+I\+\_\+\+V\+A\+L\+UE}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+S\+I\+\_\+\+V\+A\+L\+UE}{HSI\_VALUE}}
{\footnotesize\ttfamily \#define H\+S\+I\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)8000000)}



Internal High Speed oscillator (H\+SI) value. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SI is used as system clock source, directly or through the P\+LL). 

Value of the Internal oscillator in Hz \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}\label{stm32f1xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}}
\index{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}{LSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT~((uint32\+\_\+t)5000)}

Time out for L\+SE start up, in ms \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}\label{stm32f1xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!L\+S\+E\+\_\+\+V\+A\+L\+UE@{L\+S\+E\+\_\+\+V\+A\+L\+UE}}
\index{L\+S\+E\+\_\+\+V\+A\+L\+UE@{L\+S\+E\+\_\+\+V\+A\+L\+UE}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{L\+S\+E\+\_\+\+V\+A\+L\+UE}{LSE\_VALUE}}
{\footnotesize\ttfamily \#define L\+S\+E\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)32768)}



External Low Speed oscillator (L\+SE) value. This value is used by the U\+A\+RT, R\+TC H\+AL module to compute the system frequency. 

$<$ Value of the Internal Low Speed oscillator in Hz The real value may vary depending on the variations in voltage and temperature. Value of the External oscillator in Hz \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}\label{stm32f1xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!L\+S\+I\+\_\+\+V\+A\+L\+UE@{L\+S\+I\+\_\+\+V\+A\+L\+UE}}
\index{L\+S\+I\+\_\+\+V\+A\+L\+UE@{L\+S\+I\+\_\+\+V\+A\+L\+UE}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{L\+S\+I\+\_\+\+V\+A\+L\+UE}{LSI\_VALUE}}
{\footnotesize\ttfamily \#define L\+S\+I\+\_\+\+V\+A\+L\+UE~40000U}



Internal Low Speed oscillator (L\+SI) value. 

L\+SI Typical Value in Hz \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_ab84a2e15d360e2644ada09641513a941}\label{stm32f1xx__hal__conf_8h_ab84a2e15d360e2644ada09641513a941}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!M\+A\+C\+\_\+\+A\+D\+D\+R0@{M\+A\+C\+\_\+\+A\+D\+D\+R0}}
\index{M\+A\+C\+\_\+\+A\+D\+D\+R0@{M\+A\+C\+\_\+\+A\+D\+D\+R0}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{M\+A\+C\+\_\+\+A\+D\+D\+R0}{MAC\_ADDR0}}
{\footnotesize\ttfamily \#define M\+A\+C\+\_\+\+A\+D\+D\+R0~2}



Uncomment the line below to expanse the \char`\"{}assert\+\_\+param\char`\"{} macro in the H\+AL drivers code. 

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a8d14266d76690c530bee01e7e5bb4099}\label{stm32f1xx__hal__conf_8h_a8d14266d76690c530bee01e7e5bb4099}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!M\+A\+C\+\_\+\+A\+D\+D\+R1@{M\+A\+C\+\_\+\+A\+D\+D\+R1}}
\index{M\+A\+C\+\_\+\+A\+D\+D\+R1@{M\+A\+C\+\_\+\+A\+D\+D\+R1}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{M\+A\+C\+\_\+\+A\+D\+D\+R1}{MAC\_ADDR1}}
{\footnotesize\ttfamily \#define M\+A\+C\+\_\+\+A\+D\+D\+R1~0}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a6c5df15bec1d305ed033ad9a85ec803d}\label{stm32f1xx__hal__conf_8h_a6c5df15bec1d305ed033ad9a85ec803d}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!M\+A\+C\+\_\+\+A\+D\+D\+R2@{M\+A\+C\+\_\+\+A\+D\+D\+R2}}
\index{M\+A\+C\+\_\+\+A\+D\+D\+R2@{M\+A\+C\+\_\+\+A\+D\+D\+R2}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{M\+A\+C\+\_\+\+A\+D\+D\+R2}{MAC\_ADDR2}}
{\footnotesize\ttfamily \#define M\+A\+C\+\_\+\+A\+D\+D\+R2~0}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a08a36ede83ae67498aecf54676be8fc8}\label{stm32f1xx__hal__conf_8h_a08a36ede83ae67498aecf54676be8fc8}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!M\+A\+C\+\_\+\+A\+D\+D\+R3@{M\+A\+C\+\_\+\+A\+D\+D\+R3}}
\index{M\+A\+C\+\_\+\+A\+D\+D\+R3@{M\+A\+C\+\_\+\+A\+D\+D\+R3}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{M\+A\+C\+\_\+\+A\+D\+D\+R3}{MAC\_ADDR3}}
{\footnotesize\ttfamily \#define M\+A\+C\+\_\+\+A\+D\+D\+R3~0}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a41e5cb0b39ad74f0aafb83dbcecf9006}\label{stm32f1xx__hal__conf_8h_a41e5cb0b39ad74f0aafb83dbcecf9006}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!M\+A\+C\+\_\+\+A\+D\+D\+R4@{M\+A\+C\+\_\+\+A\+D\+D\+R4}}
\index{M\+A\+C\+\_\+\+A\+D\+D\+R4@{M\+A\+C\+\_\+\+A\+D\+D\+R4}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{M\+A\+C\+\_\+\+A\+D\+D\+R4}{MAC\_ADDR4}}
{\footnotesize\ttfamily \#define M\+A\+C\+\_\+\+A\+D\+D\+R4~0}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a3bcc92663c42ec434f527847bbc4abc1}\label{stm32f1xx__hal__conf_8h_a3bcc92663c42ec434f527847bbc4abc1}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!M\+A\+C\+\_\+\+A\+D\+D\+R5@{M\+A\+C\+\_\+\+A\+D\+D\+R5}}
\index{M\+A\+C\+\_\+\+A\+D\+D\+R5@{M\+A\+C\+\_\+\+A\+D\+D\+R5}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{M\+A\+C\+\_\+\+A\+D\+D\+R5}{MAC\_ADDR5}}
{\footnotesize\ttfamily \#define M\+A\+C\+\_\+\+A\+D\+D\+R5~0}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a36c4dbd5f6df1f5eaefa010929ef9773}\label{stm32f1xx__hal__conf_8h_a36c4dbd5f6df1f5eaefa010929ef9773}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE}}
\index{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE}{PHY\_AUTONEGO\_COMPLETE}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE~((uint16\+\_\+t)0x0020)}

Auto-\/\+Negotiation process completed \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a9b7f5c8f71047ee449f21562d26b1b43}\label{stm32f1xx__hal__conf_8h_a9b7f5c8f71047ee449f21562d26b1b43}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON@{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}}
\index{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON@{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}{PHY\_AUTONEGOTIATION}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON~((uint16\+\_\+t)0x1000)}

Enable auto-\/negotiation function \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a8abe1a40c71e68881ec669d59f513fdb}\label{stm32f1xx__hal__conf_8h_a8abe1a40c71e68881ec669d59f513fdb}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+B\+CR@{P\+H\+Y\+\_\+\+B\+CR}}
\index{P\+H\+Y\+\_\+\+B\+CR@{P\+H\+Y\+\_\+\+B\+CR}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+B\+CR}{PHY\_BCR}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+B\+CR~((uint16\+\_\+t)0x00)}

Transceiver Basic Control Register \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a4b8f2c29a9e74412395e1b1809666838}\label{stm32f1xx__hal__conf_8h_a4b8f2c29a9e74412395e1b1809666838}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+B\+SR@{P\+H\+Y\+\_\+\+B\+SR}}
\index{P\+H\+Y\+\_\+\+B\+SR@{P\+H\+Y\+\_\+\+B\+SR}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+B\+SR}{PHY\_BSR}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+B\+SR~((uint16\+\_\+t)0x01)}

Transceiver Basic Status Register \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_abba7114255a2a41b81fdcb2a3702c270}\label{stm32f1xx__hal__conf_8h_abba7114255a2a41b81fdcb2a3702c270}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+D\+E\+L\+AY@{P\+H\+Y\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+D\+E\+L\+AY}}
\index{P\+H\+Y\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+D\+E\+L\+AY@{P\+H\+Y\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+D\+E\+L\+AY}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+D\+E\+L\+AY}{PHY\_CONFIG\_DELAY}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+D\+E\+L\+AY~((uint32\+\_\+t)0x00000\+F\+F\+F)}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_ab928f45585242fde1a8d81a2d9ed22d0}\label{stm32f1xx__hal__conf_8h_ab928f45585242fde1a8d81a2d9ed22d0}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US}}
\index{P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US}{PHY\_DUPLEX\_STATUS}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US~((uint16\+\_\+t)0x0004\+U)}

P\+HY Duplex mask \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a5729771244f68779fc694ba819cd60a5}\label{stm32f1xx__hal__conf_8h_a5729771244f68779fc694ba819cd60a5}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M@{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M}}
\index{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M@{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M}{PHY\_FULLDUPLEX\_100M}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M~((uint16\+\_\+t)0x2100)}

Set the full-\/duplex mode at 100 Mb/s \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a6b6254fd3dacbf1578a9d8058cd86373}\label{stm32f1xx__hal__conf_8h_a6b6254fd3dacbf1578a9d8058cd86373}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M@{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M}}
\index{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M@{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M}{PHY\_FULLDUPLEX\_10M}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M~((uint16\+\_\+t)0x0100)}

Set the full-\/duplex mode at 10 Mb/s \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a1ac901a4ad405241d90a5c10104b8986}\label{stm32f1xx__hal__conf_8h_a1ac901a4ad405241d90a5c10104b8986}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M@{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M}}
\index{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M@{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M}{PHY\_HALFDUPLEX\_100M}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M~((uint16\+\_\+t)0x2000)}

Set the half-\/duplex mode at 100 Mb/s \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a4fa7ca6faf60ee074576ebb6103f8dd4}\label{stm32f1xx__hal__conf_8h_a4fa7ca6faf60ee074576ebb6103f8dd4}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M@{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M}}
\index{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M@{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M}{PHY\_HALFDUPLEX\_10M}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M~((uint16\+\_\+t)0x0000)}

Set the half-\/duplex mode at 10 Mb/s \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a7d5233295134a385866eb5bdafe2162b}\label{stm32f1xx__hal__conf_8h_a7d5233295134a385866eb5bdafe2162b}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE@{P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE}}
\index{P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE@{P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE}{PHY\_ISOLATE}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE~((uint16\+\_\+t)0x0400)}

Isolate P\+HY from M\+II \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a057b4d3fb66548d65c291a5b41611be2}\label{stm32f1xx__hal__conf_8h_a057b4d3fb66548d65c291a5b41611be2}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON@{P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}}
\index{P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON@{P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}{PHY\_JABBER\_DETECTION}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON~((uint16\+\_\+t)0x0002)}

Jabber condition detected \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_ace209074499dbef0b97300da5bd7c707}\label{stm32f1xx__hal__conf_8h_ace209074499dbef0b97300da5bd7c707}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US}}
\index{P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US}{PHY\_LINKED\_STATUS}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US~((uint16\+\_\+t)0x0004)}

Valid link established \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a7833d885caa7e29abbebfb90a4b96f86}\label{stm32f1xx__hal__conf_8h_a7833d885caa7e29abbebfb90a4b96f86}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK@{P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK}}
\index{P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK@{P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK}{PHY\_LOOPBACK}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK~((uint16\+\_\+t)0x4000)}

Select loop-\/back mode \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_aa0b1e6d4a23470fc1ac4f9222b51f8a0}\label{stm32f1xx__hal__conf_8h_aa0b1e6d4a23470fc1ac4f9222b51f8a0}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN@{P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN}}
\index{P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN@{P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN}{PHY\_POWERDOWN}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN~((uint16\+\_\+t)0x0800)}

Select the power down mode \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a9d356ada86535630c403690bef0fb887}\label{stm32f1xx__hal__conf_8h_a9d356ada86535630c403690bef0fb887}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+R\+E\+A\+D\+\_\+\+TO@{P\+H\+Y\+\_\+\+R\+E\+A\+D\+\_\+\+TO}}
\index{P\+H\+Y\+\_\+\+R\+E\+A\+D\+\_\+\+TO@{P\+H\+Y\+\_\+\+R\+E\+A\+D\+\_\+\+TO}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+R\+E\+A\+D\+\_\+\+TO}{PHY\_READ\_TO}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+R\+E\+A\+D\+\_\+\+TO~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a6f5048620b3dde8583f7f1118e9de187}\label{stm32f1xx__hal__conf_8h_a6f5048620b3dde8583f7f1118e9de187}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+R\+E\+S\+ET@{P\+H\+Y\+\_\+\+R\+E\+S\+ET}}
\index{P\+H\+Y\+\_\+\+R\+E\+S\+ET@{P\+H\+Y\+\_\+\+R\+E\+S\+ET}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+R\+E\+S\+ET}{PHY\_RESET}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+R\+E\+S\+ET~((uint16\+\_\+t)0x8000)}

P\+HY Reset \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a0ede6087f7b71403bcddb5d3a8f47ff4}\label{stm32f1xx__hal__conf_8h_a0ede6087f7b71403bcddb5d3a8f47ff4}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+R\+E\+S\+E\+T\+\_\+\+D\+E\+L\+AY@{P\+H\+Y\+\_\+\+R\+E\+S\+E\+T\+\_\+\+D\+E\+L\+AY}}
\index{P\+H\+Y\+\_\+\+R\+E\+S\+E\+T\+\_\+\+D\+E\+L\+AY@{P\+H\+Y\+\_\+\+R\+E\+S\+E\+T\+\_\+\+D\+E\+L\+AY}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+R\+E\+S\+E\+T\+\_\+\+D\+E\+L\+AY}{PHY\_RESET\_DELAY}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+R\+E\+S\+E\+T\+\_\+\+D\+E\+L\+AY~((uint32\+\_\+t)0x000000\+F\+F)}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a66c4b69bd08dc25b6730365d3ff740c9}\label{stm32f1xx__hal__conf_8h_a66c4b69bd08dc25b6730365d3ff740c9}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON@{P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}}
\index{P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON@{P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}{PHY\_RESTART\_AUTONEGOTIATION}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON~((uint16\+\_\+t)0x0200)}

Restart auto-\/negotiation function \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a74c081bc55e9ff96bf229f44e96c6155}\label{stm32f1xx__hal__conf_8h_a74c081bc55e9ff96bf229f44e96c6155}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US}}
\index{P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US}{PHY\_SPEED\_STATUS}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US~((uint16\+\_\+t)0x0002\+U)}

P\+HY Speed mask \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a32b55e84d27cf298a77f54b133cd1acc}\label{stm32f1xx__hal__conf_8h_a32b55e84d27cf298a77f54b133cd1acc}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+SR@{P\+H\+Y\+\_\+\+SR}}
\index{P\+H\+Y\+\_\+\+SR@{P\+H\+Y\+\_\+\+SR}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+SR}{PHY\_SR}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+SR~((uint16\+\_\+t)0x10\+U)}

P\+HY status register Offset \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a474bf13e28d09b667e41b151140ee39d}\label{stm32f1xx__hal__conf_8h_a474bf13e28d09b667e41b151140ee39d}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+TO@{P\+H\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+TO}}
\index{P\+H\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+TO@{P\+H\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+TO}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+TO}{PHY\_WRITE\_TO}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+TO~((uint32\+\_\+t)0x0000\+F\+F\+F\+F)}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}\label{stm32f1xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE@{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE}}
\index{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE@{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE}{PREFETCH\_ENABLE}}
{\footnotesize\ttfamily \#define P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE~1}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}\label{stm32f1xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY@{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}}
\index{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY@{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}{TICK\_INT\_PRIORITY}}
{\footnotesize\ttfamily \#define T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY~((uint32\+\_\+t)0)}

tick interrupt priority (lowest by default) \mbox{\Hypertarget{stm32f1xx__hal__conf_8h_acc33abd5393affd16cc4a1397839dfe4}\label{stm32f1xx__hal__conf_8h_acc33abd5393affd16cc4a1397839dfe4}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_ADC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ A\+D\+C register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a7f6bf06dfbf91fd866a9d62ab54d0e81}\label{stm32f1xx__hal__conf_8h_a7f6bf06dfbf91fd866a9d62ab54d0e81}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+A\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+A\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+A\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+A\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+A\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_CAN\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+A\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ C\+A\+N register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a4b1a233981ef5d96551ea1f08d1a7ea8}\label{stm32f1xx__hal__conf_8h_a4b1a233981ef5d96551ea1f08d1a7ea8}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+E\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+E\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+E\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+E\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+E\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_CEC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+E\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ C\+E\+C register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_af9580ae862dcc02cee7822030c48d6b8}\label{stm32f1xx__hal__conf_8h_af9580ae862dcc02cee7822030c48d6b8}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+D\+A\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+D\+A\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+D\+A\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+D\+A\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+D\+A\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_DAC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+D\+A\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ D\+A\+C register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_aa24a8d7886d3a497a868d5bf2417bfdf}\label{stm32f1xx__hal__conf_8h_aa24a8d7886d3a497a868d5bf2417bfdf}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+E\+T\+H\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+E\+T\+H\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+E\+T\+H\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+E\+T\+H\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+E\+T\+H\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_ETH\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+E\+T\+H\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ E\+T\+H register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a560b53001fb58138f7da15dbda8f58a6}\label{stm32f1xx__hal__conf_8h_a560b53001fb58138f7da15dbda8f58a6}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+H\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+H\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+H\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+H\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+H\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_HCD\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+H\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ H\+C\+D register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a99be773f7f62b6277d1c87658e085725}\label{stm32f1xx__hal__conf_8h_a99be773f7f62b6277d1c87658e085725}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_I2C\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ I2\+C register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a1bdc791c35b20c7188b3d74fd6c30ebf}\label{stm32f1xx__hal__conf_8h_a1bdc791c35b20c7188b3d74fd6c30ebf}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+S\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+S\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+S\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+S\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+S\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_I2S\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+S\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ I2\+S register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a4a459bcaa046998e6939fc66b0831e96}\label{stm32f1xx__hal__conf_8h_a4a459bcaa046998e6939fc66b0831e96}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I\+R\+D\+A\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I\+R\+D\+A\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I\+R\+D\+A\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I\+R\+D\+A\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I\+R\+D\+A\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_IRDA\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I\+R\+D\+A\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ I\+R\+D\+A register callback disabled      $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_ae595e885d73a91a83fbdc20f7affcd42}\label{stm32f1xx__hal__conf_8h_ae595e885d73a91a83fbdc20f7affcd42}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+M\+M\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+M\+M\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+M\+M\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+M\+M\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+M\+M\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_MMC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+M\+M\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ M\+M\+C register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a80498b459859528918535b88fed54b28}\label{stm32f1xx__hal__conf_8h_a80498b459859528918535b88fed54b28}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+A\+N\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+A\+N\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+A\+N\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+A\+N\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+A\+N\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_NAND\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+A\+N\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ N\+A\+N\+D register callback disabled      $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a7b38c01bd6621f3da5993d71eb5ff42e}\label{stm32f1xx__hal__conf_8h_a7b38c01bd6621f3da5993d71eb5ff42e}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+O\+R\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+O\+R\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+O\+R\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+O\+R\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+O\+R\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_NOR\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+N\+O\+R\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ N\+O\+R register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a15d7e736835fdf5b02fe42913329a5ce}\label{stm32f1xx__hal__conf_8h_a15d7e736835fdf5b02fe42913329a5ce}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_PCCARD\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ P\+C\+C\+A\+R\+D register callback disabled    $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_afd18c04aa4a4a54446df8083be875a00}\label{stm32f1xx__hal__conf_8h_afd18c04aa4a4a54446df8083be875a00}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_PCD\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ P\+C\+D register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a54badbcdb096ce802d2eed981cbbc31a}\label{stm32f1xx__hal__conf_8h_a54badbcdb096ce802d2eed981cbbc31a}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_RTC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ R\+T\+C register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_acccbc010792c242ce6aae30b7c6f40df}\label{stm32f1xx__hal__conf_8h_acccbc010792c242ce6aae30b7c6f40df}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_SD\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ S\+D register callback disabled        $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a43bb2335641440326db0f05526c1bff9}\label{stm32f1xx__hal__conf_8h_a43bb2335641440326db0f05526c1bff9}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ S\+M\+A\+R\+T\+C\+A\+R\+D register callback disabled $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a8d8be2d7e4ed5bfc7b64f60ba604c749}\label{stm32f1xx__hal__conf_8h_a8d8be2d7e4ed5bfc7b64f60ba604c749}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+P\+I\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+P\+I\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+P\+I\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+P\+I\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+P\+I\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_SPI\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+P\+I\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ S\+P\+I register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a5c7c04d57c22f5301f1ea589abc6f35f}\label{stm32f1xx__hal__conf_8h_a5c7c04d57c22f5301f1ea589abc6f35f}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+R\+A\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+R\+A\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+R\+A\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+R\+A\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+R\+A\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_SRAM\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+R\+A\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ S\+R\+A\+M register callback disabled      $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a5ef4d67cd7630f6e2e67d17370fbffdb}\label{stm32f1xx__hal__conf_8h_a5ef4d67cd7630f6e2e67d17370fbffdb}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_TIM\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ T\+I\+M register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a68c6c7c633e6cb378824020ef00a5701}\label{stm32f1xx__hal__conf_8h_a68c6c7c633e6cb378824020ef00a5701}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_UART\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ U\+A\+R\+T register callback disabled      $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_ac79983d623c7f760c5077618a453561b}\label{stm32f1xx__hal__conf_8h_ac79983d623c7f760c5077618a453561b}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_USART\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ U\+S\+A\+R\+T register callback disabled     $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a6879802837c27d8761d8a8fdab626891}\label{stm32f1xx__hal__conf_8h_a6879802837c27d8761d8a8fdab626891}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}
\index{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS@{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}{USE\_HAL\_WWDG\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0\+U /$\ast$ W\+W\+D\+G register callback disabled      $\ast$/}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}\label{stm32f1xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+R\+T\+OS@{U\+S\+E\+\_\+\+R\+T\+OS}}
\index{U\+S\+E\+\_\+\+R\+T\+OS@{U\+S\+E\+\_\+\+R\+T\+OS}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+R\+T\+OS}{USE\_RTOS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+R\+T\+OS~0}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}\label{stm32f1xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC@{U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC}}
\index{U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC@{U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC}{USE\_SPI\_CRC}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC~0U}

\mbox{\Hypertarget{stm32f1xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}\label{stm32f1xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}} 
\index{stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}!V\+D\+D\+\_\+\+V\+A\+L\+UE@{V\+D\+D\+\_\+\+V\+A\+L\+UE}}
\index{V\+D\+D\+\_\+\+V\+A\+L\+UE@{V\+D\+D\+\_\+\+V\+A\+L\+UE}!stm32f1xx\+\_\+hal\+\_\+conf.\+h@{stm32f1xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{V\+D\+D\+\_\+\+V\+A\+L\+UE}{VDD\_VALUE}}
{\footnotesize\ttfamily \#define V\+D\+D\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)3300)}



This is the H\+AL system configuration section. 

Value of V\+DD in mv 