$date
	Sun Oct 23 06:53:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#148716
b110 !
1"
#148718
b110 &
b110 %
1$
#148719
0"
#148722
b11 &
b11 %
#148726
b1010 &
b1010 %
#148730
b101 &
b101 %
#148734
b10000 &
b10000 %
#148738
b1000 &
b1000 %
#148742
b100 &
b100 %
#148746
b10 &
b10 %
#148750
b1 &
1#
b1 %
#148754
b0 &
b0 %
0#
0$
#1114927
b10101 !
1"
#1114930
b10101 &
b10101 %
1$
#1114931
0"
#1114934
b1000000 &
b1000000 %
#1114938
b100000 &
b100000 %
#1114942
b10000 &
b10000 %
#1114946
b1000 &
b1000 %
#1114950
b100 &
b100 %
#1114954
b10 &
b10 %
#1114958
b1 &
1#
b1 %
#1114962
b0 &
b0 %
0#
0$
#2067576
b1101 !
1"
#2067578
b1101 &
b1101 %
1$
#2067579
0"
#2067582
b101000 &
b101000 %
#2067586
b10100 &
b10100 %
#2067590
b1010 &
b1010 %
#2067594
b101 &
b101 %
#2067598
b10000 &
b10000 %
#2067602
b1000 &
b1000 %
#2067606
b100 &
b100 %
#2067610
b10 &
b10 %
#2067614
b1 &
1#
b1 %
#2067618
b0 &
b0 %
0#
0$
#4500012
