`ifndef DIV_OSC
`define DIV_OSC

module Div_Osc
(     
  input osc_clk,  
  input reset,
  output [25:0] counter
);
  
  reg [25:0] counter_up = 0;
  
  always @(posedge osc_clk or posedge reset)
    begin
      if(counter_up < 50_000_000)
        counter_up <= counter_up + 1;
  else if (reset)
      counter_up <= 0;
    end
  assign counter = counter_up;
endmodule

`endif