Running: xsim.dir/mux4x1_verilogHDL_sim_behav/xsimk.exe -simmode gui -wdb mux4x1_verilogHDL_sim_behav.wdb -simrunnum 0 -socket 59889
Design successfully loaded
Design Loading Memory Usage: 8664 KB (Peak: 8664 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 9376 KB (Peak: 9376 KB)
Simulation CPU Usage: 31 ms
