Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto eab14d2cdf0f4f388da16ab8b48b9fa3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hamming_tb_behav xil_defaultlib.hamming_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Hamming_weight [hamming_weight_default]
Compiling architecture test of entity xil_defaultlib.hamming_tb
Built simulation snapshot hamming_tb_behav
