#Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov  7 15:34:15 2025

def_port {hd_sda} LOC=K23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[0]} LOC=G5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[1]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[2]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[3]} LOC=L8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[4]} LOC=G4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[5]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[6]} LOC=F4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[7]} LOC=J5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[8]} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[9]} LOC=F8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[10]} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[11]} LOC=D6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[12]} LOC=G8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[13]} LOC=E6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[14]} LOC=H9 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[15]} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[16]} LOC=C4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[17]} LOC=D4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[18]} LOC=A4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[19]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[20]} LOC=C3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[21]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[22]} LOC=B4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[23]} LOC=D3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[24]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[25]} LOC=D1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[26]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[27]} LOC=A2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[28]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[29]} LOC=A3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[30]} LOC=G2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dq[31]} LOC=C2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dqs[0]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dqs[1]} LOC=H7 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dqs[2]} LOC=B5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dqs[3]} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dqs_n[0]} LOC=H4 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dqs_n[1]} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dqs_n[2]} LOC=A5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dqs_n[3]} LOC=B1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {b_out[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {b_out[1]} LOC=P21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {b_out[2]} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {b_out[3]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {b_out[4]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {b_out[5]} LOC=N18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {b_out[6]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {b_out[7]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {ddr_init_done} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST PULLUP=TRUE
def_port {de_out} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {g_out[0]} LOC=T25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {g_out[1]} LOC=P25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {g_out[2]} LOC=R25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {g_out[3]} LOC=P24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {g_out[4]} LOC=P23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {g_out[5]} LOC=N24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {g_out[6]} LOC=N23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {g_out[7]} LOC=N22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {gpio_angle_th} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW OFF_CHIP_TERMINATION=N NONE=TRUE
def_port {gpio_y_th} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
def_port {hd_scl} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {hdmi_int_led} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {heart_beat_led} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST PULLUP=TRUE
def_port {hs_out} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {init_over_rx} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
def_port {mem_a[0]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[1]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[2]} LOC=L2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[3]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[4]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[5]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[6]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[7]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[8]} LOC=U2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[9]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[10]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[11]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[12]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[13]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_a[14]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_ba[0]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_ba[1]} LOC=R2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_ba[2]} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_cas_n} LOC=T7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_ck} LOC=U6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_ck_n} LOC=U5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_cke} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_cs_n} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dm[0]} LOC=K6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dm[1]} LOC=F7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dm[2]} LOC=D5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_dm[3]} LOC=E2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_odt} LOC=H2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_ras_n} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_rst_n} LOC=H1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {mem_we_n} LOC=T8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {pix_clk} LOC=T24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {r_out[0]} LOC=N21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {r_out[1]} LOC=L23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {r_out[2]} LOC=L22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {r_out[3]} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {r_out[4]} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {r_out[5]} LOC=K26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {r_out[6]} LOC=K25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {r_out[7]} LOC=P16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {rstn_out} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {vs_out} LOC=R21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {KEY0} LOC=C23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {KEY1} LOC=B22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {KEY2} LOC=A22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {KEY3} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[0]} LOC=L18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[1]} LOC=J21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[2]} LOC=J18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[3]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[4]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[5]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[6]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[7]} LOC=M14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {clk_n} LOC=N2 VCCIO=1.5 IOSTANDARD=HSTL15D_I UNUSED=TRUE
def_port {clk_p} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I UNUSED=TRUE
def_port {de_in} LOC=H23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[0]} LOC=L14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[2]} LOC=J15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[3]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[4]} LOC=K15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[5]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[6]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[7]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {hs_in} LOC=J23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {pixclk_in} LOC=K21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[0]} LOC=M15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[1]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[2]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[4]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[5]} LOC=G21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[6]} LOC=G20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[7]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {rst_in} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {sys_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {vs_in} LOC=H24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_inst_site {u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv} CLMA_357_354 FF3
def_inst_site {u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv} CLMA_357_660 FF3
def_inst_site {u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst} DDRPHY_CPD_369_466
