/*
 * Copyright (c) 2016 Fuzhou Rockchip Electronics Co., Ltd
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This library is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This library is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

#include <dt-bindings/clock/rk_system_status.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include "rk1108-clocks.dtsi"
#include "skeleton.dtsi"

/ {
	compatible = "rockchip,rk1108";
	interrupt-parent = <&gic>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		spi0 = &spi0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0xf00>;
		};
	};

	arm-pmu {
		compatible = "arm,cortex-a7-pmu";
		interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts = <GIC_PPI 13
			      (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
			     <GIC_PPI 14
			      (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
		clock-frequency = <24000000>;
	};

	amba {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "arm,amba-bus";
		interrupt-parent = <&gic>;
		ranges;

		pdma: pdma@102a0000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x102a0000 0x4000>;
			clocks = <&clk_gates12 2>;
			clock-names = "apb_pclk";
			interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
			#dma-cells = <1>;
		};
	};

	rockchip_clocks_init: clocks-init{
		compatible = "rockchip,clocks-init";
		rockchip,clocks-init-parent =
			<&aclk_bus_pre &clk_gpll>, <&aclk_peri &clk_gpll>;
		rockchip,clocks-init-rate =
			<&clk_gpll 1248000000>, <&clk_core 816000000>,
			<&clk_dsp 416000000>, <&aclk_bus_pre 156000000>,
			<&hclk_bus_pre 156000000>, <&pclk_bus_pre 78000000>,
			<&aclk_peri 156000000>, <&hclk_peri 156000000>,
			<&pclk_peri 78000000>, <&aclk_vio0_pre 312000000>,
			<&aclk_vio1_pre 312000000>, <&hclk_vio_pre 156000000>,
			<&pclk_vio_pre 156000000>, <&aclk_rkvdec_pre 312000000>,
			<&aclk_vpu_pre 312000000>, <&clk_hevc_cabac 312000000>,
			<&clk_hevc_core 312000000>, <&aclk_rkvenc_pre 312000000>,
			<&clk_venc_core 312000000>;
	};

	rockchip_clocks_enable: clocks-enable {
		compatible = "rockchip,clocks-enable";
		clocks =
			/* PLL */
			<&clk_apll>,
			<&clk_dpll>,
			<&clk_gpll>,

			/* PD_CORE */
			<&clk_core>,
			<&pclk_dbg>,
			<&aclk_core>,
			<&clk_gates11 0>, /* aclk_core_niu */
			<&clk_gates11 1>, /* pclk_core_niu */
			<&clk_gates10 9>, /* clk_ddrphy4x */

			/* PD_BUS */
			<&clk_gates12 1>, /* clk_intmem0 */
			<&clk_gates12 2>, /* aclk_dmac_bus */
			<&clk_gates12 3>, /* hclk_rom */
			<&clk_gates12 4>, /* pclk_ddr_upctl */
			<&clk_gates12 5>, /* clk_ddr_upctl */
			<&clk_gates12 6>, /* pclk_ddrmon */
			<&clk_gates12 12>, /* pclk_efuse0 */
			<&clk_gates12 13>, /* pclk_efuse1 */
			<&clk_gates14 0>, /* pclk_grf */
			<&clk_gates14 1>, /* aclk_niu */
			<&clk_gates14 2>, /* pclk_mschniu */
			<&clk_gates14 3>, /* pclk_top_niu */
			<&clk_gates14 4>, /* pclk_ddrphy */
			<&clk_gates14 5>, /* pclk_cru */
			<&clk_gates14 14>, /* pclk_usbgrf */

			/* PD_PERI */
			<&clk_gates15 11>, /* aclk_peri_niu */
			<&clk_gates15 12>, /* hclk_peri_niu */
			<&clk_gates15 13>, /* pclk_peri_niu */

			/* PD_PMU */
			<&clk_gates10 0>, /* pclk_pmu */
			<&clk_gates10 1>, /* pclk_intmem1 */
			<&clk_gates10 3>, /* pclk_pmugrf */
			<&clk_gates10 4>, /* pclk_pmu_niu */

			/* PD_DSP */
			<&clk_gates11 8>, /* aclk_dsp_edp_perf */
			<&clk_gates16 4>, /* pclk_dsp_iop_niu */
			<&clk_gates16 5>, /* aclk_dsp_epp_niu */
			<&clk_gates16 6>, /* aclk_dsp_edp_niu */
			<&clk_gates16 7>, /* pclk_dsp_dbg_niu */
			<&clk_gates16 8>, /* pclk_dsp_cfg_niu */
			<&clk_gates16 9>, /* pclk_ceva_pfm_mon */
			<&clk_gates16 14>, /* aclk_dsp_edap_niu */
			<&clk_gates16 15>, /* aclk_dsp_epp_perf */

			/* PD_VIDEO */
			<&clk_gates19 4>, /* aclk_rkvdec_niu */
			<&clk_gates19 5>, /* hclk_rkvdec_niu */
			<&clk_gates19 6>, /* aclk_vpu_niu */
			<&clk_gates19 10>, /* hclk_rkvenc_niu */
			<&clk_gates19 11>, /* aclk_rkvenc_niu */

			<&clk_gates1 9>, /* clk_timer0 */
			<&clk_gates1 10>, /* clk_timer1 */

			<&clk_gates0 3>; /* clk_jtag */
	};

	i2s0: i2s0@10110000 {
		compatible = "rockchip-i2s";
		reg = <0x10110000 0x1000>;
		i2s-id = <0>;
		clocks = <&clk_i2s0>, <&i2s0_clkout>, <&clk_gates12 7>;
		clock-names = "i2s_clk", "i2s_mclk", "i2s_hclk";
		interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
		dmas = <&pdma 11>, <&pdma 12>;
		#dma-cells = <2>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	i2s1: i2s1@10120000 {
		compatible = "rockchip-i2s";
		reg = <0x10120000 0x1000>;
		i2s-id = <1>;
		clocks = <&clk_i2s1>, <&clk_gates12 8>;
		clock-names = "i2s_clk", "i2s_hclk";
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
		dmas = <&pdma 0>, <&pdma 1>;
		#dma-cells = <2>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	i2s2: i2s2@10130000 {
		compatible = "rockchip-i2s";
		reg = <0x10130000 0x1000>;
		i2s-id = <2>;
		clocks = <&clk_i2s2>, <&clk_gates12 9>;
		clock-names = "i2s_clk", "i2s_hclk";
		interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
		dmas = <&pdma 15>, <&pdma 16>;
		#dma-cells = <2>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	crypto: crypto@10140000 {
		compatible = "rockchip-crypto";
		reg = <0x10140000 0x10000>;
		interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "irq_crypto";
		clocks = <&clk_crypto>, <&clk_gates12 11>, <&clk_gates12 10>;
		clock-names = "clk_crypto", "hclk_crypto", "aclk_crypto";
		status = "disabled";
	};

	uart2: serial@10210000 {
		compatible = "rockchip,serial";
		reg = <0x10210000 0x100>;
		interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <24000000>;
		clocks = <&clk_uart2>, <&clk_gates13 12>;
		clock-names = "sclk_uart", "pclk_uart";
		reg-shift = <2>;
		reg-io-width = <4>;
		dmas = <&pdma 6>, <&pdma 7>;
		#dma-cells = <2>;
		status = "disabled";
	};

	uart1: serial@10220000 {
		compatible = "rockchip,serial";
		reg = <0x10220000 0x100>;
		interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <24000000>;
		clocks = <&clk_uart1>, <&clk_gates13 11>;
		clock-names = "sclk_uart", "pclk_uart";
		reg-shift = <2>;
		reg-io-width = <4>;
		dmas = <&pdma 4>, <&pdma 5>;
		#dma-cells = <2>;
		status = "disabled";
	};

	uart0: serial@10230000 {
		compatible = "rockchip,serial";
		reg = <0x10230000 0x100>;
		interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <24000000>;
		clocks = <&clk_uart0>, <&clk_gates13 10>;
		clock-names = "sclk_uart", "pclk_uart";
		reg-shift = <2>;
		reg-io-width = <4>;
		dmas = <&pdma 2>, <&pdma 3>;
		#dma-cells = <2>;
		status = "disabled";
	};

	fiq-debugger {
		compatible = "rockchip,fiq-debugger";
		rockchip,serial-id = <2>;
		rockchip,signal-irq = <159>;
		rockchip,wake-irq = <0>;
		rockchip,irq-mode-enable = <0>;  /* If enable uart uses irq instead of fiq */
		rockchip,baudrate = <1500000>;  /* Only 115200 and 1500000 */
		status = "disabled";
	};

	i2c0: i2c@20000000 {
		compatible = "rockchip,rk1108-i2c";
		reg = <0x20000000 0x1000>;
		interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_i2c0>, <&clk_gates10 5>;
		clock-names = "i2c", "pclk";
		status = "disabled";
	};

	i2c1: i2c@10240000 {
		compatible = "rockchip,rk1108-i2c";
		reg = <0x10240000 0x1000>;
		interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_i2c1>, <&clk_gates13 0>;
		clock-names = "i2c", "pclk";
		status = "disabled";
	};

	i2c2: i2c@10250000 {
		compatible = "rockchip,rk1108-i2c";
		reg = <0x10250000 0x1000>;
		interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_i2c2>, <&clk_gates13 1>;
		clock-names = "i2c", "pclk";
		status = "disabled";
	};

	i2c3: i2c@10260000 {
		compatible = "rockchip,rk1108-i2c";
		reg = <0x10260000 0x1000>;
		interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_i2c3>, <&clk_gates13 2>;
		clock-names = "i2c", "pclk";
		status = "disabled";
	};

	spi0: spi@10270000 {
		compatible = "rockchip,rockchip-spi";
		reg = <0x10270000 0x1000>;
		interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		rockchip,spi-src-clk = <0>;
		num-cs = <2>;
		clocks =<&clk_spi>, <&clk_gates13 5>;
		clock-names = "spi", "pclk_spi0";
		status = "disabled";
	};

	grf: syscon@10300000 {
		compatible = "rockchip,rk1108-grf", "rockchip,grf", "syscon";
		reg = <0x10300000 0x1000>;
	};

	pmugrf: syscon@20060000 {
		compatible = "rockchip,rk1108-pmugrf", "rockchip,pmugrf", "syscon";
		reg = <0x20060000 0x1000>;
	};

	timer: timer@10350000 {
		compatible = "rockchip,timer";
		reg = <0x10350000 0x20>;
		interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
		rockchip,broadcast = <1>;
	};

	watchdog: wdt@10360000 {
		compatible = "rockchip,watch dog";
		reg = <0x10360000 0x100>;
		clocks = <&clk_gates13 3>;
		clock-names = "pclk_wdt";
		interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
		rockchip,irq = <1>;
		rockchip,timeout = <60>;
		rockchip,atboot = <1>;
		rockchip,debug = <0>;
		status = "disabled";
	};

	cru: syscon@20200000 {
		compatible = "rockchip,rk1108-cru", "rockchip,cru", "syscon";
		reg = <0x20200000 0x1000>;
	};

	reset: reset@20200180{
		compatible = "rockchip,reset";
		reg = <0x20200180 0x30>;
		rockchip,reset-flag = <ROCKCHIP_RESET_HIWORD_MASK>;
		#reset-cells = <1>;
	};

	gic: interrupt-controller@32010000 {
		compatible = "arm,cortex-a15-gic";
		interrupt-controller;
		#interrupt-cells = <3>;
		#address-cells = <0>;
		reg = <0x32011000 0x1000>,
		      <0x32012000 0x1000>;
	};
};
