
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1

# Written on Thu May 14 09:55:01 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                                               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              150.0 MHz     6.667         system       system_clkgroup           0    
                                                                                                                                      
0 -       DVI_TX_Top|I_rgb_clk                                76.3 MHz      13.104        inferred     Autoconstr_clkgroup_0     82   
                                                                                                                                      
0 -       _~rgb2dvi_DVI_TX_Top_|serial_clk_inferred_clock     150.0 MHz     6.667         inferred     Autoconstr_clkgroup_1     4    
======================================================================================================================================


Clock Load Summary
******************

                                                    Clock     Source                                       Clock Pin                        Non-clock Pin     Non-clock Pin
Clock                                               Load      Pin                                          Seq Example                      Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              0         -                                            -                                -                 -            
                                                                                                                                                                           
DVI_TX_Top|I_rgb_clk                                82        I_rgb_clk(port)                              rgb2dvi_inst.u_OSER10_r.PCLK     -                 -            
                                                                                                                                                                           
_~rgb2dvi_DVI_TX_Top_|serial_clk_inferred_clock     4         rgb2dvi_inst.TMDSTX_PLL_inst.CLKOUT(PLL)     rgb2dvi_inst.u_OSER10_r.FCLK     -                 -            
===========================================================================================================================================================================
