{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664173734556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664173734566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 15:28:54 2022 " "Processing started: Mon Sep 26 15:28:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664173734566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664173734566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off asg2 -c asg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off asg2 -c asg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664173734567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664173736991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664173736991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 9 9 " "Found 9 design units, including 9 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750650 ""} { "Info" "ISGN_ENTITY_NAME" "2 _and2 " "Found entity 2: _and2" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750650 ""} { "Info" "ISGN_ENTITY_NAME" "3 _nand2 " "Found entity 3: _nand2" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750650 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750650 ""} { "Info" "ISGN_ENTITY_NAME" "5 _nor2 " "Found entity 5: _nor2" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750650 ""} { "Info" "ISGN_ENTITY_NAME" "6 _xor2 " "Found entity 6: _xor2" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750650 ""} { "Info" "ISGN_ENTITY_NAME" "7 _xnor2 " "Found entity 7: _xnor2" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750650 ""} { "Info" "ISGN_ENTITY_NAME" "8 _or3 " "Found entity 8: _or3" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750650 ""} { "Info" "ISGN_ENTITY_NAME" "9 _xor3 " "Found entity 9: _xor3" {  } { { "gates.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664173750650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "ha.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/ha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664173750675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ha.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ha " "Found entity 1: tb_ha" {  } { { "tb_ha.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_ha.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664173750699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664173750724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fa.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fa " "Found entity 1: tb_fa" {  } { { "tb_fa.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_fa.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664173750750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca4.v 1 1 " "Found 1 design units, including 1 entities, in source file rca4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca4 " "Found entity 1: rca4" {  } { { "rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/rca4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664173750775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rca4.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_rca4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rca4 " "Found entity 1: tb_rca4" {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664173750800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664173750800 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ci tb_rca4.v(21) " "Verilog HDL error at tb_rca4.v(21): object \"ci\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a tb_rca4.v(21) " "Verilog HDL error at tb_rca4.v(21): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b tb_rca4.v(21) " "Verilog HDL error at tb_rca4.v(21): object \"b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ci tb_rca4.v(22) " "Verilog HDL error at tb_rca4.v(22): object \"ci\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a tb_rca4.v(22) " "Verilog HDL error at tb_rca4.v(22): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b tb_rca4.v(22) " "Verilog HDL error at tb_rca4.v(22): object \"b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ci tb_rca4.v(23) " "Verilog HDL error at tb_rca4.v(23): object \"ci\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a tb_rca4.v(23) " "Verilog HDL error at tb_rca4.v(23): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b tb_rca4.v(23) " "Verilog HDL error at tb_rca4.v(23): object \"b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ci tb_rca4.v(24) " "Verilog HDL error at tb_rca4.v(24): object \"ci\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a tb_rca4.v(24) " "Verilog HDL error at tb_rca4.v(24): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b tb_rca4.v(24) " "Verilog HDL error at tb_rca4.v(24): object \"b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ci tb_rca4.v(25) " "Verilog HDL error at tb_rca4.v(25): object \"ci\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a tb_rca4.v(25) " "Verilog HDL error at tb_rca4.v(25): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b tb_rca4.v(25) " "Verilog HDL error at tb_rca4.v(25): object \"b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_rca4.v" "" { Text "C:/Users/minz0/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1664173750806 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664173750915 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 26 15:29:10 2022 " "Processing ended: Mon Sep 26 15:29:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664173750915 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664173750915 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664173750915 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664173750915 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 1  " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664173751550 ""}
