vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_intc_0_0/sim/design_1_axi_intc_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_iic_0_0/sim/design_1_axi_iic_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_150M_0/sim/design_1_rst_clk_wiz_150M_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_sys_0/sim/design_1_rst_clk_sys_0.vhd" \

nosort
