// Seed: 1294137008
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_5;
  always id_4 = #1 1;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    input uwire id_4
    , id_6
);
  assign id_0 = 1;
  task id_7;
    begin
      id_0 <= !(id_1);
      id_6 <= 1;
    end
  endtask
  id_8(
      .id_0(~id_3), .id_1(id_2), .id_2(1'b0), .id_3(id_3), .id_4(1), .id_5(1), .id_6((id_3))
  ); module_0(
      id_7, id_7, id_7, id_6
  );
endmodule
