<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="VHDL Instance Mapping" />
<meta name="abstract" content="You can use the SystemVerilog bind statement to tie an assertion to VHDL design units that are defined by generate or configuration statements." />
<meta name="description" content="You can use the SystemVerilog bind statement to tie an assertion to VHDL design units that are defined by generate or configuration statements." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id2505376c-ed09-4e13-8ac5-108e53713f69" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>VHDL Instance Mapping</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="VHDL Instance Mapping" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id2505376c-ed09-4e13-8ac5-108e53713f69">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">VHDL Instance
Mapping</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">You can
use the SystemVerilog bind statement to tie an assertion to VHDL
design units that are defined by generate or configuration statements. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id2505376c-ed09-4e13-8ac5-108e53713f69__id5d293d74-e591-4d7e-b0c4-c300e36fac01"><p class="p"><a class="xref fm:Example" href="#id2505376c-ed09-4e13-8ac5-108e53713f69__id77efbc07-7c06-4331-b63c-6bdfde33b56e">Example 1</a> shows how to use the bind statement
in a SystemVerilog wrapper module to connect a SystemVerilog cover
directive to a VHDL component. </p>
<div class="fig fignone ExampleTitle" id="id2505376c-ed09-4e13-8ac5-108e53713f69__id77efbc07-7c06-4331-b63c-6bdfde33b56e"><span class="figcap"><span class="fig--title-label">Example 1. </span>Using
the Bind Statement with VHDL Component and SystemVerilog Assertion</span></div>
<p class="p">Consider the following VHDL code that uses
nested generate statements:</p>
<pre class="pre codeblock"><code>architecture Structure of Test is
	signal A, B, C : std_logic_vector(0 to 3);
...
begin
	TOP : for i in 0 to 3 <span class="ph FontProperty HeadingLabel">generate</span>
		First : if i = 0 <span class="ph FontProperty HeadingLabel">generate</span>
			— configure it..
			for all : thing use entity work.thing(architecture_ONE);
		begin
			Q	: thing port map (A(0), B(0), C(0));
		end generate;
		Second : for i in 1 to 3 <span class="ph FontProperty HeadingLabel">generate</span>
			— configure it..
			for all : thing use entity work.thing(architecture_TWO);
		begin
			Q	: thing port map ( A(i), B(i), C(i) );
		end generate;
	end generate;
end Structure;</code></pre><p class="p">The following SystemVerilog program (SVA) uses
a cover directive to define the assertion:</p>
<pre class="pre codeblock"><code>program SVA (input c, a, b);
…
sequence s1;
	@(posedge c) a ##1 b ;
endsequence <span class="ph FontProperty HeadingLabel">cover</span> property (s1);
…
endprogram</code></pre><p class="p">To tie the SystemVerilog cover directive to
the VHDL component, you can use a wrapper module such as the following:</p>
<pre class="pre codeblock"><code>module sva_wrapper;
	<span class="ph FontProperty HeadingLabel">bind</span> test.top__2.second__1.q // Bind a specific instance 
	SVA // to SVA and call this 
	sva_bind // instantiation sva_bind 
	( .a(A), .b(B), .c(C) );	 // Connect the SystemVerilog ports to
									// VHDL ports (A, B and C)
endmodule</code></pre><p class="p">You can instantiate sva_wrapper in the top
level or simply load multiple top modules into the simulator:</p>
<pre class="pre codeblock"><code>vlib work
vlog *.sv
vcom *.vhd
vsim test sva_wrapper</code></pre><p class="p">This binds the SystemVerilog program, named
SVA, to the specific instance defined by the generate and configuration
statements.</p>
<div class="note tip"><span class="tiptitle">Tip</span> <p class="p">You can control the
format of generate statement labels by using the <a class="xref fm:HeadingOnly" href="Command_Generateformat_ided3144ad.html#ided3144ad-a23a-4866-ade2-4c7ac66ad601__Command_Generateformat_ided3144ad.xml#ided3144ad-a23a-4866-ade2-4c7ac66ad601" title="This variable controls the format of the old-style VHDL for … generate statement region name for each iteration.">GenerateFormat</a> variable in the modelsim.ini file. </p>
</div>
</div>
<div class="section Subsection" id="id2505376c-ed09-4e13-8ac5-108e53713f69__id7e27d6a4-0053-4cd5-bcc5-8549f3239a79"><h2 class="title Subheading sectiontitle">Separate Bind Statements
in the Compilation Unit Scope</h2><p class="p">Bind statements are allowed in
module, interface, and program blocks, and may exist in the compilation
unit scope. <span class="ph fmvar:ProductName">Questa SIM</span> treats
the compilation unit scope ($unit) as a package, internally wrapping
the content of $unit into a package. Before <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vsim', 'questa_sim_ref'); return false;">vsim</a> elaborates
a module, it elaborates all packages upon which that module depends.
In other words, it elaborates a $unit package before a module in
the compilation unit scope. </p>
<p class="p">Note that when the bind statement is in the
compilation unit scope, the bind becomes effective only when $unit
package gets elaborated by vsim. In addition, the package gets elaborated
only when a design unit that depends on that package gets elaborated.
As a result, if you have a file in a compilation unit scope that
contains only bind statements, you can compile that file by itself,
but the bind statements will never be elaborated. A warning to this
effect is generated by the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vlog', 'questa_sim_ref'); return false;">vlog</a> command
if bind statements are found in the compilation unit scope.</p>
<p class="p">The -cuname argument for vlog gives a user-defined
name to a specified compilation $unit package (which, in the absence
of -cuname, is some internally generated name). You must provide
this named compilation unit package as the top-level design unit
with the vsim command in order to force elaboration. </p>
<div class="note tip"><span class="tiptitle">Tip</span> <p class="p">If you are using
the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vlog', 'questa_sim_ref'); return false;">vlog -R</a> <span class="ph">or <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'qverilog', 'questa_sim_ref'); return false;">qverilog</a></span> commands
to compile and simulate the design, <span class="ph fmvar:ProductName">Questa SIM</span> handles
this binding issue automatically.</p>
</div>
<p class="p">The vlog -cuname argument is used only in conjunction
with the vlog -mfcu argument, which instructs the compiler to treat
all files within a compilation command line as a single compilation
unit. </p>
<p class="p"><a class="xref fm:Example" href="#id2505376c-ed09-4e13-8ac5-108e53713f69__idb0bee83e-b4bc-4c03-ba37-183d6243c6fb">Example 2</a> shows how to use vlog -cuname and
-mfcu arguments to elaborate a bind statement contained in its own
file. </p>
<div class="fig fignone ExampleTitle" id="id2505376c-ed09-4e13-8ac5-108e53713f69__idb0bee83e-b4bc-4c03-ba37-183d6243c6fb"><span class="figcap"><span class="fig--title-label">Example 2. </span>Using
vlog -cuname and -mfcu Arguments to Ensure Proper Elaboration </span></div>
<p class="p">Consider the following SystemVerilog module,
called <span class="ph filepath">checker.sv</span>, that contains an assertion
for checking a counter:</p>
<pre class="pre codeblock"><code>module checker(clk, reset, cnt);
parameter SIZE = 4;
input clk;
input reset;
input [SIZE-1:0] cnt;
property check_count;
	@(posedge clk)
	!reset |=&gt; cnt == ($past(cnt) + 1);
endproperty <span class="ph FontProperty HeadingLabel">assert</span> property (check_count);
endmodule</code></pre><p class="p">Next, bind that assertion module to the following
counter module named <span class="ph filepath">counter.sv</span>.</p>
<pre class="pre codeblock"><code>module counter(clk, reset, cnt);
parameter SIZE = 8;
input clk;
input reset;
output [SIZE-1:0] cnt;
reg [SIZE-1:0] cnt;
always @(posedge clk)
begin
	if (reset == 1'b1)
		cnt = 0;
	else
		cnt = cnt + 1;
end
endmodule</code></pre><p class="p">using the <span class="ph FontProperty HeadingLabel">bind</span> statement
contained separately in a file named <span class="ph filepath">bind.sv</span>,
which will reside in the compilation unit scope. </p>
<pre class="pre codeblock leveled"><code>bind counter checker #(SIZE) checker_inst(clk, reset, cnt);</code></pre><p class="p">This statement instructs <span class="ph fmvar:ProductName">Questa SIM</span> to create an instance of <span class="ph FontProperty emphasis">checker</span> in
the target module, <span class="ph filepath">counter.sv</span>. </p>
<p class="p">The final module of this design is a test bench,
named <span class="ph filepath">tb.sv</span>.</p>
<pre class="pre codeblock"><code>module testbench;
reg clk, reset;
wire [15:0] cnt;
counter #(16) inst(clk, reset, cnt);
initial
begin
	clk = 1'b0;
	reset = 1'b1;
	#500 reset = 1'b0;
	#1000 $finish;
end
always #50 clk = ~clk;
endmodule</code></pre><p class="p">If you compile the <span class="ph filepath">bind.sv</span> file
by itself, such as with vlog bind.sv, you will receive a Warning
like this one:</p>
<pre class="pre codeblock leveled"><code>** Warning: (vlog-2650) 'bind' found in a compilation unit scope.  Please use -cuname to ensure that 'bind' gets elaborated.</code></pre><p class="p">To fix this problem, use the -cuname argument
with the vlog command, as follows:</p>
<pre class="pre codeblock leveled"><code>vlog -cuname bind_pkg -mfcu bind.sv</code></pre><p class="p">Then enter the following command to simulate
the design:</p>
<pre class="pre codeblock leveled"><code>vsim testbench bind_pkg</code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SystemverilogBindConstructInMixedLanguageDesigns_ide04c8136.html" title="The SystemVerilog bind construct allows you to bind a Verilog design unit to another Verilog design unit or to a VHDL design unit or to a SystemC module. This is especially useful for binding SystemVerilog assertions to your SystemC, VHDL, Verilog and mixed-language designs during verification.">The SystemVerilog bind Construct in Mixed-Language Designs</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "VHDL Instance Mapping"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_VhdlInstanceMapping_id2505376c.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>