<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE model SYSTEM "../../embsysregview.dtd">

<model chipname="ATSAMA5D3x Series">
	<chip_description>
Atmel SAMA5D3x series Cortex-A5 MPU
http://www.atmel.com/products/microcontrollers/arm/sama5d3.aspx
Added by Matt Wood - mattwood2000(at)gmail.com
	</chip_description>
	<group name="Peripherals" description="On-chip peripherals">
		<registergroup name="ADC" description="12-bit Analog to Digital Converter">
			<register name="ADC_CR" description="Control Register" address="0xF8018000" access="w" />
			<register name="ADC_MR" description="Mode Register" address="0xF8018004" access="rw" />
			<register name="ADC_SEQR1" description="Channel Sequence Register 1" address="0xF8018008" access="rw" />
			<register name="ADC_SEQR2" description="Channel Sequence Register 2" address="0xF801800C" access="rw" />
			<register name="ADC_CHER" description="Channel Enable Register" address="0xF8018010" access="w" />
			<register name="ADC_CHDR" description="Channel Disable Register" address="0xF8018014" access="w" />
			<register name="ADC_CHSR" description="Channel Status Register" address="0xF8018018" access="r" />
			<register name="ADC_LCDR" description="Last Converted Data Register" address="0xF8018020" access="r" />
			<register name="ADC_IER" description="Interrupt Enable Register" address="0xF8018024" access="w" />
			<register name="ADC_IDR" description="Interrupt Disable Register" address="0xF8018028" access="w" />
			<register name="ADC_IMR" description="Interrupt Mask Register" address="0xF801802C" access="r" />
			<register name="ADC_ISR" description="Interrupt Status Register" address="0xF8018030" access="r" />
			<register name="ADC_OVER" description="Overrun Status Register" address="0xF801803C" access="r" />
			<register name="ADC_EMR" description="Extended Mode Register" address="0xF8018040" access="rw" />
			<register name="ADC_CWR" description="Compare Window Register" address="0xF8018044" access="rw" />
			<register name="ADC_CGR" description="Channel Gain Register" address="0xF8018048" access="rw" />
			<register name="ADC_COR" description="Channel Offset Register" address="0xF801804C" access="rw" />
			<register name="ADC_CDR" description="Channel Data Register" address="0xF8018050" access="r" />
			<register name="ADC_ACR" description="Analog Control Register" address="0xF8018094" access="rw" />
			<register name="ADC_TSMR" description="Touchscreen Mode Register" address="0xF80180B0" access="rw" />
			<register name="ADC_XPOSR" description="Touchscreen X Position Register" address="0xF80180B4" access="r" />
			<register name="ADC_YPOSR" description="Touchscreen Y Position Register" address="0xF80180B8" access="r" />
			<register name="ADC_PRESSR" description="Touchscreen Pressure Register" address="0xF80180BC" access="r" />
			<register name="ADC_TRGR" description="Trigger Register" address="0xF80180C0" access="rw" />
			<register name="ADC_WPMR" description="Write Protect Mode Register" address="0xF80180E4" access="rw" />
			<register name="ADC_WPSR" description="Write Protect Status Register" address="0xF80180E8" access="r" />
		</registergroup>
		<registergroup name="AES" description="256-bit Advanced Encryption Standard Engine">
			<register name="AES_CR" description="Control Register" address="0xF8038000" access="w" />
			<register name="AES_MR" description="Mode Register" address="0xF8038004" access="rw" />
			<register name="AES_IER" description="Interrupt Enable Register" address="0xF8038010" access="w" />
			<register name="AES_IDR" description="Interrupt Disable Register" address="0xF8038014" access="w" />
			<register name="AES_IMR" description="Interrupt Mask Register" address="0xF8038018" access="r" />
			<register name="AES_ISR" description="Interrupt Status Register" address="0xF803801C" access="r" />
			<register name="AES_KEYWR" description="Key Word Register" address="0xF8038020" access="w" />
			<register name="AES_IDATAR" description="Input Data Register" address="0xF8038040" access="w" />
			<register name="AES_ODATAR" description="Output Data Register" address="0xF8038050" access="r" />
			<register name="AES_IVR" description="Initialization Vector Register" address="0xF8038060" access="w" />
		</registergroup>
		<registergroup name="AIC" description="Advanced Interrupt Controller">
			<register name="AIC_SSR" description="Source Select Register" address="0xFFFFF000" access="rw" />
			<register name="AIC_SMR" description="Source Mode Register" address="0xFFFFF004" access="rw" />
			<register name="AIC_SVR" description="Source Vector Register" address="0xFFFFF008" access="rw" />
			<register name="AIC_IVR" description="Interrupt Vector Register" address="0xFFFFF010" access="r" />
			<register name="AIC_FVR" description="FIQ Interrupt Vector Register" address="0xFFFFF014" access="r" />
			<register name="AIC_ISR" description="Interrupt Status Register" address="0xFFFFF018" access="r" />
			<register name="AIC_IPR0" description="Interrupt Pending Register 0" address="0xFFFFF020" access="r" />
			<register name="AIC_IPR1" description="Interrupt Pending Register 1" address="0xFFFFF024" access="r" />
			<register name="AIC_IPR2" description="Interrupt Pending Register 2" address="0xFFFFF028" access="r" />
			<register name="AIC_IPR3" description="Interrupt Pending Register 3" address="0xFFFFF02C" access="r" />
			<register name="AIC_IMR" description="Interrupt Mask Register" address="0xFFFFF030" access="r" />
			<register name="AIC_CISR" description="Core Interrupt Status Register" address="0xFFFFF034" access="r" />
			<register name="AIC_EOICR" description="End of Interrupt Command Register" address="0xFFFFF038" access="w" />
			<register name="AIC_SPU" description="Spurious Interrupt Vector Register" address="0xFFFFF03C" access="rw" />
			<register name="AIC_IECR" description="Interrupt Enable Command Register" address="0xFFFFF040" access="w" />
			<register name="AIC_IDCR" description="Interrupt Disable Command Register" address="0xFFFFF044" access="w" />
			<register name="AIC_ICCR" description="Interrupt Clear Command Register" address="0xFFFFF048" access="w" />
			<register name="AIC_ISCR" description="Interrupt Set Command Register" address="0xFFFFF04C" access="w" />
			<register name="AIC_FFER" description="Fast Forcing Enable Register" address="0xFFFFF050" access="w" />
			<register name="AIC_FFDR" description="Fast Forcing Disable Register" address="0xFFFFF054" access="w" />
			<register name="AIC_FFSR" description="Fast Forcing Status Register" address="0xFFFFF058" access="r" />
			<register name="AIC_DCR" description="Debug Control Register" address="0xFFFFF06C" access="rw" />
			<register name="AIC_WPMR" description="Write Protect Mode Register" address="0xFFFFF0E4" access="rw" />
			<register name="AIC_WPSR" description="Write Protect Status Register" address="0xFFFFF0E8" access="r" />
		</registergroup>
	  <registergroup name="AXIMX" description="AXI Bus Matrix">
      <register name="AXIMX_REMAP" description="Remap Register" address="0x00800000" access="w" />
      <register name="AXIMX_PERIPH_ID4" description="Peripheral ID Register 4" address="0x00801FD0" access="r" />
      <register name="AXIMX_PERIPH_ID5" description="Peripheral ID Register 5" address="0x00801FD4" access="r" />
      <register name="AXIMX_PERIPH_ID6" description="Peripheral ID Register 6" address="0x00801FD8" access="r" />
      <register name="AXIMX_PERIPH_ID7" description="Peripheral ID Register 7" address="0x00801FDC" access="r" />
      <register name="AXIMX_PERIPH_ID0" description="Peripheral ID Register 0" address="0x00801FE0" access="r" />
      <register name="AXIMX_PERIPH_ID1" description="Peripheral ID Register 1" address="0x00801FE4" access="r" />
      <register name="AXIMX_PERIPH_ID2" description="Peripheral ID Register 2" address="0x00801FE8" access="r" />
      <register name="AXIMX_PERIPH_ID3" description="Peripheral ID Register 3" address="0x00801FEC" access="r" />
      <register name="AXIMX_COMP_ID" description="Component ID Register" address="0x00801FF0" access="r" />
      <register name="AXIMX_AMIB3_FN_MOD_BM_ISS" description="AMIB3 Bus Matrix Functionality Modification Register" address="0x00805008" access="rw" />
      <register name="AXIMX_AMIB3_FN_MOD2" description="AMIB3 Bypass Merge" address="0x00805024" access="rw" />
      <register name="AXIMX_ASIB0_READ_QOS" description="ASIB0 Read Channel QoS Register" address="0x00842100" access="rw" />
      <register name="AXIMX_ASIB0_WRITE_QOS" description="ASIB0 Write Channel QoS Register" address="0x00842104" access="rw" />
      <register name="AXIMX_ASIB1_FN_MOD_AHB" description="ASIB1 AHB Functionality Modification Register" address="0x00843028" access="rw" />
      <register name="AXIMX_ASIB1_READ_QOS" description="ASIB1 Read Channel QoS Register" address="0x00843100" access="rw" />
      <register name="AXIMX_ASIB1_WRITE_QOS" description="ASIB1 Write Channel QoS Register" address="0x00843104" access="rw" />
      <register name="AXIMX_ASIB1_FN_MOD" description="ASIB1 Issuing Functionality Modification Register" address="0x00843108" access="rw" />
    </registergroup>
    <registergroup name="BSC" description="Boot Sequence Controller">
      <register name="BSC_CR" description="Boot Sequence Configuration Register" address="0xFFFFFE54" access="rw" />
    </registergroup>
    <registergroup name="CAN0" description="Controller Area Network 0">
      <register name="CAN0_MR" description="Mode Register" address="0xF000C000" access="rw" />
      <register name="CAN0_IER" description="Interrupt Enable Register" address="0xF000C004" access="w" />
      <register name="CAN0_IDR" description="Interrupt Disable Register" address="0xF000C008" access="w" />
      <register name="CAN0_IMR" description="Interrupt Mask Register" address="0xF000C00C" access="r" />
      <register name="CAN0_SR" description="Status Register" address="0xF000C010" access="r" />
      <register name="CAN0_BR" description="Baudrate Register" address="0xF000C014" access="rw" />
      <register name="CAN0_TIM" description="Timer Register" address="0xF000C018" access="r" />
      <register name="CAN0_TIMESTP" description="Timestamp Register" address="0xF000C01C" access="r" />
      <register name="CAN0_ECR" description="Error Counter Register" address="0xF000C020" access="r" />
      <register name="CAN0_TCR" description="Transfer Command Register" address="0xF000C024" access="w" />
      <register name="CAN0_ACR" description="Abort Command Register" address="0xF000C028" access="w" />
      <register name="CAN0_WPMR" description="Write Protect Mode Register" address="0xF000C0E4" access="rw" />
      <register name="CAN0_WPSR" description="Write Protect Status Register" address="0xF000C0E8" access="r" />
      <register name="CAN0_MMR0" description="Mailbox Mode Register (MB = 0)" address="0xF000C200" access="rw" />
      <register name="CAN0_MAM0" description="Mailbox Acceptance Mask Register (MB = 0)" address="0xF000C204" access="rw" />
      <register name="CAN0_MID0" description="Mailbox ID Register (MB = 0)" address="0xF000C208" access="rw" />
      <register name="CAN0_MFID0" description="Mailbox Family ID Register (MB = 0)" address="0xF000C20C" access="r" />
      <register name="CAN0_MSR0" description="Mailbox Status Register (MB = 0)" address="0xF000C210" access="r" />
      <register name="CAN0_MDL0" description="Mailbox Data Low Register (MB = 0)" address="0xF000C214" access="rw" />
      <register name="CAN0_MDH0" description="Mailbox Data High Register (MB = 0)" address="0xF000C218" access="rw" />
      <register name="CAN0_MCR0" description="Mailbox Control Register (MB = 0)" address="0xF000C21C" access="w" />
      <register name="CAN0_MMR1" description="Mailbox Mode Register (MB = 1)" address="0xF000C220" access="rw" />
      <register name="CAN0_MAM1" description="Mailbox Acceptance Mask Register (MB = 1)" address="0xF000C224" access="rw" />
      <register name="CAN0_MID1" description="Mailbox ID Register (MB = 1)" address="0xF000C228" access="rw" />
      <register name="CAN0_MFID1" description="Mailbox Family ID Register (MB = 1)" address="0xF000C22C" access="r" />
      <register name="CAN0_MSR1" description="Mailbox Status Register (MB = 1)" address="0xF000C230" access="r" />
      <register name="CAN0_MDL1" description="Mailbox Data Low Register (MB = 1)" address="0xF000C234" access="rw" />
      <register name="CAN0_MDH1" description="Mailbox Data High Register (MB = 1)" address="0xF000C238" access="rw" />
      <register name="CAN0_MCR1" description="Mailbox Control Register (MB = 1)" address="0xF000C23C" access="w" />
      <register name="CAN0_MMR2" description="Mailbox Mode Register (MB = 2)" address="0xF000C240" access="rw" />
      <register name="CAN0_MAM2" description="Mailbox Acceptance Mask Register (MB = 2)" address="0xF000C244" access="rw" />
      <register name="CAN0_MID2" description="Mailbox ID Register (MB = 2)" address="0xF000C248" access="rw" />
      <register name="CAN0_MFID2" description="Mailbox Family ID Register (MB = 2)" address="0xF000C24C" access="r" />
      <register name="CAN0_MSR2" description="Mailbox Status Register (MB = 2)" address="0xF000C250" access="r" />
      <register name="CAN0_MDL2" description="Mailbox Data Low Register (MB = 2)" address="0xF000C254" access="rw" />
      <register name="CAN0_MDH2" description="Mailbox Data High Register (MB = 2)" address="0xF000C258" access="rw" />
      <register name="CAN0_MCR2" description="Mailbox Control Register (MB = 2)" address="0xF000C25C" access="w" />
      <register name="CAN0_MMR3" description="Mailbox Mode Register (MB = 3)" address="0xF000C260" access="rw" />
      <register name="CAN0_MAM3" description="Mailbox Acceptance Mask Register (MB = 3)" address="0xF000C264" access="rw" />
      <register name="CAN0_MID3" description="Mailbox ID Register (MB = 3)" address="0xF000C268" access="rw" />
      <register name="CAN0_MFID3" description="Mailbox Family ID Register (MB = 3)" address="0xF000C26C" access="r" />
      <register name="CAN0_MSR3" description="Mailbox Status Register (MB = 3)" address="0xF000C270" access="r" />
      <register name="CAN0_MDL3" description="Mailbox Data Low Register (MB = 3)" address="0xF000C274" access="rw" />
      <register name="CAN0_MDH3" description="Mailbox Data High Register (MB = 3)" address="0xF000C278" access="rw" />
      <register name="CAN0_MCR3" description="Mailbox Control Register (MB = 3)" address="0xF000C27C" access="w" />
      <register name="CAN0_MMR4" description="Mailbox Mode Register (MB = 4)" address="0xF000C280" access="rw" />
      <register name="CAN0_MAM4" description="Mailbox Acceptance Mask Register (MB = 4)" address="0xF000C284" access="rw" />
      <register name="CAN0_MID4" description="Mailbox ID Register (MB = 4)" address="0xF000C288" access="rw" />
      <register name="CAN0_MFID4" description="Mailbox Family ID Register (MB = 4)" address="0xF000C28C" access="r" />
      <register name="CAN0_MSR4" description="Mailbox Status Register (MB = 4)" address="0xF000C290" access="r" />
      <register name="CAN0_MDL4" description="Mailbox Data Low Register (MB = 4)" address="0xF000C294" access="rw" />
      <register name="CAN0_MDH4" description="Mailbox Data High Register (MB = 4)" address="0xF000C298" access="rw" />
      <register name="CAN0_MCR4" description="Mailbox Control Register (MB = 4)" address="0xF000C29C" access="w" />
      <register name="CAN0_MMR5" description="Mailbox Mode Register (MB = 5)" address="0xF000C2A0" access="rw" />
      <register name="CAN0_MAM5" description="Mailbox Acceptance Mask Register (MB = 5)" address="0xF000C2A4" access="rw" />
      <register name="CAN0_MID5" description="Mailbox ID Register (MB = 5)" address="0xF000C2A8" access="rw" />
      <register name="CAN0_MFID5" description="Mailbox Family ID Register (MB = 5)" address="0xF000C2AC" access="r" />
      <register name="CAN0_MSR5" description="Mailbox Status Register (MB = 5)" address="0xF000C2B0" access="r" />
      <register name="CAN0_MDL5" description="Mailbox Data Low Register (MB = 5)" address="0xF000C2B4" access="rw" />
      <register name="CAN0_MDH5" description="Mailbox Data High Register (MB = 5)" address="0xF000C2B8" access="rw" />
      <register name="CAN0_MCR5" description="Mailbox Control Register (MB = 5)" address="0xF000C2BC" access="w" />
      <register name="CAN0_MMR6" description="Mailbox Mode Register (MB = 6)" address="0xF000C2C0" access="rw" />
      <register name="CAN0_MAM6" description="Mailbox Acceptance Mask Register (MB = 6)" address="0xF000C2C4" access="rw" />
      <register name="CAN0_MID6" description="Mailbox ID Register (MB = 6)" address="0xF000C2C8" access="rw" />
      <register name="CAN0_MFID6" description="Mailbox Family ID Register (MB = 6)" address="0xF000C2CC" access="r" />
      <register name="CAN0_MSR6" description="Mailbox Status Register (MB = 6)" address="0xF000C2D0" access="r" />
      <register name="CAN0_MDL6" description="Mailbox Data Low Register (MB = 6)" address="0xF000C2D4" access="rw" />
      <register name="CAN0_MDH6" description="Mailbox Data High Register (MB = 6)" address="0xF000C2D8" access="rw" />
      <register name="CAN0_MCR6" description="Mailbox Control Register (MB = 6)" address="0xF000C2DC" access="w" />
      <register name="CAN0_MMR7" description="Mailbox Mode Register (MB = 7)" address="0xF000C2E0" access="rw" />
      <register name="CAN0_MAM7" description="Mailbox Acceptance Mask Register (MB = 7)" address="0xF000C2E4" access="rw" />
      <register name="CAN0_MID7" description="Mailbox ID Register (MB = 7)" address="0xF000C2E8" access="rw" />
      <register name="CAN0_MFID7" description="Mailbox Family ID Register (MB = 7)" address="0xF000C2EC" access="r" />
      <register name="CAN0_MSR7" description="Mailbox Status Register (MB = 7)" address="0xF000C2F0" access="r" />
      <register name="CAN0_MDL7" description="Mailbox Data Low Register (MB = 7)" address="0xF000C2F4" access="rw" />
      <register name="CAN0_MDH7" description="Mailbox Data High Register (MB = 7)" address="0xF000C2F8" access="rw" />
      <register name="CAN0_MCR7" description="Mailbox Control Register (MB = 7)" address="0xF000C2FC" access="w" />
    </registergroup>
    <registergroup name="CAN1" description="Controller Area Network 1">
      <register name="CAN1_MR" description="Mode Register" address="0xF8010000" access="rw" />
      <register name="CAN1_IER" description="Interrupt Enable Register" address="0xF8010004" access="w" />
      <register name="CAN1_IDR" description="Interrupt Disable Register" address="0xF8010008" access="w" />
      <register name="CAN1_IMR" description="Interrupt Mask Register" address="0xF801000C" access="r" />
      <register name="CAN1_SR" description="Status Register" address="0xF8010010" access="r" />
      <register name="CAN1_BR" description="Baudrate Register" address="0xF8010014" access="rw" />
      <register name="CAN1_TIM" description="Timer Register" address="0xF8010018" access="r" />
      <register name="CAN1_TIMESTP" description="Timestamp Register" address="0xF801001C" access="r" />
      <register name="CAN1_ECR" description="Error Counter Register" address="0xF8010020" access="r" />
      <register name="CAN1_TCR" description="Transfer Command Register" address="0xF8010024" access="w" />
      <register name="CAN1_ACR" description="Abort Command Register" address="0xF8010028" access="w" />
      <register name="CAN1_WPMR" description="Write Protect Mode Register" address="0xF80100E4" access="rw" />
      <register name="CAN1_WPSR" description="Write Protect Status Register" address="0xF80100E8" access="r" />
      <register name="CAN1_MMR0" description="Mailbox Mode Register (MB = 0)" address="0xF8010200" access="rw" />
      <register name="CAN1_MAM0" description="Mailbox Acceptance Mask Register (MB = 0)" address="0xF8010204" access="rw" />
      <register name="CAN1_MID0" description="Mailbox ID Register (MB = 0)" address="0xF8010208" access="rw" />
      <register name="CAN1_MFID0" description="Mailbox Family ID Register (MB = 0)" address="0xF801020C" access="r" />
      <register name="CAN1_MSR0" description="Mailbox Status Register (MB = 0)" address="0xF8010210" access="r" />
      <register name="CAN1_MDL0" description="Mailbox Data Low Register (MB = 0)" address="0xF8010214" access="rw" />
      <register name="CAN1_MDH0" description="Mailbox Data High Register (MB = 0)" address="0xF8010218" access="rw" />
      <register name="CAN1_MCR0" description="Mailbox Control Register (MB = 0)" address="0xF801021C" access="w" />
      <register name="CAN1_MMR1" description="Mailbox Mode Register (MB = 1)" address="0xF8010220" access="rw" />
      <register name="CAN1_MAM1" description="Mailbox Acceptance Mask Register (MB = 1)" address="0xF8010224" access="rw" />
      <register name="CAN1_MID1" description="Mailbox ID Register (MB = 1)" address="0xF8010228" access="rw" />
      <register name="CAN1_MFID1" description="Mailbox Family ID Register (MB = 1)" address="0xF801022C" access="r" />
      <register name="CAN1_MSR1" description="Mailbox Status Register (MB = 1)" address="0xF8010230" access="r" />
      <register name="CAN1_MDL1" description="Mailbox Data Low Register (MB = 1)" address="0xF8010234" access="rw" />
      <register name="CAN1_MDH1" description="Mailbox Data High Register (MB = 1)" address="0xF8010238" access="rw" />
      <register name="CAN1_MCR1" description="Mailbox Control Register (MB = 1)" address="0xF801023C" access="w" />
      <register name="CAN1_MMR2" description="Mailbox Mode Register (MB = 2)" address="0xF8010240" access="rw" />
      <register name="CAN1_MAM2" description="Mailbox Acceptance Mask Register (MB = 2)" address="0xF8010244" access="rw" />
      <register name="CAN1_MID2" description="Mailbox ID Register (MB = 2)" address="0xF8010248" access="rw" />
      <register name="CAN1_MFID2" description="Mailbox Family ID Register (MB = 2)" address="0xF801024C" access="r" />
      <register name="CAN1_MSR2" description="Mailbox Status Register (MB = 2)" address="0xF8010250" access="r" />
      <register name="CAN1_MDL2" description="Mailbox Data Low Register (MB = 2)" address="0xF8010254" access="rw" />
      <register name="CAN1_MDH2" description="Mailbox Data High Register (MB = 2)" address="0xF8010258" access="rw" />
      <register name="CAN1_MCR2" description="Mailbox Control Register (MB = 2)" address="0xF801025C" access="w" />
      <register name="CAN1_MMR3" description="Mailbox Mode Register (MB = 3)" address="0xF8010260" access="rw" />
      <register name="CAN1_MAM3" description="Mailbox Acceptance Mask Register (MB = 3)" address="0xF8010264" access="rw" />
      <register name="CAN1_MID3" description="Mailbox ID Register (MB = 3)" address="0xF8010268" access="rw" />
      <register name="CAN1_MFID3" description="Mailbox Family ID Register (MB = 3)" address="0xF801026C" access="r" />
      <register name="CAN1_MSR3" description="Mailbox Status Register (MB = 3)" address="0xF8010270" access="r" />
      <register name="CAN1_MDL3" description="Mailbox Data Low Register (MB = 3)" address="0xF8010274" access="rw" />
      <register name="CAN1_MDH3" description="Mailbox Data High Register (MB = 3)" address="0xF8010278" access="rw" />
      <register name="CAN1_MCR3" description="Mailbox Control Register (MB = 3)" address="0xF801027C" access="w" />
      <register name="CAN1_MMR4" description="Mailbox Mode Register (MB = 4)" address="0xF8010280" access="rw" />
      <register name="CAN1_MAM4" description="Mailbox Acceptance Mask Register (MB = 4)" address="0xF8010284" access="rw" />
      <register name="CAN1_MID4" description="Mailbox ID Register (MB = 4)" address="0xF8010288" access="rw" />
      <register name="CAN1_MFID4" description="Mailbox Family ID Register (MB = 4)" address="0xF801028C" access="r" />
      <register name="CAN1_MSR4" description="Mailbox Status Register (MB = 4)" address="0xF8010290" access="r" />
      <register name="CAN1_MDL4" description="Mailbox Data Low Register (MB = 4)" address="0xF8010294" access="rw" />
      <register name="CAN1_MDH4" description="Mailbox Data High Register (MB = 4)" address="0xF8010298" access="rw" />
      <register name="CAN1_MCR4" description="Mailbox Control Register (MB = 4)" address="0xF801029C" access="w" />
      <register name="CAN1_MMR5" description="Mailbox Mode Register (MB = 5)" address="0xF80102A0" access="rw" />
      <register name="CAN1_MAM5" description="Mailbox Acceptance Mask Register (MB = 5)" address="0xF80102A4" access="rw" />
      <register name="CAN1_MID5" description="Mailbox ID Register (MB = 5)" address="0xF80102A8" access="rw" />
      <register name="CAN1_MFID5" description="Mailbox Family ID Register (MB = 5)" address="0xF80102AC" access="r" />
      <register name="CAN1_MSR5" description="Mailbox Status Register (MB = 5)" address="0xF80102B0" access="r" />
      <register name="CAN1_MDL5" description="Mailbox Data Low Register (MB = 5)" address="0xF80102B4" access="rw" />
      <register name="CAN1_MDH5" description="Mailbox Data High Register (MB = 5)" address="0xF80102B8" access="rw" />
      <register name="CAN1_MCR5" description="Mailbox Control Register (MB = 5)" address="0xF80102BC" access="w" />
      <register name="CAN1_MMR6" description="Mailbox Mode Register (MB = 6)" address="0xF80102C0" access="rw" />
      <register name="CAN1_MAM6" description="Mailbox Acceptance Mask Register (MB = 6)" address="0xF80102C4" access="rw" />
      <register name="CAN1_MID6" description="Mailbox ID Register (MB = 6)" address="0xF80102C8" access="rw" />
      <register name="CAN1_MFID6" description="Mailbox Family ID Register (MB = 6)" address="0xF80102CC" access="r" />
      <register name="CAN1_MSR6" description="Mailbox Status Register (MB = 6)" address="0xF80102D0" access="r" />
      <register name="CAN1_MDL6" description="Mailbox Data Low Register (MB = 6)" address="0xF80102D4" access="rw" />
      <register name="CAN1_MDH6" description="Mailbox Data High Register (MB = 6)" address="0xF80102D8" access="rw" />
      <register name="CAN1_MCR6" description="Mailbox Control Register (MB = 6)" address="0xF80102DC" access="w" />
      <register name="CAN1_MMR7" description="Mailbox Mode Register (MB = 7)" address="0xF80102E0" access="rw" />
      <register name="CAN1_MAM7" description="Mailbox Acceptance Mask Register (MB = 7)" address="0xF80102E4" access="rw" />
      <register name="CAN1_MID7" description="Mailbox ID Register (MB = 7)" address="0xF80102E8" access="rw" />
      <register name="CAN1_MFID7" description="Mailbox Family ID Register (MB = 7)" address="0xF80102EC" access="r" />
      <register name="CAN1_MSR7" description="Mailbox Status Register (MB = 7)" address="0xF80102F0" access="r" />
      <register name="CAN1_MDL7" description="Mailbox Data Low Register (MB = 7)" address="0xF80102F4" access="rw" />
      <register name="CAN1_MDH7" description="Mailbox Data High Register (MB = 7)" address="0xF80102F8" access="rw" />
      <register name="CAN1_MCR7" description="Mailbox Control Register (MB = 7)" address="0xF80102FC" access="w" />
    </registergroup>
    <registergroup name="DBGU" description="Debug Unit">
      <register name="DBGU_CR" description="Control Register" address="0xFFFFEE00" access="w" />
      <register name="DBGU_MR" description="Mode Register" address="0xFFFFEE04" access="rw" />
      <register name="DBGU_IER" description="Interrupt Enable Register" address="0xFFFFEE08" access="w" />
      <register name="DBGU_IDR" description="Interrupt Disable Register" address="0xFFFFEE0C" access="w" />
      <register name="DBGU_IMR" description="Interrupt Mask Register" address="0xFFFFEE10" access="r" />
      <register name="DBGU_SR" description="Status Register" address="0xFFFFEE14" access="r" />
      <register name="DBGU_RHR" description="Receive Holding Register" address="0xFFFFEE18" access="r" />
      <register name="DBGU_THR" description="Transmit Holding Register" address="0xFFFFEE1C" access="w" />
      <register name="DBGU_BRGR" description="Baud Rate Generator Register" address="0xFFFFEE20" access="rw" />
      <register name="DBGU_CIDR" description="Chip ID Register" address="0xFFFFEE40" access="r" />
      <register name="DBGU_EXID" description="Chip ID Extension Register" address="0xFFFFEE44" access="r" />
      <register name="DBGU_FNR" description="Force NTRST Register" address="0xFFFFEE48" access="rw" />
    </registergroup>
    <registergroup name="DMAC0" description="DMA Controller 0">
      <register name="DMAC0_GCFG" description="DMAC Global Configuration Register" address="0xFFFFE600" access="rw" />
      <register name="DMAC0_EN" description="DMAC Enable Register" address="0xFFFFE604" access="rw" />
      <register name="DMAC0_SREQ" description="DMAC Software Single Request Register" address="0xFFFFE608" access="rw" />
      <register name="DMAC0_CREQ" description="DMAC Software Chunk Transfer Request Register" address="0xFFFFE60C" access="rw" />
      <register name="DMAC0_LAST" description="DMAC Software Last Transfer Flag Register" address="0xFFFFE610" access="rw" />
      <register name="DMAC0_EBCIER" description="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register." address="0xFFFFE618" access="w" />
      <register name="DMAC0_EBCIDR" description="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register." address="0xFFFFE61C" access="w" />
      <register name="DMAC0_EBCIMR" description="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register." address="0xFFFFE620" access="r" />
      <register name="DMAC0_EBCISR" description="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register." address="0xFFFFE624" access="r" />
      <register name="DMAC0_CHER" description="DMAC Channel Handler Enable Register" address="0xFFFFE628" access="w" />
      <register name="DMAC0_CHDR" description="DMAC Channel Handler Disable Register" address="0xFFFFE62C" access="w" />
      <register name="DMAC0_CHSR" description="DMAC Channel Handler Status Register" address="0xFFFFE630" access="r" />
      <register name="DMAC0_SADDR0" description="DMAC Channel Source Address Register (ch_num = 0)" address="0xFFFFE63C" access="rw" />
      <register name="DMAC0_DADDR0" description="DMAC Channel Destination Address Register (ch_num = 0)" address="0xFFFFE640" access="rw" />
      <register name="DMAC0_DSCR0" description="DMAC Channel Descriptor Address Register (ch_num = 0)" address="0xFFFFE644" access="rw" />
      <register name="DMAC0_CTRLA0" description="DMAC Channel Control A Register (ch_num = 0)" address="0xFFFFE648" access="rw" />
      <register name="DMAC0_CTRLB0" description="DMAC Channel Control B Register (ch_num = 0)" address="0xFFFFE64C" access="rw" />
      <register name="DMAC0_CFG0" description="DMAC Channel Configuration Register (ch_num = 0)" address="0xFFFFE650" access="rw" />
      <register name="DMAC0_SPIP0" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 0)" address="0xFFFFE654" access="rw" />
      <register name="DMAC0_DPIP0" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 0)" address="0xFFFFE658" access="rw" />
      <register name="DMAC0_SADDR1" description="DMAC Channel Source Address Register (ch_num = 1)" address="0xFFFFE664" access="rw" />
      <register name="DMAC0_DADDR1" description="DMAC Channel Destination Address Register (ch_num = 1)" address="0xFFFFE668" access="rw" />
      <register name="DMAC0_DSCR1" description="DMAC Channel Descriptor Address Register (ch_num = 1)" address="0xFFFFE66C" access="rw" />
      <register name="DMAC0_CTRLA1" description="DMAC Channel Control A Register (ch_num = 1)" address="0xFFFFE670" access="rw" />
      <register name="DMAC0_CTRLB1" description="DMAC Channel Control B Register (ch_num = 1)" address="0xFFFFE674" access="rw" />
      <register name="DMAC0_CFG1" description="DMAC Channel Configuration Register (ch_num = 1)" address="0xFFFFE678" access="rw" />
      <register name="DMAC0_SPIP1" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 1)" address="0xFFFFE67C" access="rw" />
      <register name="DMAC0_DPIP1" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 1)" address="0xFFFFE680" access="rw" />
      <register name="DMAC0_SADDR2" description="DMAC Channel Source Address Register (ch_num = 2)" address="0xFFFFE68C" access="rw" />
      <register name="DMAC0_DADDR2" description="DMAC Channel Destination Address Register (ch_num = 2)" address="0xFFFFE690" access="rw" />
      <register name="DMAC0_DSCR2" description="DMAC Channel Descriptor Address Register (ch_num = 2)" address="0xFFFFE694" access="rw" />
      <register name="DMAC0_CTRLA2" description="DMAC Channel Control A Register (ch_num = 2)" address="0xFFFFE698" access="rw" />
      <register name="DMAC0_CTRLB2" description="DMAC Channel Control B Register (ch_num = 2)" address="0xFFFFE69C" access="rw" />
      <register name="DMAC0_CFG2" description="DMAC Channel Configuration Register (ch_num = 2)" address="0xFFFFE6A0" access="rw" />
      <register name="DMAC0_SPIP2" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 2)" address="0xFFFFE6A4" access="rw" />
      <register name="DMAC0_DPIP2" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 2)" address="0xFFFFE6A8" access="rw" />
      <register name="DMAC0_SADDR3" description="DMAC Channel Source Address Register (ch_num = 3)" address="0xFFFFE6B4" access="rw" />
      <register name="DMAC0_DADDR3" description="DMAC Channel Destination Address Register (ch_num = 3)" address="0xFFFFE6B8" access="rw" />
      <register name="DMAC0_DSCR3" description="DMAC Channel Descriptor Address Register (ch_num = 3)" address="0xFFFFE6BC" access="rw" />
      <register name="DMAC0_CTRLA3" description="DMAC Channel Control A Register (ch_num = 3)" address="0xFFFFE6C0" access="rw" />
      <register name="DMAC0_CTRLB3" description="DMAC Channel Control B Register (ch_num = 3)" address="0xFFFFE6C4" access="rw" />
      <register name="DMAC0_CFG3" description="DMAC Channel Configuration Register (ch_num = 3)" address="0xFFFFE6C8" access="rw" />
      <register name="DMAC0_SPIP3" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 3)" address="0xFFFFE6CC" access="rw" />
      <register name="DMAC0_DPIP3" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 3)" address="0xFFFFE6D0" access="rw" />
      <register name="DMAC0_SADDR4" description="DMAC Channel Source Address Register (ch_num = 4)" address="0xFFFFE6DC" access="rw" />
      <register name="DMAC0_DADDR4" description="DMAC Channel Destination Address Register (ch_num = 4)" address="0xFFFFE6E0" access="rw" />
      <register name="DMAC0_DSCR4" description="DMAC Channel Descriptor Address Register (ch_num = 4)" address="0xFFFFE6E4" access="rw" />
      <register name="DMAC0_CTRLA4" description="DMAC Channel Control A Register (ch_num = 4)" address="0xFFFFE6E8" access="rw" />
      <register name="DMAC0_CTRLB4" description="DMAC Channel Control B Register (ch_num = 4)" address="0xFFFFE6EC" access="rw" />
      <register name="DMAC0_CFG4" description="DMAC Channel Configuration Register (ch_num = 4)" address="0xFFFFE6F0" access="rw" />
      <register name="DMAC0_SPIP4" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 4)" address="0xFFFFE6F4" access="rw" />
      <register name="DMAC0_DPIP4" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 4)" address="0xFFFFE6F8" access="rw" />
      <register name="DMAC0_SADDR5" description="DMAC Channel Source Address Register (ch_num = 5)" address="0xFFFFE704" access="rw" />
      <register name="DMAC0_DADDR5" description="DMAC Channel Destination Address Register (ch_num = 5)" address="0xFFFFE708" access="rw" />
      <register name="DMAC0_DSCR5" description="DMAC Channel Descriptor Address Register (ch_num = 5)" address="0xFFFFE70C" access="rw" />
      <register name="DMAC0_CTRLA5" description="DMAC Channel Control A Register (ch_num = 5)" address="0xFFFFE710" access="rw" />
      <register name="DMAC0_CTRLB5" description="DMAC Channel Control B Register (ch_num = 5)" address="0xFFFFE714" access="rw" />
      <register name="DMAC0_CFG5" description="DMAC Channel Configuration Register (ch_num = 5)" address="0xFFFFE718" access="rw" />
      <register name="DMAC0_SPIP5" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 5)" address="0xFFFFE71C" access="rw" />
      <register name="DMAC0_DPIP5" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 5)" address="0xFFFFE720" access="rw" />
      <register name="DMAC0_SADDR6" description="DMAC Channel Source Address Register (ch_num = 6)" address="0xFFFFE72C" access="rw" />
      <register name="DMAC0_DADDR6" description="DMAC Channel Destination Address Register (ch_num = 6)" address="0xFFFFE730" access="rw" />
      <register name="DMAC0_DSCR6" description="DMAC Channel Descriptor Address Register (ch_num = 6)" address="0xFFFFE734" access="rw" />
      <register name="DMAC0_CTRLA6" description="DMAC Channel Control A Register (ch_num = 6)" address="0xFFFFE738" access="rw" />
      <register name="DMAC0_CTRLB6" description="DMAC Channel Control B Register (ch_num = 6)" address="0xFFFFE73C" access="rw" />
      <register name="DMAC0_CFG6" description="DMAC Channel Configuration Register (ch_num = 6)" address="0xFFFFE740" access="rw" />
      <register name="DMAC0_SPIP6" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 6)" address="0xFFFFE744" access="rw" />
      <register name="DMAC0_DPIP6" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 6)" address="0xFFFFE748" access="rw" />
      <register name="DMAC0_SADDR7" description="DMAC Channel Source Address Register (ch_num = 7)" address="0xFFFFE754" access="rw" />
      <register name="DMAC0_DADDR7" description="DMAC Channel Destination Address Register (ch_num = 7)" address="0xFFFFE758" access="rw" />
      <register name="DMAC0_DSCR7" description="DMAC Channel Descriptor Address Register (ch_num = 7)" address="0xFFFFE75C" access="rw" />
      <register name="DMAC0_CTRLA7" description="DMAC Channel Control A Register (ch_num = 7)" address="0xFFFFE760" access="rw" />
      <register name="DMAC0_CTRLB7" description="DMAC Channel Control B Register (ch_num = 7)" address="0xFFFFE764" access="rw" />
      <register name="DMAC0_CFG7" description="DMAC Channel Configuration Register (ch_num = 7)" address="0xFFFFE768" access="rw" />
      <register name="DMAC0_SPIP7" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 7)" address="0xFFFFE76C" access="rw" />
      <register name="DMAC0_DPIP7" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 7)" address="0xFFFFE770" access="rw" />
      <register name="DMAC0_WPMR" description="DMAC Write Protect Mode Register" address="0xFFFFE7E4" access="rw" />
      <register name="DMAC0_WPSR" description="DMAC Write Protect Status Register" address="0xFFFFE7E8" access="r" />
    </registergroup>
    <registergroup name="DMAC1" description="DMA Controller 1">
      <register name="DMAC1_GCFG" description="DMAC Global Configuration Register" address="0xFFFFE800" access="rw" />
      <register name="DMAC1_EN" description="DMAC Enable Register" address="0xFFFFE804" access="rw" />
      <register name="DMAC1_SREQ" description="DMAC Software Single Request Register" address="0xFFFFE808" access="rw" />
      <register name="DMAC1_CREQ" description="DMAC Software Chunk Transfer Request Register" address="0xFFFFE80C" access="rw" />
      <register name="DMAC1_LAST" description="DMAC Software Last Transfer Flag Register" address="0xFFFFE810" access="rw" />
      <register name="DMAC1_EBCIER" description="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register." address="0xFFFFE818" access="w" />
      <register name="DMAC1_EBCIDR" description="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register." address="0xFFFFE81C" access="w" />
      <register name="DMAC1_EBCIMR" description="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register." address="0xFFFFE820" access="r" />
      <register name="DMAC1_EBCISR" description="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register." address="0xFFFFE824" access="r" />
      <register name="DMAC1_CHER" description="DMAC Channel Handler Enable Register" address="0xFFFFE828" access="w" />
      <register name="DMAC1_CHDR" description="DMAC Channel Handler Disable Register" address="0xFFFFE82C" access="w" />
      <register name="DMAC1_CHSR" description="DMAC Channel Handler Status Register" address="0xFFFFE830" access="r" />
      <register name="DMAC1_SADDR0" description="DMAC Channel Source Address Register (ch_num = 0)" address="0xFFFFE83C" access="rw" />
      <register name="DMAC1_DADDR0" description="DMAC Channel Destination Address Register (ch_num = 0)" address="0xFFFFE840" access="rw" />
      <register name="DMAC1_DSCR0" description="DMAC Channel Descriptor Address Register (ch_num = 0)" address="0xFFFFE844" access="rw" />
      <register name="DMAC1_CTRLA0" description="DMAC Channel Control A Register (ch_num = 0)" address="0xFFFFE848" access="rw" />
      <register name="DMAC1_CTRLB0" description="DMAC Channel Control B Register (ch_num = 0)" address="0xFFFFE84C" access="rw" />
      <register name="DMAC1_CFG0" description="DMAC Channel Configuration Register (ch_num = 0)" address="0xFFFFE850" access="rw" />
      <register name="DMAC1_SPIP0" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 0)" address="0xFFFFE854" access="rw" />
      <register name="DMAC1_DPIP0" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 0)" address="0xFFFFE858" access="rw" />
      <register name="DMAC1_SADDR1" description="DMAC Channel Source Address Register (ch_num = 1)" address="0xFFFFE864" access="rw" />
      <register name="DMAC1_DADDR1" description="DMAC Channel Destination Address Register (ch_num = 1)" address="0xFFFFE868" access="rw" />
      <register name="DMAC1_DSCR1" description="DMAC Channel Descriptor Address Register (ch_num = 1)" address="0xFFFFE86C" access="rw" />
      <register name="DMAC1_CTRLA1" description="DMAC Channel Control A Register (ch_num = 1)" address="0xFFFFE870" access="rw" />
      <register name="DMAC1_CTRLB1" description="DMAC Channel Control B Register (ch_num = 1)" address="0xFFFFE874" access="rw" />
      <register name="DMAC1_CFG1" description="DMAC Channel Configuration Register (ch_num = 1)" address="0xFFFFE878" access="rw" />
      <register name="DMAC1_SPIP1" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 1)" address="0xFFFFE87C" access="rw" />
      <register name="DMAC1_DPIP1" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 1)" address="0xFFFFE880" access="rw" />
      <register name="DMAC1_SADDR2" description="DMAC Channel Source Address Register (ch_num = 2)" address="0xFFFFE88C" access="rw" />
      <register name="DMAC1_DADDR2" description="DMAC Channel Destination Address Register (ch_num = 2)" address="0xFFFFE890" access="rw" />
      <register name="DMAC1_DSCR2" description="DMAC Channel Descriptor Address Register (ch_num = 2)" address="0xFFFFE894" access="rw" />
      <register name="DMAC1_CTRLA2" description="DMAC Channel Control A Register (ch_num = 2)" address="0xFFFFE898" access="rw" />
      <register name="DMAC1_CTRLB2" description="DMAC Channel Control B Register (ch_num = 2)" address="0xFFFFE89C" access="rw" />
      <register name="DMAC1_CFG2" description="DMAC Channel Configuration Register (ch_num = 2)" address="0xFFFFE8A0" access="rw" />
      <register name="DMAC1_SPIP2" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 2)" address="0xFFFFE8A4" access="rw" />
      <register name="DMAC1_DPIP2" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 2)" address="0xFFFFE8A8" access="rw" />
      <register name="DMAC1_SADDR3" description="DMAC Channel Source Address Register (ch_num = 3)" address="0xFFFFE8B4" access="rw" />
      <register name="DMAC1_DADDR3" description="DMAC Channel Destination Address Register (ch_num = 3)" address="0xFFFFE8B8" access="rw" />
      <register name="DMAC1_DSCR3" description="DMAC Channel Descriptor Address Register (ch_num = 3)" address="0xFFFFE8BC" access="rw" />
      <register name="DMAC1_CTRLA3" description="DMAC Channel Control A Register (ch_num = 3)" address="0xFFFFE8C0" access="rw" />
      <register name="DMAC1_CTRLB3" description="DMAC Channel Control B Register (ch_num = 3)" address="0xFFFFE8C4" access="rw" />
      <register name="DMAC1_CFG3" description="DMAC Channel Configuration Register (ch_num = 3)" address="0xFFFFE8C8" access="rw" />
      <register name="DMAC1_SPIP3" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 3)" address="0xFFFFE8CC" access="rw" />
      <register name="DMAC1_DPIP3" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 3)" address="0xFFFFE8D0" access="rw" />
      <register name="DMAC1_SADDR4" description="DMAC Channel Source Address Register (ch_num = 4)" address="0xFFFFE8DC" access="rw" />
      <register name="DMAC1_DADDR4" description="DMAC Channel Destination Address Register (ch_num = 4)" address="0xFFFFE8E0" access="rw" />
      <register name="DMAC1_DSCR4" description="DMAC Channel Descriptor Address Register (ch_num = 4)" address="0xFFFFE8E4" access="rw" />
      <register name="DMAC1_CTRLA4" description="DMAC Channel Control A Register (ch_num = 4)" address="0xFFFFE8E8" access="rw" />
      <register name="DMAC1_CTRLB4" description="DMAC Channel Control B Register (ch_num = 4)" address="0xFFFFE8EC" access="rw" />
      <register name="DMAC1_CFG4" description="DMAC Channel Configuration Register (ch_num = 4)" address="0xFFFFE8F0" access="rw" />
      <register name="DMAC1_SPIP4" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 4)" address="0xFFFFE8F4" access="rw" />
      <register name="DMAC1_DPIP4" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 4)" address="0xFFFFE8F8" access="rw" />
      <register name="DMAC1_SADDR5" description="DMAC Channel Source Address Register (ch_num = 5)" address="0xFFFFE904" access="rw" />
      <register name="DMAC1_DADDR5" description="DMAC Channel Destination Address Register (ch_num = 5)" address="0xFFFFE908" access="rw" />
      <register name="DMAC1_DSCR5" description="DMAC Channel Descriptor Address Register (ch_num = 5)" address="0xFFFFE90C" access="rw" />
      <register name="DMAC1_CTRLA5" description="DMAC Channel Control A Register (ch_num = 5)" address="0xFFFFE910" access="rw" />
      <register name="DMAC1_CTRLB5" description="DMAC Channel Control B Register (ch_num = 5)" address="0xFFFFE914" access="rw" />
      <register name="DMAC1_CFG5" description="DMAC Channel Configuration Register (ch_num = 5)" address="0xFFFFE918" access="rw" />
      <register name="DMAC1_SPIP5" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 5)" address="0xFFFFE91C" access="rw" />
      <register name="DMAC1_DPIP5" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 5)" address="0xFFFFE920" access="rw" />
      <register name="DMAC1_SADDR6" description="DMAC Channel Source Address Register (ch_num = 6)" address="0xFFFFE92C" access="rw" />
      <register name="DMAC1_DADDR6" description="DMAC Channel Destination Address Register (ch_num = 6)" address="0xFFFFE930" access="rw" />
      <register name="DMAC1_DSCR6" description="DMAC Channel Descriptor Address Register (ch_num = 6)" address="0xFFFFE934" access="rw" />
      <register name="DMAC1_CTRLA6" description="DMAC Channel Control A Register (ch_num = 6)" address="0xFFFFE938" access="rw" />
      <register name="DMAC1_CTRLB6" description="DMAC Channel Control B Register (ch_num = 6)" address="0xFFFFE93C" access="rw" />
      <register name="DMAC1_CFG6" description="DMAC Channel Configuration Register (ch_num = 6)" address="0xFFFFE940" access="rw" />
      <register name="DMAC1_SPIP6" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 6)" address="0xFFFFE944" access="rw" />
      <register name="DMAC1_DPIP6" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 6)" address="0xFFFFE948" access="rw" />
      <register name="DMAC1_SADDR7" description="DMAC Channel Source Address Register (ch_num = 7)" address="0xFFFFE954" access="rw" />
      <register name="DMAC1_DADDR7" description="DMAC Channel Destination Address Register (ch_num = 7)" address="0xFFFFE958" access="rw" />
      <register name="DMAC1_DSCR7" description="DMAC Channel Descriptor Address Register (ch_num = 7)" address="0xFFFFE95C" access="rw" />
      <register name="DMAC1_CTRLA7" description="DMAC Channel Control A Register (ch_num = 7)" address="0xFFFFE960" access="rw" />
      <register name="DMAC1_CTRLB7" description="DMAC Channel Control B Register (ch_num = 7)" address="0xFFFFE964" access="rw" />
      <register name="DMAC1_CFG7" description="DMAC Channel Configuration Register (ch_num = 7)" address="0xFFFFE968" access="rw" />
      <register name="DMAC1_SPIP7" description="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 7)" address="0xFFFFE96C" access="rw" />
      <register name="DMAC1_DPIP7" description="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 7)" address="0xFFFFE970" access="rw" />
      <register name="DMAC1_WPMR" description="DMAC Write Protect Mode Register" address="0xFFFFE9E4" access="rw" />
      <register name="DMAC1_WPSR" description="DMAC Write Protect Status Register" address="0xFFFFE9E8" access="r" />
    </registergroup>
    <registergroup name="EMAC" description="10/100 Ethernet MAC">
      <register name="EMAC_NCR" description="Network Control Register" address="0xF802C000" access="rw" />
      <register name="EMAC_NCFGR" description="Network Configuration Register" address="0xF802C004" access="rw" />
      <register name="EMAC_NSR" description="Network Status Register" address="0xF802C008" access="r" />
      <register name="EMAC_TSR" description="Transmit Status Register" address="0xF802C014" access="rw" />
      <register name="EMAC_RBQP" description="Receive Buffer Queue Pointer Register" address="0xF802C018" access="rw" />
      <register name="EMAC_TBQP" description="Transmit Buffer Queue Pointer Register" address="0xF802C01C" access="rw" />
      <register name="EMAC_RSR" description="Receive Status Register" address="0xF802C020" access="rw" />
      <register name="EMAC_ISR" description="Interrupt Status Register" address="0xF802C024" access="rw" />
      <register name="EMAC_IER" description="Interrupt Enable Register" address="0xF802C028" access="w" />
      <register name="EMAC_IDR" description="Interrupt Disable Register" address="0xF802C02C" access="w" />
      <register name="EMAC_IMR" description="Interrupt Mask Register" address="0xF802C030" access="r" />
      <register name="EMAC_MAN" description="Phy Maintenance Register" address="0xF802C034" access="rw" />
      <register name="EMAC_PTR" description="Pause Time Register" address="0xF802C038" access="rw" />
      <register name="EMAC_PFR" description="Pause Frames Received Register" address="0xF802C03C" access="rw" />
      <register name="EMAC_FTO" description="Frames Transmitted Ok Register" address="0xF802C040" access="rw" />
      <register name="EMAC_SCF" description="Single Collision Frames Register" address="0xF802C044" access="rw" />
      <register name="EMAC_MCF" description="Multiple Collision Frames Register" address="0xF802C048" access="rw" />
      <register name="EMAC_FRO" description="Frames Received Ok Register" address="0xF802C04C" access="rw" />
      <register name="EMAC_FCSE" description="Frame Check Sequence Errors Register" address="0xF802C050" access="rw" />
      <register name="EMAC_ALE" description="Alignment Errors Register" address="0xF802C054" access="rw" />
      <register name="EMAC_DTF" description="Deferred Transmission Frames Register" address="0xF802C058" access="rw" />
      <register name="EMAC_LCOL" description="Late Collisions Register" address="0xF802C05C" access="rw" />
      <register name="EMAC_ECOL" description="Excessive Collisions Register" address="0xF802C060" access="rw" />
      <register name="EMAC_TUND" description="Transmit Underrun Errors Register" address="0xF802C064" access="rw" />
      <register name="EMAC_CSE" description="Carrier Sense Errors Register" address="0xF802C068" access="rw" />
      <register name="EMAC_RRE" description="Receive Resource Errors Register" address="0xF802C06C" access="rw" />
      <register name="EMAC_ROV" description="Receive Overrun Errors Register" address="0xF802C070" access="rw" />
      <register name="EMAC_RSE" description="Receive Symbol Errors Register" address="0xF802C074" access="rw" />
      <register name="EMAC_ELE" description="Excessive Length Errors Register" address="0xF802C078" access="rw" />
      <register name="EMAC_RJA" description="Receive Jabbers Register" address="0xF802C07C" access="rw" />
      <register name="EMAC_USF" description="Undersize Frames Register" address="0xF802C080" access="rw" />
      <register name="EMAC_STE" description="SQE Test Errors Register" address="0xF802C084" access="rw" />
      <register name="EMAC_RLE" description="Received Length Field Mismatch Register" address="0xF802C088" access="rw" />
      <register name="EMAC_HRB" description="Hash Register Bottom [31:0] Register" address="0xF802C090" access="rw" />
      <register name="EMAC_HRT" description="Hash Register Top [63:32] Register" address="0xF802C094" access="rw" />
      <register name="EMAC_SA1B" description="Specific Address 1 Bottom Register" address="0xF802C098" access="rw" />
      <register name="EMAC_SA1T" description="Specific Address 1 Top Register" address="0xF802C09C" access="rw" />
      <register name="EMAC_SA2B" description="Specific Address 2 Bottom Register" address="0xF802C0A0" access="rw" />
      <register name="EMAC_SA2T" description="Specific Address 2 Top Register" address="0xF802C0A4" access="rw" />
      <register name="EMAC_SA3B" description="Specific Address 3 Bottom Register" address="0xF802C0A8" access="rw" />
      <register name="EMAC_SA3T" description="Specific Address 3 Top Register" address="0xF802C0AC" access="rw" />
      <register name="EMAC_SA4B" description="Specific Address 4 Bottom Register" address="0xF802C0B0" access="rw" />
      <register name="EMAC_SA4T" description="Specific Address 4 Top Register" address="0xF802C0B4" access="rw" />
      <register name="EMAC_TID" description="Type ID Checking Register" address="0xF802C0B8" access="rw" />
      <register name="EMAC_USRIO" description="User Input/Output Register" address="0xF802C0C0" access="rw" />
      <register name="EMAC_WOL" description="Wake on LAN Register" address="0xF802C0C4" access="rw" />
    </registergroup>
    <registergroup name="FUSE" description="Fuse Box">
      <register name="FUSE_CR" description="Fuse Control Register" address="0xFFFFE400" access="w" />
      <register name="FUSE_MR" description="Fuse Mode Register" address="0xFFFFE404" access="w" />
      <register name="FUSE_IR" description="Fuse Index Register" address="0xFFFFE408" access="rw" />
      <register name="FUSE_DR" description="Fuse Data Register" address="0xFFFFE40C" access="rw" />
      <register name="FUSE_SR" description="Fuse Status Register" address="0xFFFFE410" access="r" />
    </registergroup>
    <registergroup name="GMAC" description="Gigabit Ethernet MAC">
      <register name="GMAC_NCR" description="Network Control Register" address="0xF0028000" access="rw" />
      <register name="GMAC_NCFGR" description="Network Configuration Register" address="0xF0028004" access="rw" />
      <register name="GMAC_NSR" description="Network Status Register" address="0xF0028008" access="r" />
      <register name="GMAC_UR" description="User Register" address="0xF002800C" access="rw" />
      <register name="GMAC_DCFGR" description="DMA Configuration Register" address="0xF0028010" access="rw" />
      <register name="GMAC_TSR" description="Transmit Status Register" address="0xF0028014" access="rw" />
      <register name="GMAC_RBQB" description="Receive Buffer Queue Base Address" address="0xF0028018" access="rw" />
      <register name="GMAC_TBQB" description="Transmit Buffer Queue Base Address" address="0xF002801C" access="rw" />
      <register name="GMAC_RSR" description="Receive Status Register" address="0xF0028020" access="rw" />
      <register name="GMAC_ISR" description="Interrupt Status Register" address="0xF0028024" access="r" />
      <register name="GMAC_IER" description="Interrupt Enable Register" address="0xF0028028" access="w" />
      <register name="GMAC_IDR" description="Interrupt Disable Register" address="0xF002802C" access="w" />
      <register name="GMAC_IMR" description="Interrupt Mask Register" address="0xF0028030" access="r" />
      <register name="GMAC_MAN" description="PHY Maintenance Register" address="0xF0028034" access="rw" />
      <register name="GMAC_RPQ" description="Received Pause Quantum Register" address="0xF0028038" access="r" />
      <register name="GMAC_TPQ" description="Transmit Pause Quantum Register" address="0xF002803C" access="rw" />
      <register name="GMAC_TPSF" description="TX Partial Store and Forward Register" address="0xF0028040" access="rw" />
      <register name="GMAC_RPSF" description="RX Partial Store and Forward Register" address="0xF0028044" access="rw" />
      <register name="GMAC_HRB" description="Hash Register Bottom [31:0]" address="0xF0028080" access="rw" />
      <register name="GMAC_HRT" description="Hash Register Top [63:32]" address="0xF0028084" access="rw" />
      <register name="GMAC_SAB1" description="Specific Address 1 Bottom [31:0] Register" address="0xF0028088" access="rw" />
      <register name="GMAC_SAT1" description="Specific Address 1 Top [47:32] Register" address="0xF002808C" access="rw" />
      <register name="GMAC_SAB2" description="Specific Address 2 Bottom [31:0] Register" address="0xF0028090" access="rw" />
      <register name="GMAC_SAT2" description="Specific Address 2 Top [47:32] Register" address="0xF0028094" access="rw" />
      <register name="GMAC_SAB3" description="Specific Address 3 Bottom [31:0] Register" address="0xF0028098" access="rw" />
      <register name="GMAC_SAT3" description="Specific Address 3 Top [47:32] Register" address="0xF002809C" access="rw" />
      <register name="GMAC_SAB4" description="Specific Address 4 Bottom [31:0] Register" address="0xF00280A0" access="rw" />
      <register name="GMAC_SAT4" description="Specific Address 4 Top [47:32] Register" address="0xF00280A4" access="rw" />
      <register name="GMAC_TIDM" description="Type ID Match 1 Register" address="0xF00280A8" access="rw" />
      <register name="GMAC_WOL" description="Wake on LAN Register" address="0xF00280B8" access="rw" />
      <register name="GMAC_IPGS" description="IPG Stretch Register" address="0xF00280BC" access="rw" />
      <register name="GMAC_SVLAN" description="Stacked VLAN Register" address="0xF00280C0" access="rw" />
      <register name="GMAC_TPFCP" description="Transmit PFC Pause Register" address="0xF00280C4" access="rw" />
      <register name="GMAC_SAMB1" description="Specific Address 1 Mask Bottom [31:0] Register" address="0xF00280C8" access="rw" />
      <register name="GMAC_SAMT1" description="Specific Address 1 Mask Top [47:32] Register" address="0xF00280CC" access="rw" />
      <register name="GMAC_OTLO" description="Octets Transmitted [31:0] Register" address="0xF0028100" access="r" />
      <register name="GMAC_OTHI" description="Octets Transmitted [47:32] Register" address="0xF0028104" access="r" />
      <register name="GMAC_FT" description="Frames Transmitted Register" address="0xF0028108" access="r" />
      <register name="GMAC_BCFT" description="Broadcast Frames Transmitted Register" address="0xF002810C" access="r" />
      <register name="GMAC_MFT" description="Multicast Frames Transmitted Register" address="0xF0028110" access="r" />
      <register name="GMAC_PFT" description="Pause Frames Transmitted Register" address="0xF0028114" access="r" />
      <register name="GMAC_BFT64" description="64 Byte Frames Transmitted Register" address="0xF0028118" access="r" />
      <register name="GMAC_TBFT127" description="65 to 127 Byte Frames Transmitted Register" address="0xF002811C" access="r" />
      <register name="GMAC_TBFT255" description="128 to 255 Byte Frames Transmitted Register" address="0xF0028120" access="r" />
      <register name="GMAC_TBFT511" description="256 to 511 Byte Frames Transmitted Register" address="0xF0028124" access="r" />
      <register name="GMAC_TBFT1023" description="512 to 1023 Byte Frames Transmitted Register" address="0xF0028128" access="r" />
      <register name="GMAC_TBFT1518" description="1024 to 1518 Byte Frames Transmitted Register" address="0xF002812C" access="r" />
      <register name="GMAC_GTBFT1518" description="Greater Than 1518 Byte Frames Transmitted Register" address="0xF0028130" access="r" />
      <register name="GMAC_TUR" description="Transmit Under Runs Register" address="0xF0028134" access="r" />
      <register name="GMAC_SCF" description="Single Collision Frames Register" address="0xF0028138" access="r" />
      <register name="GMAC_MCF" description="Multiple Collision Frames Register" address="0xF002813C" access="r" />
      <register name="GMAC_EC" description="Excessive Collisions Register" address="0xF0028140" access="r" />
      <register name="GMAC_LC" description="Late Collisions Register" address="0xF0028144" access="r" />
      <register name="GMAC_DTF" description="Deferred Transmission Frames Register" address="0xF0028148" access="r" />
      <register name="GMAC_CSE" description="Carrier Sense Errors Register" address="0xF002814C" access="r" />
      <register name="GMAC_ORLO" description="Octets Received [31:0] Received" address="0xF0028150" access="r" />
      <register name="GMAC_ORHI" description="Octets Received [47:32] Received" address="0xF0028154" access="r" />
      <register name="GMAC_FR" description="Frames Received Register" address="0xF0028158" access="r" />
      <register name="GMAC_BCFR" description="Broadcast Frames Received Register" address="0xF002815C" access="r" />
      <register name="GMAC_MFR" description="Multicast Frames Received Register" address="0xF0028160" access="r" />
      <register name="GMAC_PFR" description="Pause Frames Received Register" address="0xF0028164" access="r" />
      <register name="GMAC_BFR64" description="64 Byte Frames Received Register" address="0xF0028168" access="r" />
      <register name="GMAC_TBFR127" description="65 to 127 Byte Frames Received Register" address="0xF002816C" access="r" />
      <register name="GMAC_TBFR255" description="128 to 255 Byte Frames Received Register" address="0xF0028170" access="r" />
      <register name="GMAC_TBFR511" description="256 to 511Byte Frames Received Register" address="0xF0028174" access="r" />
      <register name="GMAC_TBFR1023" description="512 to 1023 Byte Frames Received Register" address="0xF0028178" access="r" />
      <register name="GMAC_TBFR1518" description="1024 to 1518 Byte Frames Received Register" address="0xF002817C" access="r" />
      <register name="GMAC_TMXBFR" description="1519 to Maximum Byte Frames Received Register" address="0xF0028180" access="r" />
      <register name="GMAC_UFR" description="Undersize Frames Received Register" address="0xF0028184" access="r" />
      <register name="GMAC_OFR" description="Oversize Frames Received Register" address="0xF0028188" access="r" />
      <register name="GMAC_JR" description="Jabbers Received Register" address="0xF002818C" access="r" />
      <register name="GMAC_FCSE" description="Frame Check Sequence Errors Register" address="0xF0028190" access="r" />
      <register name="GMAC_LFFE" description="Length Field Frame Errors Register" address="0xF0028194" access="r" />
      <register name="GMAC_RSE" description="Receive Symbol Errors Register" address="0xF0028198" access="r" />
      <register name="GMAC_AE" description="Alignment Errors Register" address="0xF002819C" access="r" />
      <register name="GMAC_RRE" description="Receive Resource Errors Register" address="0xF00281A0" access="r" />
      <register name="GMAC_ROE" description="Receive Overrun Register" address="0xF00281A4" access="r" />
      <register name="GMAC_IHCE" description="IP Header Checksum Errors Register" address="0xF00281A8" access="r" />
      <register name="GMAC_TCE" description="TCP Checksum Errors Register" address="0xF00281AC" access="r" />
      <register name="GMAC_UCE" description="UDP Checksum Errors Register" address="0xF00281B0" access="r" />
      <register name="GMAC_TSSS" description="1588 Timer Sync Strobe Seconds Register" address="0xF00281C8" access="rw" />
      <register name="GMAC_TSSN" description="1588 Timer Sync Strobe Nanoseconds Register" address="0xF00281CC" access="rw" />
      <register name="GMAC_TS" description="1588 Timer Seconds Register" address="0xF00281D0" access="rw" />
      <register name="GMAC_TN" description="1588 Timer Nanoseconds Register" address="0xF00281D4" access="rw" />
      <register name="GMAC_TA" description="1588 Timer Adjust Register" address="0xF00281D8" access="w" />
      <register name="GMAC_TI" description="1588 Timer Increment Register" address="0xF00281DC" access="rw" />
      <register name="GMAC_EFTS" description="PTP Event Frame Transmitted Seconds" address="0xF00281E0" access="r" />
      <register name="GMAC_EFTN" description="PTP Event Frame Transmitted Nanoseconds" address="0xF00281E4" access="r" />
      <register name="GMAC_EFRS" description="PTP Event Frame Received Seconds" address="0xF00281E8" access="r" />
      <register name="GMAC_EFRN" description="PTP Event Frame Received Nanoseconds" address="0xF00281EC" access="r" />
      <register name="GMAC_PEFTS" description="PTP Peer Event Frame Transmitted Seconds" address="0xF00281F0" access="r" />
      <register name="GMAC_PEFTN" description="PTP Peer Event Frame Transmitted Nanoseconds" address="0xF00281F4" access="r" />
      <register name="GMAC_PEFRS" description="PTP Peer Event Frame Received Seconds" address="0xF00281F8" access="r" />
      <register name="GMAC_PEFRN" description="PTP Peer Event Frame Received Nanoseconds" address="0xF00281FC" access="r" />
      <register name="GMAC_ISRPQ" description="Interrupt Status Register Priority Queue" address="0xF0028400" access="r" />
      <register name="GMAC_TBQBAPQ" description="Transmit Buffer Queue Base Address Priority Queue" address="0xF0028440" access="rw" />
      <register name="GMAC_RBQBAPQ" description="Receive Buffer Queue Base Address Priority Queue" address="0xF0028480" access="rw" />
      <register name="GMAC_RBSRPQ" description="Receive Buffer Size Register Priority Queue" address="0xF00284A0" access="rw" />
      <register name="GMAC_ST1RPQ" description="Screening Type1 Register Priority Queue" address="0xF0028500" access="rw" />
      <register name="GMAC_ST2RPQ" description="Screening Type2 Register Priority Queue" address="0xF0028540" access="rw" />
      <register name="GMAC_IERPQ" description="Interrupt Enable Register Priority Queue" address="0xF0028600" access="w" />
      <register name="GMAC_IDRPQ" description="Interrupt Disable Register Priority Queue" address="0xF0028620" access="w" />
      <register name="GMAC_IMRPQ" description="Interrupt Mask Register Priority Queue" address="0xF0028640" access="rw" />
    </registergroup>
    <registergroup name="GPBR" description="General Purpose Backup Registers">
      <register name="GPBR_GPBR" description="General Purpose Backup Register" address="0xFFFFFE60" access="rw" />
    </registergroup>
    <registergroup name="HSMCI0" description="High Speed Multimedia Interface 0">
      <register name="HSMCI0_CR" description="Control Register" address="0xF0000000" access="w" />
      <register name="HSMCI0_MR" description="Mode Register" address="0xF0000004" access="rw" />
      <register name="HSMCI0_DTOR" description="Data Timeout Register" address="0xF0000008" access="rw" />
      <register name="HSMCI0_SDCR" description="SD/SDIO Card Register" address="0xF000000C" access="rw" />
      <register name="HSMCI0_ARGR" description="Argument Register" address="0xF0000010" access="rw" />
      <register name="HSMCI0_CMDR" description="Command Register" address="0xF0000014" access="w" />
      <register name="HSMCI0_BLKR" description="Block Register" address="0xF0000018" access="rw" />
      <register name="HSMCI0_CSTOR" description="Completion Signal Timeout Register" address="0xF000001C" access="rw" />
      <register name="HSMCI0_RSPR" description="Response Register" address="0xF0000020" access="r" />
      <register name="HSMCI0_RDR" description="Receive Data Register" address="0xF0000030" access="r" />
      <register name="HSMCI0_TDR" description="Transmit Data Register" address="0xF0000034" access="w" />
      <register name="HSMCI0_SR" description="Status Register" address="0xF0000040" access="r" />
      <register name="HSMCI0_IER" description="Interrupt Enable Register" address="0xF0000044" access="w" />
      <register name="HSMCI0_IDR" description="Interrupt Disable Register" address="0xF0000048" access="w" />
      <register name="HSMCI0_IMR" description="Interrupt Mask Register" address="0xF000004C" access="r" />
      <register name="HSMCI0_DMA" description="DMA Configuration Register" address="0xF0000050" access="rw" />
      <register name="HSMCI0_CFG" description="Configuration Register" address="0xF0000054" access="rw" />
      <register name="HSMCI0_WPMR" description="Write Protection Mode Register" address="0xF00000E4" access="rw" />
      <register name="HSMCI0_WPSR" description="Write Protection Status Register" address="0xF00000E8" access="r" />
      <register name="HSMCI0_FIFO" description="FIFO Memory Aperture0" address="0xF0000200" access="rw" />
    </registergroup>
    <registergroup name="HSMCI1" description= "High Speed Multimedia Interface 1" >
      <register name="HSMCI1_CR" description="Control Register" address="0xF8000000" access="w" />
      <register name="HSMCI1_MR" description="Mode Register" address="0xF8000004" access="rw" />
      <register name="HSMCI1_DTOR" description="Data Timeout Register" address="0xF8000008" access="rw" />
      <register name="HSMCI1_SDCR" description="SD/SDIO Card Register" address="0xF800000C" access="rw" />
      <register name="HSMCI1_ARGR" description="Argument Register" address="0xF8000010" access="rw" />
      <register name="HSMCI1_CMDR" description="Command Register" address="0xF8000014" access="w" />
      <register name="HSMCI1_BLKR" description="Block Register" address="0xF8000018" access="rw" />
      <register name="HSMCI1_CSTOR" description="Completion Signal Timeout Register" address="0xF800001C" access="rw" />
      <register name="HSMCI1_RSPR" description="Response Register" address="0xF8000020" access="r" />
      <register name="HSMCI1_RDR" description="Receive Data Register" address="0xF8000030" access="r" />
      <register name="HSMCI1_TDR" description="Transmit Data Register" address="0xF8000034" access="w" />
      <register name="HSMCI1_SR" description="Status Register" address="0xF8000040" access="r" />
      <register name="HSMCI1_IER" description="Interrupt Enable Register" address="0xF8000044" access="w" />
      <register name="HSMCI1_IDR" description="Interrupt Disable Register" address="0xF8000048" access="w" />
      <register name="HSMCI1_IMR" description="Interrupt Mask Register" address="0xF800004C" access="r" />
      <register name="HSMCI1_DMA" description="DMA Configuration Register" address="0xF8000050" access="rw" />
      <register name="HSMCI1_CFG" description="Configuration Register" address="0xF8000054" access="rw" />
      <register name="HSMCI1_WPMR" description="Write Protection Mode Register" address="0xF80000E4" access="rw" />
      <register name="HSMCI1_WPSR" description="Write Protection Status Register" address="0xF80000E8" access="r" />
      <register name="HSMCI1_FIFO" description="FIFO Memory Aperture0" address="0xF8000200" access="rw" />
    </registergroup>
    <registergroup name="HSMCI2" description= "High Speed Multimedia Interface 2" >
      <register name="HSMCI2_CR" description="Control Register" address="0xF8004000" access="w" />
      <register name="HSMCI2_MR" description="Mode Register" address="0xF8004004" access="rw" />
      <register name="HSMCI2_DTOR" description="Data Timeout Register" address="0xF8004008" access="rw" />
      <register name="HSMCI2_SDCR" description="SD/SDIO Card Register" address="0xF800400C" access="rw" />
      <register name="HSMCI2_ARGR" description="Argument Register" address="0xF8004010" access="rw" />
      <register name="HSMCI2_CMDR" description="Command Register" address="0xF8004014" access="w" />
      <register name="HSMCI2_BLKR" description="Block Register" address="0xF8004018" access="rw" />
      <register name="HSMCI2_CSTOR" description="Completion Signal Timeout Register" address="0xF800401C" access="rw" />
      <register name="HSMCI2_RSPR" description="Response Register" address="0xF8004020" access="r" />
      <register name="HSMCI2_RDR" description="Receive Data Register" address="0xF8004030" access="r" />
      <register name="HSMCI2_TDR" description="Transmit Data Register" address="0xF8004034" access="w" />
      <register name="HSMCI2_SR" description="Status Register" address="0xF8004040" access="r" />
      <register name="HSMCI2_IER" description="Interrupt Enable Register" address="0xF8004044" access="w" />
      <register name="HSMCI2_IDR" description="Interrupt Disable Register" address="0xF8004048" access="w" />
      <register name="HSMCI2_IMR" description="Interrupt Mask Register" address="0xF800404C" access="r" />
      <register name="HSMCI2_DMA" description="DMA Configuration Register" address="0xF8004050" access="rw" />
      <register name="HSMCI2_CFG" description="Configuration Register" address="0xF8004054" access="rw" />
      <register name="HSMCI2_WPMR" description="Write Protection Mode Register" address="0xF80040E4" access="rw" />
      <register name="HSMCI2_WPSR" description="Write Protection Status Register" address="0xF80040E8" access="r" />
      <register name="HSMCI2_FIFO" description="FIFO Memory Aperture0" address="0xF8004200" access="rw" />
    </registergroup>
    <registergroup name="ISI" description= "Image Sensor Interface" >
      <register name="ISI_CFG1" description="ISI Configuration 1 Register" address="0xF0034000" access="rw" />
      <register name="ISI_CFG2" description="ISI Configuration 2 Register" address="0xF0034004" access="rw" />
      <register name="ISI_PSIZE" description="ISI Preview Size Register" address="0xF0034008" access="rw" />
      <register name="ISI_PDECF" description="ISI Preview Decimation Factor Register" address="0xF003400C" access="rw" />
      <register name="ISI_Y2R_SET0" description="ISI CSC YCrCb To RGB Set 0 Register" address="0xF0034010" access="rw" />
      <register name="ISI_Y2R_SET1" description="ISI CSC YCrCb To RGB Set 1 Register" address="0xF0034014" access="rw" />
      <register name="ISI_R2Y_SET0" description="ISI CSC RGB To YCrCb Set 0 Register" address="0xF0034018" access="rw" />
      <register name="ISI_R2Y_SET1" description="ISI CSC RGB To YCrCb Set 1 Register" address="0xF003401C" access="rw" />
      <register name="ISI_R2Y_SET2" description="ISI CSC RGB To YCrCb Set 2 Register" address="0xF0034020" access="rw" />
      <register name="ISI_CR" description="ISI Control Register" address="0xF0034024" access="w" />
      <register name="ISI_SR" description="ISI Status Register" address="0xF0034028" access="r" />
      <register name="ISI_IER" description="ISI Interrupt Enable Register" address="0xF003402C" access="w" />
      <register name="ISI_IDR" description="ISI Interrupt Disable Register" address="0xF0034030" access="w" />
      <register name="ISI_IMR" description="ISI Interrupt Mask Register" address="0xF0034034" access="r" />
      <register name="ISI_DMA_CHER" description="DMA Channel Enable Register" address="0xF0034038" access="w" />
      <register name="ISI_DMA_CHDR" description="DMA Channel Disable Register" address="0xF003403C" access="w" />
      <register name="ISI_DMA_CHSR" description="DMA Channel Status Register" address="0xF0034040" access="r" />
      <register name="ISI_DMA_P_ADDR" description="DMA Preview Base Address Register" address="0xF0034044" access="rw" />
      <register name="ISI_DMA_P_CTRL" description="DMA Preview Control Register" address="0xF0034048" access="rw" />
      <register name="ISI_DMA_P_DSCR" description="DMA Preview Descriptor Address Register" address="0xF003404C" access="rw" />
      <register name="ISI_DMA_C_ADDR" description="DMA Codec Base Address Register" address="0xF0034050" access="rw" />
      <register name="ISI_DMA_C_CTRL" description="DMA Codec Control Register" address="0xF0034054" access="rw" />
      <register name="ISI_DMA_C_DSCR" description="DMA Codec Descriptor Address Register" address="0xF0034058" access="rw" />
      <register name="ISI_WPCR" description="Write Protection Control Register" address="0xF00340E4" access="rw" />
      <register name="ISI_WPSR" description="Write Protection Status Register" address="0xF00340E8" access="r" />
    </registergroup>
    <registergroup name="LCDC" description= "24-bit TFT LCD Controller" >
      <register name="LCDC_LCDCFG0" description="LCD Controller Configuration Register 0" address="0xF0030000" access="rw" />
      <register name="LCDC_LCDCFG1" description="LCD Controller Configuration Register 1" address="0xF0030004" access="rw" />
      <register name="LCDC_LCDCFG2" description="LCD Controller Configuration Register 2" address="0xF0030008" access="rw" />
      <register name="LCDC_LCDCFG3" description="LCD Controller Configuration Register 3" address="0xF003000C" access="rw" />
      <register name="LCDC_LCDCFG4" description="LCD Controller Configuration Register 4" address="0xF0030010" access="rw" />
      <register name="LCDC_LCDCFG5" description="LCD Controller Configuration Register 5" address="0xF0030014" access="rw" />
      <register name="LCDC_LCDCFG6" description="LCD Controller Configuration Register 6" address="0xF0030018" access="rw" />
      <register name="LCDC_LCDEN" description="LCD Controller Enable Register" address="0xF0030020" access="w" />
      <register name="LCDC_LCDDIS" description="LCD Controller Disable Register" address="0xF0030024" access="w" />
      <register name="LCDC_LCDSR" description="LCD Controller Status Register" address="0xF0030028" access="r" />
      <register name="LCDC_LCDIER" description="LCD Controller Interrupt Enable Register" address="0xF003002C" access="w" />
      <register name="LCDC_LCDIDR" description="LCD Controller Interrupt Disable Register" address="0xF0030030" access="w" />
      <register name="LCDC_LCDIMR" description="LCD Controller Interrupt Mask Register" address="0xF0030034" access="r" />
      <register name="LCDC_LCDISR" description="LCD Controller Interrupt Status Register" address="0xF0030038" access="r" />
      <register name="LCDC_BASECHER" description="Base Layer Channel Enable Register" address="0xF0030040" access="w" />
      <register name="LCDC_BASECHDR" description="Base Layer Channel Disable Register" address="0xF0030044" access="w" />
      <register name="LCDC_BASECHSR" description="Base Layer Channel Status Register" address="0xF0030048" access="r" />
      <register name="LCDC_BASEIER" description="Base Layer Interrupt Enable Register" address="0xF003004C" access="w" />
      <register name="LCDC_BASEIDR" description="Base Layer Interrupt Disabled Register" address="0xF0030050" access="w" />
      <register name="LCDC_BASEIMR" description="Base Layer Interrupt Mask Register" address="0xF0030054" access="r" />
      <register name="LCDC_BASEISR" description="Base Layer Interrupt status Register" address="0xF0030058" access="r" />
      <register name="LCDC_BASEHEAD" description="Base DMA Head Register" address="0xF003005C" access="rw" />
      <register name="LCDC_BASEADDR" description="Base DMA Address Register" address="0xF0030060" access="rw" />
      <register name="LCDC_BASECTRL" description="Base DMA Control Register" address="0xF0030064" access="rw" />
      <register name="LCDC_BASENEXT" description="Base DMA Next Register" address="0xF0030068" access="rw" />
      <register name="LCDC_BASECFG0" description="Base Configuration register 0" address="0xF003006C" access="rw" />
      <register name="LCDC_BASECFG1" description="Base Configuration register 1" address="0xF0030070" access="rw" />
      <register name="LCDC_BASECFG2" description="Base Configuration register 2" address="0xF0030074" access="rw" />
      <register name="LCDC_BASECFG3" description="Base Configuration register 3" address="0xF0030078" access="rw" />
      <register name="LCDC_BASECFG4" description="Base Configuration register 4" address="0xF003007C" access="rw" />
      <register name="LCDC_BASECFG5" description="Base Configuration register 5" address="0xF0030080" access="rw" />
      <register name="LCDC_BASECFG6" description="Base Configuration register 6" address="0xF0030084" access="rw" />
      <register name="LCDC_OVR1CHER" description="Overlay 1 Channel Enable Register" address="0xF0030140" access="w" />
      <register name="LCDC_OVR1CHDR" description="Overlay 1 Channel Disable Register" address="0xF0030144" access="w" />
      <register name="LCDC_OVR1CHSR" description="Overlay 1 Channel Status Register" address="0xF0030148" access="r" />
      <register name="LCDC_OVR1IER" description="Overlay 1 Interrupt Enable Register" address="0xF003014C" access="w" />
      <register name="LCDC_OVR1IDR" description="Overlay 1 Interrupt Disable Register" address="0xF0030150" access="w" />
      <register name="LCDC_OVR1IMR" description="Overlay 1 Interrupt Mask Register" address="0xF0030154" access="r" />
      <register name="LCDC_OVR1ISR" description="Overlay 1 Interrupt Status Register" address="0xF0030158" access="r" />
      <register name="LCDC_OVR1HEAD" description="Overlay 1 DMA Head Register" address="0xF003015C" access="rw" />
      <register name="LCDC_OVR1ADDR" description="Overlay 1 DMA Address Register" address="0xF0030160" access="rw" />
      <register name="LCDC_OVR1CTRL" description="Overlay1 DMA Control Register" address="0xF0030164" access="rw" />
      <register name="LCDC_OVR1NEXT" description="Overlay1 DMA Next Register" address="0xF0030168" access="rw" />
      <register name="LCDC_OVR1CFG0" description="Overlay 1 Configuration 0 Register" address="0xF003016C" access="rw" />
      <register name="LCDC_OVR1CFG1" description="Overlay 1 Configuration 1 Register" address="0xF0030170" access="rw" />
      <register name="LCDC_OVR1CFG2" description="Overlay 1 Configuration 2 Register" address="0xF0030174" access="rw" />
      <register name="LCDC_OVR1CFG3" description="Overlay 1 Configuration 3 Register" address="0xF0030178" access="rw" />
      <register name="LCDC_OVR1CFG4" description="Overlay 1 Configuration 4 Register" address="0xF003017C" access="rw" />
      <register name="LCDC_OVR1CFG5" description="Overlay 1 Configuration 5 Register" address="0xF0030180" access="rw" />
      <register name="LCDC_OVR1CFG6" description="Overlay 1 Configuration 6 Register" address="0xF0030184" access="rw" />
      <register name="LCDC_OVR1CFG7" description="Overlay 1 Configuration 7 Register" address="0xF0030188" access="rw" />
      <register name="LCDC_OVR1CFG8" description="Overlay 1 Configuration 8Register" address="0xF003018C" access="rw" />
      <register name="LCDC_OVR1CFG9" description="Overlay 1 Configuration 9 Register" address="0xF0030190" access="rw" />
      <register name="LCDC_OVR2CHER" description="Overlay 2 Channel Enable Register" address="0xF0030240" access="w" />
      <register name="LCDC_OVR2CHDR" description="Overlay 2 Channel Disable Register" address="0xF0030244" access="w" />
      <register name="LCDC_OVR2CHSR" description="Overlay 2 Channel Status Register" address="0xF0030248" access="r" />
      <register name="LCDC_OVR2IER" description="Overlay 2 Interrupt Enable Register" address="0xF003024C" access="w" />
      <register name="LCDC_OVR2IDR" description="Overlay 2 Interrupt Disable Register" address="0xF0030250" access="w" />
      <register name="LCDC_OVR2IMR" description="Overlay 2 Interrupt Mask Register" address="0xF0030254" access="r" />
      <register name="LCDC_OVR2ISR" description="Overlay 2 Interrupt status Register" address="0xF0030258" access="r" />
      <register name="LCDC_OVR2HEAD" description="Overlay 2 DMA Head Register" address="0xF003025C" access="rw" />
      <register name="LCDC_OVR2ADDR" description="Overlay 2 DMA Address Register" address="0xF0030260" access="rw" />
      <register name="LCDC_OVR2CTRL" description="Overlay 2 DMA Control Register" address="0xF0030264" access="rw" />
      <register name="LCDC_OVR2NEXT" description="Overlay 2 DMA Next Register" address="0xF0030268" access="rw" />
      <register name="LCDC_OVR2CFG0" description="Overlay 2 Configuration 0 Register" address="0xF003026C" access="rw" />
      <register name="LCDC_OVR2CFG1" description="Overlay 2 Configuration 1 Register" address="0xF0030270" access="rw" />
      <register name="LCDC_OVR2CFG2" description="Overlay 2 Configuration 2 Register" address="0xF0030274" access="rw" />
      <register name="LCDC_OVR2CFG3" description="Overlay 2 Configuration 3 Register" address="0xF0030278" access="rw" />
      <register name="LCDC_OVR2CFG4" description="Overlay 2 Configuration 4 Register" address="0xF003027C" access="rw" />
      <register name="LCDC_OVR2CFG5" description="Overlay 2 Configuration 5 Register" address="0xF0030280" access="rw" />
      <register name="LCDC_OVR2CFG6" description="Overlay 2 Configuration 6 Register" address="0xF0030284" access="rw" />
      <register name="LCDC_OVR2CFG7" description="Overlay 2 Configuration 7 Register" address="0xF0030288" access="rw" />
      <register name="LCDC_OVR2CFG8" description="Overlay 2 Configuration 8 Register" address="0xF003028C" access="rw" />
      <register name="LCDC_OVR2CFG9" description="Overlay 2 Configuration 9 Register" address="0xF0030290" access="rw" />
      <register name="LCDC_HEOCHER" description="High-End Overlay Channel Enable Register" address="0xF0030340" access="w" />
      <register name="LCDC_HEOCHDR" description="High-End Overlay Channel Disable Register" address="0xF0030344" access="w" />
      <register name="LCDC_HEOCHSR" description="High-End Overlay Channel Status Register" address="0xF0030348" access="r" />
      <register name="LCDC_HEOIER" description="High-End Overlay Interrupt Enable Register" address="0xF003034C" access="w" />
      <register name="LCDC_HEOIDR" description="High-End Overlay Interrupt Disable Register" address="0xF0030350" access="w" />
      <register name="LCDC_HEOIMR" description="High-End Overlay Interrupt Mask Register" address="0xF0030354" access="r" />
      <register name="LCDC_HEOISR" description="High-End Overlay Interrupt Status Register" address="0xF0030358" access="r" />
      <register name="LCDC_HEOHEAD" description="High-End Overlay DMA Head Register" address="0xF003035C" access="rw" />
      <register name="LCDC_HEOADDR" description="High-End Overlay DMA Address Register" address="0xF0030360" access="rw" />
      <register name="LCDC_HEOCTRL" description="High-End Overlay DMA Control Register" address="0xF0030364" access="rw" />
      <register name="LCDC_HEONEXT" description="High-End Overlay DMA Next Register" address="0xF0030368" access="rw" />
      <register name="LCDC_HEOUHEAD" description="High-End Overlay U DMA Head Register" address="0xF003036C" access="rw" />
      <register name="LCDC_HEOUADDR" description="High-End Overlay U DMA Address Register" address="0xF0030370" access="rw" />
      <register name="LCDC_HEOUCTRL" description="High-End Overlay U DMA control Register" address="0xF0030374" access="rw" />
      <register name="LCDC_HEOUNEXT" description="High-End Overlay U DMA Next Register" address="0xF0030378" access="rw" />
      <register name="LCDC_HEOVHEAD" description="High-End Overlay V DMA Head Register" address="0xF003037C" access="rw" />
      <register name="LCDC_HEOVADDR" description="High-End Overlay V DMA Address Register" address="0xF0030380" access="rw" />
      <register name="LCDC_HEOVCTRL" description="High-End Overlay V DMA control Register" address="0xF0030384" access="rw" />
      <register name="LCDC_HEOVNEXT" description="High-End Overlay VDMA Next Register" address="0xF0030388" access="rw" />
      <register name="LCDC_HEOCFG0" description="High-End Overlay Configuration Register 0" address="0xF003038C" access="rw" />
      <register name="LCDC_HEOCFG1" description="High-End Overlay Configuration Register 1" address="0xF0030390" access="rw" />
      <register name="LCDC_HEOCFG2" description="High-End Overlay Configuration Register 2" address="0xF0030394" access="rw" />
      <register name="LCDC_HEOCFG3" description="High-End Overlay Configuration Register 3" address="0xF0030398" access="rw" />
      <register name="LCDC_HEOCFG4" description="High-End Overlay Configuration Register 4" address="0xF003039C" access="rw" />
      <register name="LCDC_HEOCFG5" description="High-End Overlay Configuration Register 5" address="0xF00303A0" access="rw" />
      <register name="LCDC_HEOCFG6" description="High-End Overlay Configuration Register 6" address="0xF00303A4" access="rw" />
      <register name="LCDC_HEOCFG7" description="High-End Overlay Configuration Register 7" address="0xF00303A8" access="rw" />
      <register name="LCDC_HEOCFG8" description="High-End Overlay Configuration Register 8" address="0xF00303AC" access="rw" />
      <register name="LCDC_HEOCFG9" description="High-End Overlay Configuration Register 9" address="0xF00303B0" access="rw" />
      <register name="LCDC_HEOCFG10" description="High-End Overlay Configuration Register 10" address="0xF00303B4" access="rw" />
      <register name="LCDC_HEOCFG11" description="High-End Overlay Configuration Register 11" address="0xF00303B8" access="rw" />
      <register name="LCDC_HEOCFG12" description="High-End Overlay Configuration Register 12" address="0xF00303BC" access="rw" />
      <register name="LCDC_HEOCFG13" description="High-End Overlay Configuration Register 13" address="0xF00303C0" access="rw" />
      <register name="LCDC_HEOCFG14" description="High-End Overlay Configuration Register 14" address="0xF00303C4" access="rw" />
      <register name="LCDC_HEOCFG15" description="High-End Overlay Configuration Register 15" address="0xF00303C8" access="rw" />
      <register name="LCDC_HEOCFG16" description="High-End Overlay Configuration Register 16" address="0xF00303CC" access="rw" />
      <register name="LCDC_HEOCFG17" description="High-End Overlay Configuration Register 17" address="0xF00303D0" access="rw" />
      <register name="LCDC_HEOCFG18" description="High-End Overlay Configuration Register 18" address="0xF00303D4" access="rw" />
      <register name="LCDC_HEOCFG19" description="High-End Overlay Configuration Register 19" address="0xF00303D8" access="rw" />
      <register name="LCDC_HEOCFG20" description="High-End Overlay Configuration Register 20" address="0xF00303DC" access="rw" />
      <register name="LCDC_HEOCFG21" description="High-End Overlay Configuration Register 21" address="0xF00303E0" access="rw" />
      <register name="LCDC_HEOCFG22" description="High-End Overlay Configuration Register 22" address="0xF00303E4" access="rw" />
      <register name="LCDC_HEOCFG23" description="High-End Overlay Configuration Register 23" address="0xF00303E8" access="rw" />
      <register name="LCDC_HEOCFG24" description="High-End Overlay Configuration Register 24" address="0xF00303EC" access="rw" />
      <register name="LCDC_HEOCFG25" description="High-End Overlay Configuration Register 25" address="0xF00303F0" access="rw" />
      <register name="LCDC_HEOCFG26" description="High-End Overlay Configuration Register 26" address="0xF00303F4" access="rw" />
      <register name="LCDC_HEOCFG27" description="High-End Overlay Configuration Register 27" address="0xF00303F8" access="rw" />
      <register name="LCDC_HEOCFG28" description="High-End Overlay Configuration Register 28" address="0xF00303FC" access="rw" />
      <register name="LCDC_HEOCFG29" description="High-End Overlay Configuration Register 29" address="0xF0030400" access="rw" />
      <register name="LCDC_HEOCFG30" description="High-End Overlay Configuration Register 30" address="0xF0030404" access="rw" />
      <register name="LCDC_HEOCFG31" description="High-End Overlay Configuration Register 31" address="0xF0030408" access="rw" />
      <register name="LCDC_HEOCFG32" description="High-End Overlay Configuration Register 32" address="0xF003040C" access="rw" />
      <register name="LCDC_HEOCFG33" description="High-End Overlay Configuration Register 33" address="0xF0030410" access="rw" />
      <register name="LCDC_HEOCFG34" description="High-End Overlay Configuration Register 34" address="0xF0030414" access="rw" />
      <register name="LCDC_HEOCFG35" description="High-End Overlay Configuration Register 35" address="0xF0030418" access="rw" />
      <register name="LCDC_HEOCFG36" description="High-End Overlay Configuration Register 36" address="0xF003041C" access="rw" />
      <register name="LCDC_HEOCFG37" description="High-End Overlay Configuration Register 37" address="0xF0030420" access="rw" />
      <register name="LCDC_HEOCFG38" description="High-End Overlay Configuration Register 38" address="0xF0030424" access="rw" />
      <register name="LCDC_HEOCFG39" description="High-End Overlay Configuration Register 39" address="0xF0030428" access="rw" />
      <register name="LCDC_HEOCFG40" description="High-End Overlay Configuration Register 40" address="0xF003042C" access="rw" />
      <register name="LCDC_HEOCFG41" description="High-End Overlay Configuration Register 41" address="0xF0030430" access="rw" />
      <register name="LCDC_HCRCHER" description="Hardware Cursor Channel Enable Register" address="0xF0030440" access="w" />
      <register name="LCDC_HCRCHDR" description="Hardware Cursor Channel disable Register" address="0xF0030444" access="w" />
      <register name="LCDC_HCRCHSR" description="Hardware Cursor Channel Status Register" address="0xF0030448" access="r" />
      <register name="LCDC_HCRIER" description="Hardware Cursor Interrupt Enable Register" address="0xF003044C" access="w" />
      <register name="LCDC_HCRIDR" description="Hardware Cursor Interrupt Disable Register" address="0xF0030450" access="w" />
      <register name="LCDC_HCRIMR" description="Hardware Cursor Interrupt Mask Register" address="0xF0030454" access="r" />
      <register name="LCDC_HCRISR" description="Hardware Cursor Interrupt Status Register" address="0xF0030458" access="r" />
      <register name="LCDC_HCRHEAD" description="Hardware Cursor DMA Head Register" address="0xF003045C" access="rw" />
      <register name="LCDC_HCRADDR" description="Hardware cursor DMA Address Register" address="0xF0030460" access="rw" />
      <register name="LCDC_HCRCTRL" description="Hardware Cursor DMA Control Register" address="0xF0030464" access="rw" />
      <register name="LCDC_HCRNEXT" description="Hardware Cursor DMA NExt Register" address="0xF0030468" access="rw" />
      <register name="LCDC_HCRCFG0" description="Hardware Cursor Configuration 0 Register" address="0xF003046C" access="rw" />
      <register name="LCDC_HCRCFG1" description="Hardware Cursor Configuration 1 Register" address="0xF0030470" access="rw" />
      <register name="LCDC_HCRCFG2" description="Hardware Cursor Configuration 2 Register" address="0xF0030474" access="rw" />
      <register name="LCDC_HCRCFG3" description="Hardware Cursor Configuration 3 Register" address="0xF0030478" access="rw" />
      <register name="LCDC_HCRCFG4" description="Hardware Cursor Configuration 4 Register" address="0xF003047C" access="rw" />
      <register name="LCDC_HCRCFG6" description="Hardware Cursor Configuration 6 Register" address="0xF0030484" access="rw" />
      <register name="LCDC_HCRCFG7" description="Hardware Cursor Configuration 7 Register" address="0xF0030488" access="rw" />
      <register name="LCDC_HCRCFG8" description="Hardware Cursor Configuration 8 Register" address="0xF003048C" access="rw" />
      <register name="LCDC_HCRCFG9" description="Hardware Cursor Configuration 9 Register" address="0xF0030490" access="rw" />
      <register name="LCDC_PPCHER" description="Post Processing Channel Enable Register" address="0xF0030540" access="w" />
      <register name="LCDC_PPCHDR" description="Post Processing Channel Disable Register" address="0xF0030544" access="w" />
      <register name="LCDC_PPCHSR" description="Post Processing Channel Status Register" address="0xF0030548" access="r" />
      <register name="LCDC_PPIER" description="Post Processing Interrupt Enable Register" address="0xF003054C" access="w" />
      <register name="LCDC_PPIDR" description="Post Processing Interrupt Disable Register" address="0xF0030550" access="w" />
      <register name="LCDC_PPIMR" description="Post Processing Interrupt Mask Register" address="0xF0030554" access="r" />
      <register name="LCDC_PPISR" description="Post Processing Interrupt Status Register" address="0xF0030558" access="r" />
      <register name="LCDC_PPHEAD" description="Post Processing Head Register" address="0xF003055C" access="rw" />
      <register name="LCDC_PPADDR" description="Post Processing Address Register" address="0xF0030560" access="rw" />
      <register name="LCDC_PPCTRL" description="Post Processing Control Register" address="0xF0030564" access="rw" />
      <register name="LCDC_PPNEXT" description="Post Processing Next Register" address="0xF0030568" access="rw" />
      <register name="LCDC_PPCFG0" description="Post Processing Configuration Register 0" address="0xF003056C" access="rw" />
      <register name="LCDC_PPCFG1" description="Post Processing Configuration Register 1" address="0xF0030570" access="rw" />
      <register name="LCDC_PPCFG2" description="Post Processing Configuration Register 2" address="0xF0030574" access="rw" />
      <register name="LCDC_PPCFG3" description="Post Processing Configuration Register 3" address="0xF0030578" access="rw" />
      <register name="LCDC_PPCFG4" description="Post Processing Configuration Register 4" address="0xF003057C" access="rw" />
      <register name="LCDC_PPCFG5" description="Post Processing Configuration Register 5" address="0xF0030580" access="rw" />
      <register name="LCDC_BASECLUT" description="Base CLUT Register" address="0xF0030600" access="rw" />
      <register name="LCDC_OVR1CLUT" description="Overlay 1 CLUT Register" address="0xF0030A00" access="rw" />
      <register name="LCDC_OVR2CLUT" description="Overlay 2 CLUT Register" address="0xF0030E00" access="rw" />
      <register name="LCDC_HEOCLUT" description="High End Overlay CLUT Register" address="0xF0031200" access="rw" />
      <register name="LCDC_HCRCLUT" description="Hardware Cursor CLUT Register" address="0xF0031600" access="rw" />
    </registergroup>
		<registergroup name="MATRIX" description="Bus Matrix">
			<register name="MATRIX_MCFG" description="Master Configuration Register" address="0xFFFFEC00" access="rw" />
      <register name="MATRIX_SCFG" description="Slave Configuration Register" address="0xFFFFEC40" access="rw" />
			<register name="MATRIX_PRAS0" description="Priority Register A for Slave 0" address="0xFFFFEC80" access="rw" />
			<register name="MATRIX_PRBS0" description="Priority Register B for Slave 0" address="0xFFFFEC84" access="rw" />
			<register name="MATRIX_PRAS1" description="Priority Register A for Slave 1" address="0xFFFFEC88" access="rw" />
			<register name="MATRIX_PRBS1" description="Priority Register B for Slave 1" address="0xFFFFEC8C" access="rw" />
			<register name="MATRIX_PRAS2" description="Priority Register A for Slave 2" address="0xFFFFEC90" access="rw" />
			<register name="MATRIX_PRBS2" description="Priority Register B for Slave 2" address="0xFFFFEC94" access="rw" />
			<register name="MATRIX_PRAS3" description="Priority Register A for Slave 3" address="0xFFFFEC98" access="rw" />
			<register name="MATRIX_PRBS3" description="Priority Register B for Slave 3" address="0xFFFFEC9C" access="rw" />
			<register name="MATRIX_PRAS4" description="Priority Register A for Slave 4" address="0xFFFFECA0" access="rw" />
			<register name="MATRIX_PRBS4" description="Priority Register B for Slave 4" address="0xFFFFECA4" access="rw" />
			<register name="MATRIX_PRAS5" description="Priority Register A for Slave 5" address="0xFFFFECA8" access="rw" />
			<register name="MATRIX_PRBS5" description="Priority Register B for Slave 5" address="0xFFFFECAC" access="rw" />
			<register name="MATRIX_PRAS6" description="Priority Register A for Slave 6" address="0xFFFFECB0" access="rw" />
			<register name="MATRIX_PRBS6" description="Priority Register B for Slave 6" address="0xFFFFECB4" access="rw" />
			<register name="MATRIX_PRAS7" description="Priority Register A for Slave 7" address="0xFFFFECB8" access="rw" />
			<register name="MATRIX_PRBS7" description="Priority Register B for Slave 7" address="0xFFFFECBC" access="rw" />
			<register name="MATRIX_PRAS8" description="Priority Register A for Slave 8" address="0xFFFFECC0" access="rw" />
			<register name="MATRIX_PRBS8" description="Priority Register B for Slave 8" address="0xFFFFECC4" access="rw" />
			<register name="MATRIX_PRAS9" description="Priority Register A for Slave 9" address="0xFFFFECC8" access="rw" />
			<register name="MATRIX_PRBS9" description="Priority Register B for Slave 9" address="0xFFFFECCC" access="rw" />
			<register name="MATRIX_PRAS10" description="Priority Register A for Slave 10" address="0xFFFFECD0" access="rw" />
			<register name="MATRIX_PRBS10" description="Priority Register B for Slave 10" address="0xFFFFECD4" access="rw" />
			<register name="MATRIX_PRAS11" description="Priority Register A for Slave 11" address="0xFFFFECD8" access="rw" />
			<register name="MATRIX_PRBS11" description="Priority Register B for Slave 11" address="0xFFFFECDC" access="rw" />
			<register name="MATRIX_PRAS12" description="Priority Register A for Slave 12" address="0xFFFFECE0" access="rw" />
			<register name="MATRIX_PRBS12" description="Priority Register B for Slave 12" address="0xFFFFECE4" access="rw" />
			<register name="MATRIX_PRAS13" description="Priority Register A for Slave 13" address="0xFFFFECE8" access="rw" />
			<register name="MATRIX_PRBS13" description="Priority Register B for Slave 13" address="0xFFFFECEC" access="rw" />
			<register name="MATRIX_PRAS14" description="Priority Register A for Slave 14" address="0xFFFFECF0" access="rw" />
			<register name="MATRIX_PRBS14" description="Priority Register B for Slave 14" address="0xFFFFECF4" access="rw" />
			<register name="MATRIX_PRAS15" description="Priority Register A for Slave 15" address="0xFFFFECF8" access="rw" />
			<register name="MATRIX_PRBS15" description="Priority Register B for Slave 15" address="0xFFFFECFC" access="rw" />
			<register name="MATRIX_MRCR" description="Master Remap Control Register" address="0xFFFFED00" access="rw" />
			<register name="MATRIX_SFR" description="Special Function Register" address="0xFFFFED10" access="rw" />
			<register name="MATRIX_WPMR" description="Write Protect Mode Register" address="0xFFFFEDE4" access="rw" />
			<register name="MATRIX_WPSR" description="Write Protect Status Register" address="0xFFFFEDE8" access="r" />
		</registergroup>
    <registergroup name="MPDDRC" description= "Multi-port DDR-SDRAM Controller" >
      <register name="MPDDRC_MR" description="MPDDRC Mode Register" address="0xFFFFEA00" access="rw" />
      <register name="MPDDRC_RTR" description="MPDDRC Refresh Timer Register" address="0xFFFFEA04" access="rw" />
      <register name="MPDDRC_CR" description="MPDDRC Configuration Register" address="0xFFFFEA08" access="rw" />
      <register name="MPDDRC_TPR0" description="MPDDRC Timing Parameter 0 Register" address="0xFFFFEA0C" access="rw" />
      <register name="MPDDRC_TPR1" description="MPDDRC Timing Parameter 1 Register" address="0xFFFFEA10" access="rw" />
      <register name="MPDDRC_TPR2" description="MPDDRC Timing Parameter 2 Register" address="0xFFFFEA14" access="rw" />
      <register name="MPDDRC_LPR" description="MPDDRC Low-power Register" address="0xFFFFEA1C" access="rw" />
      <register name="MPDDRC_MD" description="MPDDRC Memory Device Register" address="0xFFFFEA20" access="rw" />
      <register name="MPDDRC_LPDDR2_LPR" description="MPDDRC LPDDR2 Low-power Register" address="0xFFFFEA28" access="rw" />
      <register name="MPDDRC_LPDDR2_CAL_MR4" description="MPDDRC LPDDR2 Calibration and MR4 Register" address="0xFFFFEA2C" access="rw" />
      <register name="MPDDRC_LPDDR2_TIM_CAL" description="MPDDRC LPDDR2 Timing Calibration Register" address="0xFFFFEA30" access="rw" />
      <register name="MPDDRC_IO_CALIBR" description="MPDDRC IO Calibration" address="0xFFFFEA34" access="rw" />
      <register name="MPDDRC_OCMS" description="MPDDRC OCMS Register" address="0xFFFFEA38" access="rw" />
      <register name="MPDDRC_OCMS_KEY1" description="MPDDRC OCMS KEY1 Register" address="0xFFFFEA3C" access="w" />
      <register name="MPDDRC_OCMS_KEY2" description="MPDDRC OCMS KEY2 Register" address="0xFFFFEA40" access="w" />
      <register name="MPDDRC_DLL_MOR" description="MPDDRC DLL Master Offset Register" address="0xFFFFEA74" access="rw" />
      <register name="MPDDRC_DLL_SOR" description="MPDDRC DLL Slave Offset Register" address="0xFFFFEA78" access="rw" />
      <register name="MPDDRC_DLL_MSR" description="MPDDRC DLL Master Status Register" address="0xFFFFEA7C" access="r" />
      <register name="MPDDRC_DLL_S0SR" description="MPDDRC DLL Slave 0 Status Register" address="0xFFFFEA80" access="r" />
      <register name="MPDDRC_DLL_S1SR" description="MPDDRC DLL Slave 1 Status Register" address="0xFFFFEA84" access="r" />
      <register name="MPDDRC_DLL_S2SR" description="MPDDRC DLL Slave 2 Status Register" address="0xFFFFEA88" access="r" />
      <register name="MPDDRC_DLL_S3SR" description="MPDDRC DLL Slave 3 Status Register" address="0xFFFFEA8C" access="r" />
      <register name="MPDDRC_WPCR" description="MPDDRC Write Protect Control Register" address="0xFFFFEAE4" access="rw" />
      <register name="MPDDRC_WPSR" description="MPDDRC Write Protect Status Register" address="0xFFFFEAE8" access="r" />
    </registergroup>
    <registergroup name="PIOA" description= "Parallel Input/Output A" >
      <register name="PIOA_PER" description="PIO Enable Register" address="0xFFFFF200" access="w" />
      <register name="PIOA_PDR" description="PIO Disable Register" address="0xFFFFF204" access="w" />
      <register name="PIOA_PSR" description="PIO Status Register" address="0xFFFFF208" access="r" />
      <register name="PIOA_OER" description="Output Enable Register" address="0xFFFFF210" access="w" />
      <register name="PIOA_ODR" description="Output Disable Register" address="0xFFFFF214" access="w" />
      <register name="PIOA_OSR" description="Output Status Register" address="0xFFFFF218" access="r" />
      <register name="PIOA_IFER" description="Glitch Input Filter Enable Register" address="0xFFFFF220" access="w" />
      <register name="PIOA_IFDR" description="Glitch Input Filter Disable Register" address="0xFFFFF224" access="w" />
      <register name="PIOA_IFSR" description="Glitch Input Filter Status Register" address="0xFFFFF228" access="r" />
      <register name="PIOA_SODR" description="Set Output Data Register" address="0xFFFFF230" access="w" />
      <register name="PIOA_CODR" description="Clear Output Data Register" address="0xFFFFF234" access="w" />
      <register name="PIOA_ODSR" description="Output Data Status Register" address="0xFFFFF238" access="rw" />
      <register name="PIOA_PDSR" description="Pin Data Status Register" address="0xFFFFF23C" access="r" />
      <register name="PIOA_IER" description="Interrupt Enable Register" address="0xFFFFF240" access="w" />
      <register name="PIOA_IDR" description="Interrupt Disable Register" address="0xFFFFF244" access="w" />
      <register name="PIOA_IMR" description="Interrupt Mask Register" address="0xFFFFF248" access="r" />
      <register name="PIOA_ISR" description="Interrupt Status Register" address="0xFFFFF24C" access="r" />
      <register name="PIOA_MDER" description="Multi-driver Enable Register" address="0xFFFFF250" access="w" />
      <register name="PIOA_MDDR" description="Multi-driver Disable Register" address="0xFFFFF254" access="w" />
      <register name="PIOA_MDSR" description="Multi-driver Status Register" address="0xFFFFF258" access="r" />
      <register name="PIOA_PUDR" description="Pull-up Disable Register" address="0xFFFFF260" access="w" />
      <register name="PIOA_PUER" description="Pull-up Enable Register" address="0xFFFFF264" access="w" />
      <register name="PIOA_PUSR" description="Pad Pull-up Status Register" address="0xFFFFF268" access="r" />
      <register name="PIOA_ABCDSR" description="Peripheral Select Register" address="0xFFFFF270" access="rw" />
      <register name="PIOA_IFSCDR" description="Input Filter Slow Clock Disable Register" address="0xFFFFF280" access="w" />
      <register name="PIOA_IFSCER" description="Input Filter Slow Clock Enable Register" address="0xFFFFF284" access="w" />
      <register name="PIOA_IFSCSR" description="Input Filter Slow Clock Status Register" address="0xFFFFF288" access="r" />
      <register name="PIOA_SCDR" description="Slow Clock Divider Debouncing Register" address="0xFFFFF28C" access="rw" />
      <register name="PIOA_PPDDR" description="Pad Pull-down Disable Register" address="0xFFFFF290" access="w" />
      <register name="PIOA_PPDER" description="Pad Pull-down Enable Register" address="0xFFFFF294" access="w" />
      <register name="PIOA_PPDSR" description="Pad Pull-down Status Register" address="0xFFFFF298" access="r" />
      <register name="PIOA_OWER" description="Output Write Enable" address="0xFFFFF2A0" access="w" />
      <register name="PIOA_OWDR" description="Output Write Disable" address="0xFFFFF2A4" access="w" />
      <register name="PIOA_OWSR" description="Output Write Status Register" address="0xFFFFF2A8" access="r" />
      <register name="PIOA_AIMER" description="Additional Interrupt Modes Enable Register" address="0xFFFFF2B0" access="w" />
      <register name="PIOA_AIMDR" description="Additional Interrupt Modes Disables Register" address="0xFFFFF2B4" access="w" />
      <register name="PIOA_AIMMR" description="Additional Interrupt Modes Mask Register" address="0xFFFFF2B8" access="r" />
      <register name="PIOA_ESR" description="Edge Select Register" address="0xFFFFF2C0" access="w" />
      <register name="PIOA_LSR" description="Level Select Register" address="0xFFFFF2C4" access="w" />
      <register name="PIOA_ELSR" description="Edge/Level Status Register" address="0xFFFFF2C8" access="r" />
      <register name="PIOA_FELLSR" description="Falling Edge/Low Level Select Register" address="0xFFFFF2D0" access="w" />
      <register name="PIOA_REHLSR" description="Rising Edge/ High Level Select Register" address="0xFFFFF2D4" access="w" />
      <register name="PIOA_FRLHSR" description="Fall/Rise - Low/High Status Register" address="0xFFFFF2D8" access="r" />
      <register name="PIOA_LOCKSR" description="Lock Status" address="0xFFFFF2E0" access="r" />
      <register name="PIOA_WPMR" description="Write Protect Mode Register" address="0xFFFFF2E4" access="rw" />
      <register name="PIOA_WPSR" description="Write Protect Status Register" address="0xFFFFF2E8" access="r" />
      <register name="PIOA_SCHMITT" description="Schmitt Trigger Register" address="0xFFFFF300" access="rw" />
      <register name="PIOA_DRIVER1" description="I/O Drive Register 1" address="0xFFFFF318" access="rw" />
      <register name="PIOA_DRIVER2" description="I/O Drive Register 2" address="0xFFFFF31C" access="rw" />
    </registergroup>
    <registergroup name="PIOB" description= "Parallel Input/Output B" >
      <register name="PIOB_PER" description="PIO Enable Register" address="0xFFFFF400" access="w" />
      <register name="PIOB_PDR" description="PIO Disable Register" address="0xFFFFF404" access="w" />
      <register name="PIOB_PSR" description="PIO Status Register" address="0xFFFFF408" access="r" />
      <register name="PIOB_OER" description="Output Enable Register" address="0xFFFFF410" access="w" />
      <register name="PIOB_ODR" description="Output Disable Register" address="0xFFFFF414" access="w" />
      <register name="PIOB_OSR" description="Output Status Register" address="0xFFFFF418" access="r" />
      <register name="PIOB_IFER" description="Glitch Input Filter Enable Register" address="0xFFFFF420" access="w" />
      <register name="PIOB_IFDR" description="Glitch Input Filter Disable Register" address="0xFFFFF424" access="w" />
      <register name="PIOB_IFSR" description="Glitch Input Filter Status Register" address="0xFFFFF428" access="r" />
      <register name="PIOB_SODR" description="Set Output Data Register" address="0xFFFFF430" access="w" />
      <register name="PIOB_CODR" description="Clear Output Data Register" address="0xFFFFF434" access="w" />
      <register name="PIOB_ODSR" description="Output Data Status Register" address="0xFFFFF438" access="rw" />
      <register name="PIOB_PDSR" description="Pin Data Status Register" address="0xFFFFF43C" access="r" />
      <register name="PIOB_IER" description="Interrupt Enable Register" address="0xFFFFF440" access="w" />
      <register name="PIOB_IDR" description="Interrupt Disable Register" address="0xFFFFF444" access="w" />
      <register name="PIOB_IMR" description="Interrupt Mask Register" address="0xFFFFF448" access="r" />
      <register name="PIOB_ISR" description="Interrupt Status Register" address="0xFFFFF44C" access="r" />
      <register name="PIOB_MDER" description="Multi-driver Enable Register" address="0xFFFFF450" access="w" />
      <register name="PIOB_MDDR" description="Multi-driver Disable Register" address="0xFFFFF454" access="w" />
      <register name="PIOB_MDSR" description="Multi-driver Status Register" address="0xFFFFF458" access="r" />
      <register name="PIOB_PUDR" description="Pull-up Disable Register" address="0xFFFFF460" access="w" />
      <register name="PIOB_PUER" description="Pull-up Enable Register" address="0xFFFFF464" access="w" />
      <register name="PIOB_PUSR" description="Pad Pull-up Status Register" address="0xFFFFF468" access="r" />
      <register name="PIOB_ABCDSR" description="Peripheral Select Register" address="0xFFFFF470" access="rw" />
      <register name="PIOB_IFSCDR" description="Input Filter Slow Clock Disable Register" address="0xFFFFF480" access="w" />
      <register name="PIOB_IFSCER" description="Input Filter Slow Clock Enable Register" address="0xFFFFF484" access="w" />
      <register name="PIOB_IFSCSR" description="Input Filter Slow Clock Status Register" address="0xFFFFF488" access="r" />
      <register name="PIOB_SCDR" description="Slow Clock Divider Debouncing Register" address="0xFFFFF48C" access="rw" />
      <register name="PIOB_PPDDR" description="Pad Pull-down Disable Register" address="0xFFFFF490" access="w" />
      <register name="PIOB_PPDER" description="Pad Pull-down Enable Register" address="0xFFFFF494" access="w" />
      <register name="PIOB_PPDSR" description="Pad Pull-down Status Register" address="0xFFFFF498" access="r" />
      <register name="PIOB_OWER" description="Output Write Enable" address="0xFFFFF4A0" access="w" />
      <register name="PIOB_OWDR" description="Output Write Disable" address="0xFFFFF4A4" access="w" />
      <register name="PIOB_OWSR" description="Output Write Status Register" address="0xFFFFF4A8" access="r" />
      <register name="PIOB_AIMER" description="Additional Interrupt Modes Enable Register" address="0xFFFFF4B0" access="w" />
      <register name="PIOB_AIMDR" description="Additional Interrupt Modes Disables Register" address="0xFFFFF4B4" access="w" />
      <register name="PIOB_AIMMR" description="Additional Interrupt Modes Mask Register" address="0xFFFFF4B8" access="r" />
      <register name="PIOB_ESR" description="Edge Select Register" address="0xFFFFF4C0" access="w" />
      <register name="PIOB_LSR" description="Level Select Register" address="0xFFFFF4C4" access="w" />
      <register name="PIOB_ELSR" description="Edge/Level Status Register" address="0xFFFFF4C8" access="r" />
      <register name="PIOB_FELLSR" description="Falling Edge/Low Level Select Register" address="0xFFFFF4D0" access="w" />
      <register name="PIOB_REHLSR" description="Rising Edge/ High Level Select Register" address="0xFFFFF4D4" access="w" />
      <register name="PIOB_FRLHSR" description="Fall/Rise - Low/High Status Register" address="0xFFFFF4D8" access="r" />
      <register name="PIOB_LOCKSR" description="Lock Status" address="0xFFFFF4E0" access="r" />
      <register name="PIOB_WPMR" description="Write Protect Mode Register" address="0xFFFFF4E4" access="rw" />
      <register name="PIOB_WPSR" description="Write Protect Status Register" address="0xFFFFF4E8" access="r" />
      <register name="PIOB_SCHMITT" description="Schmitt Trigger Register" address="0xFFFFF500" access="rw" />
      <register name="PIOB_DRIVER1" description="I/O Drive Register 1" address="0xFFFFF518" access="rw" />
      <register name="PIOB_DRIVER2" description="I/O Drive Register 2" address="0xFFFFF51C" access="rw" />
    </registergroup>
    <registergroup name="PIOC" description= "Parallel Input/Output C" >
      <register name="PIOC_PER" description="PIO Enable Register" address="0xFFFFF600" access="w" />
      <register name="PIOC_PDR" description="PIO Disable Register" address="0xFFFFF604" access="w" />
      <register name="PIOC_PSR" description="PIO Status Register" address="0xFFFFF608" access="r" />
      <register name="PIOC_OER" description="Output Enable Register" address="0xFFFFF610" access="w" />
      <register name="PIOC_ODR" description="Output Disable Register" address="0xFFFFF614" access="w" />
      <register name="PIOC_OSR" description="Output Status Register" address="0xFFFFF618" access="r" />
      <register name="PIOC_IFER" description="Glitch Input Filter Enable Register" address="0xFFFFF620" access="w" />
      <register name="PIOC_IFDR" description="Glitch Input Filter Disable Register" address="0xFFFFF624" access="w" />
      <register name="PIOC_IFSR" description="Glitch Input Filter Status Register" address="0xFFFFF628" access="r" />
      <register name="PIOC_SODR" description="Set Output Data Register" address="0xFFFFF630" access="w" />
      <register name="PIOC_CODR" description="Clear Output Data Register" address="0xFFFFF634" access="w" />
      <register name="PIOC_ODSR" description="Output Data Status Register" address="0xFFFFF638" access="rw" />
      <register name="PIOC_PDSR" description="Pin Data Status Register" address="0xFFFFF63C" access="r" />
      <register name="PIOC_IER" description="Interrupt Enable Register" address="0xFFFFF640" access="w" />
      <register name="PIOC_IDR" description="Interrupt Disable Register" address="0xFFFFF644" access="w" />
      <register name="PIOC_IMR" description="Interrupt Mask Register" address="0xFFFFF648" access="r" />
      <register name="PIOC_ISR" description="Interrupt Status Register" address="0xFFFFF64C" access="r" />
      <register name="PIOC_MDER" description="Multi-driver Enable Register" address="0xFFFFF650" access="w" />
      <register name="PIOC_MDDR" description="Multi-driver Disable Register" address="0xFFFFF654" access="w" />
      <register name="PIOC_MDSR" description="Multi-driver Status Register" address="0xFFFFF658" access="r" />
      <register name="PIOC_PUDR" description="Pull-up Disable Register" address="0xFFFFF660" access="w" />
      <register name="PIOC_PUER" description="Pull-up Enable Register" address="0xFFFFF664" access="w" />
      <register name="PIOC_PUSR" description="Pad Pull-up Status Register" address="0xFFFFF668" access="r" />
      <register name="PIOC_ABCDSR" description="Peripheral Select Register" address="0xFFFFF670" access="rw" />
      <register name="PIOC_IFSCDR" description="Input Filter Slow Clock Disable Register" address="0xFFFFF680" access="w" />
      <register name="PIOC_IFSCER" description="Input Filter Slow Clock Enable Register" address="0xFFFFF684" access="w" />
      <register name="PIOC_IFSCSR" description="Input Filter Slow Clock Status Register" address="0xFFFFF688" access="r" />
      <register name="PIOC_SCDR" description="Slow Clock Divider Debouncing Register" address="0xFFFFF68C" access="rw" />
      <register name="PIOC_PPDDR" description="Pad Pull-down Disable Register" address="0xFFFFF690" access="w" />
      <register name="PIOC_PPDER" description="Pad Pull-down Enable Register" address="0xFFFFF694" access="w" />
      <register name="PIOC_PPDSR" description="Pad Pull-down Status Register" address="0xFFFFF698" access="r" />
      <register name="PIOC_OWER" description="Output Write Enable" address="0xFFFFF6A0" access="w" />
      <register name="PIOC_OWDR" description="Output Write Disable" address="0xFFFFF6A4" access="w" />
      <register name="PIOC_OWSR" description="Output Write Status Register" address="0xFFFFF6A8" access="r" />
      <register name="PIOC_AIMER" description="Additional Interrupt Modes Enable Register" address="0xFFFFF6B0" access="w" />
      <register name="PIOC_AIMDR" description="Additional Interrupt Modes Disables Register" address="0xFFFFF6B4" access="w" />
      <register name="PIOC_AIMMR" description="Additional Interrupt Modes Mask Register" address="0xFFFFF6B8" access="r" />
      <register name="PIOC_ESR" description="Edge Select Register" address="0xFFFFF6C0" access="w" />
      <register name="PIOC_LSR" description="Level Select Register" address="0xFFFFF6C4" access="w" />
      <register name="PIOC_ELSR" description="Edge/Level Status Register" address="0xFFFFF6C8" access="r" />
      <register name="PIOC_FELLSR" description="Falling Edge/Low Level Select Register" address="0xFFFFF6D0" access="w" />
      <register name="PIOC_REHLSR" description="Rising Edge/ High Level Select Register" address="0xFFFFF6D4" access="w" />
      <register name="PIOC_FRLHSR" description="Fall/Rise - Low/High Status Register" address="0xFFFFF6D8" access="r" />
      <register name="PIOC_LOCKSR" description="Lock Status" address="0xFFFFF6E0" access="r" />
      <register name="PIOC_WPMR" description="Write Protect Mode Register" address="0xFFFFF6E4" access="rw" />
      <register name="PIOC_WPSR" description="Write Protect Status Register" address="0xFFFFF6E8" access="r" />
      <register name="PIOC_SCHMITT" description="Schmitt Trigger Register" address="0xFFFFF700" access="rw" />
      <register name="PIOC_DRIVER1" description="I/O Drive Register 1" address="0xFFFFF718" access="rw" />
      <register name="PIOC_DRIVER2" description="I/O Drive Register 2" address="0xFFFFF71C" access="rw" />
    </registergroup>
    <registergroup name="PIOD" description= "Parallel Input/Output D" >
      <register name="PIOD_PER" description="PIO Enable Register" address="0xFFFFF800" access="w" />
      <register name="PIOD_PDR" description="PIO Disable Register" address="0xFFFFF804" access="w" />
      <register name="PIOD_PSR" description="PIO Status Register" address="0xFFFFF808" access="r" />
      <register name="PIOD_OER" description="Output Enable Register" address="0xFFFFF810" access="w" />
      <register name="PIOD_ODR" description="Output Disable Register" address="0xFFFFF814" access="w" />
      <register name="PIOD_OSR" description="Output Status Register" address="0xFFFFF818" access="r" />
      <register name="PIOD_IFER" description="Glitch Input Filter Enable Register" address="0xFFFFF820" access="w" />
      <register name="PIOD_IFDR" description="Glitch Input Filter Disable Register" address="0xFFFFF824" access="w" />
      <register name="PIOD_IFSR" description="Glitch Input Filter Status Register" address="0xFFFFF828" access="r" />
      <register name="PIOD_SODR" description="Set Output Data Register" address="0xFFFFF830" access="w" />
      <register name="PIOD_CODR" description="Clear Output Data Register" address="0xFFFFF834" access="w" />
      <register name="PIOD_ODSR" description="Output Data Status Register" address="0xFFFFF838" access="rw" />
      <register name="PIOD_PDSR" description="Pin Data Status Register" address="0xFFFFF83C" access="r" />
      <register name="PIOD_IER" description="Interrupt Enable Register" address="0xFFFFF840" access="w" />
      <register name="PIOD_IDR" description="Interrupt Disable Register" address="0xFFFFF844" access="w" />
      <register name="PIOD_IMR" description="Interrupt Mask Register" address="0xFFFFF848" access="r" />
      <register name="PIOD_ISR" description="Interrupt Status Register" address="0xFFFFF84C" access="r" />
      <register name="PIOD_MDER" description="Multi-driver Enable Register" address="0xFFFFF850" access="w" />
      <register name="PIOD_MDDR" description="Multi-driver Disable Register" address="0xFFFFF854" access="w" />
      <register name="PIOD_MDSR" description="Multi-driver Status Register" address="0xFFFFF858" access="r" />
      <register name="PIOD_PUDR" description="Pull-up Disable Register" address="0xFFFFF860" access="w" />
      <register name="PIOD_PUER" description="Pull-up Enable Register" address="0xFFFFF864" access="w" />
      <register name="PIOD_PUSR" description="Pad Pull-up Status Register" address="0xFFFFF868" access="r" />
      <register name="PIOD_ABCDSR" description="Peripheral Select Register" address="0xFFFFF870" access="rw" />
      <register name="PIOD_IFSCDR" description="Input Filter Slow Clock Disable Register" address="0xFFFFF880" access="w" />
      <register name="PIOD_IFSCER" description="Input Filter Slow Clock Enable Register" address="0xFFFFF884" access="w" />
      <register name="PIOD_IFSCSR" description="Input Filter Slow Clock Status Register" address="0xFFFFF888" access="r" />
      <register name="PIOD_SCDR" description="Slow Clock Divider Debouncing Register" address="0xFFFFF88C" access="rw" />
      <register name="PIOD_PPDDR" description="Pad Pull-down Disable Register" address="0xFFFFF890" access="w" />
      <register name="PIOD_PPDER" description="Pad Pull-down Enable Register" address="0xFFFFF894" access="w" />
      <register name="PIOD_PPDSR" description="Pad Pull-down Status Register" address="0xFFFFF898" access="r" />
      <register name="PIOD_OWER" description="Output Write Enable" address="0xFFFFF8A0" access="w" />
      <register name="PIOD_OWDR" description="Output Write Disable" address="0xFFFFF8A4" access="w" />
      <register name="PIOD_OWSR" description="Output Write Status Register" address="0xFFFFF8A8" access="r" />
      <register name="PIOD_AIMER" description="Additional Interrupt Modes Enable Register" address="0xFFFFF8B0" access="w" />
      <register name="PIOD_AIMDR" description="Additional Interrupt Modes Disables Register" address="0xFFFFF8B4" access="w" />
      <register name="PIOD_AIMMR" description="Additional Interrupt Modes Mask Register" address="0xFFFFF8B8" access="r" />
      <register name="PIOD_ESR" description="Edge Select Register" address="0xFFFFF8C0" access="w" />
      <register name="PIOD_LSR" description="Level Select Register" address="0xFFFFF8C4" access="w" />
      <register name="PIOD_ELSR" description="Edge/Level Status Register" address="0xFFFFF8C8" access="r" />
      <register name="PIOD_FELLSR" description="Falling Edge/Low Level Select Register" address="0xFFFFF8D0" access="w" />
      <register name="PIOD_REHLSR" description="Rising Edge/ High Level Select Register" address="0xFFFFF8D4" access="w" />
      <register name="PIOD_FRLHSR" description="Fall/Rise - Low/High Status Register" address="0xFFFFF8D8" access="r" />
      <register name="PIOD_LOCKSR" description="Lock Status" address="0xFFFFF8E0" access="r" />
      <register name="PIOD_WPMR" description="Write Protect Mode Register" address="0xFFFFF8E4" access="rw" />
      <register name="PIOD_WPSR" description="Write Protect Status Register" address="0xFFFFF8E8" access="r" />
      <register name="PIOD_SCHMITT" description="Schmitt Trigger Register" address="0xFFFFF900" access="rw" />
      <register name="PIOD_DRIVER1" description="I/O Drive Register 1" address="0xFFFFF918" access="rw" />
      <register name="PIOD_DRIVER2" description="I/O Drive Register 2" address="0xFFFFF91C" access="rw" />
    </registergroup>
    <registergroup name="PIOE" description= "Parallel Input/Output E" >
      <register name="PIOE_PER" description="PIO Enable Register" address="0xFFFFFA00" access="w" />
      <register name="PIOE_PDR" description="PIO Disable Register" address="0xFFFFFA04" access="w" />
      <register name="PIOE_PSR" description="PIO Status Register" address="0xFFFFFA08" access="r" />
      <register name="PIOE_OER" description="Output Enable Register" address="0xFFFFFA10" access="w" />
      <register name="PIOE_ODR" description="Output Disable Register" address="0xFFFFFA14" access="w" />
      <register name="PIOE_OSR" description="Output Status Register" address="0xFFFFFA18" access="r" />
      <register name="PIOE_IFER" description="Glitch Input Filter Enable Register" address="0xFFFFFA20" access="w" />
      <register name="PIOE_IFDR" description="Glitch Input Filter Disable Register" address="0xFFFFFA24" access="w" />
      <register name="PIOE_IFSR" description="Glitch Input Filter Status Register" address="0xFFFFFA28" access="r" />
      <register name="PIOE_SODR" description="Set Output Data Register" address="0xFFFFFA30" access="w" />
      <register name="PIOE_CODR" description="Clear Output Data Register" address="0xFFFFFA34" access="w" />
      <register name="PIOE_ODSR" description="Output Data Status Register" address="0xFFFFFA38" access="rw" />
      <register name="PIOE_PDSR" description="Pin Data Status Register" address="0xFFFFFA3C" access="r" />
      <register name="PIOE_IER" description="Interrupt Enable Register" address="0xFFFFFA40" access="w" />
      <register name="PIOE_IDR" description="Interrupt Disable Register" address="0xFFFFFA44" access="w" />
      <register name="PIOE_IMR" description="Interrupt Mask Register" address="0xFFFFFA48" access="r" />
      <register name="PIOE_ISR" description="Interrupt Status Register" address="0xFFFFFA4C" access="r" />
      <register name="PIOE_MDER" description="Multi-driver Enable Register" address="0xFFFFFA50" access="w" />
      <register name="PIOE_MDDR" description="Multi-driver Disable Register" address="0xFFFFFA54" access="w" />
      <register name="PIOE_MDSR" description="Multi-driver Status Register" address="0xFFFFFA58" access="r" />
      <register name="PIOE_PUDR" description="Pull-up Disable Register" address="0xFFFFFA60" access="w" />
      <register name="PIOE_PUER" description="Pull-up Enable Register" address="0xFFFFFA64" access="w" />
      <register name="PIOE_PUSR" description="Pad Pull-up Status Register" address="0xFFFFFA68" access="r" />
      <register name="PIOE_ABCDSR" description="Peripheral Select Register" address="0xFFFFFA70" access="rw" />
      <register name="PIOE_IFSCDR" description="Input Filter Slow Clock Disable Register" address="0xFFFFFA80" access="w" />
      <register name="PIOE_IFSCER" description="Input Filter Slow Clock Enable Register" address="0xFFFFFA84" access="w" />
      <register name="PIOE_IFSCSR" description="Input Filter Slow Clock Status Register" address="0xFFFFFA88" access="r" />
      <register name="PIOE_SCDR" description="Slow Clock Divider Debouncing Register" address="0xFFFFFA8C" access="rw" />
      <register name="PIOE_PPDDR" description="Pad Pull-down Disable Register" address="0xFFFFFA90" access="w" />
      <register name="PIOE_PPDER" description="Pad Pull-down Enable Register" address="0xFFFFFA94" access="w" />
      <register name="PIOE_PPDSR" description="Pad Pull-down Status Register" address="0xFFFFFA98" access="r" />
      <register name="PIOE_OWER" description="Output Write Enable" address="0xFFFFFAA0" access="w" />
      <register name="PIOE_OWDR" description="Output Write Disable" address="0xFFFFFAA4" access="w" />
      <register name="PIOE_OWSR" description="Output Write Status Register" address="0xFFFFFAA8" access="r" />
      <register name="PIOE_AIMER" description="Additional Interrupt Modes Enable Register" address="0xFFFFFAB0" access="w" />
      <register name="PIOE_AIMDR" description="Additional Interrupt Modes Disables Register" address="0xFFFFFAB4" access="w" />
      <register name="PIOE_AIMMR" description="Additional Interrupt Modes Mask Register" address="0xFFFFFAB8" access="r" />
      <register name="PIOE_ESR" description="Edge Select Register" address="0xFFFFFAC0" access="w" />
      <register name="PIOE_LSR" description="Level Select Register" address="0xFFFFFAC4" access="w" />
      <register name="PIOE_ELSR" description="Edge/Level Status Register" address="0xFFFFFAC8" access="r" />
      <register name="PIOE_FELLSR" description="Falling Edge/Low Level Select Register" address="0xFFFFFAD0" access="w" />
      <register name="PIOE_REHLSR" description="Rising Edge/ High Level Select Register" address="0xFFFFFAD4" access="w" />
      <register name="PIOE_FRLHSR" description="Fall/Rise - Low/High Status Register" address="0xFFFFFAD8" access="r" />
      <register name="PIOE_LOCKSR" description="Lock Status" address="0xFFFFFAE0" access="r" />
      <register name="PIOE_WPMR" description="Write Protect Mode Register" address="0xFFFFFAE4" access="rw" />
      <register name="PIOE_WPSR" description="Write Protect Status Register" address="0xFFFFFAE8" access="r" />
      <register name="PIOE_SCHMITT" description="Schmitt Trigger Register" address="0xFFFFFB00" access="rw" />
      <register name="PIOE_DRIVER1" description="I/O Drive Register 1" address="0xFFFFFB18" access="rw" />
      <register name="PIOE_DRIVER2" description="I/O Drive Register 2" address="0xFFFFFB1C" access="rw" />
    </registergroup>
    <registergroup name="PIT" description= "Periodic Interval Timer" >
      <register name="PIT_MR" description="Mode Register" address="0xFFFFFE30" access="rw" />
      <register name="PIT_SR" description="Status Register" address="0xFFFFFE34" access="r" />
      <register name="PIT_PIVR" description="Periodic Interval Value Register" address="0xFFFFFE38" access="r" />
      <register name="PIT_PIIR" description="Periodic Interval Image Register" address="0xFFFFFE3C" access="r" />
    </registergroup>
		<registergroup name="PMC" description="Power Management Controller and Clock Generator">
			<register name="PMC_SCER" description="PMC System Clock Enable Register" address="0xFFFFFC00" access="w" />
			<register name="PMC_SCDR" description="PMC System Clock Disabe Register" address="0xFFFFFC04" access="w" />
			<register name="PMC_SCSR" description="PMC System Clock Status Register" address="0xFFFFFC08" access="r" />
			<register name="PMC_PCER0" description="PMC Peripheral Clock Enable Register 0" address="0xFFFFFC10" access="w" />
			<register name="PMC_PCDR0" description="PMC Peripheral Clock Disable Register 0" address="0xFFFFFC14" access="w" />
			<register name="PMC_PCSR0" description="PMC Peripheral Clock Status Register 0" address="0xFFFFFC18" access="r" />
			<register name="CKGR_UCKR" description="PMC UTMI Clock Configuration Register" address="0xFFFFFC1C" access="rw" />
			<register name="CKGR_MOR" description="PMC Clock Generator Main Oscillator Register" address="0xFFFFFC20" access="rw" />
			<register name="CKGR_MCFR" description="PMC Clock Generator Main Clock Frequency Register" address="0xFFFFFC24" access="r" />
			<register name="CKGR_PLLAR" description="PMC Clock Generator PLLA Register" address="0xFFFFFC28" access="rw" />
			<register name="PMC_MCKR" description="PMC Master Clock Register" address="0xFFFFFC30" access="rw" />
			<register name="PMC_USB" description="PMC USB Clock Register" address="0xFFFFFC38" access="rw" />
			<register name="PMC_SMD" description="PMC Soft Modem Clock Register" address="0xFFFFFC3C" access="rw" />
			<register name="PMC_PCK" description="PMC Programmable Register" address="0xFFFFFC40" access="rw" />
			<register name="PMC_IER" description="PMC Interrupt Enable Register" address="0xFFFFFC60" access="w" />
			<register name="PMC_IDR" description="PMC Interrupt Disable Register" address="0xFFFFFC64" access="w" />
			<register name="PMC_ISR" description="PMC Interrupt Status Register" address="0xFFFFFC68" access="r" />
			<register name="PMC_IMR" description="PMC Interrupt Mask Register" address="0xFFFFFC6C" access="r" />
			<register name="PMC_FOCR" description="PMC Fault Output Clear Register" address="0xFFFFFC78" access="w" />
			<register name="PMC_PLLICPR" description="PMC Charge Pump Register" address="0xFFFFFC80" access="w" />
			<register name="PMC_WPMR" description="PMC Write Protect Mode Register" address="0xFFFFFCE4" access="rw" />
			<register name="PMC_WPSR" description="PMC Write Protect Status Register" address="0xFFFFFCE8" access="r" />
			<register name="PMC_PCER1" description="PMC Peripheral Clock Enable Register 1" address="0xFFFFFD00" access="w" />
			<register name="PMC_PCDR1" description="PMC Peripheral Clock Disable Register 1" address="0xFFFFFD04" access="w" />
			<register name="PMC_PCSR1" description="PMC Peripheral Clock Status Register 1" address="0xFFFFFD08" access="r" />
			<register name="PMC_PCR" description="PMC Peripheral Control Register" address="0xFFFFFD0C" access="w" />
			<register name="PMC_OCR" description="PMC Oscillator Control Register" address="0xFFFFFD10" access="rw" />
		</registergroup>
    <registergroup name="PWM" description= "Pulse Width Modulation Controller" >
      <register name="PWM_CLK" description="PWM Clock Register" address="0xF002C000" access="rw" />
      <register name="PWM_ENA" description="PWM Enable Register" address="0xF002C004" access="w" />
      <register name="PWM_DIS" description="PWM Disable Register" address="0xF002C008" access="w" />
      <register name="PWM_SR" description="PWM Status Register" address="0xF002C00C" access="r" />
      <register name="PWM_IER1" description="PWM Interrupt Enable Register 1" address="0xF002C010" access="w" />
      <register name="PWM_IDR1" description="PWM Interrupt Disable Register 1" address="0xF002C014" access="w" />
      <register name="PWM_IMR1" description="PWM Interrupt Mask Register 1" address="0xF002C018" access="r" />
      <register name="PWM_ISR1" description="PWM Interrupt Status Register 1" address="0xF002C01C" access="r" />
      <register name="PWM_SCM" description="PWM Sync Channels Mode Register" address="0xF002C020" access="rw" />
      <register name="PWM_SCUC" description="PWM Sync Channels Update Control Register" address="0xF002C028" access="rw" />
      <register name="PWM_SCUP" description="PWM Sync Channels Update Period Register" address="0xF002C02C" access="rw" />
      <register name="PWM_SCUPUPD" description="PWM Sync Channels Update Period Update Register" address="0xF002C030" access="w" />
      <register name="PWM_IER2" description="PWM Interrupt Enable Register 2" address="0xF002C034" access="w" />
      <register name="PWM_IDR2" description="PWM Interrupt Disable Register 2" address="0xF002C038" access="w" />
      <register name="PWM_IMR2" description="PWM Interrupt Mask Register 2" address="0xF002C03C" access="r" />
      <register name="PWM_ISR2" description="PWM Interrupt Status Register 2" address="0xF002C040" access="r" />
      <register name="PWM_OOV" description="PWM Output Override Value Register" address="0xF002C044" access="rw" />
      <register name="PWM_OS" description="PWM Output Selection Register" address="0xF002C048" access="rw" />
      <register name="PWM_OSS" description="PWM Output Selection Set Register" address="0xF002C04C" access="w" />
      <register name="PWM_OSC" description="PWM Output Selection Clear Register" address="0xF002C050" access="w" />
      <register name="PWM_OSSUPD" description="PWM Output Selection Set Update Register" address="0xF002C054" access="w" />
      <register name="PWM_OSCUPD" description="PWM Output Selection Clear Update Register" address="0xF002C058" access="w" />
      <register name="PWM_FMR" description="PWM Fault Mode Register" address="0xF002C05C" access="rw" />
      <register name="PWM_FSR" description="PWM Fault Status Register" address="0xF002C060" access="r" />
      <register name="PWM_FCR" description="PWM Fault Clear Register" address="0xF002C064" access="w" />
      <register name="PWM_FPV1" description="PWM Fault Protection Value Register 1" address="0xF002C068" access="rw" />
      <register name="PWM_FPE" description="PWM Fault Protection Enable Register" address="0xF002C06C" access="rw" />
      <register name="PWM_ELMR" description="PWM Event Line 0 Mode Register" address="0xF002C07C" access="rw" />
      <register name="PWM_FPV2" description="PWM Fault Protection Value 2 Register" address="0xF002C0C0" access="rw" />
      <register name="PWM_WPCR" description="PWM Write Protect Control Register" address="0xF002C0E4" access="w" />
      <register name="PWM_WPSR" description="PWM Write Protect Status Register" address="0xF002C0E8" access="r" />
      <register name="PWM_CMPV0" description="PWM Comparison 0 Value Register" address="0xF002C130" access="rw" />
      <register name="PWM_CMPVUPD0" description="PWM Comparison 0 Value Update Register" address="0xF002C134" access="w" />
      <register name="PWM_CMPM0" description="PWM Comparison 0 Mode Register" address="0xF002C138" access="rw" />
      <register name="PWM_CMPMUPD0" description="PWM Comparison 0 Mode Update Register" address="0xF002C13C" access="w" />
      <register name="PWM_CMPV1" description="PWM Comparison 1 Value Register" address="0xF002C140" access="rw" />
      <register name="PWM_CMPVUPD1" description="PWM Comparison 1 Value Update Register" address="0xF002C144" access="w" />
      <register name="PWM_CMPM1" description="PWM Comparison 1 Mode Register" address="0xF002C148" access="rw" />
      <register name="PWM_CMPMUPD1" description="PWM Comparison 1 Mode Update Register" address="0xF002C14C" access="w" />
      <register name="PWM_CMPV2" description="PWM Comparison 2 Value Register" address="0xF002C150" access="rw" />
      <register name="PWM_CMPVUPD2" description="PWM Comparison 2 Value Update Register" address="0xF002C154" access="w" />
      <register name="PWM_CMPM2" description="PWM Comparison 2 Mode Register" address="0xF002C158" access="rw" />
      <register name="PWM_CMPMUPD2" description="PWM Comparison 2 Mode Update Register" address="0xF002C15C" access="w" />
      <register name="PWM_CMPV3" description="PWM Comparison 3 Value Register" address="0xF002C160" access="rw" />
      <register name="PWM_CMPVUPD3" description="PWM Comparison 3 Value Update Register" address="0xF002C164" access="w" />
      <register name="PWM_CMPM3" description="PWM Comparison 3 Mode Register" address="0xF002C168" access="rw" />
      <register name="PWM_CMPMUPD3" description="PWM Comparison 3 Mode Update Register" address="0xF002C16C" access="w" />
      <register name="PWM_CMPV4" description="PWM Comparison 4 Value Register" address="0xF002C170" access="rw" />
      <register name="PWM_CMPVUPD4" description="PWM Comparison 4 Value Update Register" address="0xF002C174" access="w" />
      <register name="PWM_CMPM4" description="PWM Comparison 4 Mode Register" address="0xF002C178" access="rw" />
      <register name="PWM_CMPMUPD4" description="PWM Comparison 4 Mode Update Register" address="0xF002C17C" access="w" />
      <register name="PWM_CMPV5" description="PWM Comparison 5 Value Register" address="0xF002C180" access="rw" />
      <register name="PWM_CMPVUPD5" description="PWM Comparison 5 Value Update Register" address="0xF002C184" access="w" />
      <register name="PWM_CMPM5" description="PWM Comparison 5 Mode Register" address="0xF002C188" access="rw" />
      <register name="PWM_CMPMUPD5" description="PWM Comparison 5 Mode Update Register" address="0xF002C18C" access="w" />
      <register name="PWM_CMPV6" description="PWM Comparison 6 Value Register" address="0xF002C190" access="rw" />
      <register name="PWM_CMPVUPD6" description="PWM Comparison 6 Value Update Register" address="0xF002C194" access="w" />
      <register name="PWM_CMPM6" description="PWM Comparison 6 Mode Register" address="0xF002C198" access="rw" />
      <register name="PWM_CMPMUPD6" description="PWM Comparison 6 Mode Update Register" address="0xF002C19C" access="w" />
      <register name="PWM_CMPV7" description="PWM Comparison 7 Value Register" address="0xF002C1A0" access="rw" />
      <register name="PWM_CMPVUPD7" description="PWM Comparison 7 Value Update Register" address="0xF002C1A4" access="w" />
      <register name="PWM_CMPM7" description="PWM Comparison 7 Mode Register" address="0xF002C1A8" access="rw" />
      <register name="PWM_CMPMUPD7" description="PWM Comparison 7 Mode Update Register" address="0xF002C1AC" access="w" />
      <register name="PWM_CMR0" description="PWM Channel Mode Register (ch_num = 0)" address="0xF002C200" access="rw" />
      <register name="PWM_CDTY0" description="PWM Channel Duty Cycle Register (ch_num = 0)" address="0xF002C204" access="rw" />
      <register name="PWM_CDTYUPD0" description="PWM Channel Duty Cycle Update Register (ch_num = 0)" address="0xF002C208" access="w" />
      <register name="PWM_CPRD0" description="PWM Channel Period Register (ch_num = 0)" address="0xF002C20C" access="rw" />
      <register name="PWM_CPRDUPD0" description="PWM Channel Period Update Register (ch_num = 0)" address="0xF002C210" access="w" />
      <register name="PWM_CCNT0" description="PWM Channel Counter Register (ch_num = 0)" address="0xF002C214" access="r" />
      <register name="PWM_DT0" description="PWM Channel Dead Time Register (ch_num = 0)" address="0xF002C218" access="rw" />
      <register name="PWM_DTUPD0" description="PWM Channel Dead Time Update Register (ch_num = 0)" address="0xF002C21C" access="w" />
      <register name="PWM_CMR1" description="PWM Channel Mode Register (ch_num = 1)" address="0xF002C220" access="rw" />
      <register name="PWM_CDTY1" description="PWM Channel Duty Cycle Register (ch_num = 1)" address="0xF002C224" access="rw" />
      <register name="PWM_CDTYUPD1" description="PWM Channel Duty Cycle Update Register (ch_num = 1)" address="0xF002C228" access="w" />
      <register name="PWM_CPRD1" description="PWM Channel Period Register (ch_num = 1)" address="0xF002C22C" access="rw" />
      <register name="PWM_CPRDUPD1" description="PWM Channel Period Update Register (ch_num = 1)" address="0xF002C230" access="w" />
      <register name="PWM_CCNT1" description="PWM Channel Counter Register (ch_num = 1)" address="0xF002C234" access="r" />
      <register name="PWM_DT1" description="PWM Channel Dead Time Register (ch_num = 1)" address="0xF002C238" access="rw" />
      <register name="PWM_DTUPD1" description="PWM Channel Dead Time Update Register (ch_num = 1)" address="0xF002C23C" access="w" />
      <register name="PWM_CMR2" description="PWM Channel Mode Register (ch_num = 2)" address="0xF002C240" access="rw" />
      <register name="PWM_CDTY2" description="PWM Channel Duty Cycle Register (ch_num = 2)" address="0xF002C244" access="rw" />
      <register name="PWM_CDTYUPD2" description="PWM Channel Duty Cycle Update Register (ch_num = 2)" address="0xF002C248" access="w" />
      <register name="PWM_CPRD2" description="PWM Channel Period Register (ch_num = 2)" address="0xF002C24C" access="rw" />
      <register name="PWM_CPRDUPD2" description="PWM Channel Period Update Register (ch_num = 2)" address="0xF002C250" access="w" />
      <register name="PWM_CCNT2" description="PWM Channel Counter Register (ch_num = 2)" address="0xF002C254" access="r" />
      <register name="PWM_DT2" description="PWM Channel Dead Time Register (ch_num = 2)" address="0xF002C258" access="rw" />
      <register name="PWM_DTUPD2" description="PWM Channel Dead Time Update Register (ch_num = 2)" address="0xF002C25C" access="w" />
      <register name="PWM_CMR3" description="PWM Channel Mode Register (ch_num = 3)" address="0xF002C260" access="rw" />
      <register name="PWM_CDTY3" description="PWM Channel Duty Cycle Register (ch_num = 3)" address="0xF002C264" access="rw" />
      <register name="PWM_CDTYUPD3" description="PWM Channel Duty Cycle Update Register (ch_num = 3)" address="0xF002C268" access="w" />
      <register name="PWM_CPRD3" description="PWM Channel Period Register (ch_num = 3)" address="0xF002C26C" access="rw" />
      <register name="PWM_CPRDUPD3" description="PWM Channel Period Update Register (ch_num = 3)" address="0xF002C270" access="w" />
      <register name="PWM_CCNT3" description="PWM Channel Counter Register (ch_num = 3)" address="0xF002C274" access="r" />
      <register name="PWM_DT3" description="PWM Channel Dead Time Register (ch_num = 3)" address="0xF002C278" access="rw" />
      <register name="PWM_DTUPD3" description="PWM Channel Dead Time Update Register (ch_num = 3)" address="0xF002C27C" access="w" />
      <register name="PWM_CMUPD0" description="PWM Channel Mode Update Register (ch_num = 0)" address="0xF002C400" access="w" />
      <register name="PWM_CMUPD1" description="PWM Channel Mode Update Register (ch_num = 1)" address="0xF002C420" access="w" />
      <register name="PWM_CMUPD2" description="PWM Channel Mode Update Register (ch_num = 2)" address="0xF002C440" access="w" />
      <register name="PWM_CMUPD3" description="PWM Channel Mode Update Register (ch_num = 3)" address="0xF002C460" access="w" />
    </registergroup>
    <registergroup name="RSTC" description= "Reset Controller" >
      <register name="RSTC_CR" description="Control Register" address="0xFFFFFE00" access="w" />
      <register name="RSTC_SR" description="Status Register" address="0xFFFFFE04" access="r" />
      <register name="RSTC_MR" description="Mode Register" address="0xFFFFFE08" access="rw" />
    </registergroup>
    <registergroup name="RTC" description= "Real-time Clock Controller" >
      <register name="RTC_CR" description="Control Register" address="0xFFFFFEB0" access="rw" />
      <register name="RTC_MR" description="Mode Register" address="0xFFFFFEB4" access="rw" />
      <register name="RTC_TIMR" description="Time Register" address="0xFFFFFEB8" access="rw" />
      <register name="RTC_CALR" description="Calendar Register" address="0xFFFFFEBC" access="rw" />
      <register name="RTC_TIMALR" description="Time Alarm Register" address="0xFFFFFEC0" access="rw" />
      <register name="RTC_CALALR" description="Calendar Alarm Register" address="0xFFFFFEC4" access="rw" />
      <register name="RTC_SR" description="Status Register" address="0xFFFFFEC8" access="r" />
      <register name="RTC_SCCR" description="Status Clear Command Register" address="0xFFFFFECC" access="w" />
      <register name="RTC_IER" description="Interrupt Enable Register" address="0xFFFFFED0" access="w" />
      <register name="RTC_IDR" description="Interrupt Disable Register" address="0xFFFFFED4" access="w" />
      <register name="RTC_IMR" description="Interrupt Mask Register" address="0xFFFFFED8" access="r" />
      <register name="RTC_VER" description="Valid Entry Register" address="0xFFFFFEDC" access="r" />
    </registergroup>
    <registergroup name="SCKC" description= "Slow Clock Controller" >
      <register name="SCKC_CR" description="Slow Clock Configuration Register" address="0xFFFFFE50" access="rw" />
    </registergroup>
    <registergroup name="SFR" description= "Special Function Registers" >
      <register name="SFR_OHCIICR" description="OHCI Interrupt Configuration Register" address="0xF0038010" access="rw" />
      <register name="SFR_OHCIISR" description="OHCI Interrupt Status Register" address="0xF0038014" access="r" />
      <register name="SFR_AHB" description="AHB Configuration Register" address="0xF0038020" access="rw" />
      <register name="SFR_BRIDGE" description="Bridge Configuration Register" address="0xF0038024" access="rw" />
      <register name="SFR_SECURE" description="Security Configuration Register" address="0xF0038028" access="rw" />
      <register name="SFR_UTMICKTRIM" description="UTMI Clock Trimming Register" address="0xF0038030" access="rw" />
      <register name="SFR_UTMIHSTRIM" description="UTMI High Speed Trimming Register" address="0xF0038034" access="rw" />
      <register name="SFR_UTMIFSTRIM" description="UTMI Full Speed Trimming Register" address="0xF0038038" access="rw" />
      <register name="SFR_UTMISWAP" description="UTMI DP/DM Pin Swapping Register" address="0xF003803C" access="rw" />
      <register name="SFR_EBICFG" description="EBI Configuration Register" address="0xF0038040" access="rw" />
    </registergroup>
    <registergroup name="SHA" description= "Secure Hash Algorithm Engine" >
      <register name="SHA_CR" description="Control Register" address="0xF8034000" access="w" />
      <register name="SHA_MR" description="Mode Register" address="0xF8034004" access="rw" />
      <register name="SHA_IER" description="Interrupt Enable Register" address="0xF8034010" access="w" />
      <register name="SHA_IDR" description="Interrupt Disable Register" address="0xF8034014" access="w" />
      <register name="SHA_IMR" description="Interrupt Mask Register" address="0xF8034018" access="r" />
      <register name="SHA_ISR" description="Interrupt Status Register" address="0xF803401C" access="r" />
      <register name="SHA_IDATAR" description="Input Data 0 Register" address="0xF8034040" access="w" />
      <register name="SHA_IODATAR" description="Input/Output Data 0 Register" address="0xF8034080" access="rw" />
    </registergroup>
    <registergroup name="SHDWC" description= "Shutdown Controller" >
      <register name="SHDWC_CR" description="Shutdown Control Register" address="0xFFFFFE10" access="w" />
      <register name="SHDWC_MR" description="Shutdown Mode Register" address="0xFFFFFE14" access="rw" />
      <register name="SHDWC_SR" description="Shutdown Status Register" address="0xFFFFFE18" access="r" />
    </registergroup>
    <registergroup name="SMC" description= "Static Memory Controller" >
      <register name="SMC_CFG" description="SMC NFC Configuration Register" address="0xFFFFC000" access="rw" />
      <register name="SMC_CTRL" description="SMC NFC Control Register" address="0xFFFFC004" access="w" />
      <register name="SMC_SR" description="SMC NFC Status Register" address="0xFFFFC008" access="r" />
      <register name="SMC_IER" description="SMC NFC Interrupt Enable Register" address="0xFFFFC00C" access="w" />
      <register name="SMC_IDR" description="SMC NFC Interrupt Disable Register" address="0xFFFFC010" access="w" />
      <register name="SMC_IMR" description="SMC NFC Interrupt Mask Register" address="0xFFFFC014" access="r" />
      <register name="SMC_ADDR" description="SMC NFC Address Cycle Zero Register" address="0xFFFFC018" access="rw" />
      <register name="SMC_BANK" description="SMC Bank Address Register" address="0xFFFFC01C" access="rw" />
      <register name="SMC_ECC_CTRL" description="SMC ECC Control Register" address="0xFFFFC020" access="w" />
      <register name="SMC_ECC_MD" description="SMC ECC Mode Register" address="0xFFFFC024" access="rw" />
      <register name="SMC_ECC_SR1" description="SMC ECC Status 1 Register" address="0xFFFFC028" access="r" />
      <register name="SMC_ECC_PR0" description="SMC ECC Parity 0 Register" address="0xFFFFC02C" access="r" />
      <register name="SMC_ECC_PR1" description="SMC ECC parity 1 Register" address="0xFFFFC030" access="r" />
      <register name="SMC_ECC_SR2" description="SMC ECC status 2 Register" address="0xFFFFC034" access="r" />
      <register name="SMC_ECC_PR2" description="SMC ECC parity 2 Register" address="0xFFFFC038" access="r" />
      <register name="SMC_ECC_PR3" description="SMC ECC parity 3 Register" address="0xFFFFC03C" access="r" />
      <register name="SMC_ECC_PR4" description="SMC ECC parity 4 Register" address="0xFFFFC040" access="r" />
      <register name="SMC_ECC_PR5" description="SMC ECC parity 5 Register" address="0xFFFFC044" access="r" />
      <register name="SMC_ECC_PR6" description="SMC ECC parity 6 Register" address="0xFFFFC048" access="r" />
      <register name="SMC_ECC_PR7" description="SMC ECC parity 7 Register" address="0xFFFFC04C" access="r" />
      <register name="SMC_ECC_PR8" description="SMC ECC parity 8 Register" address="0xFFFFC050" access="r" />
      <register name="SMC_ECC_PR9" description="SMC ECC parity 9 Register" address="0xFFFFC054" access="r" />
      <register name="SMC_ECC_PR10" description="SMC ECC parity 10 Register" address="0xFFFFC058" access="r" />
      <register name="SMC_ECC_PR11" description="SMC ECC parity 11 Register" address="0xFFFFC05C" access="r" />
      <register name="SMC_ECC_PR12" description="SMC ECC parity 12 Register" address="0xFFFFC060" access="r" />
      <register name="SMC_ECC_PR13" description="SMC ECC parity 13 Register" address="0xFFFFC064" access="r" />
      <register name="SMC_ECC_PR14" description="SMC ECC parity 14 Register" address="0xFFFFC068" access="r" />
      <register name="SMC_ECC_PR15" description="SMC ECC parity 15 Register" address="0xFFFFC06C" access="r" />
      <register name="SMC_PMECCFG" description="PMECC Configuration Register" address="0xFFFFC070" access="rw" />
      <register name="SMC_PMECCSAREA" description="PMECC Spare Area Size Register" address="0xFFFFC074" access="rw" />
      <register name="SMC_PMECCSADDR" description="PMECC Start Address Register" address="0xFFFFC078" access="rw" />
      <register name="SMC_PMECCEADDR" description="PMECC End Address Register" address="0xFFFFC07C" access="rw" />
      <register name="SMC_PMECCTRL" description="PMECC Control Register" address="0xFFFFC084" access="w" />
      <register name="SMC_PMECCSR" description="PMECC Status Register" address="0xFFFFC088" access="r" />
      <register name="SMC_PMECCIER" description="PMECC Interrupt Enable register" address="0xFFFFC08C" access="w" />
      <register name="SMC_PMECCIDR" description="PMECC Interrupt Disable Register" address="0xFFFFC090" access="w" />
      <register name="SMC_PMECCIMR" description="PMECC Interrupt Mask Register" address="0xFFFFC094" access="r" />
      <register name="SMC_PMECCISR" description="PMECC Interrupt Status Register" address="0xFFFFC098" access="r" />
      <register name="SMC_PMECC0_0" description="PMECC Redundancy 0 Register (sec_num = 0)" address="0xFFFFC0B0" access="r" />
      <register name="SMC_PMECC1_0" description="PMECC Redundancy 1 Register (sec_num = 0)" address="0xFFFFC0B4" access="r" />
      <register name="SMC_PMECC2_0" description="PMECC Redundancy 2 Register (sec_num = 0)" address="0xFFFFC0B8" access="r" />
      <register name="SMC_PMECC3_0" description="PMECC Redundancy 3 Register (sec_num = 0)" address="0xFFFFC0BC" access="r" />
      <register name="SMC_PMECC4_0" description="PMECC Redundancy 4 Register (sec_num = 0)" address="0xFFFFC0C0" access="r" />
      <register name="SMC_PMECC5_0" description="PMECC Redundancy 5 Register (sec_num = 0)" address="0xFFFFC0C4" access="r" />
      <register name="SMC_PMECC6_0" description="PMECC Redundancy 6 Register (sec_num = 0)" address="0xFFFFC0C8" access="r" />
      <register name="SMC_PMECC7_0" description="PMECC Redundancy 7 Register (sec_num = 0)" address="0xFFFFC0CC" access="r" />
      <register name="SMC_PMECC8_0" description="PMECC Redundancy 8 Register (sec_num = 0)" address="0xFFFFC0D0" access="r" />
      <register name="SMC_PMECC9_0" description="PMECC Redundancy 9 Register (sec_num = 0)" address="0xFFFFC0D4" access="r" />
      <register name="SMC_PMECC10_0" description="PMECC Redundancy 10 Register (sec_num = 0)" address="0xFFFFC0D8" access="r" />
      <register name="SMC_PMECC0_1" description="PMECC Redundancy 0 Register (sec_num = 1)" address="0xFFFFC0F0" access="r" />
      <register name="SMC_PMECC1_1" description="PMECC Redundancy 1 Register (sec_num = 1)" address="0xFFFFC0F4" access="r" />
      <register name="SMC_PMECC2_1" description="PMECC Redundancy 2 Register (sec_num = 1)" address="0xFFFFC0F8" access="r" />
      <register name="SMC_PMECC3_1" description="PMECC Redundancy 3 Register (sec_num = 1)" address="0xFFFFC0FC" access="r" />
      <register name="SMC_PMECC4_1" description="PMECC Redundancy 4 Register (sec_num = 1)" address="0xFFFFC100" access="r" />
      <register name="SMC_PMECC5_1" description="PMECC Redundancy 5 Register (sec_num = 1)" address="0xFFFFC104" access="r" />
      <register name="SMC_PMECC6_1" description="PMECC Redundancy 6 Register (sec_num = 1)" address="0xFFFFC108" access="r" />
      <register name="SMC_PMECC7_1" description="PMECC Redundancy 7 Register (sec_num = 1)" address="0xFFFFC10C" access="r" />
      <register name="SMC_PMECC8_1" description="PMECC Redundancy 8 Register (sec_num = 1)" address="0xFFFFC110" access="r" />
      <register name="SMC_PMECC9_1" description="PMECC Redundancy 9 Register (sec_num = 1)" address="0xFFFFC114" access="r" />
      <register name="SMC_PMECC10_1" description="PMECC Redundancy 10 Register (sec_num = 1)" address="0xFFFFC118" access="r" />
      <register name="SMC_PMECC0_2" description="PMECC Redundancy 0 Register (sec_num = 2)" address="0xFFFFC130" access="r" />
      <register name="SMC_PMECC1_2" description="PMECC Redundancy 1 Register (sec_num = 2)" address="0xFFFFC134" access="r" />
      <register name="SMC_PMECC2_2" description="PMECC Redundancy 2 Register (sec_num = 2)" address="0xFFFFC138" access="r" />
      <register name="SMC_PMECC3_2" description="PMECC Redundancy 3 Register (sec_num = 2)" address="0xFFFFC13C" access="r" />
      <register name="SMC_PMECC4_2" description="PMECC Redundancy 4 Register (sec_num = 2)" address="0xFFFFC140" access="r" />
      <register name="SMC_PMECC5_2" description="PMECC Redundancy 5 Register (sec_num = 2)" address="0xFFFFC144" access="r" />
      <register name="SMC_PMECC6_2" description="PMECC Redundancy 6 Register (sec_num = 2)" address="0xFFFFC148" access="r" />
      <register name="SMC_PMECC7_2" description="PMECC Redundancy 7 Register (sec_num = 2)" address="0xFFFFC14C" access="r" />
      <register name="SMC_PMECC8_2" description="PMECC Redundancy 8 Register (sec_num = 2)" address="0xFFFFC150" access="r" />
      <register name="SMC_PMECC9_2" description="PMECC Redundancy 9 Register (sec_num = 2)" address="0xFFFFC154" access="r" />
      <register name="SMC_PMECC10_2" description="PMECC Redundancy 10 Register (sec_num = 2)" address="0xFFFFC158" access="r" />
      <register name="SMC_PMECC0_3" description="PMECC Redundancy 0 Register (sec_num = 3)" address="0xFFFFC170" access="r" />
      <register name="SMC_PMECC1_3" description="PMECC Redundancy 1 Register (sec_num = 3)" address="0xFFFFC174" access="r" />
      <register name="SMC_PMECC2_3" description="PMECC Redundancy 2 Register (sec_num = 3)" address="0xFFFFC178" access="r" />
      <register name="SMC_PMECC3_3" description="PMECC Redundancy 3 Register (sec_num = 3)" address="0xFFFFC17C" access="r" />
      <register name="SMC_PMECC4_3" description="PMECC Redundancy 4 Register (sec_num = 3)" address="0xFFFFC180" access="r" />
      <register name="SMC_PMECC5_3" description="PMECC Redundancy 5 Register (sec_num = 3)" address="0xFFFFC184" access="r" />
      <register name="SMC_PMECC6_3" description="PMECC Redundancy 6 Register (sec_num = 3)" address="0xFFFFC188" access="r" />
      <register name="SMC_PMECC7_3" description="PMECC Redundancy 7 Register (sec_num = 3)" address="0xFFFFC18C" access="r" />
      <register name="SMC_PMECC8_3" description="PMECC Redundancy 8 Register (sec_num = 3)" address="0xFFFFC190" access="r" />
      <register name="SMC_PMECC9_3" description="PMECC Redundancy 9 Register (sec_num = 3)" address="0xFFFFC194" access="r" />
      <register name="SMC_PMECC10_3" description="PMECC Redundancy 10 Register (sec_num = 3)" address="0xFFFFC198" access="r" />
      <register name="SMC_PMECC0_4" description="PMECC Redundancy 0 Register (sec_num = 4)" address="0xFFFFC1B0" access="r" />
      <register name="SMC_PMECC1_4" description="PMECC Redundancy 1 Register (sec_num = 4)" address="0xFFFFC1B4" access="r" />
      <register name="SMC_PMECC2_4" description="PMECC Redundancy 2 Register (sec_num = 4)" address="0xFFFFC1B8" access="r" />
      <register name="SMC_PMECC3_4" description="PMECC Redundancy 3 Register (sec_num = 4)" address="0xFFFFC1BC" access="r" />
      <register name="SMC_PMECC4_4" description="PMECC Redundancy 4 Register (sec_num = 4)" address="0xFFFFC1C0" access="r" />
      <register name="SMC_PMECC5_4" description="PMECC Redundancy 5 Register (sec_num = 4)" address="0xFFFFC1C4" access="r" />
      <register name="SMC_PMECC6_4" description="PMECC Redundancy 6 Register (sec_num = 4)" address="0xFFFFC1C8" access="r" />
      <register name="SMC_PMECC7_4" description="PMECC Redundancy 7 Register (sec_num = 4)" address="0xFFFFC1CC" access="r" />
      <register name="SMC_PMECC8_4" description="PMECC Redundancy 8 Register (sec_num = 4)" address="0xFFFFC1D0" access="r" />
      <register name="SMC_PMECC9_4" description="PMECC Redundancy 9 Register (sec_num = 4)" address="0xFFFFC1D4" access="r" />
      <register name="SMC_PMECC10_4" description="PMECC Redundancy 10 Register (sec_num = 4)" address="0xFFFFC1D8" access="r" />
      <register name="SMC_PMECC0_5" description="PMECC Redundancy 0 Register (sec_num = 5)" address="0xFFFFC1F0" access="r" />
      <register name="SMC_PMECC1_5" description="PMECC Redundancy 1 Register (sec_num = 5)" address="0xFFFFC1F4" access="r" />
      <register name="SMC_PMECC2_5" description="PMECC Redundancy 2 Register (sec_num = 5)" address="0xFFFFC1F8" access="r" />
      <register name="SMC_PMECC3_5" description="PMECC Redundancy 3 Register (sec_num = 5)" address="0xFFFFC1FC" access="r" />
      <register name="SMC_PMECC4_5" description="PMECC Redundancy 4 Register (sec_num = 5)" address="0xFFFFC200" access="r" />
      <register name="SMC_PMECC5_5" description="PMECC Redundancy 5 Register (sec_num = 5)" address="0xFFFFC204" access="r" />
      <register name="SMC_PMECC6_5" description="PMECC Redundancy 6 Register (sec_num = 5)" address="0xFFFFC208" access="r" />
      <register name="SMC_PMECC7_5" description="PMECC Redundancy 7 Register (sec_num = 5)" address="0xFFFFC20C" access="r" />
      <register name="SMC_PMECC8_5" description="PMECC Redundancy 8 Register (sec_num = 5)" address="0xFFFFC210" access="r" />
      <register name="SMC_PMECC9_5" description="PMECC Redundancy 9 Register (sec_num = 5)" address="0xFFFFC214" access="r" />
      <register name="SMC_PMECC10_5" description="PMECC Redundancy 10 Register (sec_num = 5)" address="0xFFFFC218" access="r" />
      <register name="SMC_PMECC0_6" description="PMECC Redundancy 0 Register (sec_num = 6)" address="0xFFFFC230" access="r" />
      <register name="SMC_PMECC1_6" description="PMECC Redundancy 1 Register (sec_num = 6)" address="0xFFFFC234" access="r" />
      <register name="SMC_PMECC2_6" description="PMECC Redundancy 2 Register (sec_num = 6)" address="0xFFFFC238" access="r" />
      <register name="SMC_PMECC3_6" description="PMECC Redundancy 3 Register (sec_num = 6)" address="0xFFFFC23C" access="r" />
      <register name="SMC_PMECC4_6" description="PMECC Redundancy 4 Register (sec_num = 6)" address="0xFFFFC240" access="r" />
      <register name="SMC_PMECC5_6" description="PMECC Redundancy 5 Register (sec_num = 6)" address="0xFFFFC244" access="r" />
      <register name="SMC_PMECC6_6" description="PMECC Redundancy 6 Register (sec_num = 6)" address="0xFFFFC248" access="r" />
      <register name="SMC_PMECC7_6" description="PMECC Redundancy 7 Register (sec_num = 6)" address="0xFFFFC24C" access="r" />
      <register name="SMC_PMECC8_6" description="PMECC Redundancy 8 Register (sec_num = 6)" address="0xFFFFC250" access="r" />
      <register name="SMC_PMECC9_6" description="PMECC Redundancy 9 Register (sec_num = 6)" address="0xFFFFC254" access="r" />
      <register name="SMC_PMECC10_6" description="PMECC Redundancy 10 Register (sec_num = 6)" address="0xFFFFC258" access="r" />
      <register name="SMC_PMECC0_7" description="PMECC Redundancy 0 Register (sec_num = 7)" address="0xFFFFC270" access="r" />
      <register name="SMC_PMECC1_7" description="PMECC Redundancy 1 Register (sec_num = 7)" address="0xFFFFC274" access="r" />
      <register name="SMC_PMECC2_7" description="PMECC Redundancy 2 Register (sec_num = 7)" address="0xFFFFC278" access="r" />
      <register name="SMC_PMECC3_7" description="PMECC Redundancy 3 Register (sec_num = 7)" address="0xFFFFC27C" access="r" />
      <register name="SMC_PMECC4_7" description="PMECC Redundancy 4 Register (sec_num = 7)" address="0xFFFFC280" access="r" />
      <register name="SMC_PMECC5_7" description="PMECC Redundancy 5 Register (sec_num = 7)" address="0xFFFFC284" access="r" />
      <register name="SMC_PMECC6_7" description="PMECC Redundancy 6 Register (sec_num = 7)" address="0xFFFFC288" access="r" />
      <register name="SMC_PMECC7_7" description="PMECC Redundancy 7 Register (sec_num = 7)" address="0xFFFFC28C" access="r" />
      <register name="SMC_PMECC8_7" description="PMECC Redundancy 8 Register (sec_num = 7)" address="0xFFFFC290" access="r" />
      <register name="SMC_PMECC9_7" description="PMECC Redundancy 9 Register (sec_num = 7)" address="0xFFFFC294" access="r" />
      <register name="SMC_PMECC10_7" description="PMECC Redundancy 10 Register (sec_num = 7)" address="0xFFFFC298" access="r" />
      <register name="SMC_REM0_0" description="PMECC Remainder 0 Register (sec_num = 0)" address="0xFFFFC2B0" access="r" />
      <register name="SMC_REM1_0" description="PMECC Remainder 1 Register (sec_num = 0)" address="0xFFFFC2B4" access="r" />
      <register name="SMC_REM2_0" description="PMECC Remainder 2 Register (sec_num = 0)" address="0xFFFFC2B8" access="r" />
      <register name="SMC_REM3_0" description="PMECC Remainder 3 Register (sec_num = 0)" address="0xFFFFC2BC" access="r" />
      <register name="SMC_REM4_0" description="PMECC Remainder 4 Register (sec_num = 0)" address="0xFFFFC2C0" access="r" />
      <register name="SMC_REM5_0" description="PMECC Remainder 5 Register (sec_num = 0)" address="0xFFFFC2C4" access="r" />
      <register name="SMC_REM6_0" description="PMECC Remainder 6 Register (sec_num = 0)" address="0xFFFFC2C8" access="r" />
      <register name="SMC_REM7_0" description="PMECC Remainder 7 Register (sec_num = 0)" address="0xFFFFC2CC" access="r" />
      <register name="SMC_REM8_0" description="PMECC Remainder 8 Register (sec_num = 0)" address="0xFFFFC2D0" access="r" />
      <register name="SMC_REM9_0" description="PMECC Remainder 9 Register (sec_num = 0)" address="0xFFFFC2D4" access="r" />
      <register name="SMC_REM10_0" description="PMECC Remainder 10 Register (sec_num = 0)" address="0xFFFFC2D8" access="r" />
      <register name="SMC_REM11_0" description="PMECC Remainder 11 Register (sec_num = 0)" address="0xFFFFC2DC" access="r" />
      <register name="SMC_REM0_1" description="PMECC Remainder 0 Register (sec_num = 1)" address="0xFFFFC2F0" access="r" />
      <register name="SMC_REM1_1" description="PMECC Remainder 1 Register (sec_num = 1)" address="0xFFFFC2F4" access="r" />
      <register name="SMC_REM2_1" description="PMECC Remainder 2 Register (sec_num = 1)" address="0xFFFFC2F8" access="r" />
      <register name="SMC_REM3_1" description="PMECC Remainder 3 Register (sec_num = 1)" address="0xFFFFC2FC" access="r" />
      <register name="SMC_REM4_1" description="PMECC Remainder 4 Register (sec_num = 1)" address="0xFFFFC300" access="r" />
      <register name="SMC_REM5_1" description="PMECC Remainder 5 Register (sec_num = 1)" address="0xFFFFC304" access="r" />
      <register name="SMC_REM6_1" description="PMECC Remainder 6 Register (sec_num = 1)" address="0xFFFFC308" access="r" />
      <register name="SMC_REM7_1" description="PMECC Remainder 7 Register (sec_num = 1)" address="0xFFFFC30C" access="r" />
      <register name="SMC_REM8_1" description="PMECC Remainder 8 Register (sec_num = 1)" address="0xFFFFC310" access="r" />
      <register name="SMC_REM9_1" description="PMECC Remainder 9 Register (sec_num = 1)" address="0xFFFFC314" access="r" />
      <register name="SMC_REM10_1" description="PMECC Remainder 10 Register (sec_num = 1)" address="0xFFFFC318" access="r" />
      <register name="SMC_REM11_1" description="PMECC Remainder 11 Register (sec_num = 1)" address="0xFFFFC31C" access="r" />
      <register name="SMC_REM0_2" description="PMECC Remainder 0 Register (sec_num = 2)" address="0xFFFFC330" access="r" />
      <register name="SMC_REM1_2" description="PMECC Remainder 1 Register (sec_num = 2)" address="0xFFFFC334" access="r" />
      <register name="SMC_REM2_2" description="PMECC Remainder 2 Register (sec_num = 2)" address="0xFFFFC338" access="r" />
      <register name="SMC_REM3_2" description="PMECC Remainder 3 Register (sec_num = 2)" address="0xFFFFC33C" access="r" />
      <register name="SMC_REM4_2" description="PMECC Remainder 4 Register (sec_num = 2)" address="0xFFFFC340" access="r" />
      <register name="SMC_REM5_2" description="PMECC Remainder 5 Register (sec_num = 2)" address="0xFFFFC344" access="r" />
      <register name="SMC_REM6_2" description="PMECC Remainder 6 Register (sec_num = 2)" address="0xFFFFC348" access="r" />
      <register name="SMC_REM7_2" description="PMECC Remainder 7 Register (sec_num = 2)" address="0xFFFFC34C" access="r" />
      <register name="SMC_REM8_2" description="PMECC Remainder 8 Register (sec_num = 2)" address="0xFFFFC350" access="r" />
      <register name="SMC_REM9_2" description="PMECC Remainder 9 Register (sec_num = 2)" address="0xFFFFC354" access="r" />
      <register name="SMC_REM10_2" description="PMECC Remainder 10 Register (sec_num = 2)" address="0xFFFFC358" access="r" />
      <register name="SMC_REM11_2" description="PMECC Remainder 11 Register (sec_num = 2)" address="0xFFFFC35C" access="r" />
      <register name="SMC_REM0_3" description="PMECC Remainder 0 Register (sec_num = 3)" address="0xFFFFC370" access="r" />
      <register name="SMC_REM1_3" description="PMECC Remainder 1 Register (sec_num = 3)" address="0xFFFFC374" access="r" />
      <register name="SMC_REM2_3" description="PMECC Remainder 2 Register (sec_num = 3)" address="0xFFFFC378" access="r" />
      <register name="SMC_REM3_3" description="PMECC Remainder 3 Register (sec_num = 3)" address="0xFFFFC37C" access="r" />
      <register name="SMC_REM4_3" description="PMECC Remainder 4 Register (sec_num = 3)" address="0xFFFFC380" access="r" />
      <register name="SMC_REM5_3" description="PMECC Remainder 5 Register (sec_num = 3)" address="0xFFFFC384" access="r" />
      <register name="SMC_REM6_3" description="PMECC Remainder 6 Register (sec_num = 3)" address="0xFFFFC388" access="r" />
      <register name="SMC_REM7_3" description="PMECC Remainder 7 Register (sec_num = 3)" address="0xFFFFC38C" access="r" />
      <register name="SMC_REM8_3" description="PMECC Remainder 8 Register (sec_num = 3)" address="0xFFFFC390" access="r" />
      <register name="SMC_REM9_3" description="PMECC Remainder 9 Register (sec_num = 3)" address="0xFFFFC394" access="r" />
      <register name="SMC_REM10_3" description="PMECC Remainder 10 Register (sec_num = 3)" address="0xFFFFC398" access="r" />
      <register name="SMC_REM11_3" description="PMECC Remainder 11 Register (sec_num = 3)" address="0xFFFFC39C" access="r" />
      <register name="SMC_REM0_4" description="PMECC Remainder 0 Register (sec_num = 4)" address="0xFFFFC3B0" access="r" />
      <register name="SMC_REM1_4" description="PMECC Remainder 1 Register (sec_num = 4)" address="0xFFFFC3B4" access="r" />
      <register name="SMC_REM2_4" description="PMECC Remainder 2 Register (sec_num = 4)" address="0xFFFFC3B8" access="r" />
      <register name="SMC_REM3_4" description="PMECC Remainder 3 Register (sec_num = 4)" address="0xFFFFC3BC" access="r" />
      <register name="SMC_REM4_4" description="PMECC Remainder 4 Register (sec_num = 4)" address="0xFFFFC3C0" access="r" />
      <register name="SMC_REM5_4" description="PMECC Remainder 5 Register (sec_num = 4)" address="0xFFFFC3C4" access="r" />
      <register name="SMC_REM6_4" description="PMECC Remainder 6 Register (sec_num = 4)" address="0xFFFFC3C8" access="r" />
      <register name="SMC_REM7_4" description="PMECC Remainder 7 Register (sec_num = 4)" address="0xFFFFC3CC" access="r" />
      <register name="SMC_REM8_4" description="PMECC Remainder 8 Register (sec_num = 4)" address="0xFFFFC3D0" access="r" />
      <register name="SMC_REM9_4" description="PMECC Remainder 9 Register (sec_num = 4)" address="0xFFFFC3D4" access="r" />
      <register name="SMC_REM10_4" description="PMECC Remainder 10 Register (sec_num = 4)" address="0xFFFFC3D8" access="r" />
      <register name="SMC_REM11_4" description="PMECC Remainder 11 Register (sec_num = 4)" address="0xFFFFC3DC" access="r" />
      <register name="SMC_REM0_5" description="PMECC Remainder 0 Register (sec_num = 5)" address="0xFFFFC3F0" access="r" />
      <register name="SMC_REM1_5" description="PMECC Remainder 1 Register (sec_num = 5)" address="0xFFFFC3F4" access="r" />
      <register name="SMC_REM2_5" description="PMECC Remainder 2 Register (sec_num = 5)" address="0xFFFFC3F8" access="r" />
      <register name="SMC_REM3_5" description="PMECC Remainder 3 Register (sec_num = 5)" address="0xFFFFC3FC" access="r" />
      <register name="SMC_REM4_5" description="PMECC Remainder 4 Register (sec_num = 5)" address="0xFFFFC400" access="r" />
      <register name="SMC_REM5_5" description="PMECC Remainder 5 Register (sec_num = 5)" address="0xFFFFC404" access="r" />
      <register name="SMC_REM6_5" description="PMECC Remainder 6 Register (sec_num = 5)" address="0xFFFFC408" access="r" />
      <register name="SMC_REM7_5" description="PMECC Remainder 7 Register (sec_num = 5)" address="0xFFFFC40C" access="r" />
      <register name="SMC_REM8_5" description="PMECC Remainder 8 Register (sec_num = 5)" address="0xFFFFC410" access="r" />
      <register name="SMC_REM9_5" description="PMECC Remainder 9 Register (sec_num = 5)" address="0xFFFFC414" access="r" />
      <register name="SMC_REM10_5" description="PMECC Remainder 10 Register (sec_num = 5)" address="0xFFFFC418" access="r" />
      <register name="SMC_REM11_5" description="PMECC Remainder 11 Register (sec_num = 5)" address="0xFFFFC41C" access="r" />
      <register name="SMC_REM0_6" description="PMECC Remainder 0 Register (sec_num = 6)" address="0xFFFFC430" access="r" />
      <register name="SMC_REM1_6" description="PMECC Remainder 1 Register (sec_num = 6)" address="0xFFFFC434" access="r" />
      <register name="SMC_REM2_6" description="PMECC Remainder 2 Register (sec_num = 6)" address="0xFFFFC438" access="r" />
      <register name="SMC_REM3_6" description="PMECC Remainder 3 Register (sec_num = 6)" address="0xFFFFC43C" access="r" />
      <register name="SMC_REM4_6" description="PMECC Remainder 4 Register (sec_num = 6)" address="0xFFFFC440" access="r" />
      <register name="SMC_REM5_6" description="PMECC Remainder 5 Register (sec_num = 6)" address="0xFFFFC444" access="r" />
      <register name="SMC_REM6_6" description="PMECC Remainder 6 Register (sec_num = 6)" address="0xFFFFC448" access="r" />
      <register name="SMC_REM7_6" description="PMECC Remainder 7 Register (sec_num = 6)" address="0xFFFFC44C" access="r" />
      <register name="SMC_REM8_6" description="PMECC Remainder 8 Register (sec_num = 6)" address="0xFFFFC450" access="r" />
      <register name="SMC_REM9_6" description="PMECC Remainder 9 Register (sec_num = 6)" address="0xFFFFC454" access="r" />
      <register name="SMC_REM10_6" description="PMECC Remainder 10 Register (sec_num = 6)" address="0xFFFFC458" access="r" />
      <register name="SMC_REM11_6" description="PMECC Remainder 11 Register (sec_num = 6)" address="0xFFFFC45C" access="r" />
      <register name="SMC_REM0_7" description="PMECC Remainder 0 Register (sec_num = 7)" address="0xFFFFC470" access="r" />
      <register name="SMC_REM1_7" description="PMECC Remainder 1 Register (sec_num = 7)" address="0xFFFFC474" access="r" />
      <register name="SMC_REM2_7" description="PMECC Remainder 2 Register (sec_num = 7)" address="0xFFFFC478" access="r" />
      <register name="SMC_REM3_7" description="PMECC Remainder 3 Register (sec_num = 7)" address="0xFFFFC47C" access="r" />
      <register name="SMC_REM4_7" description="PMECC Remainder 4 Register (sec_num = 7)" address="0xFFFFC480" access="r" />
      <register name="SMC_REM5_7" description="PMECC Remainder 5 Register (sec_num = 7)" address="0xFFFFC484" access="r" />
      <register name="SMC_REM6_7" description="PMECC Remainder 6 Register (sec_num = 7)" address="0xFFFFC488" access="r" />
      <register name="SMC_REM7_7" description="PMECC Remainder 7 Register (sec_num = 7)" address="0xFFFFC48C" access="r" />
      <register name="SMC_REM8_7" description="PMECC Remainder 8 Register (sec_num = 7)" address="0xFFFFC490" access="r" />
      <register name="SMC_REM9_7" description="PMECC Remainder 9 Register (sec_num = 7)" address="0xFFFFC494" access="r" />
      <register name="SMC_REM10_7" description="PMECC Remainder 10 Register (sec_num = 7)" address="0xFFFFC498" access="r" />
      <register name="SMC_REM11_7" description="PMECC Remainder 11 Register (sec_num = 7)" address="0xFFFFC49C" access="r" />
      <register name="SMC_ELCFG" description="PMECC Error Location Configuration Register" address="0xFFFFC500" access="rw" />
      <register name="SMC_ELPRIM" description="PMECC Error Location Primitive Register" address="0xFFFFC504" access="r" />
      <register name="SMC_ELEN" description="PMECC Error Location Enable Register" address="0xFFFFC508" access="w" />
      <register name="SMC_ELDIS" description="PMECC Error Location Disable Register" address="0xFFFFC50C" access="w" />
      <register name="SMC_ELSR" description="PMECC Error Location Status Register" address="0xFFFFC510" access="r" />
      <register name="SMC_ELIER" description="PMECC Error Location Interrupt Enable register" address="0xFFFFC514" access="w" />
      <register name="SMC_ELIDR" description="PMECC Error Location Interrupt Disable Register" address="0xFFFFC518" access="w" />
      <register name="SMC_ELIMR" description="PMECC Error Location Interrupt Mask Register" address="0xFFFFC51C" access="r" />
      <register name="SMC_ELISR" description="PMECC Error Location Interrupt Status Register" address="0xFFFFC520" access="r" />
      <register name="SMC_SIGMA0" description="PMECC Error Location SIGMA 0 Register" address="0xFFFFC528" access="rw" />
      <register name="SMC_SIGMA1" description="PMECC Error Location SIGMA 1 Register" address="0xFFFFC52C" access="rw" />
      <register name="SMC_SIGMA2" description="PMECC Error Location SIGMA 2 Register" address="0xFFFFC530" access="rw" />
      <register name="SMC_SIGMA3" description="PMECC Error Location SIGMA 3 Register" address="0xFFFFC534" access="rw" />
      <register name="SMC_SIGMA4" description="PMECC Error Location SIGMA 4 Register" address="0xFFFFC538" access="rw" />
      <register name="SMC_SIGMA5" description="PMECC Error Location SIGMA 5 Register" address="0xFFFFC53C" access="rw" />
      <register name="SMC_SIGMA6" description="PMECC Error Location SIGMA 6 Register" address="0xFFFFC540" access="rw" />
      <register name="SMC_SIGMA7" description="PMECC Error Location SIGMA 7 Register" address="0xFFFFC544" access="rw" />
      <register name="SMC_SIGMA8" description="PMECC Error Location SIGMA 8 Register" address="0xFFFFC548" access="rw" />
      <register name="SMC_SIGMA9" description="PMECC Error Location SIGMA 9 Register" address="0xFFFFC54C" access="rw" />
      <register name="SMC_SIGMA10" description="PMECC Error Location SIGMA 10 Register" address="0xFFFFC550" access="rw" />
      <register name="SMC_SIGMA11" description="PMECC Error Location SIGMA 11 Register" address="0xFFFFC554" access="rw" />
      <register name="SMC_SIGMA12" description="PMECC Error Location SIGMA 12 Register" address="0xFFFFC558" access="rw" />
      <register name="SMC_SIGMA13" description="PMECC Error Location SIGMA 13 Register" address="0xFFFFC55C" access="rw" />
      <register name="SMC_SIGMA14" description="PMECC Error Location SIGMA 14 Register" address="0xFFFFC560" access="rw" />
      <register name="SMC_SIGMA15" description="PMECC Error Location SIGMA 15 Register" address="0xFFFFC564" access="rw" />
      <register name="SMC_SIGMA16" description="PMECC Error Location SIGMA 16 Register" address="0xFFFFC568" access="rw" />
      <register name="SMC_SIGMA17" description="PMECC Error Location SIGMA 17 Register" address="0xFFFFC56C" access="rw" />
      <register name="SMC_SIGMA18" description="PMECC Error Location SIGMA 18 Register" address="0xFFFFC570" access="rw" />
      <register name="SMC_SIGMA19" description="PMECC Error Location SIGMA 19 Register" address="0xFFFFC574" access="rw" />
      <register name="SMC_SIGMA20" description="PMECC Error Location SIGMA 20 Register" address="0xFFFFC578" access="rw" />
      <register name="SMC_SIGMA21" description="PMECC Error Location SIGMA 21 Register" address="0xFFFFC57C" access="rw" />
      <register name="SMC_SIGMA22" description="PMECC Error Location SIGMA 22 Register" address="0xFFFFC580" access="rw" />
      <register name="SMC_SIGMA23" description="PMECC Error Location SIGMA 23 Register" address="0xFFFFC584" access="rw" />
      <register name="SMC_SIGMA24" description="PMECC Error Location SIGMA 24 Register" address="0xFFFFC588" access="rw" />
      <register name="SMC_ERRLOC" description="PMECC Error Location 0 Register" address="0xFFFFC58C" access="r" />
      <register name="SMC_SETUP0" description="SMC Setup Register (CS_number = 0)" address="0xFFFFC600" access="rw" />
      <register name="SMC_PULSE0" description="SMC Pulse Register (CS_number = 0)" address="0xFFFFC604" access="rw" />
      <register name="SMC_CYCLE0" description="SMC Cycle Register (CS_number = 0)" address="0xFFFFC608" access="rw" />
      <register name="SMC_TIMINGS0" description="SMC Timings Register (CS_number = 0)" address="0xFFFFC60C" access="rw" />
      <register name="SMC_MODE0" description="SMC Mode Register (CS_number = 0)" address="0xFFFFC610" access="rw" />
      <register name="SMC_SETUP1" description="SMC Setup Register (CS_number = 1)" address="0xFFFFC614" access="rw" />
      <register name="SMC_PULSE1" description="SMC Pulse Register (CS_number = 1)" address="0xFFFFC618" access="rw" />
      <register name="SMC_CYCLE1" description="SMC Cycle Register (CS_number = 1)" address="0xFFFFC61C" access="rw" />
      <register name="SMC_TIMINGS1" description="SMC Timings Register (CS_number = 1)" address="0xFFFFC620" access="rw" />
      <register name="SMC_MODE1" description="SMC Mode Register (CS_number = 1)" address="0xFFFFC624" access="rw" />
      <register name="SMC_SETUP2" description="SMC Setup Register (CS_number = 2)" address="0xFFFFC628" access="rw" />
      <register name="SMC_PULSE2" description="SMC Pulse Register (CS_number = 2)" address="0xFFFFC62C" access="rw" />
      <register name="SMC_CYCLE2" description="SMC Cycle Register (CS_number = 2)" address="0xFFFFC630" access="rw" />
      <register name="SMC_TIMINGS2" description="SMC Timings Register (CS_number = 2)" address="0xFFFFC634" access="rw" />
      <register name="SMC_MODE2" description="SMC Mode Register (CS_number = 2)" address="0xFFFFC638" access="rw" />
      <register name="SMC_SETUP3" description="SMC Setup Register (CS_number = 3)" address="0xFFFFC63C" access="rw" />
      <register name="SMC_PULSE3" description="SMC Pulse Register (CS_number = 3)" address="0xFFFFC640" access="rw" />
      <register name="SMC_CYCLE3" description="SMC Cycle Register (CS_number = 3)" address="0xFFFFC644" access="rw" />
      <register name="SMC_TIMINGS3" description="SMC Timings Register (CS_number = 3)" address="0xFFFFC648" access="rw" />
      <register name="SMC_MODE3" description="SMC Mode Register (CS_number = 3)" address="0xFFFFC64C" access="rw" />
      <register name="SMC_OCMS" description="SMC OCMS Register" address="0xFFFFC6A0" access="rw" />
      <register name="SMC_KEY1" description="SMC OCMS KEY1 Register" address="0xFFFFC6A4" access="w" />
      <register name="SMC_KEY2" description="SMC OCMS KEY2 Register" address="0xFFFFC6A8" access="w" />
      <register name="SMC_WPCR" description="SMC Write Protection Control Register" address="0xFFFFC6E4" access="w" />
      <register name="SMC_WPSR" description="SMC Write Protection Status Register" address="0xFFFFC6E8" access="r" />
    </registergroup>
    <registergroup name="SPI0" description= "Serial Periphearl Interface 0" >
      <register name="SPI0_CR" description="Control Register" address="0xF0004000" access="w" />
      <register name="SPI0_MR" description="Mode Register" address="0xF0004004" access="rw" />
      <register name="SPI0_RDR" description="Receive Data Register" address="0xF0004008" access="r" />
      <register name="SPI0_TDR" description="Transmit Data Register" address="0xF000400C" access="w" />
      <register name="SPI0_SR" description="Status Register" address="0xF0004010" access="r" />
      <register name="SPI0_IER" description="Interrupt Enable Register" address="0xF0004014" access="w" />
      <register name="SPI0_IDR" description="Interrupt Disable Register" address="0xF0004018" access="w" />
      <register name="SPI0_IMR" description="Interrupt Mask Register" address="0xF000401C" access="r" />
      <register name="SPI0_CSR" description="Chip Select Register" address="0xF0004030" access="rw" />
      <register name="SPI0_WPMR" description="Write Protection Control Register" address="0xF00040E4" access="rw" />
      <register name="SPI0_WPSR" description="Write Protection Status Register" address="0xF00040E8" access="r" />
    </registergroup>
    <registergroup name="SPI1" description= "Serial Periphearl Interface 1" >
      <register name="SPI1_CR" description="Control Register" address="0xF8008000" access="w" />
      <register name="SPI1_MR" description="Mode Register" address="0xF8008004" access="rw" />
      <register name="SPI1_RDR" description="Receive Data Register" address="0xF8008008" access="r" />
      <register name="SPI1_TDR" description="Transmit Data Register" address="0xF800800C" access="w" />
      <register name="SPI1_SR" description="Status Register" address="0xF8008010" access="r" />
      <register name="SPI1_IER" description="Interrupt Enable Register" address="0xF8008014" access="w" />
      <register name="SPI1_IDR" description="Interrupt Disable Register" address="0xF8008018" access="w" />
      <register name="SPI1_IMR" description="Interrupt Mask Register" address="0xF800801C" access="r" />
      <register name="SPI1_CSR" description="Chip Select Register" address="0xF8008030" access="rw" />
      <register name="SPI1_WPMR" description="Write Protection Control Register" address="0xF80080E4" access="rw" />
      <register name="SPI1_WPSR" description="Write Protection Status Register" address="0xF80080E8" access="r" />
    </registergroup>
    <registergroup name="SSC0" description= "Synchronous Serial Controller 0" >
      <register name="SSC0_CR" description="Control Register" address="0xF0008000" access="w" />
      <register name="SSC0_CMR" description="Clock Mode Register" address="0xF0008004" access="rw" />
      <register name="SSC0_RCMR" description="Receive Clock Mode Register" address="0xF0008010" access="rw" />
      <register name="SSC0_RFMR" description="Receive Frame Mode Register" address="0xF0008014" access="rw" />
      <register name="SSC0_TCMR" description="Transmit Clock Mode Register" address="0xF0008018" access="rw" />
      <register name="SSC0_TFMR" description="Transmit Frame Mode Register" address="0xF000801C" access="rw" />
      <register name="SSC0_RHR" description="Receive Holding Register" address="0xF0008020" access="r" />
      <register name="SSC0_THR" description="Transmit Holding Register" address="0xF0008024" access="w" />
      <register name="SSC0_RSHR" description="Receive Sync. Holding Register" address="0xF0008030" access="r" />
      <register name="SSC0_TSHR" description="Transmit Sync. Holding Register" address="0xF0008034" access="rw" />
      <register name="SSC0_RC0R" description="Receive Compare 0 Register" address="0xF0008038" access="rw" />
      <register name="SSC0_RC1R" description="Receive Compare 1 Register" address="0xF000803C" access="rw" />
      <register name="SSC0_SR" description="Status Register" address="0xF0008040" access="r" />
      <register name="SSC0_IER" description="Interrupt Enable Register" address="0xF0008044" access="w" />
      <register name="SSC0_IDR" description="Interrupt Disable Register" address="0xF0008048" access="w" />
      <register name="SSC0_IMR" description="Interrupt Mask Register" address="0xF000804C" access="r" />
      <register name="SSC0_WPMR" description="Write Protect Mode Register" address="0xF00080E4" access="rw" />
      <register name="SSC0_WPSR" description="Write Protect Status Register" address="0xF00080E8" access="r" />
    </registergroup>
    <registergroup name="SSC1" description= "Synchronous Serial Controller 1" >
      <register name="SSC1_CR" description="Control Register" address="0xF800C000" access="w" />
      <register name="SSC1_CMR" description="Clock Mode Register" address="0xF800C004" access="rw" />
      <register name="SSC1_RCMR" description="Receive Clock Mode Register" address="0xF800C010" access="rw" />
      <register name="SSC1_RFMR" description="Receive Frame Mode Register" address="0xF800C014" access="rw" />
      <register name="SSC1_TCMR" description="Transmit Clock Mode Register" address="0xF800C018" access="rw" />
      <register name="SSC1_TFMR" description="Transmit Frame Mode Register" address="0xF800C01C" access="rw" />
      <register name="SSC1_RHR" description="Receive Holding Register" address="0xF800C020" access="r" />
      <register name="SSC1_THR" description="Transmit Holding Register" address="0xF800C024" access="w" />
      <register name="SSC1_RSHR" description="Receive Sync. Holding Register" address="0xF800C030" access="r" />
      <register name="SSC1_TSHR" description="Transmit Sync. Holding Register" address="0xF800C034" access="rw" />
      <register name="SSC1_RC0R" description="Receive Compare 0 Register" address="0xF800C038" access="rw" />
      <register name="SSC1_RC1R" description="Receive Compare 1 Register" address="0xF800C03C" access="rw" />
      <register name="SSC1_SR" description="Status Register" address="0xF800C040" access="r" />
      <register name="SSC1_IER" description="Interrupt Enable Register" address="0xF800C044" access="w" />
      <register name="SSC1_IDR" description="Interrupt Disable Register" address="0xF800C048" access="w" />
      <register name="SSC1_IMR" description="Interrupt Mask Register" address="0xF800C04C" access="r" />
      <register name="SSC1_WPMR" description="Write Protect Mode Register" address="0xF800C0E4" access="rw" />
      <register name="SSC1_WPSR" description="Write Protect Status Register" address="0xF800C0E8" access="r" />
    </registergroup>
    <registergroup name="TC0" description= "Timer/Counter 0" >
      <register name="TC0_CCR0" description="Channel Control Register (channel = 0)" address="0xF0010000" access="w" />
      <register name="TC0_CMR0" description="Channel Mode Register (channel = 0)" address="0xF0010004" access="rw" />
      <register name="TC0_RAB0" description="Register AB (channel = 0)" address="0xF001000C" access="r" />
      <register name="TC0_CV0" description="Counter Value (channel = 0)" address="0xF0010010" access="r" />
      <register name="TC0_RA0" description="Register A (channel = 0)" address="0xF0010014" access="rw" />
      <register name="TC0_RB0" description="Register B (channel = 0)" address="0xF0010018" access="rw" />
      <register name="TC0_RC0" description="Register C (channel = 0)" address="0xF001001C" access="rw" />
      <register name="TC0_SR0" description="Status Register (channel = 0)" address="0xF0010020" access="r" />
      <register name="TC0_IER0" description="Interrupt Enable Register (channel = 0)" address="0xF0010024" access="w" />
      <register name="TC0_IDR0" description="Interrupt Disable Register (channel = 0)" address="0xF0010028" access="w" />
      <register name="TC0_IMR0" description="Interrupt Mask Register (channel = 0)" address="0xF001002C" access="r" />
      <register name="TC0_CCR1" description="Channel Control Register (channel = 1)" address="0xF0010040" access="w" />
      <register name="TC0_CMR1" description="Channel Mode Register (channel = 1)" address="0xF0010044" access="rw" />
      <register name="TC0_RAB1" description="Register AB (channel = 1)" address="0xF001004C" access="r" />
      <register name="TC0_CV1" description="Counter Value (channel = 1)" address="0xF0010050" access="r" />
      <register name="TC0_RA1" description="Register A (channel = 1)" address="0xF0010054" access="rw" />
      <register name="TC0_RB1" description="Register B (channel = 1)" address="0xF0010058" access="rw" />
      <register name="TC0_RC1" description="Register C (channel = 1)" address="0xF001005C" access="rw" />
      <register name="TC0_SR1" description="Status Register (channel = 1)" address="0xF0010060" access="r" />
      <register name="TC0_IER1" description="Interrupt Enable Register (channel = 1)" address="0xF0010064" access="w" />
      <register name="TC0_IDR1" description="Interrupt Disable Register (channel = 1)" address="0xF0010068" access="w" />
      <register name="TC0_IMR1" description="Interrupt Mask Register (channel = 1)" address="0xF001006C" access="r" />
      <register name="TC0_CCR2" description="Channel Control Register (channel = 2)" address="0xF0010080" access="w" />
      <register name="TC0_CMR2" description="Channel Mode Register (channel = 2)" address="0xF0010084" access="rw" />
      <register name="TC0_RAB2" description="Register AB (channel = 2)" address="0xF001008C" access="r" />
      <register name="TC0_CV2" description="Counter Value (channel = 2)" address="0xF0010090" access="r" />
      <register name="TC0_RA2" description="Register A (channel = 2)" address="0xF0010094" access="rw" />
      <register name="TC0_RB2" description="Register B (channel = 2)" address="0xF0010098" access="rw" />
      <register name="TC0_RC2" description="Register C (channel = 2)" address="0xF001009C" access="rw" />
      <register name="TC0_SR2" description="Status Register (channel = 2)" address="0xF00100A0" access="r" />
      <register name="TC0_IER2" description="Interrupt Enable Register (channel = 2)" address="0xF00100A4" access="w" />
      <register name="TC0_IDR2" description="Interrupt Disable Register (channel = 2)" address="0xF00100A8" access="w" />
      <register name="TC0_IMR2" description="Interrupt Mask Register (channel = 2)" address="0xF00100AC" access="r" />
      <register name="TC0_BCR" description="Block Control Register" address="0xF00100C0" access="w" />
      <register name="TC0_BMR" description="Block Mode Register" address="0xF00100C4" access="rw" />
    </registergroup>
    <registergroup name="TC1" description= "Timer/Counter 1" >
      <register name="TC1_CCR0" description="Channel Control Register (channel = 0)" address="0xF8014000" access="w" />
      <register name="TC1_CMR0" description="Channel Mode Register (channel = 0)" address="0xF8014004" access="rw" />
      <register name="TC1_RAB0" description="Register AB (channel = 0)" address="0xF801400C" access="r" />
      <register name="TC1_CV0" description="Counter Value (channel = 0)" address="0xF8014010" access="r" />
      <register name="TC1_RA0" description="Register A (channel = 0)" address="0xF8014014" access="rw" />
      <register name="TC1_RB0" description="Register B (channel = 0)" address="0xF8014018" access="rw" />
      <register name="TC1_RC0" description="Register C (channel = 0)" address="0xF801401C" access="rw" />
      <register name="TC1_SR0" description="Status Register (channel = 0)" address="0xF8014020" access="r" />
      <register name="TC1_IER0" description="Interrupt Enable Register (channel = 0)" address="0xF8014024" access="w" />
      <register name="TC1_IDR0" description="Interrupt Disable Register (channel = 0)" address="0xF8014028" access="w" />
      <register name="TC1_IMR0" description="Interrupt Mask Register (channel = 0)" address="0xF801402C" access="r" />
      <register name="TC1_CCR1" description="Channel Control Register (channel = 1)" address="0xF8014040" access="w" />
      <register name="TC1_CMR1" description="Channel Mode Register (channel = 1)" address="0xF8014044" access="rw" />
      <register name="TC1_RAB1" description="Register AB (channel = 1)" address="0xF801404C" access="r" />
      <register name="TC1_CV1" description="Counter Value (channel = 1)" address="0xF8014050" access="r" />
      <register name="TC1_RA1" description="Register A (channel = 1)" address="0xF8014054" access="rw" />
      <register name="TC1_RB1" description="Register B (channel = 1)" address="0xF8014058" access="rw" />
      <register name="TC1_RC1" description="Register C (channel = 1)" address="0xF801405C" access="rw" />
      <register name="TC1_SR1" description="Status Register (channel = 1)" address="0xF8014060" access="r" />
      <register name="TC1_IER1" description="Interrupt Enable Register (channel = 1)" address="0xF8014064" access="w" />
      <register name="TC1_IDR1" description="Interrupt Disable Register (channel = 1)" address="0xF8014068" access="w" />
      <register name="TC1_IMR1" description="Interrupt Mask Register (channel = 1)" address="0xF801406C" access="r" />
      <register name="TC1_CCR2" description="Channel Control Register (channel = 2)" address="0xF8014080" access="w" />
      <register name="TC1_CMR2" description="Channel Mode Register (channel = 2)" address="0xF8014084" access="rw" />
      <register name="TC1_RAB2" description="Register AB (channel = 2)" address="0xF801408C" access="r" />
      <register name="TC1_CV2" description="Counter Value (channel = 2)" address="0xF8014090" access="r" />
      <register name="TC1_RA2" description="Register A (channel = 2)" address="0xF8014094" access="rw" />
      <register name="TC1_RB2" description="Register B (channel = 2)" address="0xF8014098" access="rw" />
      <register name="TC1_RC2" description="Register C (channel = 2)" address="0xF801409C" access="rw" />
      <register name="TC1_SR2" description="Status Register (channel = 2)" address="0xF80140A0" access="r" />
      <register name="TC1_IER2" description="Interrupt Enable Register (channel = 2)" address="0xF80140A4" access="w" />
      <register name="TC1_IDR2" description="Interrupt Disable Register (channel = 2)" address="0xF80140A8" access="w" />
      <register name="TC1_IMR2" description="Interrupt Mask Register (channel = 2)" address="0xF80140AC" access="r" />
      <register name="TC1_BCR" description="Block Control Register" address="0xF80140C0" access="w" />
      <register name="TC1_BMR" description="Block Mode Register" address="0xF80140C4" access="rw" />
    </registergroup>
    <registergroup name="TDES" description= "Triple Data Encryption Standard Engine" >
      <register name="TDES_CR" description="Control Register" address="0xF803C000" access="w" />
      <register name="TDES_MR" description="Mode Register" address="0xF803C004" access="rw" />
      <register name="TDES_IER" description="Interrupt Enable Register" address="0xF803C010" access="w" />
      <register name="TDES_IDR" description="Interrupt Disable Register" address="0xF803C014" access="w" />
      <register name="TDES_IMR" description="Interrupt Mask Register" address="0xF803C018" access="r" />
      <register name="TDES_ISR" description="Interrupt Status Register" address="0xF803C01C" access="r" />
      <register name="TDES_KEY1WR" description="Key 1 Word Register" address="0xF803C020" access="w" />
      <register name="TDES_KEY2WR" description="Key 2 Word Register" address="0xF803C028" access="w" />
      <register name="TDES_KEY3WR" description="Key 3 Word Register" address="0xF803C030" access="w" />
      <register name="TDES_IDATAR" description="Input Data Register" address="0xF803C040" access="w" />
      <register name="TDES_ODATAR" description="Output Data Register" address="0xF803C050" access="r" />
      <register name="TDES_IVR" description="Initialization Vector Register" address="0xF803C060" access="w" />
      <register name="TDES_XTEARNDR" description="XTEA Rounds Register" address="0xF803C070" access="rw" />
    </registergroup>
    <registergroup name="TRNG" description= "True Random Number Generator" >
      <register name="TRNG_CR" description="Control Register" address="0xF8040000" access="w" />
      <register name="TRNG_IER" description="Interrupt Enable Register" address="0xF8040010" access="w" />
      <register name="TRNG_IDR" description="Interrupt Disable Register" address="0xF8040014" access="w" />
      <register name="TRNG_IMR" description="Interrupt Mask Register" address="0xF8040018" access="r" />
      <register name="TRNG_ISR" description="Interrupt Status Register" address="0xF804001C" access="r" />
      <register name="TRNG_ODATA" description="Output Data Register" address="0xF8040050" access="r" />
    </registergroup>
    <registergroup name="TWI0" description= "Two Wire Interface (I2C) 0" >
      <register name="TWI0_CR" description="Control Register" address="0xF0014000" access="w" />
      <register name="TWI0_MMR" description="Master Mode Register" address="0xF0014004" access="rw" />
      <register name="TWI0_SMR" description="Slave Mode Register" address="0xF0014008" access="rw" />
      <register name="TWI0_IADR" description="Internal Address Register" address="0xF001400C" access="rw" />
      <register name="TWI0_CWGR" description="Clock Waveform Generator Register" address="0xF0014010" access="rw" />
      <register name="TWI0_SR" description="Status Register" address="0xF0014020" access="r" />
      <register name="TWI0_IER" description="Interrupt Enable Register" address="0xF0014024" access="w" />
      <register name="TWI0_IDR" description="Interrupt Disable Register" address="0xF0014028" access="w" />
      <register name="TWI0_IMR" description="Interrupt Mask Register" address="0xF001402C" access="r" />
      <register name="TWI0_RHR" description="Receive Holding Register" address="0xF0014030" access="r" />
      <register name="TWI0_THR" description="Transmit Holding Register" address="0xF0014034" access="w" />
      <register name="TWI0_WPROT_MODE" description="Protection Mode Register" address="0xF00140E4" access="rw" />
      <register name="TWI0_WPROT_STATUS" description="Protection Status Register" address="0xF00140E8" access="r" />
    </registergroup>
    <registergroup name="TWI1" description= "Two Wire Interface (I2C) 1" >
      <register name="TWI1_CR" description="Control Register" address="0xF0018000" access="w" />
      <register name="TWI1_MMR" description="Master Mode Register" address="0xF0018004" access="rw" />
      <register name="TWI1_SMR" description="Slave Mode Register" address="0xF0018008" access="rw" />
      <register name="TWI1_IADR" description="Internal Address Register" address="0xF001800C" access="rw" />
      <register name="TWI1_CWGR" description="Clock Waveform Generator Register" address="0xF0018010" access="rw" />
      <register name="TWI1_SR" description="Status Register" address="0xF0018020" access="r" />
      <register name="TWI1_IER" description="Interrupt Enable Register" address="0xF0018024" access="w" />
      <register name="TWI1_IDR" description="Interrupt Disable Register" address="0xF0018028" access="w" />
      <register name="TWI1_IMR" description="Interrupt Mask Register" address="0xF001802C" access="r" />
      <register name="TWI1_RHR" description="Receive Holding Register" address="0xF0018030" access="r" />
      <register name="TWI1_THR" description="Transmit Holding Register" address="0xF0018034" access="w" />
      <register name="TWI1_WPROT_MODE" description="Protection Mode Register" address="0xF00180E4" access="rw" />
      <register name="TWI1_WPROT_STATUS" description="Protection Status Register" address="0xF00180E8" access="r" />
    </registergroup>
    <registergroup name="TWI2" description= "Two Wire Interface (I2C) 2" >
      <register name="TWI2_CR" description="Control Register" address="0xF801C000" access="w" />
      <register name="TWI2_MMR" description="Master Mode Register" address="0xF801C004" access="rw" />
      <register name="TWI2_SMR" description="Slave Mode Register" address="0xF801C008" access="rw" />
      <register name="TWI2_IADR" description="Internal Address Register" address="0xF801C00C" access="rw" />
      <register name="TWI2_CWGR" description="Clock Waveform Generator Register" address="0xF801C010" access="rw" />
      <register name="TWI2_SR" description="Status Register" address="0xF801C020" access="r" />
      <register name="TWI2_IER" description="Interrupt Enable Register" address="0xF801C024" access="w" />
      <register name="TWI2_IDR" description="Interrupt Disable Register" address="0xF801C028" access="w" />
      <register name="TWI2_IMR" description="Interrupt Mask Register" address="0xF801C02C" access="r" />
      <register name="TWI2_RHR" description="Receive Holding Register" address="0xF801C030" access="r" />
      <register name="TWI2_THR" description="Transmit Holding Register" address="0xF801C034" access="w" />
      <register name="TWI2_WPROT_MODE" description="Protection Mode Register" address="0xF801C0E4" access="rw" />
      <register name="TWI2_WPROT_STATUS" description="Protection Status Register" address="0xF801C0E8" access="r" />
    </registergroup>
    <registergroup name="UART0" description= "Universal Asynchronous Receiver Transmitter 0 peripheral" >
      <register name="UART0_CR" description="Control Register" address="0xF0024000" access="w" />
      <register name="UART0_MR" description="Mode Register" address="0xF0024004" access="rw" />
      <register name="UART0_IER" description="Interrupt Enable Register" address="0xF0024008" access="w" />
      <register name="UART0_IDR" description="Interrupt Disable Register" address="0xF002400C" access="w" />
      <register name="UART0_IMR" description="Interrupt Mask Register" address="0xF0024010" access="r" />
      <register name="UART0_SR" description="Status Register" address="0xF0024014" access="r" />
      <register name="UART0_RHR" description="Receive Holding Register" address="0xF0024018" access="r" />
      <register name="UART0_THR" description="Transmit Holding Register" address="0xF002401C" access="w" />
      <register name="UART0_BRGR" description="Baud Rate Generator Register" address="0xF0024020" access="rw" />
    </registergroup>
    <registergroup name="UART1" description= "Universal Asynchronous Receiver Transmitter 1" >
      <register name="UART1_CR" description="Control Register" address="0xF8028000" access="w" />
      <register name="UART1_MR" description="Mode Register" address="0xF8028004" access="rw" />
      <register name="UART1_IER" description="Interrupt Enable Register" address="0xF8028008" access="w" />
      <register name="UART1_IDR" description="Interrupt Disable Register" address="0xF802800C" access="w" />
      <register name="UART1_IMR" description="Interrupt Mask Register" address="0xF8028010" access="r" />
      <register name="UART1_SR" description="Status Register" address="0xF8028014" access="r" />
      <register name="UART1_RHR" description="Receive Holding Register" address="0xF8028018" access="r" />
      <register name="UART1_THR" description="Transmit Holding Register" address="0xF802801C" access="w" />
      <register name="UART1_BRGR" description="Baud Rate Generator Register" address="0xF8028020" access="rw" />
    </registergroup>
    <registergroup name="UDPHS" description= "USB High Speed Device Port" >
      <register name="UDPHS_CTRL" description="UDPHS Control Register" address="0xF8030000" access="rw" />
      <register name="UDPHS_FNUM" description="UDPHS Frame Number Register" address="0xF8030004" access="r" />
      <register name="UDPHS_IEN" description="UDPHS Interrupt Enable Register" address="0xF8030010" access="rw" />
      <register name="UDPHS_INTSTA" description="UDPHS Interrupt Status Register" address="0xF8030014" access="r" />
      <register name="UDPHS_CLRINT" description="UDPHS Clear Interrupt Register" address="0xF8030018" access="w" />
      <register name="UDPHS_EPTRST" description="UDPHS Endpoints Reset Register" address="0xF803001C" access="w" />
      <register name="UDPHS_TST" description="UDPHS Test Register" address="0xF80300E0" access="rw" />
      <register name="UDPHS_IPNAME1" description="UDPHS Name1 Register" address="0xF80300F0" access="r" />
      <register name="UDPHS_IPNAME2" description="UDPHS Name2 Register" address="0xF80300F4" access="r" />
      <register name="UDPHS_IPFEATURES" description="UDPHS Features Register" address="0xF80300F8" access="r" />
      <register name="UDPHS_EPTCFG0" description="UDPHS Endpoint Configuration Register (endpoint = 0)" address="0xF8030100" access="rw" />
      <register name="UDPHS_EPTCTLENB0" description="UDPHS Endpoint Control Enable Register (endpoint = 0)" address="0xF8030104" access="w" />
      <register name="UDPHS_EPTCTLDIS0" description="UDPHS Endpoint Control Disable Register (endpoint = 0)" address="0xF8030108" access="w" />
      <register name="UDPHS_EPTCTL0" description="UDPHS Endpoint Control Register (endpoint = 0)" address="0xF803010C" access="r" />
      <register name="UDPHS_EPTSETSTA0" description="UDPHS Endpoint Set Status Register (endpoint = 0)" address="0xF8030114" access="w" />
      <register name="UDPHS_EPTCLRSTA0" description="UDPHS Endpoint Clear Status Register (endpoint = 0)" address="0xF8030118" access="w" />
      <register name="UDPHS_EPTSTA0" description="UDPHS Endpoint Status Register (endpoint = 0)" address="0xF803011C" access="r" />
      <register name="UDPHS_EPTCFG1" description="UDPHS Endpoint Configuration Register (endpoint = 1)" address="0xF8030120" access="rw" />
      <register name="UDPHS_EPTCTLENB1" description="UDPHS Endpoint Control Enable Register (endpoint = 1)" address="0xF8030124" access="w" />
      <register name="UDPHS_EPTCTLDIS1" description="UDPHS Endpoint Control Disable Register (endpoint = 1)" address="0xF8030128" access="w" />
      <register name="UDPHS_EPTCTL1" description="UDPHS Endpoint Control Register (endpoint = 1)" address="0xF803012C" access="r" />
      <register name="UDPHS_EPTSETSTA1" description="UDPHS Endpoint Set Status Register (endpoint = 1)" address="0xF8030134" access="w" />
      <register name="UDPHS_EPTCLRSTA1" description="UDPHS Endpoint Clear Status Register (endpoint = 1)" address="0xF8030138" access="w" />
      <register name="UDPHS_EPTSTA1" description="UDPHS Endpoint Status Register (endpoint = 1)" address="0xF803013C" access="r" />
      <register name="UDPHS_EPTCFG2" description="UDPHS Endpoint Configuration Register (endpoint = 2)" address="0xF8030140" access="rw" />
      <register name="UDPHS_EPTCTLENB2" description="UDPHS Endpoint Control Enable Register (endpoint = 2)" address="0xF8030144" access="w" />
      <register name="UDPHS_EPTCTLDIS2" description="UDPHS Endpoint Control Disable Register (endpoint = 2)" address="0xF8030148" access="w" />
      <register name="UDPHS_EPTCTL2" description="UDPHS Endpoint Control Register (endpoint = 2)" address="0xF803014C" access="r" />
      <register name="UDPHS_EPTSETSTA2" description="UDPHS Endpoint Set Status Register (endpoint = 2)" address="0xF8030154" access="w" />
      <register name="UDPHS_EPTCLRSTA2" description="UDPHS Endpoint Clear Status Register (endpoint = 2)" address="0xF8030158" access="w" />
      <register name="UDPHS_EPTSTA2" description="UDPHS Endpoint Status Register (endpoint = 2)" address="0xF803015C" access="r" />
      <register name="UDPHS_EPTCFG3" description="UDPHS Endpoint Configuration Register (endpoint = 3)" address="0xF8030160" access="rw" />
      <register name="UDPHS_EPTCTLENB3" description="UDPHS Endpoint Control Enable Register (endpoint = 3)" address="0xF8030164" access="w" />
      <register name="UDPHS_EPTCTLDIS3" description="UDPHS Endpoint Control Disable Register (endpoint = 3)" address="0xF8030168" access="w" />
      <register name="UDPHS_EPTCTL3" description="UDPHS Endpoint Control Register (endpoint = 3)" address="0xF803016C" access="r" />
      <register name="UDPHS_EPTSETSTA3" description="UDPHS Endpoint Set Status Register (endpoint = 3)" address="0xF8030174" access="w" />
      <register name="UDPHS_EPTCLRSTA3" description="UDPHS Endpoint Clear Status Register (endpoint = 3)" address="0xF8030178" access="w" />
      <register name="UDPHS_EPTSTA3" description="UDPHS Endpoint Status Register (endpoint = 3)" address="0xF803017C" access="r" />
      <register name="UDPHS_EPTCFG4" description="UDPHS Endpoint Configuration Register (endpoint = 4)" address="0xF8030180" access="rw" />
      <register name="UDPHS_EPTCTLENB4" description="UDPHS Endpoint Control Enable Register (endpoint = 4)" address="0xF8030184" access="w" />
      <register name="UDPHS_EPTCTLDIS4" description="UDPHS Endpoint Control Disable Register (endpoint = 4)" address="0xF8030188" access="w" />
      <register name="UDPHS_EPTCTL4" description="UDPHS Endpoint Control Register (endpoint = 4)" address="0xF803018C" access="r" />
      <register name="UDPHS_EPTSETSTA4" description="UDPHS Endpoint Set Status Register (endpoint = 4)" address="0xF8030194" access="w" />
      <register name="UDPHS_EPTCLRSTA4" description="UDPHS Endpoint Clear Status Register (endpoint = 4)" address="0xF8030198" access="w" />
      <register name="UDPHS_EPTSTA4" description="UDPHS Endpoint Status Register (endpoint = 4)" address="0xF803019C" access="r" />
      <register name="UDPHS_EPTCFG5" description="UDPHS Endpoint Configuration Register (endpoint = 5)" address="0xF80301A0" access="rw" />
      <register name="UDPHS_EPTCTLENB5" description="UDPHS Endpoint Control Enable Register (endpoint = 5)" address="0xF80301A4" access="w" />
      <register name="UDPHS_EPTCTLDIS5" description="UDPHS Endpoint Control Disable Register (endpoint = 5)" address="0xF80301A8" access="w" />
      <register name="UDPHS_EPTCTL5" description="UDPHS Endpoint Control Register (endpoint = 5)" address="0xF80301AC" access="r" />
      <register name="UDPHS_EPTSETSTA5" description="UDPHS Endpoint Set Status Register (endpoint = 5)" address="0xF80301B4" access="w" />
      <register name="UDPHS_EPTCLRSTA5" description="UDPHS Endpoint Clear Status Register (endpoint = 5)" address="0xF80301B8" access="w" />
      <register name="UDPHS_EPTSTA5" description="UDPHS Endpoint Status Register (endpoint = 5)" address="0xF80301BC" access="r" />
      <register name="UDPHS_EPTCFG6" description="UDPHS Endpoint Configuration Register (endpoint = 6)" address="0xF80301C0" access="rw" />
      <register name="UDPHS_EPTCTLENB6" description="UDPHS Endpoint Control Enable Register (endpoint = 6)" address="0xF80301C4" access="w" />
      <register name="UDPHS_EPTCTLDIS6" description="UDPHS Endpoint Control Disable Register (endpoint = 6)" address="0xF80301C8" access="w" />
      <register name="UDPHS_EPTCTL6" description="UDPHS Endpoint Control Register (endpoint = 6)" address="0xF80301CC" access="r" />
      <register name="UDPHS_EPTSETSTA6" description="UDPHS Endpoint Set Status Register (endpoint = 6)" address="0xF80301D4" access="w" />
      <register name="UDPHS_EPTCLRSTA6" description="UDPHS Endpoint Clear Status Register (endpoint = 6)" address="0xF80301D8" access="w" />
      <register name="UDPHS_EPTSTA6" description="UDPHS Endpoint Status Register (endpoint = 6)" address="0xF80301DC" access="r" />
      <register name="UDPHS_EPTCFG7" description="UDPHS Endpoint Configuration Register (endpoint = 7)" address="0xF80301E0" access="rw" />
      <register name="UDPHS_EPTCTLENB7" description="UDPHS Endpoint Control Enable Register (endpoint = 7)" address="0xF80301E4" access="w" />
      <register name="UDPHS_EPTCTLDIS7" description="UDPHS Endpoint Control Disable Register (endpoint = 7)" address="0xF80301E8" access="w" />
      <register name="UDPHS_EPTCTL7" description="UDPHS Endpoint Control Register (endpoint = 7)" address="0xF80301EC" access="r" />
      <register name="UDPHS_EPTSETSTA7" description="UDPHS Endpoint Set Status Register (endpoint = 7)" address="0xF80301F4" access="w" />
      <register name="UDPHS_EPTCLRSTA7" description="UDPHS Endpoint Clear Status Register (endpoint = 7)" address="0xF80301F8" access="w" />
      <register name="UDPHS_EPTSTA7" description="UDPHS Endpoint Status Register (endpoint = 7)" address="0xF80301FC" access="r" />
      <register name="UDPHS_EPTCFG8" description="UDPHS Endpoint Configuration Register (endpoint = 8)" address="0xF8030200" access="rw" />
      <register name="UDPHS_EPTCTLENB8" description="UDPHS Endpoint Control Enable Register (endpoint = 8)" address="0xF8030204" access="w" />
      <register name="UDPHS_EPTCTLDIS8" description="UDPHS Endpoint Control Disable Register (endpoint = 8)" address="0xF8030208" access="w" />
      <register name="UDPHS_EPTCTL8" description="UDPHS Endpoint Control Register (endpoint = 8)" address="0xF803020C" access="r" />
      <register name="UDPHS_EPTSETSTA8" description="UDPHS Endpoint Set Status Register (endpoint = 8)" address="0xF8030214" access="w" />
      <register name="UDPHS_EPTCLRSTA8" description="UDPHS Endpoint Clear Status Register (endpoint = 8)" address="0xF8030218" access="w" />
      <register name="UDPHS_EPTSTA8" description="UDPHS Endpoint Status Register (endpoint = 8)" address="0xF803021C" access="r" />
      <register name="UDPHS_EPTCFG9" description="UDPHS Endpoint Configuration Register (endpoint = 9)" address="0xF8030220" access="rw" />
      <register name="UDPHS_EPTCTLENB9" description="UDPHS Endpoint Control Enable Register (endpoint = 9)" address="0xF8030224" access="w" />
      <register name="UDPHS_EPTCTLDIS9" description="UDPHS Endpoint Control Disable Register (endpoint = 9)" address="0xF8030228" access="w" />
      <register name="UDPHS_EPTCTL9" description="UDPHS Endpoint Control Register (endpoint = 9)" address="0xF803022C" access="r" />
      <register name="UDPHS_EPTSETSTA9" description="UDPHS Endpoint Set Status Register (endpoint = 9)" address="0xF8030234" access="w" />
      <register name="UDPHS_EPTCLRSTA9" description="UDPHS Endpoint Clear Status Register (endpoint = 9)" address="0xF8030238" access="w" />
      <register name="UDPHS_EPTSTA9" description="UDPHS Endpoint Status Register (endpoint = 9)" address="0xF803023C" access="r" />
      <register name="UDPHS_EPTCFG10" description="UDPHS Endpoint Configuration Register (endpoint = 10)" address="0xF8030240" access="rw" />
      <register name="UDPHS_EPTCTLENB10" description="UDPHS Endpoint Control Enable Register (endpoint = 10)" address="0xF8030244" access="w" />
      <register name="UDPHS_EPTCTLDIS10" description="UDPHS Endpoint Control Disable Register (endpoint = 10)" address="0xF8030248" access="w" />
      <register name="UDPHS_EPTCTL10" description="UDPHS Endpoint Control Register (endpoint = 10)" address="0xF803024C" access="r" />
      <register name="UDPHS_EPTSETSTA10" description="UDPHS Endpoint Set Status Register (endpoint = 10)" address="0xF8030254" access="w" />
      <register name="UDPHS_EPTCLRSTA10" description="UDPHS Endpoint Clear Status Register (endpoint = 10)" address="0xF8030258" access="w" />
      <register name="UDPHS_EPTSTA10" description="UDPHS Endpoint Status Register (endpoint = 10)" address="0xF803025C" access="r" />
      <register name="UDPHS_EPTCFG11" description="UDPHS Endpoint Configuration Register (endpoint = 11)" address="0xF8030260" access="rw" />
      <register name="UDPHS_EPTCTLENB11" description="UDPHS Endpoint Control Enable Register (endpoint = 11)" address="0xF8030264" access="w" />
      <register name="UDPHS_EPTCTLDIS11" description="UDPHS Endpoint Control Disable Register (endpoint = 11)" address="0xF8030268" access="w" />
      <register name="UDPHS_EPTCTL11" description="UDPHS Endpoint Control Register (endpoint = 11)" address="0xF803026C" access="r" />
      <register name="UDPHS_EPTSETSTA11" description="UDPHS Endpoint Set Status Register (endpoint = 11)" address="0xF8030274" access="w" />
      <register name="UDPHS_EPTCLRSTA11" description="UDPHS Endpoint Clear Status Register (endpoint = 11)" address="0xF8030278" access="w" />
      <register name="UDPHS_EPTSTA11" description="UDPHS Endpoint Status Register (endpoint = 11)" address="0xF803027C" access="r" />
      <register name="UDPHS_EPTCFG12" description="UDPHS Endpoint Configuration Register (endpoint = 12)" address="0xF8030280" access="rw" />
      <register name="UDPHS_EPTCTLENB12" description="UDPHS Endpoint Control Enable Register (endpoint = 12)" address="0xF8030284" access="w" />
      <register name="UDPHS_EPTCTLDIS12" description="UDPHS Endpoint Control Disable Register (endpoint = 12)" address="0xF8030288" access="w" />
      <register name="UDPHS_EPTCTL12" description="UDPHS Endpoint Control Register (endpoint = 12)" address="0xF803028C" access="r" />
      <register name="UDPHS_EPTSETSTA12" description="UDPHS Endpoint Set Status Register (endpoint = 12)" address="0xF8030294" access="w" />
      <register name="UDPHS_EPTCLRSTA12" description="UDPHS Endpoint Clear Status Register (endpoint = 12)" address="0xF8030298" access="w" />
      <register name="UDPHS_EPTSTA12" description="UDPHS Endpoint Status Register (endpoint = 12)" address="0xF803029C" access="r" />
      <register name="UDPHS_EPTCFG13" description="UDPHS Endpoint Configuration Register (endpoint = 13)" address="0xF80302A0" access="rw" />
      <register name="UDPHS_EPTCTLENB13" description="UDPHS Endpoint Control Enable Register (endpoint = 13)" address="0xF80302A4" access="w" />
      <register name="UDPHS_EPTCTLDIS13" description="UDPHS Endpoint Control Disable Register (endpoint = 13)" address="0xF80302A8" access="w" />
      <register name="UDPHS_EPTCTL13" description="UDPHS Endpoint Control Register (endpoint = 13)" address="0xF80302AC" access="r" />
      <register name="UDPHS_EPTSETSTA13" description="UDPHS Endpoint Set Status Register (endpoint = 13)" address="0xF80302B4" access="w" />
      <register name="UDPHS_EPTCLRSTA13" description="UDPHS Endpoint Clear Status Register (endpoint = 13)" address="0xF80302B8" access="w" />
      <register name="UDPHS_EPTSTA13" description="UDPHS Endpoint Status Register (endpoint = 13)" address="0xF80302BC" access="r" />
      <register name="UDPHS_EPTCFG14" description="UDPHS Endpoint Configuration Register (endpoint = 14)" address="0xF80302C0" access="rw" />
      <register name="UDPHS_EPTCTLENB14" description="UDPHS Endpoint Control Enable Register (endpoint = 14)" address="0xF80302C4" access="w" />
      <register name="UDPHS_EPTCTLDIS14" description="UDPHS Endpoint Control Disable Register (endpoint = 14)" address="0xF80302C8" access="w" />
      <register name="UDPHS_EPTCTL14" description="UDPHS Endpoint Control Register (endpoint = 14)" address="0xF80302CC" access="r" />
      <register name="UDPHS_EPTSETSTA14" description="UDPHS Endpoint Set Status Register (endpoint = 14)" address="0xF80302D4" access="w" />
      <register name="UDPHS_EPTCLRSTA14" description="UDPHS Endpoint Clear Status Register (endpoint = 14)" address="0xF80302D8" access="w" />
      <register name="UDPHS_EPTSTA14" description="UDPHS Endpoint Status Register (endpoint = 14)" address="0xF80302DC" access="r" />
      <register name="UDPHS_EPTCFG15" description="UDPHS Endpoint Configuration Register (endpoint = 15)" address="0xF80302E0" access="rw" />
      <register name="UDPHS_EPTCTLENB15" description="UDPHS Endpoint Control Enable Register (endpoint = 15)" address="0xF80302E4" access="w" />
      <register name="UDPHS_EPTCTLDIS15" description="UDPHS Endpoint Control Disable Register (endpoint = 15)" address="0xF80302E8" access="w" />
      <register name="UDPHS_EPTCTL15" description="UDPHS Endpoint Control Register (endpoint = 15)" address="0xF80302EC" access="r" />
      <register name="UDPHS_EPTSETSTA15" description="UDPHS Endpoint Set Status Register (endpoint = 15)" address="0xF80302F4" access="w" />
      <register name="UDPHS_EPTCLRSTA15" description="UDPHS Endpoint Clear Status Register (endpoint = 15)" address="0xF80302F8" access="w" />
      <register name="UDPHS_EPTSTA15" description="UDPHS Endpoint Status Register (endpoint = 15)" address="0xF80302FC" access="r" />
      <register name="UDPHS_DMANXTDSC0" description="UDPHS DMA Next Descriptor Address Register (channel = 0)" address="0xF8030300" access="rw" />
      <register name="UDPHS_DMAADDRESS0" description="UDPHS DMA Channel Address Register (channel = 0)" address="0xF8030304" access="rw" />
      <register name="UDPHS_DMACONTROL0" description="UDPHS DMA Channel Control Register (channel = 0)" address="0xF8030308" access="rw" />
      <register name="UDPHS_DMASTATUS0" description="UDPHS DMA Channel Status Register (channel = 0)" address="0xF803030C" access="rw" />
      <register name="UDPHS_DMANXTDSC1" description="UDPHS DMA Next Descriptor Address Register (channel = 1)" address="0xF8030310" access="rw" />
      <register name="UDPHS_DMAADDRESS1" description="UDPHS DMA Channel Address Register (channel = 1)" address="0xF8030314" access="rw" />
      <register name="UDPHS_DMACONTROL1" description="UDPHS DMA Channel Control Register (channel = 1)" address="0xF8030318" access="rw" />
      <register name="UDPHS_DMASTATUS1" description="UDPHS DMA Channel Status Register (channel = 1)" address="0xF803031C" access="rw" />
      <register name="UDPHS_DMANXTDSC2" description="UDPHS DMA Next Descriptor Address Register (channel = 2)" address="0xF8030320" access="rw" />
      <register name="UDPHS_DMAADDRESS2" description="UDPHS DMA Channel Address Register (channel = 2)" address="0xF8030324" access="rw" />
      <register name="UDPHS_DMACONTROL2" description="UDPHS DMA Channel Control Register (channel = 2)" address="0xF8030328" access="rw" />
      <register name="UDPHS_DMASTATUS2" description="UDPHS DMA Channel Status Register (channel = 2)" address="0xF803032C" access="rw" />
      <register name="UDPHS_DMANXTDSC3" description="UDPHS DMA Next Descriptor Address Register (channel = 3)" address="0xF8030330" access="rw" />
      <register name="UDPHS_DMAADDRESS3" description="UDPHS DMA Channel Address Register (channel = 3)" address="0xF8030334" access="rw" />
      <register name="UDPHS_DMACONTROL3" description="UDPHS DMA Channel Control Register (channel = 3)" address="0xF8030338" access="rw" />
      <register name="UDPHS_DMASTATUS3" description="UDPHS DMA Channel Status Register (channel = 3)" address="0xF803033C" access="rw" />
      <register name="UDPHS_DMANXTDSC4" description="UDPHS DMA Next Descriptor Address Register (channel = 4)" address="0xF8030340" access="rw" />
      <register name="UDPHS_DMAADDRESS4" description="UDPHS DMA Channel Address Register (channel = 4)" address="0xF8030344" access="rw" />
      <register name="UDPHS_DMACONTROL4" description="UDPHS DMA Channel Control Register (channel = 4)" address="0xF8030348" access="rw" />
      <register name="UDPHS_DMASTATUS4" description="UDPHS DMA Channel Status Register (channel = 4)" address="0xF803034C" access="rw" />
      <register name="UDPHS_DMANXTDSC5" description="UDPHS DMA Next Descriptor Address Register (channel = 5)" address="0xF8030350" access="rw" />
      <register name="UDPHS_DMAADDRESS5" description="UDPHS DMA Channel Address Register (channel = 5)" address="0xF8030354" access="rw" />
      <register name="UDPHS_DMACONTROL5" description="UDPHS DMA Channel Control Register (channel = 5)" address="0xF8030358" access="rw" />
      <register name="UDPHS_DMASTATUS5" description="UDPHS DMA Channel Status Register (channel = 5)" address="0xF803035C" access="rw" />
      <register name="UDPHS_DMANXTDSC6" description="UDPHS DMA Next Descriptor Address Register (channel = 6)" address="0xF8030360" access="rw" />
      <register name="UDPHS_DMAADDRESS6" description="UDPHS DMA Channel Address Register (channel = 6)" address="0xF8030364" access="rw" />
      <register name="UDPHS_DMACONTROL6" description="UDPHS DMA Channel Control Register (channel = 6)" address="0xF8030368" access="rw" />
      <register name="UDPHS_DMASTATUS6" description="UDPHS DMA Channel Status Register (channel = 6)" address="0xF803036C" access="rw" />
    </registergroup>
    <registergroup name="USART0" description= "Universal Synchronous Asynchronous Receiver Transmitter 0" >
      <register name="USART0_CR" description="Control Register" address="0xF001C000" access="w" />
      <register name="USART0_MR" description="Mode Register" address="0xF001C004" access="rw" />
      <register name="USART0_IER" description="Interrupt Enable Register" address="0xF001C008" access="w" />
      <register name="USART0_IDR" description="Interrupt Disable Register" address="0xF001C00C" access="w" />
      <register name="USART0_IMR" description="Interrupt Mask Register" address="0xF001C010" access="r" />
      <register name="USART0_CSR" description="Channel Status Register" address="0xF001C014" access="r" />
      <register name="USART0_RHR" description="Receiver Holding Register" address="0xF001C018" access="r" />
      <register name="USART0_THR" description="Transmitter Holding Register" address="0xF001C01C" access="w" />
      <register name="USART0_BRGR" description="Baud Rate Generator Register" address="0xF001C020" access="rw" />
      <register name="USART0_RTOR" description="Receiver Time-out Register" address="0xF001C024" access="rw" />
      <register name="USART0_TTGR" description="Transmitter Timeguard Register" address="0xF001C028" access="rw" />
      <register name="USART0_FIDI" description="FI DI Ratio Register" address="0xF001C040" access="rw" />
      <register name="USART0_NER" description="Number of Errors Register" address="0xF001C044" access="r" />
      <register name="USART0_IF" description="IrDA Filter Register" address="0xF001C04C" access="rw" />
      <register name="USART0_MAN" description="Manchester Encoder Decoder Register" address="0xF001C050" access="rw" />
      <register name="USART0_WPMR" description="Write Protect Mode Register" address="0xF001C0E4" access="rw" />
      <register name="USART0_WPSR" description="Write Protect Status Register" address="0xF001C0E8" access="r" />
    </registergroup>
    <registergroup name="USART1" description= "Universal Synchronous Asynchronous Receiver Transmitter 1" >
      <register name="USART1_CR" description="Control Register" address="0xF0020000" access="w" />
      <register name="USART1_MR" description="Mode Register" address="0xF0020004" access="rw" />
      <register name="USART1_IER" description="Interrupt Enable Register" address="0xF0020008" access="w" />
      <register name="USART1_IDR" description="Interrupt Disable Register" address="0xF002000C" access="w" />
      <register name="USART1_IMR" description="Interrupt Mask Register" address="0xF0020010" access="r" />
      <register name="USART1_CSR" description="Channel Status Register" address="0xF0020014" access="r" />
      <register name="USART1_RHR" description="Receiver Holding Register" address="0xF0020018" access="r" />
      <register name="USART1_THR" description="Transmitter Holding Register" address="0xF002001C" access="w" />
      <register name="USART1_BRGR" description="Baud Rate Generator Register" address="0xF0020020" access="rw" />
      <register name="USART1_RTOR" description="Receiver Time-out Register" address="0xF0020024" access="rw" />
      <register name="USART1_TTGR" description="Transmitter Timeguard Register" address="0xF0020028" access="rw" />
      <register name="USART1_FIDI" description="FI DI Ratio Register" address="0xF0020040" access="rw" />
      <register name="USART1_NER" description="Number of Errors Register" address="0xF0020044" access="r" />
      <register name="USART1_IF" description="IrDA Filter Register" address="0xF002004C" access="rw" />
      <register name="USART1_MAN" description="Manchester Encoder Decoder Register" address="0xF0020050" access="rw" />
      <register name="USART1_WPMR" description="Write Protect Mode Register" address="0xF00200E4" access="rw" />
      <register name="USART1_WPSR" description="Write Protect Status Register" address="0xF00200E8" access="r" />
    </registergroup>
    <registergroup name="USART2" description= "Universal Synchronous Asynchronous Receiver Transmitter 2" >
      <register name="USART2_CR" description="Control Register" address="0xF8020000" access="w" />
      <register name="USART2_MR" description="Mode Register" address="0xF8020004" access="rw" />
      <register name="USART2_IER" description="Interrupt Enable Register" address="0xF8020008" access="w" />
      <register name="USART2_IDR" description="Interrupt Disable Register" address="0xF802000C" access="w" />
      <register name="USART2_IMR" description="Interrupt Mask Register" address="0xF8020010" access="r" />
      <register name="USART2_CSR" description="Channel Status Register" address="0xF8020014" access="r" />
      <register name="USART2_RHR" description="Receiver Holding Register" address="0xF8020018" access="r" />
      <register name="USART2_THR" description="Transmitter Holding Register" address="0xF802001C" access="w" />
      <register name="USART2_BRGR" description="Baud Rate Generator Register" address="0xF8020020" access="rw" />
      <register name="USART2_RTOR" description="Receiver Time-out Register" address="0xF8020024" access="rw" />
      <register name="USART2_TTGR" description="Transmitter Timeguard Register" address="0xF8020028" access="rw" />
      <register name="USART2_FIDI" description="FI DI Ratio Register" address="0xF8020040" access="rw" />
      <register name="USART2_NER" description="Number of Errors Register" address="0xF8020044" access="r" />
      <register name="USART2_IF" description="IrDA Filter Register" address="0xF802004C" access="rw" />
      <register name="USART2_MAN" description="Manchester Encoder Decoder Register" address="0xF8020050" access="rw" />
      <register name="USART2_WPMR" description="Write Protect Mode Register" address="0xF80200E4" access="rw" />
      <register name="USART2_WPSR" description="Write Protect Status Register" address="0xF80200E8" access="r" />
    </registergroup>
    <registergroup name="USART3" description= "Universal Synchronous Asynchronous Receiver Transmitter 3" >
      <register name="USART3_CR" description="Control Register" address="0xF8024000" access="w" />
      <register name="USART3_MR" description="Mode Register" address="0xF8024004" access="rw" />
      <register name="USART3_IER" description="Interrupt Enable Register" address="0xF8024008" access="w" />
      <register name="USART3_IDR" description="Interrupt Disable Register" address="0xF802400C" access="w" />
      <register name="USART3_IMR" description="Interrupt Mask Register" address="0xF8024010" access="r" />
      <register name="USART3_CSR" description="Channel Status Register" address="0xF8024014" access="r" />
      <register name="USART3_RHR" description="Receiver Holding Register" address="0xF8024018" access="r" />
      <register name="USART3_THR" description="Transmitter Holding Register" address="0xF802401C" access="w" />
      <register name="USART3_BRGR" description="Baud Rate Generator Register" address="0xF8024020" access="rw" />
      <register name="USART3_RTOR" description="Receiver Time-out Register" address="0xF8024024" access="rw" />
      <register name="USART3_TTGR" description="Transmitter Timeguard Register" address="0xF8024028" access="rw" />
      <register name="USART3_FIDI" description="FI DI Ratio Register" address="0xF8024040" access="rw" />
      <register name="USART3_NER" description="Number of Errors Register" address="0xF8024044" access="r" />
      <register name="USART3_IF" description="IrDA Filter Register" address="0xF802404C" access="rw" />
      <register name="USART3_MAN" description="Manchester Encoder Decoder Register" address="0xF8024050" access="rw" />
      <register name="USART3_WPMR" description="Write Protect Mode Register" address="0xF80240E4" access="rw" />
      <register name="USART3_WPSR" description="Write Protect Status Register" address="0xF80240E8" access="r" />
    </registergroup>
    <registergroup name="WDT" description= "Watchdog Timer" >
      <register name="WDT_CR" description="Control Register" address="0xFFFFFE40" access="w" />
      <register name="WDT_MR" description="Mode Register" address="0xFFFFFE44" access="rw" />
      <register name="WDT_SR" description="Status Register" address="0xFFFFFE48" access="r" />
    </registergroup>
	</group>
</model> 
