# Reading D:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do {E:\FPGA\Pango\PGL50H\DDR3_RAM\ipcore\DDR3_ip\sim\modelsim\sim.tcl}
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying D:/intelFPGA/18.1/modelsim_ase/win32aloem/modelsim.ini
# D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on Apr 05,2023
# vlog -reportprogress 300 -sv -work work -mfcu -incr -f ../modelsim/sim_file_list.f -y D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation "+libext+.v" "+incdir+../../example_design/bench/mem/" 
# -- Compiling module wfifo
# -- Compiling module wfifo_prefetch
# -- Compiling module ipml_fifo_ctrl_v1_3
# -- Compiling module ipml_fifo_v1_6_wfifo
# -- Compiling module ipml_prefetch_fifo_v1_6_wfifo
# -- Compiling module ipml_reg_fifo_v1_0
# -- Compiling module ipml_sdpram_v1_6_wfifo
# -- Compiling module rfifo
# -- Compiling module rfifo_prefetch
# -- Compiling module ipml_fifo_v1_6_rfifo
# -- Compiling module ipml_prefetch_fifo_v1_6_rfifo
# -- Compiling module ipml_sdpram_v1_6_rfifo
# -- Compiling module DDR3_RAM
# -- Compiling module DDR3_rw_ctrl
# -- Compiling module rfifo_ctrl
# -- Compiling module wfifo_ctrl
# -- Compiling module ddr_test_top_tb
# -- Compiling module ddr3
# -- Scanning library directory 'D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation'
# -- Compiling package wfifo_v_unit
# -- Compiling module axi_bist_top_v1_0
# -- Compiling module prbs15_64bit_v1_0
# -- Compiling module prbs31_128bit_v1_0
# -- Compiling module test_ddr
# -- Compiling module test_main_ctrl_v1_0
# -- Compiling module test_rd_ctrl_v1_0
# -- Compiling module test_wr_ctrl_v1_0
# -- Compiling module uart_rd_lock
# -- Compiling module ipsxb_clk_gen_32bit
# -- Compiling module ipsxb_cmd_parser_32bit
# -- Compiling module ipsxb_seu_rs232_intf
# -- Compiling module ipsxb_seu_uart_rx
# -- Compiling module ipsxb_seu_uart_tx
# -- Compiling module ipsxb_uart_ctrl_32bit
# -- Compiling module ipsxb_uart_ctrl_top_32bit
# -- Compiling module ipsxb_ver_ctrl_32bit
# -- Compiling module ipsxb_rst_sync_v1_1
# -- Compiling module ipsxb_ddrphy_slice_top_v1_4
# -- Compiling module ipsxb_ddrphy_pll_v1_0
# -- Compiling module ipsxb_distributed_fifo_v1_0
# -- Compiling module ipsxb_distributed_fifo_ctr_v1_0
# -- Compiling module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
# -- Compiling module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
# -- Compiling module GTP_DLL
# -- Compiling module GTP_DDC_E1
# -- Compiling module GTP_OSERDES
# -- Compiling module GTP_OUTBUFT
# -- Compiling module GTP_OUTBUFTCO
# -- Compiling module GTP_GRS
# -- Compiling module GTP_CLKBUFG
# -- Compiling module GTP_PLL_E3
# -- Compiling module GTP_IOCLKBUF
# -- Compiling module GTP_IOCLKDIV
# -- Compiling module GTP_IOBUFCO
# -- Compiling module GTP_IOBUF
# -- Compiling module GTP_IODELAY
# -- Compiling module GTP_ISERDES
# -- Compiling module DDR3_ip
# -- Compiling module DDR3_ip_ddrphy_top
# -- Compiling module GTP_DRM9K
# 
# Top level modules:
# 	wfifo_prefetch
# 	rfifo_prefetch
# 	ddr_test_top_tb
# 	test_ddr
# End time: 14:37:16 on Apr 05,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
