EESchema Schematic File Version 2  date 10/25/2012 4:28:48 PM
LIBS:DigitalInterface_v1.0-cache
LIBS:DigitalInterface_v1.0-cache
EELAYER 25  0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 1 7
Title "Digital Interface v1.0"
Date "25 oct 2012"
Rev "3"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 800  2650 2100 2050
U 4FE95220
F0 "Data Interface Connector" 60
F1 "Data Interface Connector.sch" 60
$EndSheet
$Sheet
S 5450 2650 2050 2050
U 4FE45400
F0 "FPGA Module" 60
F1 "FPGA Module.sch" 60
$EndSheet
$Sheet
S 3150 2650 2100 2050
U 4FE453F7
F0 "Hi Speed USB2 Interface " 60
F1 "Hi Speed USB2 Interface .sch" 60
$EndSheet
$Sheet
S 800  5050 2100 2050
U 4FE453EF
F0 "Clock Generator" 60
F1 "Clock Generator.sch" 60
$EndSheet
$Sheet
S 3150 5050 2100 2050
U 4FE453E2
F0 "Power Supply for Clock Generator" 60
F1 "Power Supply for Clock Generator.sch" 60
$EndSheet
$Sheet
S 5450 5050 2050 2050
U 50447F00
F0 "I2C Port Expander" 60
F1 "I2C Port Expander.sch" 60
$EndSheet
$EndSCHEMATC
