$date
	Mon Oct 27 09:16:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_sim $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module f $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0"
0(
0!
0&
0'
0%
0$
0#
#10
1!
1%
#15
1'
0%
1$
#20
1"
0!
1(
1%
#25
0"
0(
1!
0%
0$
1#
#30
1"
0!
1(
1%
#35
0(
1&
0'
0%
1$
#40
1!
1%
#45
