src\Basic_Logic\AND_gate.vhd
src\Basic_Logic\Basic_Logic_Top.vhd
src\Basic_Logic\decoder_2to4.vhd
src\Basic_Logic\Driver.vhd
src\Basic_Logic\full_adder.vhd
src\Basic_Logic\half_adder.vhd
src\Basic_Logic\Inverter.vhd
src\Basic_Logic\mux_2to1.vhd
src\Basic_Logic\mux_4to1.vhd
src\Basic_Logic\NAND_gate.vhd
src\Basic_Logic\NOR_gate.vhd
src\Basic_Logic\not_gate.vhd
src\Basic_Logic\OR_Gate.vhd
src\Basic_Logic\XNOR_gate.vhd
src\Basic_Logic\XOR_gate.vhd
src\combinational\adder_4bit.vhd
src\combinational\alu.vhd
src\combinational\barrel_shifter.vhd
src\combinational\comparator.vhd
src\combinational\priority_encoder.vhd
src\combinational\subtractor.vhd
src\fir_filter\fir_dataflow.vhd
src\fir_filter\fir_filter.vhd
src\fir_filter\fir_rtl.vhd
src\fsm\fsm_mealy.vhd
src\fsm\fsm_moore.vhd
src\fsm\sequence_detector.vhd
src\fsm\traffic_light.vhd
src\fsm\vending_machine.vhd
src\gcd_calculator\gcd_behavior.vhd
src\gcd_calculator\gcd_datapath.vhd
src\gcd_calculator\gcd_fsm.vhd
src\gcd_calculator\gcd_rtl.vhd
src\isa_controller\isa_controller_datapath.vhd
src\isa_controller\isa_controller_fsm.vhd
src\isa_controller\isa_controller_fsmd.vhd
src\memory\fifo.vhd
src\memory\ram_dual_port.vhd
src\memory\ram_single_port.vhd
src\memory\rom.vhd
src\microprocessor\alu.vhd
src\microprocessor\bigmux.vhd
src\microprocessor\controller.vhd
src\microprocessor\ctrl_unit.vhd
src\microprocessor\datapath.vhd
src\microprocessor\ir.vhd
src\microprocessor\memory.vhd
src\microprocessor\microprocessor.vhd
src\microprocessor\obuf.vhd
src\microprocessor\pc.vhd
src\microprocessor\reg_file.vhd
src\microprocessor\smallmux.vhd
src\pci_bridge\pci_bridge_datapath.vhd
src\pci_bridge\pci_bridge_fsm.vhd
src\pci_bridge\pci_bridge_fsmd.vhd
src\sequential\counter_4bit.vhd
src\sequential\counter_nbit.vhd
src\sequential\d_flipflop.vhd
src\sequential\jk_flipflop.vhd
src\sequential\register_8bit.vhd
src\sequential\register_nbit.vhd
src\sequential\ring_counter.vhd
src\sequential\shift_register.vhd
src\sequential\t_flipflop.vhd
src\sequential\up_down_counter.vhd
src\serial_adder\serial_adder_datapath.vhd
src\serial_adder\serial_adder_fsm.vhd
src\serial_adder\serial_adder_fsmd.vhd
src\signal_variable\signal_example.vhd
src\signal_variable\signal_var_comparison.vhd
src\signal_variable\variable_example.vhd
src\testbenches\tb_basic_logic.vhd
src\testbenches\tb_comparator.vhd
src\testbenches\tb_counter.vhd
src\testbenches\tb_fir_filter.vhd
src\testbenches\tb_flipflop.vhd
src\testbenches\tb_fsm.vhd
src\testbenches\tb_full_adder.vhd
src\testbenches\tb_gcd.vhd
src\testbenches\tb_half_adder.vhd
src\testbenches\tb_hd6402.vhd
src\testbenches\tb_isa_controller.vhd
src\testbenches\tb_microprocessor.vhd
src\testbenches\tb_mux.vhd
src\testbenches\tb_pci_bridge.vhd
src\testbenches\tb_ram.vhd
src\testbenches\tb_serial_adder.vhd
src\testbenches\tb_shift_register.vhd
src\testbenches\tb_uart_rx_case1.vhd
src\testbenches\tb_uart_rx_case2.vhd
src\testbenches\tb_uart_rx_case3.vhd
src\testbenches\tb_uart_tx_case1.vhd
src\testbenches\tb_uart_tx_case2.vhd
src\testbenches\tb_uart_tx_case3.vhd
src\uart\hd6402.vhd
src\uart\uart_receiver.vhd
src\uart\uart_transmitter.vhd
