// Seed: 1815489321
module module_0 ();
  assign id_1 = 1;
  reg id_2;
  reg id_3;
  always @(posedge id_2 or posedge 1) begin : LABEL_0
    id_1 = 1;
    cover ({id_3, id_3});
    id_2 <= 1;
    id_2 <= id_2;
  end
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input uwire id_4,
    output supply1 id_5
);
  wire id_7;
  tri  id_8 = id_0;
  always @(posedge id_8) begin : LABEL_0
    deassign id_5;
  end
  module_0 modCall_1 ();
  wire id_9;
endmodule
