chipselect	,	V_50
chip_select	,	V_90
out_iounmap	,	V_152
DIV_ROUND_UP	,	F_8
mx31_rx_available	,	F_26
fin	,	V_1
mx27_config	,	F_30
MX27_CSPICTRL_MASTER	,	V_68
platform_driver_unregister	,	F_87
mx1_rx_available	,	F_36
len	,	V_120
dev	,	V_121
mx1_trigger	,	F_34
"bitbang start failed with %d\n"	,	L_10
mx27_rx_available	,	F_31
out_gpio_free	,	V_147
release_mem_region	,	F_78
unlikely	,	F_5
MX27_CSPICTRL_ENABLE	,	V_67
spi_imx_setupxfer	,	F_44
__devinit	,	T_4
active	,	V_91
request_irq	,	F_66
MX27_CSPICTRL_CS_SHIFT	,	V_73
gpio_request	,	F_59
spi_imx_exit	,	F_86
MXC_CSPIRXDATA	,	V_42
MX31_CSPICTRL_CS_SHIFT	,	V_56
spi_imx_push	,	F_41
SPI_CS_HIGH	,	V_38
mx31_trigger	,	F_23
MX1_CSPICTRL_XCH	,	V_78
spi_bitbang_stop	,	F_83
spi_imx0_0_reset	,	F_32
pr_err	,	F_7
__maybe_unused	,	T_1
spi_imx_init	,	F_84
MX27_CSPICTRL_XCH	,	V_66
SPI_CPOL	,	V_37
spi_master_get_devdata	,	F_39
__devexit	,	T_5
"%s: fin: %u, fspi: %u, post: %u, pre: %u\n"	,	L_2
ctrl	,	V_26
rx	,	V_103
free_irq	,	F_76
spi_imx_clkdiv_2	,	F_3
fifosize	,	V_96
spi_imx_probe	,	F_53
SPI_IMX2_3_CTRL_PREDIV_OFFSET	,	V_9
BUG	,	F_45
"can't get the platform data\n"	,	L_4
EBUSY	,	V_150
SPI_IMX2_3_CTRL_MODE_MASK	,	V_29
num_chipselect	,	V_134
setup_transfer	,	V_138
MXC_CSPICTRL	,	V_46
spi_imx_setup	,	F_49
cfg	,	V_28
MX1_INTREG_RR	,	V_84
SPI_IMX2_3_INT_TEEN	,	V_16
i	,	V_3
irq	,	V_100
out_free_irq	,	V_154
MX31_CSPICTRL_XCH	,	V_47
fls	,	F_6
spi_device	,	V_85
intctrl	,	V_105
spi_clk	,	V_30
cs	,	V_32
SPI_IMX2_3_CONFIG_SSBPOL	,	F_19
SPI_IMX2_3_INT_RREN	,	V_18
request_mem_region	,	F_62
t	,	V_108
spi_imx_clkdiv_1	,	F_1
config	,	V_25
platform_device	,	V_122
"request_mem_region failed\n"	,	L_7
tx_buf	,	V_118
MX27_CSPICTRL_SSPOL	,	V_72
spi_imx_devtype_data	,	V_143
tx	,	V_98
SPI_IMX2_3_INT	,	V_20
DRIVER_NAME	,	V_136
dev_dbg	,	F_50
"unable to get clock\n"	,	L_9
dev_get_platdata	,	F_54
MX31_INTREG_RREN	,	V_44
max_speed_hz	,	V_110
post	,	V_7
reg	,	V_21
dev_is_lowactive	,	V_93
MX35_CSPICTRL_CS_SHIFT	,	V_59
platform_get_irq	,	F_65
ret	,	V_129
res	,	V_128
pre	,	V_6
spi_imx_buf_tx_u32	,	V_116
"can't get cs gpios\n"	,	L_5
count	,	V_97
MX1_CSPICTRL_PHA	,	V_82
ioremap	,	F_64
spi_imx_config	,	V_24
SPI_IMX2_3_CONFIG	,	V_39
clk_get_rate	,	F_71
MX27_CSPICTRL_DR_SHIFT	,	V_69
spi_imx2_3_rx_available	,	F_20
spi_imx2_3_reset	,	F_21
spi_imx2_3_clkdiv	,	F_4
MX27_CSPICTRL_PHA	,	V_70
name	,	V_149
MX1_CSPICTRL_DR_SHIFT	,	V_81
platform_get_resource	,	F_61
spi_imx	,	V_12
spi_imx_isr	,	F_42
iounmap	,	F_77
mxc_clkdivs	,	V_5
dev_err	,	F_55
"can't get platform resource\n"	,	L_6
MXC_RESET	,	V_75
MXC_INT_RR	,	V_17
MX31_INTREG_TEEN	,	V_43
SPI_IMX2_3_CONFIG_SCLKPHA	,	F_17
MX3_CSPISTAT	,	V_62
mx1_reset	,	F_37
spi_imx_buf_tx_u8	,	V_112
SPI_IMX2_3_STAT_RR	,	V_41
start	,	V_148
MX31_STATUS_RR	,	V_61
mx27_intctrl	,	F_28
spi_imx_buf_tx_u16	,	V_114
txrx_bufs	,	V_139
speed_hz	,	V_31
spi_imx_remove	,	F_81
setup	,	V_140
mxc_platform_info	,	V_125
clk_disable	,	F_74
base	,	V_19
pr_debug	,	F_9
ENOMEM	,	V_131
MX35_CSPICTRL_BL_SHIFT	,	V_57
SPI_IMX2_3_CTRL_ENABLE	,	V_27
MXC_INT_TE	,	V_15
MX31_CSPICTRL_SSPOL	,	V_55
cpu_is_mx21	,	F_2
dev_info	,	F_73
bus_num	,	V_132
spi_master_put	,	F_79
spi_master	,	V_126
SPI_IMX2_3_CTRL_BL_OFFSET	,	V_34
enable	,	V_13
MX1_CSPICTRL_MASTER	,	V_80
clk_put	,	F_75
SPI_CPHA	,	V_36
MX31_CSPICTRL_POL	,	V_54
id	,	V_133
val	,	V_14
clk	,	V_153
bitbang	,	V_135
clk_enable	,	F_70
spi_imx_cleanup	,	F_52
spi_imx_transfer	,	F_46
IRQ_HANDLED	,	V_104
out_clk_put	,	V_156
mx31_intctrl	,	F_22
__func__	,	V_8
reset	,	V_155
spi_bitbang_start	,	F_72
MX1_CSPICTRL_ENABLE	,	V_79
MX31_CSPICTRL_DR_SHIFT	,	V_51
kfree	,	F_80
spi_master_get	,	F_58
MX1_CSPICTRL_POL	,	V_83
MX27_CSPICTRL_POL	,	V_71
init_completion	,	F_47
MX31_CSPISTATUS	,	V_60
spi_imx2_3_intctrl	,	F_10
spi_imx0_4_reset	,	F_27
mode_bits	,	V_142
bits_per_word	,	V_109
BITBANG_CS_INACTIVE	,	V_92
gpio_set_value	,	F_40
is_active	,	V_87
gpio_direction_output	,	F_51
max	,	V_4
MX27_INTREG_RREN	,	V_65
id_entry	,	V_144
trigger	,	V_99
"%s: cannot set clock freq: %u (base freq: %u)\n"	,	L_1
spi_imx2_3_trigger	,	F_12
SPI_IMX2_3_STAT	,	V_40
spi_imx_driver	,	V_157
MX27_INTREG_RR	,	V_74
EINVAL	,	V_130
MX27_INTREG_TEEN	,	V_64
MX31_CSPICTRL_SSCTL	,	V_58
SPI_IMX2_3_CTRL_POSTDIV_OFFSET	,	V_10
__init	,	T_6
__exit	,	T_7
SPI_IMX2_3_CTRL	,	V_22
MX31_CSPICTRL_BC_SHIFT	,	V_52
devtype_data	,	V_95
complete	,	F_43
spi_imx_buf_rx_u32	,	V_115
"probed\n"	,	L_11
spi_imx_buf_rx_u8	,	V_111
SPI_IMX2_3_CONFIG_SBBCTRL	,	F_16
SPI_IMX2_3_CONFIG_SCLKPOL	,	F_18
wait_for_completion	,	F_48
mode	,	V_35
MXC_CSPIINT	,	V_45
pdev	,	V_123
gpio_free	,	F_60
u32	,	T_2
MX3_CSPISTAT_RR	,	V_63
spi_imx_data	,	V_11
mx1_config	,	F_35
MX31_CSPICTRL_MASTER	,	V_49
out_master_put	,	V_137
out_release_mem	,	V_151
resource	,	V_127
spi_transfer	,	V_107
platform_driver_register	,	F_85
rx_buf	,	V_119
mx1_intctrl	,	F_33
spi	,	V_86
PTR_ERR	,	F_69
spi_imx_buf_rx_u16	,	V_113
SPI_IMX2_3_CTRL_XCH	,	V_23
transfer	,	V_117
xfer_done	,	V_106
cleanup	,	V_141
fspi	,	V_2
SPI_IMX2_3_CTRL_CS	,	F_15
MX1_INTREG_TEEN	,	V_76
platform_set_drvdata	,	F_57
"%s: mode %d, %u bpw, %d hz\n"	,	L_3
spi_imx0_7_config	,	F_25
spi_imx_chipselect	,	F_38
rx_available	,	V_102
platform_get_drvdata	,	F_82
spi_imx0_4_config	,	F_24
MX1_INTREG_RREN	,	V_77
driver_data	,	V_145
spi_imx_master	,	V_124
IORESOURCE_MEM	,	V_146
"can't get irq%d: %d\n"	,	L_8
clk_get	,	F_67
readl	,	F_13
writel	,	F_11
irqreturn_t	,	T_3
bpw	,	V_33
MX31_CSPICTRL_ENABLE	,	V_48
txfifo	,	V_94
mx27_trigger	,	F_29
master	,	V_88
dev_id	,	V_101
resource_size	,	F_63
spi_imx2_3_config	,	F_14
MX31_CSPICTRL_PHA	,	V_53
gpio	,	V_89
spi_alloc_master	,	F_56
IS_ERR	,	F_68
