// Seed: 1551611724
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  initial begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        id_1 <= id_1;
        id_1 = 1'b0;
      end
    end
  end
  reg id_2;
  assign module_1.id_1 = 0;
  assign id_2 = id_1;
  wire id_3, id_4 = id_4;
endmodule
module module_1;
  wand id_1 = 1, id_2;
  assign id_2 = id_2;
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
  supply0 id_3 = 1;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_20 = id_3 & !id_20;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  wire id_25;
  wire id_26, id_27;
  wire id_28;
endmodule
