
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006285                       # Number of seconds simulated
sim_ticks                                  6285355774                       # Number of ticks simulated
final_tick                                 6285355774                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86151                       # Simulator instruction rate (inst/s)
host_op_rate                                   132822                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37605047                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669428                       # Number of bytes of host memory used
host_seconds                                   167.14                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5369                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           8176466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          46492834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              54669300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      8176466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8176466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8176466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         46492834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54669300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001109248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11026                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5369                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6285265729                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    475.073509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   301.713777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.025076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          172     23.86%     23.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          102     14.15%     38.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           57      7.91%     45.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      5.55%     51.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          113     15.67%     67.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      4.44%     71.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      2.22%     73.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      4.58%     78.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          156     21.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          721                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 8176466.352563227527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 46492833.581324651837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25717844                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    260015927                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32027.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56946.11                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    185065021                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               285733771                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34469.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53219.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        54.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     54.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4639                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1170658.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2720340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1434510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21869820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         138908640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             62282190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13092000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       425009670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       263410080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1129456140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2058183390                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            327.456943                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           6114396414                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     28625286                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      58760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4496673870                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    685952599                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      83318430                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    932025589                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2491860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1301685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16464840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         65766480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46709790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5196480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       218889690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        95688960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1326628020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1779312675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            283.088617                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           6168944090                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     11067341                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      27820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5439786580                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    249183523                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      77474389                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    480023941                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326134                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326134                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3018                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289872                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1404                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289872                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270538                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19334                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1801                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4884779                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110661                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           495                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            88                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625861                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          9423323                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1648251                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14500115                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326134                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271942                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7724409                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6392                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           306                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625820                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1153                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9376334                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.386789                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.333541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5706516     60.86%     60.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   338559      3.61%     64.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   143673      1.53%     66.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   178617      1.90%     67.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   300040      3.20%     71.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   173922      1.85%     72.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   341515      3.64%     76.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   449222      4.79%     81.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1744270     18.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9376334                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.034609                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.538748                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   674894                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5835957                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1355681                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1506606                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3196                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22348334                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3196                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1236162                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  340115                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2408                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2299005                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5495448                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22334758                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2379                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 565105                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4815518                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19956                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21666013                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48514324                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24900238                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14699656                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   152873                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7689538                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526361                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2113995                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098441                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2054979                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22310185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  71                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22376126                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               847                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          110171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       150004                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             44                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9376334                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.386447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.065749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2117143     22.58%     22.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1672282     17.84%     40.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1693628     18.06%     58.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1224259     13.06%     71.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1112314     11.86%     83.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              784183      8.36%     91.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              350656      3.74%     95.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              205248      2.19%     97.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              216621      2.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9376334                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   46820     31.37%     31.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     31.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2964      1.99%     33.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     33.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     33.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.01%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 2      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            97631     65.41%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    639      0.43%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   433      0.29%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               709      0.48%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               23      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35582      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7210124     32.22%     32.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1153      0.01%     32.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196257     18.75%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  399      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  868      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  990      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 605      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                241      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097267      9.37%     60.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097379      9.37%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62885      0.28%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13579      0.06%     70.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4561130     20.38%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097637      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22376126                       # Type of FU issued
system.cpu.iq.rate                           2.374547                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      149254                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006670                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24071512                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7456644                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313924                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30207175                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14963974                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949043                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7335591                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15154207                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2414                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16290                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7047                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        90380                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         14650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3196                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   66278                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                243982                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22310256                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               147                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526361                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2113995                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 54                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1074                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                236943                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            200                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            960                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2832                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3792                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22369155                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4622433                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6971                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6733092                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313857                       # Number of branches executed
system.cpu.iew.exec_stores                    2110659                       # Number of stores executed
system.cpu.iew.exec_rate                     2.373808                       # Inst execution rate
system.cpu.iew.wb_sent                       22264486                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22262967                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13389530                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19254790                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.362539                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.695387                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          110256                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3035                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9360011                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.371801                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.218884                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4016151     42.91%     42.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2636188     28.16%     71.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        41172      0.44%     71.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        12782      0.14%     71.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       270360      2.89%     74.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26391      0.28%     74.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       138391      1.48%     76.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       349143      3.73%     80.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1869433     19.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9360011                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1869433                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     29800918                       # The number of ROB reads
system.cpu.rob.rob_writes                    44637179                       # The number of ROB writes
system.cpu.timesIdled                             495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.654422                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.654422                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.528065                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.528065                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24990215                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6955983                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688667                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851115                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577721                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774378                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7365492                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.592801                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6590909                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            202010                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.626647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.592801                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          896                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55293034                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55293034                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4313601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4313601                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2075298                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2075298                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6388899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6388899                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6388899                       # number of overall hits
system.cpu.dcache.overall_hits::total         6388899                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       465829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        465829                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        31650                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31650                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497479                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497479                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497479                       # number of overall misses
system.cpu.dcache.overall_misses::total        497479                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7470730165                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7470730165                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    629434269                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    629434269                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   8100164434                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8100164434                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8100164434                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8100164434                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886378                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886378                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886378                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886378                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.097465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097465                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015022                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.072241                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.072241                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.072241                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.072241                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16037.494800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16037.494800                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19887.338673                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19887.338673                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16282.424854                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16282.424854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16282.424854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16282.424854                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        44113                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3995                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.042053                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        67459                       # number of writebacks
system.cpu.dcache.writebacks::total             67459                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       277769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277769                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17700                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17700                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       295469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       295469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       295469                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       295469                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       188060                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       188060                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13950                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       202010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       202010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       202010                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       202010                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3480125193                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3480125193                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    276344554                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    276344554                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3756469747                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3756469747                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3756469747                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3756469747                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.039348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029335                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029335                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029335                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029335                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18505.398240                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18505.398240                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 19809.645448                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19809.645448                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18595.464319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18595.464319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18595.464319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18595.464319                       # average overall mshr miss latency
system.cpu.dcache.replacements                 200986                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           697.804207                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625517                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               817                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1989.616891                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   697.804207                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.681449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.681449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          728                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          678                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252457                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252457                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624700                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624700                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624700                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624700                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624700                       # number of overall hits
system.cpu.icache.overall_hits::total         1624700                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1120                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1120                       # number of overall misses
system.cpu.icache.overall_misses::total          1120                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91227590                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91227590                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     91227590                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91227590                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91227590                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91227590                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625820                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625820                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625820                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625820                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000689                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000689                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000689                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000689                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81453.205357                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81453.205357                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81453.205357                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81453.205357                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81453.205357                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81453.205357                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          300                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           89                       # number of writebacks
system.cpu.icache.writebacks::total                89                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          303                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          303                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          303                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          817                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          817                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          817                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71340318                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71340318                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71340318                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71340318                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71340318                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71340318                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87319.850673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87319.850673                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87319.850673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87319.850673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87319.850673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87319.850673                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4503.361150                       # Cycle average of tags in use
system.l2.tags.total_refs                      403897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     75.227603                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       748.145751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3755.215399                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.114600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.137432                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5312                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163849                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3236545                       # Number of tag accesses
system.l2.tags.data_accesses                  3236545                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        67459                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            67459                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           88                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               88                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             28746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28746                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        168698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            168698                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               197444                       # number of demand (read+write) hits
system.l2.demand_hits::total                   197458                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data              197444                       # number of overall hits
system.l2.overall_hits::total                  197458                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4151                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4566                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5369                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data              4566                       # number of overall misses
system.l2.overall_misses::total                  5369                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     35304977                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35304977                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69497398                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69497398                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    473776103                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    473776103                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     69497398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    509081080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        578578478                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69497398                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    509081080                       # number of overall miss cycles
system.l2.overall_miss_latency::total       578578478                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        67459                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        67459                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           88                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           88                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         29161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       172849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           202010                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               202827                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          202010                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              202827                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.014231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014231                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982864                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.024015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.024015                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.982864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.022603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026471                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.022603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026471                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85072.233735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85072.233735                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86547.195517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86547.195517                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114135.413876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114135.413876                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86547.195517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111493.885239                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107762.800894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86547.195517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111493.885239                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107762.800894                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4151                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5369                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5369                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     29768877                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29768877                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58785378                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58785378                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    418401763                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    418401763                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     58785378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    448170640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    506956018                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58785378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    448170640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    506956018                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.014231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.024015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.024015                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.022603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026471                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.022603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.026471                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71732.233735                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71732.233735                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73207.195517                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73207.195517                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100795.413876                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100795.413876                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73207.195517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98153.885239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94422.800894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73207.195517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98153.885239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94422.800894                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4954                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4954                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5369                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3581123                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20733049                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       403902                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       201079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6285355774                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            173666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           89                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29161                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172849                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       605006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                606729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     17246016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17304000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           202827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006661                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 202818    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             202827                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          359511666                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1634817                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         404222010                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
