

================================================================
== Vitis HLS Report for 'RoPE_1_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Thu Oct  2 21:26:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      422|      422|  1.688 us|  1.688 us|  384|  384|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pow_generic_float_s_fu_763  |pow_generic_float_s  |       11|       11|  44.000 ns|  44.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      420|      420|        38|          1|          1|   384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1733|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        1|     26|      576|     2763|     -|
|Memory               |        -|      -|      288|      553|     -|
|Multiplexer          |        -|      -|        0|       34|     -|
|Register             |        -|      -|     1593|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     26|     2457|     5243|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                     Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |ctlz_30_30_1_1_U449                                  |ctlz_30_30_1_1                                  |        0|   0|    0|    41|    0|
    |ctlz_32_32_1_1_U455                                  |ctlz_32_32_1_1                                  |        0|   0|    0|    45|    0|
    |ctlz_32_32_1_1_U456                                  |ctlz_32_32_1_1                                  |        0|   0|    0|    43|    0|
    |ctlz_32_32_1_1_U457                                  |ctlz_32_32_1_1                                  |        0|   0|    0|    45|    0|
    |ctlz_32_32_1_1_U458                                  |ctlz_32_32_1_1                                  |        0|   0|    0|    45|    0|
    |fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U445  |fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1  |        0|   1|    1|     1|    0|
    |fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U446  |fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1  |        0|   1|    1|     1|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U439             |fmul_32ns_32ns_32_1_primitive_dsp_1             |        0|   1|    0|     0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U440             |fmul_32ns_32ns_32_1_primitive_dsp_1             |        0|   1|    0|     0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U441             |fmul_32ns_32ns_32_1_primitive_dsp_1             |        0|   1|    0|     0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U442             |fmul_32ns_32ns_32_1_primitive_dsp_1             |        0|   1|    0|     0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U443             |fmul_32ns_32ns_32_1_primitive_dsp_1             |        0|   1|    0|     0|    0|
    |mul_15ns_13s_28_1_1_U454                             |mul_15ns_13s_28_1_1                             |        0|   1|    0|     0|    0|
    |mul_15ns_14ns_29_1_1_U452                            |mul_15ns_14ns_29_1_1                            |        0|   1|    0|     0|    0|
    |mul_15ns_15ns_30_1_1_U450                            |mul_15ns_15ns_30_1_1                            |        0|   1|    0|     0|    0|
    |mul_22ns_21s_43_1_1_U453                             |mul_22ns_21s_43_1_1                             |        0|   1|    0|     0|    0|
    |mul_22ns_22ns_44_1_1_U451                            |mul_22ns_22ns_44_1_1                            |        0|   1|    0|     0|    0|
    |mul_29ns_28ns_57_2_1_U447                            |mul_29ns_28ns_57_2_1                            |        0|   4|   46|    38|    0|
    |mul_80s_24ns_80_2_1_U448                             |mul_80s_24ns_80_2_1                             |        0|   4|   46|    60|    0|
    |grp_pow_generic_float_s_fu_763                       |pow_generic_float_s                             |        1|   6|  482|  2111|    0|
    |sitofp_32ns_32_3_no_dsp_1_U444                       |sitofp_32ns_32_3_no_dsp_1                       |        0|   0|    0|     0|    0|
    |sparsemux_17_3_1_1_1_U461                            |sparsemux_17_3_1_1_1                            |        0|   0|    0|     3|    0|
    |sparsemux_17_4_32_1_1_U462                           |sparsemux_17_4_32_1_1                           |        0|   0|    0|   160|    0|
    |sparsemux_17_4_32_1_1_U463                           |sparsemux_17_4_32_1_1                           |        0|   0|    0|   160|    0|
    |sparsemux_33_4_1_1_1_U459                            |sparsemux_33_4_1_1_1                            |        0|   0|    0|     5|    0|
    |sparsemux_33_4_1_1_1_U460                            |sparsemux_33_4_1_1_1                            |        0|   0|    0|     5|    0|
    +-----------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                                |        1|  26|  576|  2763|    0|
    +-----------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+--------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |         Memory        |                                  Module                                  | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+--------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |ref_4oPi_table_1001_U  |RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R         |        0|  128|  65|    0|    13|  100|     1|         1300|
    |cos_K02_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   28|     1|         3584|
    |cos_K13_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   22|     1|         2816|
    |cos_K24_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R  |        0|   16|  50|    0|   128|   14|     1|         1792|
    |sin_K05_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   29|     1|         3712|
    |sin_K16_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   21|     1|         2688|
    |sin_K27_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R  |        0|   16|  50|    0|   128|   13|     1|         1664|
    +-----------------------+--------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                  |                                                                          |        0|  288| 553|    0|   781|  227|     7|        17556|
    +-----------------------+--------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Ex_fu_1102_p2                      |         +|   0|  0|    8|           8|           8|
    |add_ln300_fu_1778_p2               |         +|   0|  0|   19|           9|           7|
    |add_ln376_fu_960_p2                |         +|   0|  0|    8|           8|           7|
    |add_ln75_1_fu_1447_p2              |         +|   0|  0|   55|          27|          27|
    |add_ln75_fu_1442_p2                |         +|   0|  0|   55|          27|          27|
    |add_ln80_1_fu_1469_p2              |         +|   0|  0|   28|          28|          28|
    |add_ln80_fu_1459_p2                |         +|   0|  0|   21|          21|          21|
    |i_fu_885_p2                        |         +|   0|  0|   10|          10|           2|
    |shift_6_fu_1668_p2                 |         +|   0|  0|    6|           6|           5|
    |shift_8_fu_1753_p2                 |         +|   0|  0|    6|           6|           5|
    |Ex_2_fu_1142_p2                    |         -|   0|  0|    8|           8|           8|
    |Mx_bits_4_fu_1080_p2               |         -|   0|  0|   58|           1|          58|
    |cos_result_fu_1493_p2              |         -|   0|  0|   30|          30|          29|
    |newexp_fu_1784_p2                  |         -|   0|  0|   19|           9|           9|
    |sub_ln506_fu_1171_p2               |         -|   0|  0|    8|           1|           8|
    |and_ln179_fu_1043_p2               |       and|   0|  0|    2|           1|           1|
    |cos_results_sign_2_fu_2062_p2      |       and|   0|  0|    2|           1|           1|
    |cos_results_sign_3_fu_2031_p2      |       and|   0|  0|    2|           1|           1|
    |sin_results_sign_3_fu_1990_p2      |       and|   0|  0|    2|           1|           1|
    |closepath_fu_954_p2                |      icmp|   0|  0|    4|           8|           7|
    |icmp_ln16_fu_891_p2                |      icmp|   0|  0|    6|          10|          10|
    |icmp_ln179_1_fu_1038_p2            |      icmp|   0|  0|    9|          23|           1|
    |icmp_ln179_fu_1033_p2              |      icmp|   0|  0|    3|           8|           1|
    |icmp_ln186_fu_1166_p2              |      icmp|   0|  0|    3|           8|           2|
    |icmp_ln292_1_fu_1748_p2            |      icmp|   0|  0|    3|           6|           5|
    |icmp_ln292_fu_1663_p2              |      icmp|   0|  0|    3|           6|           5|
    |icmp_ln306_fu_1615_p2              |      icmp|   0|  0|   11|          28|           1|
    |lshr_ln506_fu_1189_p2              |      lshr|   0|  0|   86|          32|          32|
    |empty_505_fu_2075_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln186_fu_2003_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln306_fu_1798_p2                |        or|   0|  0|    2|           1|           1|
    |Mx_bits_6_fu_1086_p3               |    select|   0|  0|   56|           1|          58|
    |addr_fu_966_p3                     |    select|   0|  0|    8|           1|           6|
    |c_out_4_fu_2203_p3                 |    select|   0|  0|   29|           1|          32|
    |cos_results_exp_1_fu_2068_p3       |    select|   0|  0|    7|           1|           7|
    |cos_results_exp_2_fu_2079_p3       |    select|   0|  0|    8|           1|           8|
    |cos_results_sig_1_cast_fu_2087_p3  |    select|   0|  0|    2|           1|           2|
    |cos_results_sig_2_fu_2095_p3       |    select|   0|  0|   21|           1|          23|
    |empty_504_fu_1827_p3               |    select|   0|  0|   21|           1|          23|
    |k_fu_1069_p3                       |    select|   0|  0|    3|           1|           1|
    |s_out_4_fu_2196_p3                 |    select|   0|  0|   29|           1|          32|
    |select_ln186_5_fu_2016_p3          |    select|   0|  0|    2|           1|           2|
    |select_ln186_fu_1996_p3            |    select|   0|  0|    2|           1|           2|
    |select_ln453_fu_1107_p3            |    select|   0|  0|    8|           1|           8|
    |select_ln506_2_fu_1201_p3          |    select|   0|  0|   29|           1|          32|
    |select_ln506_fu_1176_p3            |    select|   0|  0|    8|           1|           8|
    |shift_2_fu_1684_p3                 |    select|   0|  0|    6|           1|           6|
    |shift_5_fu_1767_p3                 |    select|   0|  0|    6|           1|           6|
    |significand_fu_1725_p3             |    select|   0|  0|   21|           1|          23|
    |sin_results_exp_1_fu_2043_p3       |    select|   0|  0|    8|           1|           1|
    |sin_results_exp_fu_2008_p3         |    select|   0|  0|    8|           1|           8|
    |sin_results_sig_1_fu_2050_p3       |    select|   0|  0|   21|           1|           1|
    |sin_results_sig_fu_2023_p3         |    select|   0|  0|   21|           1|          23|
    |sin_results_sign_2_fu_2037_p3      |    select|   0|  0|    2|           1|           1|
    |shl_ln291_1_fu_1678_p2             |       shl|   0|  0|   86|          32|          32|
    |shl_ln291_2_fu_1739_p2             |       shl|   0|  0|   86|          32|          32|
    |shl_ln291_3_fu_1762_p2             |       shl|   0|  0|   86|          32|          32|
    |shl_ln291_fu_1654_p2               |       shl|   0|  0|   86|          32|          32|
    |shl_ln379_fu_1000_p2               |       shl|   0|  0|  320|         100|         100|
    |shl_ln504_fu_1133_p2               |       shl|   0|  0|  163|          58|          58|
    |shl_ln506_fu_1195_p2               |       shl|   0|  0|   86|          32|          32|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    |newexp_4_fu_1695_p2                |       xor|   0|  0|    7|           7|           2|
    |not_and_ln179_fu_2057_p2           |       xor|   0|  0|    2|           2|           1|
    |xor_ln186_fu_1985_p2               |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1733|         687|         958|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   1|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i183_load         |  16|          2|   10|         20|
    |i183_fu_350                        |  16|          2|   10|         20|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  34|          8|   22|         44|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |A_reg_2577                          |   7|   0|    7|          0|
    |B_reg_2571                          |  22|   0|   22|          0|
    |B_reg_2571_pp0_iter28_reg           |  22|   0|   22|          0|
    |B_trunc_reg_2582                    |  15|   0|   15|          0|
    |Ex_2_reg_2543                       |   8|   0|    8|          0|
    |Med_reg_2506                        |  80|   0|   80|          0|
    |Mx_bits_6_reg_2533                  |  58|   0|   58|          0|
    |add_ln75_1_reg_2653                 |  27|   0|   27|          0|
    |add_ln75_1_reg_2653_pp0_iter31_reg  |  27|   0|   27|          0|
    |add_ln80_1_reg_2658                 |  28|   0|   28|          0|
    |and_ln179_reg_2517                  |   1|   0|    1|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |   1|   0|    1|          0|
    |c_2_reg_2705                        |  32|   0|   32|          0|
    |c_5_reg_2683                        |  32|   0|   32|          0|
    |c_6_reg_2694                        |  32|   0|   32|          0|
    |c_out_4_reg_2820                    |  32|   0|   32|          0|
    |closepath_reg_2490                  |   1|   0|    1|          0|
    |cos_result_reg_2673                 |  29|   0|   29|          0|
    |cos_results_exp_2_reg_2757          |   8|   0|    8|          0|
    |cos_results_sig_2_reg_2762          |  23|   0|   23|          0|
    |cos_results_sign_2_reg_2752         |   1|   0|    1|          0|
    |din_exp_reg_2477                    |   8|   0|    8|          0|
    |din_sig_reg_2484                    |  23|   0|   23|          0|
    |din_sig_reg_2484_pp0_iter23_reg     |  23|   0|   23|          0|
    |din_sign_reg_2471                   |   1|   0|    1|          0|
    |grp_fu_772_p0                       |  32|   0|   32|          0|
    |grp_fu_777_p0                       |  32|   0|   32|          0|
    |grp_fu_782_p0                       |  32|   0|   32|          0|
    |grp_fu_782_p1                       |  32|   0|   32|          0|
    |grp_fu_786_p0                       |  32|   0|   32|          0|
    |grp_fu_786_p1                       |  32|   0|   32|          0|
    |grp_fu_790_p0                       |  32|   0|   32|          0|
    |grp_fu_790_p1                       |  32|   0|   32|          0|
    |head_dim_reg_2430                   |   6|   0|    6|          0|
    |i183_fu_350                         |  10|   0|   10|          0|
    |icmp_ln186_reg_2562                 |   1|   0|    1|          0|
    |icmp_ln306_reg_2720                 |   1|   0|    1|          0|
    |k_reg_2527                          |   3|   0|    3|          0|
    |lshr_ln16_1_reg_2425                |   6|   0|    6|          0|
    |lshr_ln_reg_2420                    |   7|   0|    7|          0|
    |mul2_reg_2887                       |  32|   0|   32|          0|
    |mul7_reg_2881                       |  32|   0|   32|          0|
    |mul_reg_2449                        |  32|   0|   32|          0|
    |s_out_4_reg_2813                    |  32|   0|   32|          0|
    |sin_results_exp_1_reg_2742          |   8|   0|    8|          0|
    |sin_results_sig_1_reg_2747          |  23|   0|   23|          0|
    |sin_results_sign_2_reg_2737         |   1|   0|    1|          0|
    |tmp_15_reg_2628                     |  21|   0|   21|          0|
    |tmp_16_reg_2597                     |  15|   0|   15|          0|
    |tmp_17_reg_2633                     |  13|   0|   13|          0|
    |tmp_1_reg_2767                      |   1|   0|    1|          0|
    |tmp_22_reg_2550                     |   1|   0|    1|          0|
    |tmp_4_reg_2538                      |  29|   0|   29|          0|
    |tmp_5_reg_2873                      |  32|   0|   32|          0|
    |tmp_reg_2460                        |  32|   0|   32|          0|
    |tmp_s_reg_2556                      |  29|   0|   29|          0|
    |trunc_ln10_reg_2648                 |  28|   0|   28|          0|
    |trunc_ln12_reg_2715                 |  27|   0|   27|          0|
    |trunc_ln16_2_reg_2416               |   3|   0|    3|          0|
    |trunc_ln16_reg_2410                 |   4|   0|    4|          0|
    |trunc_ln276_reg_2678                |  13|   0|   13|          0|
    |trunc_ln281_5_reg_2699              |   6|   0|    6|          0|
    |trunc_ln281_6_reg_2710              |   6|   0|    6|          0|
    |trunc_ln281_reg_2688                |   6|   0|    6|          0|
    |trunc_ln379_reg_2501                |   4|   0|    4|          0|
    |trunc_ln7_reg_2643                  |  12|   0|   12|          0|
    |trunc_ln8_reg_2623                  |  27|   0|   27|          0|
    |trunc_ln9_reg_2638                  |  20|   0|   20|          0|
    |val_reg_2466                        |  32|   0|   32|          0|
    |y_assign_reg_2455                   |  32|   0|   32|          0|
    |zext_ln16_1_reg_2725                |   6|   0|   64|         58|
    |Ex_2_reg_2543                       |   0|   8|    8|          0|
    |and_ln179_reg_2517                  |   0|   2|    1|          0|
    |c_out_4_reg_2820                    |  64|  30|   32|          0|
    |closepath_reg_2490                  |   0|   2|    1|          0|
    |din_exp_reg_2477                    |   0|   8|    8|          0|
    |din_sign_reg_2471                   |   0|   2|    1|          0|
    |icmp_ln186_reg_2562                 |   0|   2|    1|          0|
    |k_reg_2527                          |   0|   4|    3|          0|
    |lshr_ln16_1_reg_2425                |   0|   8|    6|          0|
    |lshr_ln_reg_2420                    |   0|  24|    7|          0|
    |s_out_4_reg_2813                    |  64|  30|   32|          0|
    |tmp_s_reg_2556                      |   0|  16|   29|          0|
    |trunc_ln16_2_reg_2416               |   0|  12|    3|          0|
    |trunc_ln16_reg_2410                 |   0|  12|    4|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1593| 160| 1659|         58|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|out_7_address0  |  out|    7|   ap_memory|                            out_7|         array|
|out_7_ce0       |  out|    1|   ap_memory|                            out_7|         array|
|out_7_we0       |  out|    1|   ap_memory|                            out_7|         array|
|out_7_d0        |  out|   32|   ap_memory|                            out_7|         array|
|out_6_address0  |  out|    7|   ap_memory|                            out_6|         array|
|out_6_ce0       |  out|    1|   ap_memory|                            out_6|         array|
|out_6_we0       |  out|    1|   ap_memory|                            out_6|         array|
|out_6_d0        |  out|   32|   ap_memory|                            out_6|         array|
|out_5_address0  |  out|    7|   ap_memory|                            out_5|         array|
|out_5_ce0       |  out|    1|   ap_memory|                            out_5|         array|
|out_5_we0       |  out|    1|   ap_memory|                            out_5|         array|
|out_5_d0        |  out|   32|   ap_memory|                            out_5|         array|
|out_4_address0  |  out|    7|   ap_memory|                            out_4|         array|
|out_4_ce0       |  out|    1|   ap_memory|                            out_4|         array|
|out_4_we0       |  out|    1|   ap_memory|                            out_4|         array|
|out_4_d0        |  out|   32|   ap_memory|                            out_4|         array|
|out_3_address0  |  out|    7|   ap_memory|                            out_3|         array|
|out_3_ce0       |  out|    1|   ap_memory|                            out_3|         array|
|out_3_we0       |  out|    1|   ap_memory|                            out_3|         array|
|out_3_d0        |  out|   32|   ap_memory|                            out_3|         array|
|out_2_address0  |  out|    7|   ap_memory|                            out_2|         array|
|out_2_ce0       |  out|    1|   ap_memory|                            out_2|         array|
|out_2_we0       |  out|    1|   ap_memory|                            out_2|         array|
|out_2_d0        |  out|   32|   ap_memory|                            out_2|         array|
|out_1_address0  |  out|    7|   ap_memory|                            out_1|         array|
|out_1_ce0       |  out|    1|   ap_memory|                            out_1|         array|
|out_1_we0       |  out|    1|   ap_memory|                            out_1|         array|
|out_1_d0        |  out|   32|   ap_memory|                            out_1|         array|
|out_0_address0  |  out|    7|   ap_memory|                            out_0|         array|
|out_0_ce0       |  out|    1|   ap_memory|                            out_0|         array|
|out_0_we0       |  out|    1|   ap_memory|                            out_0|         array|
|out_0_d0        |  out|   32|   ap_memory|                            out_0|         array|
|conv            |   in|   32|     ap_none|                             conv|        scalar|
|in_0_address0   |  out|    6|   ap_memory|                             in_0|         array|
|in_0_ce0        |  out|    1|   ap_memory|                             in_0|         array|
|in_0_q0         |   in|   32|   ap_memory|                             in_0|         array|
|in_2_address0   |  out|    6|   ap_memory|                             in_2|         array|
|in_2_ce0        |  out|    1|   ap_memory|                             in_2|         array|
|in_2_q0         |   in|   32|   ap_memory|                             in_2|         array|
|in_4_address0   |  out|    6|   ap_memory|                             in_4|         array|
|in_4_ce0        |  out|    1|   ap_memory|                             in_4|         array|
|in_4_q0         |   in|   32|   ap_memory|                             in_4|         array|
|in_6_address0   |  out|    6|   ap_memory|                             in_6|         array|
|in_6_ce0        |  out|    1|   ap_memory|                             in_6|         array|
|in_6_q0         |   in|   32|   ap_memory|                             in_6|         array|
|in_8_address0   |  out|    6|   ap_memory|                             in_8|         array|
|in_8_ce0        |  out|    1|   ap_memory|                             in_8|         array|
|in_8_q0         |   in|   32|   ap_memory|                             in_8|         array|
|in_10_address0  |  out|    6|   ap_memory|                            in_10|         array|
|in_10_ce0       |  out|    1|   ap_memory|                            in_10|         array|
|in_10_q0        |   in|   32|   ap_memory|                            in_10|         array|
|in_12_address0  |  out|    6|   ap_memory|                            in_12|         array|
|in_12_ce0       |  out|    1|   ap_memory|                            in_12|         array|
|in_12_q0        |   in|   32|   ap_memory|                            in_12|         array|
|in_14_address0  |  out|    6|   ap_memory|                            in_14|         array|
|in_14_ce0       |  out|    1|   ap_memory|                            in_14|         array|
|in_14_q0        |   in|   32|   ap_memory|                            in_14|         array|
|in_1_address0   |  out|    6|   ap_memory|                             in_1|         array|
|in_1_ce0        |  out|    1|   ap_memory|                             in_1|         array|
|in_1_q0         |   in|   32|   ap_memory|                             in_1|         array|
|in_3_address0   |  out|    6|   ap_memory|                             in_3|         array|
|in_3_ce0        |  out|    1|   ap_memory|                             in_3|         array|
|in_3_q0         |   in|   32|   ap_memory|                             in_3|         array|
|in_5_address0   |  out|    6|   ap_memory|                             in_5|         array|
|in_5_ce0        |  out|    1|   ap_memory|                             in_5|         array|
|in_5_q0         |   in|   32|   ap_memory|                             in_5|         array|
|in_7_address0   |  out|    6|   ap_memory|                             in_7|         array|
|in_7_ce0        |  out|    1|   ap_memory|                             in_7|         array|
|in_7_q0         |   in|   32|   ap_memory|                             in_7|         array|
|in_9_address0   |  out|    6|   ap_memory|                             in_9|         array|
|in_9_ce0        |  out|    1|   ap_memory|                             in_9|         array|
|in_9_q0         |   in|   32|   ap_memory|                             in_9|         array|
|in_11_address0  |  out|    6|   ap_memory|                            in_11|         array|
|in_11_ce0       |  out|    1|   ap_memory|                            in_11|         array|
|in_11_q0        |   in|   32|   ap_memory|                            in_11|         array|
|in_13_address0  |  out|    6|   ap_memory|                            in_13|         array|
|in_13_ce0       |  out|    1|   ap_memory|                            in_13|         array|
|in_13_q0        |   in|   32|   ap_memory|                            in_13|         array|
|in_15_address0  |  out|    6|   ap_memory|                            in_15|         array|
|in_15_ce0       |  out|    1|   ap_memory|                            in_15|         array|
|in_15_q0        |   in|   32|   ap_memory|                            in_15|         array|
+----------------+-----+-----+------------+---------------------------------+--------------+

