# This SVD is a copy+paste of l4x2's.
_svd: ../svd/stm32l412.svd

_clear_fields: "*"

# This module is the same as l4x2, but with the RTC peripheral from L5 and G4.
# Applies to L412 and L422 MCUs. Note that the RM (RM0394) includes two separate
# RTC chapters: One that applies to L41x and L42x (Chapter 34), and one that
# applies to the rest. (Chapter 36). This module includes the Chapter 34 RTC setup.

# TR, DR, PRER, WPR, TSSSR, SHIFTR, TSTR, TSDR, ALRMASSR,registers unchanged.
# old CR at new address, and some fields added
# WUTR has an additional WUTOCLR field.
# CR has additional fields.
# CALR, SSR, SHIFTR, ALRMAR and ALRMBR, ALRMASSR, ALRMBSSR at a diff address.
# CALR has an added field.
# ISR, TAMPCR, OR, BKP0R, and BKP31R removed.
# SCR, MISR, SR, ICSR added

_derive:
  USART3: USART1

_modify:
  USB_SRAM:
    name: USB
    # without quotes, get less readable value 1073768448
    baseAddress: "0x40006800"

  # The SVD calls ADC1 ADC.
  ADC:
    name: ADC1

ADC_Common:
  _include:
    - patches/adc/l4+common.yaml
    - fields/adc/adc_v3_common_l4+.yaml

ADC*_*:
  _strip: ADC_
  _include: fields/adc/adc_v3_common.yaml

ADC1:
  _strip: ADC_
  _modify:
    _interrupts:
      ADC1:
        name: ADC1_2

ADC?:
  _include:
    - patches/adc/split.yaml
    - fields/adc/adc_v3.yaml
    - fields/adc/adc_v3_l4.yaml
    - collect/adc/v3.yaml
  CFGR:
    _merge: EXTSEL*
  DIFSEL:
    _merge:
      DIFSEL: DIFSEL*
  SQR?:
    SQ*: [0, 18]

DMA?:
  _include:
    - fields/dma/dma_v1_with_remapping.yaml
    - collect/dma/v1.yaml

EXTI:
  _include:
    - patches/exti/add_fpu_interrupt.yaml
    - fields/exti/common.yaml

GPIO?:
  BRR:
    _add:
      BR:
        description: These bits are write-only. A read to these bits returns the value 0x0000
        access: write-only
        bitOffset: 0
        bitWidth: 16
    _split: [BR]
  _include:
    - fields/gpio/v2/common.yaml
    - collect/gpio/v2.yaml

I2C?:
  _include:
    - fields/i2c/v2.yaml

IWDG:
  _include: patches/16bit.yaml

LPUART1:
  _include:
    - patches/usart/merge_CR1_DEATx_fields.yaml
    - patches/usart/merge_CR1_DEDTx_fields.yaml
    - patches/usart/merge_CR2_ADDx_fields.yaml
    - patches/usart/rename_CR2_DATAINV_field.yaml
    - fields/usart/lpuart_v2A.yaml

QUADSPI:
  _include:
    - patches/quadspi/dr_multi_access.yaml
    - fields/quadspi/quadspi_v1_dual_flash.yaml

# SVD incorrectly labels APB1ENR1 bit 18 as USART1EN instead of USART3EN.
# SVD incorrectly labels APB1ENR1 bit 26 as USBF instead of USBFSEN.
# SVD incorrectly labels APB1ENR1 bit 14 as SPI1EN instead of SPI2EN.
# SVD incorrectly omits APB1ENR1 bit 1 (TIM3RST), which is present for
# SVD incorrectly shifts CRCRST 11 bits instead of 12
# SVD incorrectly labels APB1SMENR1 bit 17 as USART1SMEN instead of USART2SMEN
# SVD incorrectly labels APB1SMENR1 bit 18 as USART2SMEN instead of USART3SMEN
# SVD is missing label APB1SMENR1 bit 19 as UART4SMEN
# STM32L45xx and STM32L46xx devices.
RCC:
  APB1ENR1:
    _modify:
      USBF:
        name: USBFSEN
        description: USB FS clock enable
  APB1RSTR1:
    _add:
      TIM3RST:
        description: TIM3 timer reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
  AHB1RSTR:
    _modify:
      CRCRST:
        bitOffset: 12
  APB1SMENR1:
    _modify:
      USART2SMEN:
        bitOffset: 17
    _add:
      UART4SMEN:
        description: UART4 clocks enable during Sleep and Stop modes
        bitOffset: 19
        bitWidth: 1
        access: read-write

SPI?:
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
    - patches/spi/rename_dff_tifrfe.yaml
    - fields/spi/spi_common.yaml

"TIM[1]":
  _include: patches/tim/icpsc.yaml

TIM*:
  _include:
    - fields/tim/basic.yaml

"TIM[18]":
  _include:
    - patches/tim/v2/oc5m_bit3.yaml
    - fields/tim/tim_advanced.yaml

"TIM[25]":
  _include:
    - patches/tim/tim2_arr.yaml
    - patches/tim/tim2_cr.yaml
    - fields/tim/tim_32bit.yaml
  CNT:
    _merge:
      CNT: CNT*

"TIM[1-58]":
  _include:
    - fields/tim/tim_gp1.yaml
    - fields/tim/generic.yaml
    - fields/tim/tim_mms_ts_sms.yaml

"TIM[1-58-9],TIM??":
  _include:
    - fields/tim/tim_ckd.yaml

TIM16:
  _include: fields/tim/tim16.yaml

"TIM[67]":
  _include: fields/tim/tim6.yaml

"TIM9,TIM12,TIM15":
  _include: fields/tim/v2/ccm9_15.yaml

"TIM[12-58],TIM19,TIM20":
  _include: fields/tim/v2/ccm_extended.yaml

"TIM1[013467]":
  _include: fields/tim/v2/ccm_common.yaml

"TIM[1-589],TIM1[0-79],TIM2?":
  _include: collect/tim/ccr.yaml

"TIM[18],TIM20":
  _include: collect/tim/ccr_advanced.yaml

USART*:
  _include:
    - patches/usart/merge_CR1_DEDTx_fields.yaml
    - patches/usart/merge_CR1_DEATx_fields.yaml
    - patches/usart/merge_CR2_ABRMODx_fields.yaml
    - patches/usart/merge_CR2_ADDx_fields.yaml
    - patches/usart/rename_CR2_DATAINV_field.yaml
    - patches/usart/merge_BRR_fields.yaml
    - fields/usart/usart_v2B.yaml

USART3:
  _include:
    - fields/usart/usart3_v2B2.yaml

USB:
  _add:
    _interrupts:
      USB_FS:
        description: USB event interrupt through EXTI
        value: 67

WWDG:
  _include: patches/16bit.yaml

# Most of the other patches for this device are common with the L4x2 device.
_include:
  - patches/crc/crc_rename_init.yaml
  - patches/crc/crc_rename_pol.yaml
  - fields/crc/crc_advanced.yaml
  - fields/crc/crc_idr_8bit.yaml
  - fields/crc/crc_pol.yaml
  - fields/rcc/rcc_l4.yaml
  - patches/tim/group.yaml
  - patches/rtc/alarm.yaml
  - collect/rtc/alarm.yaml
  - collect/tsc/iogcr.yaml
  - fields/usb/usb_with_LPM.yaml
  - collect/usb/epxr.yaml
  - patches/adc/l4_adc_common.yaml
  - fields/fw/fw_l0_l4.yaml
