
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ps_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401de8 <.init>:
  401de8:	stp	x29, x30, [sp, #-16]!
  401dec:	mov	x29, sp
  401df0:	bl	402440 <ferror@plt+0x60>
  401df4:	ldp	x29, x30, [sp], #16
  401df8:	ret

Disassembly of section .plt:

0000000000401e00 <memcpy@plt-0x20>:
  401e00:	stp	x16, x30, [sp, #-16]!
  401e04:	adrp	x16, 42d000 <ferror@plt+0x2ac20>
  401e08:	ldr	x17, [x16, #4088]
  401e0c:	add	x16, x16, #0xff8
  401e10:	br	x17
  401e14:	nop
  401e18:	nop
  401e1c:	nop

0000000000401e20 <memcpy@plt>:
  401e20:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401e24:	ldr	x17, [x16]
  401e28:	add	x16, x16, #0x0
  401e2c:	br	x17

0000000000401e30 <dev_to_tty@plt>:
  401e30:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401e34:	ldr	x17, [x16, #8]
  401e38:	add	x16, x16, #0x8
  401e3c:	br	x17

0000000000401e40 <_exit@plt>:
  401e40:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401e44:	ldr	x17, [x16, #16]
  401e48:	add	x16, x16, #0x10
  401e4c:	br	x17

0000000000401e50 <strtoul@plt>:
  401e50:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401e54:	ldr	x17, [x16, #24]
  401e58:	add	x16, x16, #0x18
  401e5c:	br	x17

0000000000401e60 <strlen@plt>:
  401e60:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401e64:	ldr	x17, [x16, #32]
  401e68:	add	x16, x16, #0x20
  401e6c:	br	x17

0000000000401e70 <fputs@plt>:
  401e70:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401e74:	ldr	x17, [x16, #40]
  401e78:	add	x16, x16, #0x28
  401e7c:	br	x17

0000000000401e80 <exit@plt>:
  401e80:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401e84:	ldr	x17, [x16, #48]
  401e88:	add	x16, x16, #0x30
  401e8c:	br	x17

0000000000401e90 <dup@plt>:
  401e90:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401e94:	ldr	x17, [x16, #56]
  401e98:	add	x16, x16, #0x38
  401e9c:	br	x17

0000000000401ea0 <error@plt>:
  401ea0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401ea4:	ldr	x17, [x16, #64]
  401ea8:	add	x16, x16, #0x40
  401eac:	br	x17

0000000000401eb0 <readproctab2@plt>:
  401eb0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401eb4:	ldr	x17, [x16, #72]
  401eb8:	add	x16, x16, #0x48
  401ebc:	br	x17

0000000000401ec0 <perror@plt>:
  401ec0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401ec4:	ldr	x17, [x16, #80]
  401ec8:	add	x16, x16, #0x50
  401ecc:	br	x17

0000000000401ed0 <geteuid@plt>:
  401ed0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401ed4:	ldr	x17, [x16, #88]
  401ed8:	add	x16, x16, #0x58
  401edc:	br	x17

0000000000401ee0 <meminfo@plt>:
  401ee0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401ee4:	ldr	x17, [x16, #96]
  401ee8:	add	x16, x16, #0x60
  401eec:	br	x17

0000000000401ef0 <getbtime@plt>:
  401ef0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401ef4:	ldr	x17, [x16, #104]
  401ef8:	add	x16, x16, #0x68
  401efc:	br	x17

0000000000401f00 <getgrnam@plt>:
  401f00:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401f04:	ldr	x17, [x16, #112]
  401f08:	add	x16, x16, #0x70
  401f0c:	br	x17

0000000000401f10 <pipe@plt>:
  401f10:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401f14:	ldr	x17, [x16, #120]
  401f18:	add	x16, x16, #0x78
  401f1c:	br	x17

0000000000401f20 <strftime@plt>:
  401f20:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401f24:	ldr	x17, [x16, #128]
  401f28:	add	x16, x16, #0x80
  401f2c:	br	x17

0000000000401f30 <__cxa_atexit@plt>:
  401f30:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401f34:	ldr	x17, [x16, #136]
  401f38:	add	x16, x16, #0x88
  401f3c:	br	x17

0000000000401f40 <qsort@plt>:
  401f40:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401f44:	ldr	x17, [x16, #144]
  401f48:	add	x16, x16, #0x90
  401f4c:	br	x17

0000000000401f50 <ctime@plt>:
  401f50:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401f54:	ldr	x17, [x16, #152]
  401f58:	add	x16, x16, #0x98
  401f5c:	br	x17

0000000000401f60 <kill@plt>:
  401f60:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401f64:	ldr	x17, [x16, #160]
  401f68:	add	x16, x16, #0xa0
  401f6c:	br	x17

0000000000401f70 <fork@plt>:
  401f70:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401f74:	ldr	x17, [x16, #168]
  401f78:	add	x16, x16, #0xa8
  401f7c:	br	x17

0000000000401f80 <sigfillset@plt>:
  401f80:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401f84:	ldr	x17, [x16, #176]
  401f88:	add	x16, x16, #0xb0
  401f8c:	br	x17

0000000000401f90 <__fpending@plt>:
  401f90:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401f94:	ldr	x17, [x16, #184]
  401f98:	add	x16, x16, #0xb8
  401f9c:	br	x17

0000000000401fa0 <lookup_wchan@plt>:
  401fa0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401fa4:	ldr	x17, [x16, #192]
  401fa8:	add	x16, x16, #0xc0
  401fac:	br	x17

0000000000401fb0 <snprintf@plt>:
  401fb0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401fb4:	ldr	x17, [x16, #200]
  401fb8:	add	x16, x16, #0xc8
  401fbc:	br	x17

0000000000401fc0 <localtime@plt>:
  401fc0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401fc4:	ldr	x17, [x16, #208]
  401fc8:	add	x16, x16, #0xd0
  401fcc:	br	x17

0000000000401fd0 <signal@plt>:
  401fd0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401fd4:	ldr	x17, [x16, #216]
  401fd8:	add	x16, x16, #0xd8
  401fdc:	br	x17

0000000000401fe0 <fclose@plt>:
  401fe0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401fe4:	ldr	x17, [x16, #224]
  401fe8:	add	x16, x16, #0xe0
  401fec:	br	x17

0000000000401ff0 <atoi@plt>:
  401ff0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  401ff4:	ldr	x17, [x16, #232]
  401ff8:	add	x16, x16, #0xe8
  401ffc:	br	x17

0000000000402000 <getpid@plt>:
  402000:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402004:	ldr	x17, [x16, #240]
  402008:	add	x16, x16, #0xf0
  40200c:	br	x17

0000000000402010 <time@plt>:
  402010:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402014:	ldr	x17, [x16, #248]
  402018:	add	x16, x16, #0xf8
  40201c:	br	x17

0000000000402020 <malloc@plt>:
  402020:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402024:	ldr	x17, [x16, #256]
  402028:	add	x16, x16, #0x100
  40202c:	br	x17

0000000000402030 <signal_number_to_name@plt>:
  402030:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402034:	ldr	x17, [x16, #264]
  402038:	add	x16, x16, #0x108
  40203c:	br	x17

0000000000402040 <escape_str@plt>:
  402040:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402044:	ldr	x17, [x16, #272]
  402048:	add	x16, x16, #0x110
  40204c:	br	x17

0000000000402050 <open@plt>:
  402050:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402054:	ldr	x17, [x16, #280]
  402058:	add	x16, x16, #0x118
  40205c:	br	x17

0000000000402060 <strncmp@plt>:
  402060:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402064:	ldr	x17, [x16, #288]
  402068:	add	x16, x16, #0x120
  40206c:	br	x17

0000000000402070 <bindtextdomain@plt>:
  402070:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402074:	ldr	x17, [x16, #296]
  402078:	add	x16, x16, #0x128
  40207c:	br	x17

0000000000402080 <__libc_start_main@plt>:
  402080:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402084:	ldr	x17, [x16, #304]
  402088:	add	x16, x16, #0x130
  40208c:	br	x17

0000000000402090 <memset@plt>:
  402090:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402094:	ldr	x17, [x16, #312]
  402098:	add	x16, x16, #0x138
  40209c:	br	x17

00000000004020a0 <uptime@plt>:
  4020a0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4020a4:	ldr	x17, [x16, #320]
  4020a8:	add	x16, x16, #0x140
  4020ac:	br	x17

00000000004020b0 <strpbrk@plt>:
  4020b0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4020b4:	ldr	x17, [x16, #328]
  4020b8:	add	x16, x16, #0x148
  4020bc:	br	x17

00000000004020c0 <getpwnam@plt>:
  4020c0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4020c4:	ldr	x17, [x16, #336]
  4020c8:	add	x16, x16, #0x150
  4020cc:	br	x17

00000000004020d0 <escaped_copy@plt>:
  4020d0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4020d4:	ldr	x17, [x16, #344]
  4020d8:	add	x16, x16, #0x158
  4020dc:	br	x17

00000000004020e0 <numa_init@plt>:
  4020e0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4020e4:	ldr	x17, [x16, #352]
  4020e8:	add	x16, x16, #0x160
  4020ec:	br	x17

00000000004020f0 <bsearch@plt>:
  4020f0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4020f4:	ldr	x17, [x16, #360]
  4020f8:	add	x16, x16, #0x168
  4020fc:	br	x17

0000000000402100 <strcasecmp@plt>:
  402100:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402104:	ldr	x17, [x16, #368]
  402108:	add	x16, x16, #0x170
  40210c:	br	x17

0000000000402110 <getpagesize@plt>:
  402110:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402114:	ldr	x17, [x16, #376]
  402118:	add	x16, x16, #0x178
  40211c:	br	x17

0000000000402120 <strdup@plt>:
  402120:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402124:	ldr	x17, [x16, #384]
  402128:	add	x16, x16, #0x180
  40212c:	br	x17

0000000000402130 <close@plt>:
  402130:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402134:	ldr	x17, [x16, #392]
  402138:	add	x16, x16, #0x188
  40213c:	br	x17

0000000000402140 <sigaction@plt>:
  402140:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402144:	ldr	x17, [x16, #400]
  402148:	add	x16, x16, #0x190
  40214c:	br	x17

0000000000402150 <strrchr@plt>:
  402150:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402154:	ldr	x17, [x16, #408]
  402158:	add	x16, x16, #0x198
  40215c:	br	x17

0000000000402160 <__gmon_start__@plt>:
  402160:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402164:	ldr	x17, [x16, #416]
  402168:	add	x16, x16, #0x1a0
  40216c:	br	x17

0000000000402170 <write@plt>:
  402170:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402174:	ldr	x17, [x16, #424]
  402178:	add	x16, x16, #0x1a8
  40217c:	br	x17

0000000000402180 <abort@plt>:
  402180:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402184:	ldr	x17, [x16, #432]
  402188:	add	x16, x16, #0x1b0
  40218c:	br	x17

0000000000402190 <gnu_dev_major@plt>:
  402190:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402194:	ldr	x17, [x16, #440]
  402198:	add	x16, x16, #0x1b8
  40219c:	br	x17

00000000004021a0 <textdomain@plt>:
  4021a0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4021a4:	ldr	x17, [x16, #448]
  4021a8:	add	x16, x16, #0x1c0
  4021ac:	br	x17

00000000004021b0 <readproctab3@plt>:
  4021b0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4021b4:	ldr	x17, [x16, #456]
  4021b8:	add	x16, x16, #0x1c8
  4021bc:	br	x17

00000000004021c0 <execvp@plt>:
  4021c0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4021c4:	ldr	x17, [x16, #464]
  4021c8:	add	x16, x16, #0x1d0
  4021cc:	br	x17

00000000004021d0 <strcmp@plt>:
  4021d0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4021d4:	ldr	x17, [x16, #472]
  4021d8:	add	x16, x16, #0x1d8
  4021dc:	br	x17

00000000004021e0 <__ctype_b_loc@plt>:
  4021e0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4021e4:	ldr	x17, [x16, #480]
  4021e8:	add	x16, x16, #0x1e0
  4021ec:	br	x17

00000000004021f0 <mmap@plt>:
  4021f0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4021f4:	ldr	x17, [x16, #488]
  4021f8:	add	x16, x16, #0x1e8
  4021fc:	br	x17

0000000000402200 <strtol@plt>:
  402200:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402204:	ldr	x17, [x16, #496]
  402208:	add	x16, x16, #0x1f0
  40220c:	br	x17

0000000000402210 <free@plt>:
  402210:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402214:	ldr	x17, [x16, #504]
  402218:	add	x16, x16, #0x1f8
  40221c:	br	x17

0000000000402220 <closeproc@plt>:
  402220:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402224:	ldr	x17, [x16, #512]
  402228:	add	x16, x16, #0x200
  40222c:	br	x17

0000000000402230 <strspn@plt>:
  402230:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402234:	ldr	x17, [x16, #520]
  402238:	add	x16, x16, #0x208
  40223c:	br	x17

0000000000402240 <strchr@plt>:
  402240:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402244:	ldr	x17, [x16, #528]
  402248:	add	x16, x16, #0x210
  40224c:	br	x17

0000000000402250 <get_pid_digits@plt>:
  402250:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402254:	ldr	x17, [x16, #536]
  402258:	add	x16, x16, #0x218
  40225c:	br	x17

0000000000402260 <fwrite@plt>:
  402260:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402264:	ldr	x17, [x16, #544]
  402268:	add	x16, x16, #0x220
  40226c:	br	x17

0000000000402270 <look_up_our_self@plt>:
  402270:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402274:	ldr	x17, [x16, #552]
  402278:	add	x16, x16, #0x228
  40227c:	br	x17

0000000000402280 <escape_command@plt>:
  402280:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402284:	ldr	x17, [x16, #560]
  402288:	add	x16, x16, #0x230
  40228c:	br	x17

0000000000402290 <gnu_dev_minor@plt>:
  402290:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402294:	ldr	x17, [x16, #568]
  402298:	add	x16, x16, #0x238
  40229c:	br	x17

00000000004022a0 <readproc@plt>:
  4022a0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4022a4:	ldr	x17, [x16, #576]
  4022a8:	add	x16, x16, #0x240
  4022ac:	br	x17

00000000004022b0 <openproc@plt>:
  4022b0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4022b4:	ldr	x17, [x16, #584]
  4022b8:	add	x16, x16, #0x248
  4022bc:	br	x17

00000000004022c0 <read@plt>:
  4022c0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4022c4:	ldr	x17, [x16, #592]
  4022c8:	add	x16, x16, #0x250
  4022cc:	br	x17

00000000004022d0 <isatty@plt>:
  4022d0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4022d4:	ldr	x17, [x16, #600]
  4022d8:	add	x16, x16, #0x258
  4022dc:	br	x17

00000000004022e0 <select@plt>:
  4022e0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4022e4:	ldr	x17, [x16, #608]
  4022e8:	add	x16, x16, #0x260
  4022ec:	br	x17

00000000004022f0 <strncpy@plt>:
  4022f0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4022f4:	ldr	x17, [x16, #616]
  4022f8:	add	x16, x16, #0x268
  4022fc:	br	x17

0000000000402300 <strcspn@plt>:
  402300:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402304:	ldr	x17, [x16, #624]
  402308:	add	x16, x16, #0x270
  40230c:	br	x17

0000000000402310 <escape_strlist@plt>:
  402310:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402314:	ldr	x17, [x16, #632]
  402318:	add	x16, x16, #0x278
  40231c:	br	x17

0000000000402320 <printf@plt>:
  402320:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402324:	ldr	x17, [x16, #640]
  402328:	add	x16, x16, #0x280
  40232c:	br	x17

0000000000402330 <__errno_location@plt>:
  402330:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402334:	ldr	x17, [x16, #648]
  402338:	add	x16, x16, #0x288
  40233c:	br	x17

0000000000402340 <getenv@plt>:
  402340:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402344:	ldr	x17, [x16, #656]
  402348:	add	x16, x16, #0x290
  40234c:	br	x17

0000000000402350 <__xstat@plt>:
  402350:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402354:	ldr	x17, [x16, #664]
  402358:	add	x16, x16, #0x298
  40235c:	br	x17

0000000000402360 <mprotect@plt>:
  402360:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402364:	ldr	x17, [x16, #672]
  402368:	add	x16, x16, #0x2a0
  40236c:	br	x17

0000000000402370 <gettext@plt>:
  402370:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402374:	ldr	x17, [x16, #680]
  402378:	add	x16, x16, #0x2a8
  40237c:	br	x17

0000000000402380 <error_at_line@plt>:
  402380:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402384:	ldr	x17, [x16, #688]
  402388:	add	x16, x16, #0x2b0
  40238c:	br	x17

0000000000402390 <procps_linux_version@plt>:
  402390:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  402394:	ldr	x17, [x16, #696]
  402398:	add	x16, x16, #0x2b8
  40239c:	br	x17

00000000004023a0 <fprintf@plt>:
  4023a0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4023a4:	ldr	x17, [x16, #704]
  4023a8:	add	x16, x16, #0x2c0
  4023ac:	br	x17

00000000004023b0 <readtask@plt>:
  4023b0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4023b4:	ldr	x17, [x16, #712]
  4023b8:	add	x16, x16, #0x2c8
  4023bc:	br	x17

00000000004023c0 <ioctl@plt>:
  4023c0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4023c4:	ldr	x17, [x16, #720]
  4023c8:	add	x16, x16, #0x2d0
  4023cc:	br	x17

00000000004023d0 <setlocale@plt>:
  4023d0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4023d4:	ldr	x17, [x16, #728]
  4023d8:	add	x16, x16, #0x2d8
  4023dc:	br	x17

00000000004023e0 <ferror@plt>:
  4023e0:	adrp	x16, 42e000 <ferror@plt+0x2bc20>
  4023e4:	ldr	x17, [x16, #736]
  4023e8:	add	x16, x16, #0x2e0
  4023ec:	br	x17

Disassembly of section .text:

00000000004023f0 <.text>:
  4023f0:	mov	x29, #0x0                   	// #0
  4023f4:	mov	x30, #0x0                   	// #0
  4023f8:	mov	x5, x0
  4023fc:	ldr	x1, [sp]
  402400:	add	x2, sp, #0x8
  402404:	mov	x6, sp
  402408:	movz	x0, #0x0, lsl #48
  40240c:	movk	x0, #0x0, lsl #32
  402410:	movk	x0, #0x40, lsl #16
  402414:	movk	x0, #0x3b9c
  402418:	movz	x3, #0x0, lsl #48
  40241c:	movk	x3, #0x0, lsl #32
  402420:	movk	x3, #0x41, lsl #16
  402424:	movk	x3, #0x2658
  402428:	movz	x4, #0x0, lsl #48
  40242c:	movk	x4, #0x0, lsl #32
  402430:	movk	x4, #0x41, lsl #16
  402434:	movk	x4, #0x26d8
  402438:	bl	402080 <__libc_start_main@plt>
  40243c:	bl	402180 <abort@plt>
  402440:	adrp	x0, 42d000 <ferror@plt+0x2ac20>
  402444:	ldr	x0, [x0, #4064]
  402448:	cbz	x0, 402450 <ferror@plt+0x70>
  40244c:	b	402160 <__gmon_start__@plt>
  402450:	ret
  402454:	stp	x29, x30, [sp, #-32]!
  402458:	mov	x29, sp
  40245c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402460:	add	x0, x0, #0x3f0
  402464:	str	x0, [sp, #24]
  402468:	ldr	x0, [sp, #24]
  40246c:	str	x0, [sp, #24]
  402470:	ldr	x1, [sp, #24]
  402474:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402478:	add	x0, x0, #0x3f0
  40247c:	cmp	x1, x0
  402480:	b.eq	4024bc <ferror@plt+0xdc>  // b.none
  402484:	adrp	x0, 412000 <ferror@plt+0xfc20>
  402488:	add	x0, x0, #0x718
  40248c:	ldr	x0, [x0]
  402490:	str	x0, [sp, #16]
  402494:	ldr	x0, [sp, #16]
  402498:	str	x0, [sp, #16]
  40249c:	ldr	x0, [sp, #16]
  4024a0:	cmp	x0, #0x0
  4024a4:	b.eq	4024c0 <ferror@plt+0xe0>  // b.none
  4024a8:	ldr	x1, [sp, #16]
  4024ac:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4024b0:	add	x0, x0, #0x3f0
  4024b4:	blr	x1
  4024b8:	b	4024c0 <ferror@plt+0xe0>
  4024bc:	nop
  4024c0:	ldp	x29, x30, [sp], #32
  4024c4:	ret
  4024c8:	stp	x29, x30, [sp, #-48]!
  4024cc:	mov	x29, sp
  4024d0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4024d4:	add	x0, x0, #0x3f0
  4024d8:	str	x0, [sp, #40]
  4024dc:	ldr	x0, [sp, #40]
  4024e0:	str	x0, [sp, #40]
  4024e4:	ldr	x1, [sp, #40]
  4024e8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4024ec:	add	x0, x0, #0x3f0
  4024f0:	sub	x0, x1, x0
  4024f4:	asr	x0, x0, #3
  4024f8:	lsr	x1, x0, #63
  4024fc:	add	x0, x1, x0
  402500:	asr	x0, x0, #1
  402504:	str	x0, [sp, #32]
  402508:	ldr	x0, [sp, #32]
  40250c:	cmp	x0, #0x0
  402510:	b.eq	402550 <ferror@plt+0x170>  // b.none
  402514:	adrp	x0, 412000 <ferror@plt+0xfc20>
  402518:	add	x0, x0, #0x720
  40251c:	ldr	x0, [x0]
  402520:	str	x0, [sp, #24]
  402524:	ldr	x0, [sp, #24]
  402528:	str	x0, [sp, #24]
  40252c:	ldr	x0, [sp, #24]
  402530:	cmp	x0, #0x0
  402534:	b.eq	402554 <ferror@plt+0x174>  // b.none
  402538:	ldr	x2, [sp, #24]
  40253c:	ldr	x1, [sp, #32]
  402540:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402544:	add	x0, x0, #0x3f0
  402548:	blr	x2
  40254c:	b	402554 <ferror@plt+0x174>
  402550:	nop
  402554:	ldp	x29, x30, [sp], #48
  402558:	ret
  40255c:	stp	x29, x30, [sp, #-16]!
  402560:	mov	x29, sp
  402564:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402568:	add	x0, x0, #0x420
  40256c:	ldrb	w0, [x0]
  402570:	and	x0, x0, #0xff
  402574:	cmp	x0, #0x0
  402578:	b.ne	402594 <ferror@plt+0x1b4>  // b.any
  40257c:	bl	402454 <ferror@plt+0x74>
  402580:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402584:	add	x0, x0, #0x420
  402588:	mov	w1, #0x1                   	// #1
  40258c:	strb	w1, [x0]
  402590:	b	402598 <ferror@plt+0x1b8>
  402594:	nop
  402598:	ldp	x29, x30, [sp], #16
  40259c:	ret
  4025a0:	stp	x29, x30, [sp, #-16]!
  4025a4:	mov	x29, sp
  4025a8:	bl	4024c8 <ferror@plt+0xe8>
  4025ac:	nop
  4025b0:	ldp	x29, x30, [sp], #16
  4025b4:	ret
  4025b8:	stp	x29, x30, [sp, #-80]!
  4025bc:	mov	x29, sp
  4025c0:	stp	x19, x20, [sp, #16]
  4025c4:	str	w0, [sp, #44]
  4025c8:	ldr	w0, [sp, #44]
  4025cc:	cmp	w0, #0xd
  4025d0:	b.ne	4025dc <ferror@plt+0x1fc>  // b.any
  4025d4:	mov	w0, #0x0                   	// #0
  4025d8:	bl	401e40 <_exit@plt>
  4025dc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4025e0:	add	x0, x0, #0x3f8
  4025e4:	ldr	x19, [x0]
  4025e8:	adrp	x0, 412000 <ferror@plt+0xfc20>
  4025ec:	add	x0, x0, #0x728
  4025f0:	bl	402370 <gettext@plt>
  4025f4:	mov	x20, x0
  4025f8:	ldr	w0, [sp, #44]
  4025fc:	bl	402030 <signal_number_to_name@plt>
  402600:	mov	x2, x0
  402604:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  402608:	add	x0, x0, #0x5d0
  40260c:	ldr	x1, [x0]
  402610:	adrp	x0, 412000 <ferror@plt+0xfc20>
  402614:	add	x5, x0, #0x750
  402618:	mov	x4, x1
  40261c:	mov	x3, x2
  402620:	ldr	w2, [sp, #44]
  402624:	mov	x1, x20
  402628:	mov	x0, x19
  40262c:	bl	4023a0 <fprintf@plt>
  402630:	ldr	w0, [sp, #44]
  402634:	cmp	w0, #0xc
  402638:	cset	w1, hi  // hi = pmore
  40263c:	and	w1, w1, #0xff
  402640:	cmp	w1, #0x0
  402644:	b.ne	402674 <ferror@plt+0x294>  // b.any
  402648:	mov	x1, #0x1                   	// #1
  40264c:	lsl	x1, x1, x0
  402650:	mov	x0, #0x1402                	// #5122
  402654:	and	x0, x1, x0
  402658:	cmp	x0, #0x0
  40265c:	cset	w0, ne  // ne = any
  402660:	and	w0, w0, #0xff
  402664:	cmp	w0, #0x0
  402668:	b.eq	402674 <ferror@plt+0x294>  // b.none
  40266c:	mov	w0, #0x1                   	// #1
  402670:	bl	401e80 <exit@plt>
  402674:	adrp	x0, 412000 <ferror@plt+0xfc20>
  402678:	add	x0, x0, #0x758
  40267c:	bl	402370 <gettext@plt>
  402680:	mov	x1, x0
  402684:	str	wzr, [sp, #76]
  402688:	str	wzr, [sp, #72]
  40268c:	adrp	x0, 412000 <ferror@plt+0xfc20>
  402690:	add	x0, x0, #0x770
  402694:	str	x0, [sp, #64]
  402698:	mov	w0, #0x42                  	// #66
  40269c:	str	w0, [sp, #60]
  4026a0:	adrp	x0, 412000 <ferror@plt+0xfc20>
  4026a4:	add	x0, x0, #0x780
  4026a8:	str	x0, [sp, #48]
  4026ac:	mov	x5, x1
  4026b0:	ldr	x4, [sp, #48]
  4026b4:	ldr	w3, [sp, #60]
  4026b8:	ldr	x2, [sp, #64]
  4026bc:	ldr	w1, [sp, #72]
  4026c0:	ldr	w0, [sp, #76]
  4026c4:	bl	402380 <error_at_line@plt>
  4026c8:	nop
  4026cc:	mov	x1, #0x0                   	// #0
  4026d0:	ldr	w0, [sp, #44]
  4026d4:	bl	401fd0 <signal@plt>
  4026d8:	bl	402000 <getpid@plt>
  4026dc:	ldr	w1, [sp, #44]
  4026e0:	bl	401f60 <kill@plt>
  4026e4:	mov	w0, #0x1                   	// #1
  4026e8:	bl	401e40 <_exit@plt>
  4026ec:	sub	sp, sp, #0x10
  4026f0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4026f4:	add	x0, x0, #0x350
  4026f8:	ldr	x0, [x0]
  4026fc:	str	x0, [sp, #8]
  402700:	str	wzr, [sp, #4]
  402704:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402708:	add	x0, x0, #0x360
  40270c:	ldr	w0, [x0]
  402710:	cmp	w0, #0x2
  402714:	b.ne	402738 <ferror@plt+0x358>  // b.any
  402718:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40271c:	add	x0, x0, #0x384
  402720:	ldr	w0, [x0]
  402724:	sub	w1, w0, #0x1
  402728:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40272c:	add	x0, x0, #0x35c
  402730:	str	w1, [x0]
  402734:	b	4027e4 <ferror@plt+0x404>
  402738:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40273c:	add	x0, x0, #0x360
  402740:	ldr	w0, [x0]
  402744:	cmp	w0, #0x1
  402748:	b.ne	4027bc <ferror@plt+0x3dc>  // b.any
  40274c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402750:	add	x0, x0, #0x368
  402754:	mov	w1, #0xffffffff            	// #-1
  402758:	str	w1, [x0]
  40275c:	b	4027e4 <ferror@plt+0x404>
  402760:	ldr	x0, [sp, #8]
  402764:	ldr	x0, [x0, #8]
  402768:	ldrb	w0, [x0]
  40276c:	cmp	w0, #0x0
  402770:	b.ne	402784 <ferror@plt+0x3a4>  // b.any
  402774:	ldr	x0, [sp, #8]
  402778:	ldr	x0, [x0]
  40277c:	str	x0, [sp, #8]
  402780:	b	4027bc <ferror@plt+0x3dc>
  402784:	ldr	x0, [sp, #8]
  402788:	ldr	x0, [x0, #16]
  40278c:	cmp	x0, #0x0
  402790:	b.eq	4027b0 <ferror@plt+0x3d0>  // b.none
  402794:	ldr	w0, [sp, #4]
  402798:	add	w0, w0, #0x1
  40279c:	str	w0, [sp, #4]
  4027a0:	ldr	x0, [sp, #8]
  4027a4:	ldr	x0, [x0]
  4027a8:	str	x0, [sp, #8]
  4027ac:	b	4027bc <ferror@plt+0x3dc>
  4027b0:	ldr	x0, [sp, #8]
  4027b4:	ldr	x0, [x0]
  4027b8:	str	x0, [sp, #8]
  4027bc:	ldr	x0, [sp, #8]
  4027c0:	cmp	x0, #0x0
  4027c4:	b.ne	402760 <ferror@plt+0x380>  // b.any
  4027c8:	ldr	w0, [sp, #4]
  4027cc:	cmp	w0, #0x0
  4027d0:	b.ne	4027e4 <ferror@plt+0x404>  // b.any
  4027d4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4027d8:	add	x0, x0, #0x368
  4027dc:	mov	w1, #0xffffffff            	// #-1
  4027e0:	str	w1, [x0]
  4027e4:	add	sp, sp, #0x10
  4027e8:	ret
  4027ec:	sub	sp, sp, #0x20
  4027f0:	str	x0, [sp, #8]
  4027f4:	str	wzr, [sp, #28]
  4027f8:	b	402820 <ferror@plt+0x440>
  4027fc:	ldr	x0, [sp, #8]
  402800:	ldr	w0, [x0, #24]
  402804:	mov	w1, w0
  402808:	ldr	w0, [sp, #28]
  40280c:	orr	w0, w0, w1
  402810:	str	w0, [sp, #28]
  402814:	ldr	x0, [sp, #8]
  402818:	ldr	x0, [x0]
  40281c:	str	x0, [sp, #8]
  402820:	ldr	x0, [sp, #8]
  402824:	cmp	x0, #0x0
  402828:	b.ne	4027fc <ferror@plt+0x41c>  // b.any
  40282c:	ldr	w0, [sp, #28]
  402830:	add	sp, sp, #0x20
  402834:	ret
  402838:	sub	sp, sp, #0x20
  40283c:	str	x0, [sp, #8]
  402840:	str	wzr, [sp, #28]
  402844:	b	40286c <ferror@plt+0x48c>
  402848:	ldr	x0, [sp, #8]
  40284c:	ldr	w0, [x0, #28]
  402850:	mov	w1, w0
  402854:	ldr	w0, [sp, #28]
  402858:	orr	w0, w0, w1
  40285c:	str	w0, [sp, #28]
  402860:	ldr	x0, [sp, #8]
  402864:	ldr	x0, [x0]
  402868:	str	x0, [sp, #8]
  40286c:	ldr	x0, [sp, #8]
  402870:	cmp	x0, #0x0
  402874:	b.ne	402848 <ferror@plt+0x468>  // b.any
  402878:	ldr	w0, [sp, #28]
  40287c:	add	sp, sp, #0x20
  402880:	ret
  402884:	stp	x29, x30, [sp, #-144]!
  402888:	mov	x29, sp
  40288c:	bl	4026ec <ferror@plt+0x30c>
  402890:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402894:	add	x0, x0, #0x3c8
  402898:	ldr	w0, [x0]
  40289c:	and	w0, w0, #0x400
  4028a0:	cmp	w0, #0x0
  4028a4:	b.eq	402a10 <ferror@plt+0x630>  // b.none
  4028a8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4028ac:	add	x0, x0, #0x350
  4028b0:	ldr	x0, [x0]
  4028b4:	str	x0, [sp, #136]
  4028b8:	add	x0, sp, #0x10
  4028bc:	str	x0, [sp, #128]
  4028c0:	add	x0, sp, #0x40
  4028c4:	str	x0, [sp, #120]
  4028c8:	b	4029d0 <ferror@plt+0x5f0>
  4028cc:	mov	x0, #0x30                  	// #48
  4028d0:	bl	402020 <malloc@plt>
  4028d4:	str	x0, [sp, #112]
  4028d8:	mov	x2, #0x30                  	// #48
  4028dc:	ldr	x1, [sp, #136]
  4028e0:	ldr	x0, [sp, #112]
  4028e4:	bl	401e20 <memcpy@plt>
  4028e8:	ldr	x0, [sp, #128]
  4028ec:	ldr	x1, [sp, #136]
  4028f0:	str	x1, [x0]
  4028f4:	ldr	x0, [sp, #120]
  4028f8:	ldr	x1, [sp, #112]
  4028fc:	str	x1, [x0]
  402900:	ldr	x0, [sp, #136]
  402904:	str	x0, [sp, #128]
  402908:	ldr	x0, [sp, #112]
  40290c:	str	x0, [sp, #120]
  402910:	ldr	x0, [sp, #136]
  402914:	ldr	w0, [x0, #36]
  402918:	and	w0, w0, #0xf0000000
  40291c:	mov	w1, #0x80000000            	// #-2147483648
  402920:	cmp	w0, w1
  402924:	b.eq	4029c0 <ferror@plt+0x5e0>  // b.none
  402928:	mov	w1, #0x80000000            	// #-2147483648
  40292c:	cmp	w0, w1
  402930:	b.hi	4029a0 <ferror@plt+0x5c0>  // b.pmore
  402934:	mov	w1, #0x40000000            	// #1073741824
  402938:	cmp	w0, w1
  40293c:	b.eq	4029c0 <ferror@plt+0x5e0>  // b.none
  402940:	mov	w1, #0x40000000            	// #1073741824
  402944:	cmp	w0, w1
  402948:	b.hi	4029a0 <ferror@plt+0x5c0>  // b.pmore
  40294c:	mov	w1, #0x10000000            	// #268435456
  402950:	cmp	w0, w1
  402954:	b.eq	402968 <ferror@plt+0x588>  // b.none
  402958:	mov	w1, #0x20000000            	// #536870912
  40295c:	cmp	w0, w1
  402960:	b.eq	402984 <ferror@plt+0x5a4>  // b.none
  402964:	b	4029a0 <ferror@plt+0x5c0>
  402968:	ldr	x0, [sp, #128]
  40296c:	adrp	x1, 406000 <ferror@plt+0x3c20>
  402970:	add	x1, x1, #0xdfc
  402974:	str	x1, [x0, #16]
  402978:	ldr	x0, [sp, #128]
  40297c:	str	wzr, [x0, #28]
  402980:	b	4029c4 <ferror@plt+0x5e4>
  402984:	ldr	x0, [sp, #120]
  402988:	adrp	x1, 406000 <ferror@plt+0x3c20>
  40298c:	add	x1, x1, #0xdfc
  402990:	str	x1, [x0, #16]
  402994:	ldr	x0, [sp, #120]
  402998:	str	wzr, [x0, #28]
  40299c:	b	4029c4 <ferror@plt+0x5e4>
  4029a0:	adrp	x0, 412000 <ferror@plt+0xfc20>
  4029a4:	add	x0, x0, #0x758
  4029a8:	bl	402370 <gettext@plt>
  4029ac:	mov	x2, x0
  4029b0:	mov	w1, #0x110                 	// #272
  4029b4:	adrp	x0, 412000 <ferror@plt+0xfc20>
  4029b8:	add	x0, x0, #0x770
  4029bc:	bl	404c88 <ferror@plt+0x28a8>
  4029c0:	nop
  4029c4:	ldr	x0, [sp, #136]
  4029c8:	ldr	x0, [x0]
  4029cc:	str	x0, [sp, #136]
  4029d0:	ldr	x0, [sp, #136]
  4029d4:	cmp	x0, #0x0
  4029d8:	b.ne	4028cc <ferror@plt+0x4ec>  // b.any
  4029dc:	ldr	x0, [sp, #120]
  4029e0:	str	xzr, [x0]
  4029e4:	ldr	x0, [sp, #128]
  4029e8:	str	xzr, [x0]
  4029ec:	ldr	x1, [sp, #16]
  4029f0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4029f4:	add	x0, x0, #0x428
  4029f8:	str	x1, [x0]
  4029fc:	ldr	x1, [sp, #64]
  402a00:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402a04:	add	x0, x0, #0x430
  402a08:	str	x1, [x0]
  402a0c:	b	402a40 <ferror@plt+0x660>
  402a10:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402a14:	add	x0, x0, #0x350
  402a18:	ldr	x1, [x0]
  402a1c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402a20:	add	x0, x0, #0x428
  402a24:	str	x1, [x0]
  402a28:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402a2c:	add	x0, x0, #0x350
  402a30:	ldr	x1, [x0]
  402a34:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402a38:	add	x0, x0, #0x430
  402a3c:	str	x1, [x0]
  402a40:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402a44:	add	x0, x0, #0x428
  402a48:	ldr	x0, [x0]
  402a4c:	bl	402838 <ferror@plt+0x458>
  402a50:	mov	w1, w0
  402a54:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402a58:	add	x0, x0, #0x440
  402a5c:	str	w1, [x0]
  402a60:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402a64:	add	x0, x0, #0x430
  402a68:	ldr	x0, [x0]
  402a6c:	bl	402838 <ferror@plt+0x458>
  402a70:	mov	w1, w0
  402a74:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402a78:	add	x0, x0, #0x444
  402a7c:	str	w1, [x0]
  402a80:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402a84:	add	x0, x0, #0x3a0
  402a88:	ldr	x0, [x0]
  402a8c:	bl	4027ec <ferror@plt+0x40c>
  402a90:	mov	w1, w0
  402a94:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402a98:	add	x0, x0, #0x43c
  402a9c:	str	w1, [x0]
  402aa0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402aa4:	add	x0, x0, #0x444
  402aa8:	ldr	w1, [x0]
  402aac:	mov	w0, #0x307                 	// #775
  402ab0:	and	w1, w1, w0
  402ab4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402ab8:	add	x0, x0, #0x440
  402abc:	ldr	w0, [x0]
  402ac0:	orr	w1, w1, w0
  402ac4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402ac8:	add	x0, x0, #0x440
  402acc:	str	w1, [x0]
  402ad0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402ad4:	add	x0, x0, #0x444
  402ad8:	ldr	w1, [x0]
  402adc:	mov	w0, #0xfffffcf8            	// #-776
  402ae0:	and	w1, w1, w0
  402ae4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402ae8:	add	x0, x0, #0x444
  402aec:	str	w1, [x0]
  402af0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402af4:	add	x0, x0, #0x330
  402af8:	ldr	w0, [x0]
  402afc:	cmp	w0, #0x0
  402b00:	b.eq	402b3c <ferror@plt+0x75c>  // b.none
  402b04:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402b08:	add	x0, x0, #0x440
  402b0c:	ldr	w0, [x0]
  402b10:	and	w1, w0, #0xfffffeff
  402b14:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402b18:	add	x0, x0, #0x440
  402b1c:	str	w1, [x0]
  402b20:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402b24:	add	x0, x0, #0x43c
  402b28:	ldr	w0, [x0]
  402b2c:	and	w1, w0, #0xfffffeff
  402b30:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402b34:	add	x0, x0, #0x43c
  402b38:	str	w1, [x0]
  402b3c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402b40:	add	x0, x0, #0x3cc
  402b44:	ldr	w0, [x0]
  402b48:	cmp	w0, #0x0
  402b4c:	b.ne	402b88 <ferror@plt+0x7a8>  // b.any
  402b50:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402b54:	add	x0, x0, #0x440
  402b58:	ldr	w0, [x0]
  402b5c:	and	w1, w0, #0xfffffffd
  402b60:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402b64:	add	x0, x0, #0x440
  402b68:	str	w1, [x0]
  402b6c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402b70:	add	x0, x0, #0x43c
  402b74:	ldr	w0, [x0]
  402b78:	and	w1, w0, #0xfffffffd
  402b7c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402b80:	add	x0, x0, #0x43c
  402b84:	str	w1, [x0]
  402b88:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402b8c:	add	x0, x0, #0x440
  402b90:	ldr	w0, [x0]
  402b94:	and	w0, w0, #0x100
  402b98:	cmp	w0, #0x0
  402b9c:	b.eq	402bd8 <ferror@plt+0x7f8>  // b.none
  402ba0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402ba4:	add	x0, x0, #0x440
  402ba8:	ldr	w0, [x0]
  402bac:	orr	w1, w0, #0x20002
  402bb0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402bb4:	add	x0, x0, #0x440
  402bb8:	str	w1, [x0]
  402bbc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402bc0:	add	x0, x0, #0x440
  402bc4:	ldr	w0, [x0]
  402bc8:	and	w1, w0, #0xfffffeff
  402bcc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402bd0:	add	x0, x0, #0x440
  402bd4:	str	w1, [x0]
  402bd8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402bdc:	add	x0, x0, #0x334
  402be0:	ldr	w0, [x0]
  402be4:	cmp	w0, #0x0
  402be8:	b.eq	402c20 <ferror@plt+0x840>  // b.none
  402bec:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402bf0:	add	x0, x0, #0x440
  402bf4:	ldr	w0, [x0]
  402bf8:	and	w0, w0, #0x2
  402bfc:	cmp	w0, #0x0
  402c00:	b.eq	402c20 <ferror@plt+0x840>  // b.none
  402c04:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402c08:	add	x0, x0, #0x440
  402c0c:	ldr	w0, [x0]
  402c10:	orr	w1, w0, #0x4
  402c14:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402c18:	add	x0, x0, #0x440
  402c1c:	str	w1, [x0]
  402c20:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402c24:	add	x0, x0, #0x3c8
  402c28:	ldr	w0, [x0]
  402c2c:	and	w0, w0, #0x800
  402c30:	cmp	w0, #0x0
  402c34:	b.eq	402c54 <ferror@plt+0x874>  // b.none
  402c38:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402c3c:	add	x0, x0, #0x438
  402c40:	ldr	w0, [x0]
  402c44:	orr	w1, w0, #0x2000
  402c48:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402c4c:	add	x0, x0, #0x438
  402c50:	str	w1, [x0]
  402c54:	nop
  402c58:	ldp	x29, x30, [sp], #144
  402c5c:	ret
  402c60:	stp	x29, x30, [sp, #-64]!
  402c64:	mov	x29, sp
  402c68:	str	x0, [sp, #24]
  402c6c:	str	xzr, [sp, #48]
  402c70:	ldr	x0, [sp, #24]
  402c74:	bl	40f040 <ferror@plt+0xcc60>
  402c78:	cmp	w0, #0x0
  402c7c:	b.ne	402c88 <ferror@plt+0x8a8>  // b.any
  402c80:	mov	w0, #0x0                   	// #0
  402c84:	b	402d60 <ferror@plt+0x980>
  402c88:	ldr	x0, [sp, #24]
  402c8c:	ldr	x1, [x0, #32]
  402c90:	ldr	x0, [sp, #24]
  402c94:	ldr	x0, [x0, #40]
  402c98:	add	x0, x1, x0
  402c9c:	str	x0, [sp, #56]
  402ca0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402ca4:	add	x0, x0, #0x364
  402ca8:	ldr	w0, [x0]
  402cac:	cmp	w0, #0x0
  402cb0:	b.eq	402cd4 <ferror@plt+0x8f4>  // b.none
  402cb4:	ldr	x0, [sp, #24]
  402cb8:	ldr	x1, [x0, #48]
  402cbc:	ldr	x0, [sp, #24]
  402cc0:	ldr	x0, [x0, #56]
  402cc4:	add	x0, x1, x0
  402cc8:	ldr	x1, [sp, #56]
  402ccc:	add	x0, x1, x0
  402cd0:	str	x0, [sp, #56]
  402cd4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402cd8:	add	x0, x0, #0x388
  402cdc:	ldr	x0, [x0]
  402ce0:	mov	x2, x0
  402ce4:	ldr	x0, [sp, #24]
  402ce8:	ldr	x1, [x0, #64]
  402cec:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402cf0:	add	x0, x0, #0x410
  402cf4:	ldr	x0, [x0]
  402cf8:	udiv	x0, x1, x0
  402cfc:	sub	x0, x2, x0
  402d00:	str	x0, [sp, #40]
  402d04:	ldr	x0, [sp, #40]
  402d08:	cmp	x0, #0x0
  402d0c:	b.eq	402d4c <ferror@plt+0x96c>  // b.none
  402d10:	ldr	x1, [sp, #56]
  402d14:	mov	x0, x1
  402d18:	lsl	x0, x0, #5
  402d1c:	sub	x0, x0, x1
  402d20:	lsl	x0, x0, #2
  402d24:	add	x0, x0, x1
  402d28:	lsl	x0, x0, #3
  402d2c:	mov	x1, x0
  402d30:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402d34:	add	x0, x0, #0x410
  402d38:	ldr	x0, [x0]
  402d3c:	udiv	x1, x1, x0
  402d40:	ldr	x0, [sp, #40]
  402d44:	udiv	x0, x1, x0
  402d48:	str	x0, [sp, #48]
  402d4c:	ldr	x0, [sp, #48]
  402d50:	mov	w1, w0
  402d54:	ldr	x0, [sp, #24]
  402d58:	str	w1, [x0, #24]
  402d5c:	mov	w0, #0x1                   	// #1
  402d60:	ldp	x29, x30, [sp], #64
  402d64:	ret
  402d68:	stp	x29, x30, [sp, #-64]!
  402d6c:	mov	x29, sp
  402d70:	str	x19, [sp, #16]
  402d74:	str	xzr, [sp, #56]
  402d78:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402d7c:	add	x0, x0, #0x440
  402d80:	ldr	w1, [x0]
  402d84:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402d88:	add	x0, x0, #0x444
  402d8c:	ldr	w0, [x0]
  402d90:	orr	w1, w1, w0
  402d94:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402d98:	add	x0, x0, #0x43c
  402d9c:	ldr	w0, [x0]
  402da0:	orr	w1, w1, w0
  402da4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402da8:	add	x0, x0, #0x438
  402dac:	ldr	w0, [x0]
  402db0:	orr	w0, w1, w0
  402db4:	orr	w0, w0, #0x60
  402db8:	str	w0, [sp, #52]
  402dbc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402dc0:	add	x0, x0, #0x390
  402dc4:	ldr	x0, [x0]
  402dc8:	cmp	x0, #0x0
  402dcc:	b.eq	402ecc <ferror@plt+0xaec>  // b.none
  402dd0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402dd4:	add	x0, x0, #0x390
  402dd8:	ldr	x0, [x0]
  402ddc:	ldr	w0, [x0, #20]
  402de0:	cmp	w0, #0xf
  402de4:	b.ne	402ecc <ferror@plt+0xaec>  // b.any
  402de8:	ldr	w0, [sp, #52]
  402dec:	orr	w0, w0, #0x1000
  402df0:	str	w0, [sp, #52]
  402df4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402df8:	add	x0, x0, #0x390
  402dfc:	ldr	x0, [x0]
  402e00:	ldr	w0, [x0, #16]
  402e04:	sxtw	x0, w0
  402e08:	lsl	x0, x0, #2
  402e0c:	bl	402020 <malloc@plt>
  402e10:	str	x0, [sp, #56]
  402e14:	ldr	x0, [sp, #56]
  402e18:	cmp	x0, #0x0
  402e1c:	b.ne	402e4c <ferror@plt+0xa6c>  // b.any
  402e20:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402e24:	add	x0, x0, #0x3f8
  402e28:	ldr	x19, [x0]
  402e2c:	adrp	x0, 412000 <ferror@plt+0xfc20>
  402e30:	add	x0, x0, #0x788
  402e34:	bl	402370 <gettext@plt>
  402e38:	mov	x1, x0
  402e3c:	mov	x0, x19
  402e40:	bl	4023a0 <fprintf@plt>
  402e44:	mov	w0, #0x1                   	// #1
  402e48:	bl	401e80 <exit@plt>
  402e4c:	str	wzr, [sp, #48]
  402e50:	b	402eb0 <ferror@plt+0xad0>
  402e54:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402e58:	add	x0, x0, #0x390
  402e5c:	ldr	x0, [x0]
  402e60:	ldr	x1, [x0, #8]
  402e64:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402e68:	add	x0, x0, #0x390
  402e6c:	ldr	x0, [x0]
  402e70:	ldr	w2, [x0, #16]
  402e74:	ldr	w0, [sp, #48]
  402e78:	sub	w0, w2, w0
  402e7c:	sxtw	x0, w0
  402e80:	lsl	x0, x0, #6
  402e84:	sub	x0, x0, #0x40
  402e88:	add	x1, x1, x0
  402e8c:	ldrsw	x0, [sp, #48]
  402e90:	lsl	x0, x0, #2
  402e94:	ldr	x2, [sp, #56]
  402e98:	add	x0, x2, x0
  402e9c:	ldr	w1, [x1]
  402ea0:	str	w1, [x0]
  402ea4:	ldr	w0, [sp, #48]
  402ea8:	add	w0, w0, #0x1
  402eac:	str	w0, [sp, #48]
  402eb0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402eb4:	add	x0, x0, #0x390
  402eb8:	ldr	x0, [x0]
  402ebc:	ldr	w0, [x0, #16]
  402ec0:	ldr	w1, [sp, #48]
  402ec4:	cmp	w1, w0
  402ec8:	b.lt	402e54 <ferror@plt+0xa74>  // b.tstop
  402ecc:	ldr	x1, [sp, #56]
  402ed0:	ldr	w0, [sp, #52]
  402ed4:	bl	4022b0 <openproc@plt>
  402ed8:	str	x0, [sp, #40]
  402edc:	ldr	x0, [sp, #40]
  402ee0:	cmp	x0, #0x0
  402ee4:	b.ne	402f14 <ferror@plt+0xb34>  // b.any
  402ee8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402eec:	add	x0, x0, #0x3f8
  402ef0:	ldr	x19, [x0]
  402ef4:	adrp	x0, 412000 <ferror@plt+0xfc20>
  402ef8:	add	x0, x0, #0x7a8
  402efc:	bl	402370 <gettext@plt>
  402f00:	mov	x1, x0
  402f04:	mov	x0, x19
  402f08:	bl	4023a0 <fprintf@plt>
  402f0c:	mov	w0, #0x1                   	// #1
  402f10:	bl	401e80 <exit@plt>
  402f14:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402f18:	add	x0, x0, #0x3c8
  402f1c:	ldr	w1, [x0]
  402f20:	mov	w0, #0xb00                 	// #2816
  402f24:	and	w0, w1, w0
  402f28:	cmp	w0, #0x900
  402f2c:	b.eq	402ffc <ferror@plt+0xc1c>  // b.none
  402f30:	cmp	w0, #0x900
  402f34:	b.hi	403114 <ferror@plt+0xd34>  // b.pmore
  402f38:	cmp	w0, #0x300
  402f3c:	b.eq	403088 <ferror@plt+0xca8>  // b.none
  402f40:	cmp	w0, #0x300
  402f44:	b.hi	403114 <ferror@plt+0xd34>  // b.pmore
  402f48:	cmp	w0, #0x100
  402f4c:	b.eq	402f8c <ferror@plt+0xbac>  // b.none
  402f50:	cmp	w0, #0x200
  402f54:	b.eq	4030f8 <ferror@plt+0xd18>  // b.none
  402f58:	b	403114 <ferror@plt+0xd34>
  402f5c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402f60:	add	x0, x0, #0x450
  402f64:	bl	40f040 <ferror@plt+0xcc60>
  402f68:	cmp	w0, #0x0
  402f6c:	b.eq	402f8c <ferror@plt+0xbac>  // b.none
  402f70:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402f74:	add	x0, x0, #0x428
  402f78:	ldr	x0, [x0]
  402f7c:	mov	x1, x0
  402f80:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402f84:	add	x0, x0, #0x450
  402f88:	bl	40acc8 <ferror@plt+0x88e8>
  402f8c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402f90:	add	x1, x0, #0x450
  402f94:	ldr	x0, [sp, #40]
  402f98:	bl	4022a0 <readproc@plt>
  402f9c:	cmp	x0, #0x0
  402fa0:	b.ne	402f5c <ferror@plt+0xb7c>  // b.any
  402fa4:	b	403114 <ferror@plt+0xd34>
  402fa8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402fac:	add	x0, x0, #0x450
  402fb0:	bl	40f040 <ferror@plt+0xcc60>
  402fb4:	cmp	w0, #0x0
  402fb8:	b.ne	402fc0 <ferror@plt+0xbe0>  // b.any
  402fbc:	b	402fdc <ferror@plt+0xbfc>
  402fc0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402fc4:	add	x0, x0, #0x430
  402fc8:	ldr	x0, [x0]
  402fcc:	mov	x1, x0
  402fd0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402fd4:	add	x0, x0, #0x860
  402fd8:	bl	40acc8 <ferror@plt+0x88e8>
  402fdc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402fe0:	add	x2, x0, #0x860
  402fe4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  402fe8:	add	x1, x0, #0x450
  402fec:	ldr	x0, [sp, #40]
  402ff0:	bl	4023b0 <readtask@plt>
  402ff4:	cmp	x0, #0x0
  402ff8:	b.ne	402fa8 <ferror@plt+0xbc8>  // b.any
  402ffc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403000:	add	x1, x0, #0x450
  403004:	ldr	x0, [sp, #40]
  403008:	bl	4022a0 <readproc@plt>
  40300c:	cmp	x0, #0x0
  403010:	b.ne	402fdc <ferror@plt+0xbfc>  // b.any
  403014:	b	403114 <ferror@plt+0xd34>
  403018:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40301c:	add	x0, x0, #0x450
  403020:	bl	40f040 <ferror@plt+0xcc60>
  403024:	cmp	w0, #0x0
  403028:	b.eq	403088 <ferror@plt+0xca8>  // b.none
  40302c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403030:	add	x0, x0, #0x428
  403034:	ldr	x0, [x0]
  403038:	mov	x1, x0
  40303c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403040:	add	x0, x0, #0x450
  403044:	bl	40acc8 <ferror@plt+0x88e8>
  403048:	b	403068 <ferror@plt+0xc88>
  40304c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403050:	add	x0, x0, #0x430
  403054:	ldr	x0, [x0]
  403058:	mov	x1, x0
  40305c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403060:	add	x0, x0, #0x860
  403064:	bl	40acc8 <ferror@plt+0x88e8>
  403068:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40306c:	add	x2, x0, #0x860
  403070:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403074:	add	x1, x0, #0x450
  403078:	ldr	x0, [sp, #40]
  40307c:	bl	4023b0 <readtask@plt>
  403080:	cmp	x0, #0x0
  403084:	b.ne	40304c <ferror@plt+0xc6c>  // b.any
  403088:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40308c:	add	x1, x0, #0x450
  403090:	ldr	x0, [sp, #40]
  403094:	bl	4022a0 <readproc@plt>
  403098:	cmp	x0, #0x0
  40309c:	b.ne	403018 <ferror@plt+0xc38>  // b.any
  4030a0:	b	403114 <ferror@plt+0xd34>
  4030a4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4030a8:	add	x0, x0, #0x450
  4030ac:	bl	40f040 <ferror@plt+0xcc60>
  4030b0:	cmp	w0, #0x0
  4030b4:	b.eq	4030f8 <ferror@plt+0xd18>  // b.none
  4030b8:	b	4030d8 <ferror@plt+0xcf8>
  4030bc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4030c0:	add	x0, x0, #0x430
  4030c4:	ldr	x0, [x0]
  4030c8:	mov	x1, x0
  4030cc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4030d0:	add	x0, x0, #0x860
  4030d4:	bl	40acc8 <ferror@plt+0x88e8>
  4030d8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4030dc:	add	x2, x0, #0x860
  4030e0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4030e4:	add	x1, x0, #0x450
  4030e8:	ldr	x0, [sp, #40]
  4030ec:	bl	4023b0 <readtask@plt>
  4030f0:	cmp	x0, #0x0
  4030f4:	b.ne	4030bc <ferror@plt+0xcdc>  // b.any
  4030f8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4030fc:	add	x1, x0, #0x450
  403100:	ldr	x0, [sp, #40]
  403104:	bl	4022a0 <readproc@plt>
  403108:	cmp	x0, #0x0
  40310c:	b.ne	4030a4 <ferror@plt+0xcc4>  // b.any
  403110:	nop
  403114:	ldr	x0, [sp, #40]
  403118:	bl	402220 <closeproc@plt>
  40311c:	ldr	x0, [sp, #56]
  403120:	cmp	x0, #0x0
  403124:	b.eq	403130 <ferror@plt+0xd50>  // b.none
  403128:	ldr	x0, [sp, #56]
  40312c:	bl	402210 <free@plt>
  403130:	nop
  403134:	ldr	x19, [sp, #16]
  403138:	ldp	x29, x30, [sp], #64
  40313c:	ret
  403140:	stp	x29, x30, [sp, #-48]!
  403144:	mov	x29, sp
  403148:	str	x19, [sp, #16]
  40314c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403150:	add	x0, x0, #0x3a0
  403154:	ldr	x0, [x0]
  403158:	str	x0, [sp, #40]
  40315c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403160:	add	x0, x0, #0x3a0
  403164:	ldr	x0, [x0]
  403168:	cmp	x0, #0x0
  40316c:	b.ne	40321c <ferror@plt+0xe3c>  // b.any
  403170:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403174:	add	x0, x0, #0x7c8
  403178:	bl	40aa1c <ferror@plt+0x863c>
  40317c:	str	x0, [sp, #32]
  403180:	ldr	x0, [sp, #32]
  403184:	cmp	x0, #0x0
  403188:	b.ne	4031b8 <ferror@plt+0xdd8>  // b.any
  40318c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403190:	add	x0, x0, #0x3f8
  403194:	ldr	x19, [x0]
  403198:	adrp	x0, 412000 <ferror@plt+0xfc20>
  40319c:	add	x0, x0, #0x7d8
  4031a0:	bl	402370 <gettext@plt>
  4031a4:	mov	x1, x0
  4031a8:	mov	x0, x19
  4031ac:	bl	4023a0 <fprintf@plt>
  4031b0:	mov	w0, #0x1                   	// #1
  4031b4:	bl	401e80 <exit@plt>
  4031b8:	mov	x0, #0x20                  	// #32
  4031bc:	bl	402020 <malloc@plt>
  4031c0:	str	x0, [sp, #40]
  4031c4:	ldr	x0, [sp, #40]
  4031c8:	str	wzr, [x0, #16]
  4031cc:	ldr	x0, [sp, #40]
  4031d0:	mov	w1, #0x3f                  	// #63
  4031d4:	str	w1, [x0, #20]
  4031d8:	ldr	x0, [sp, #32]
  4031dc:	ldr	x1, [x0, #24]
  4031e0:	ldr	x0, [sp, #40]
  4031e4:	str	x1, [x0, #8]
  4031e8:	ldr	x0, [sp, #32]
  4031ec:	ldr	w1, [x0, #36]
  4031f0:	ldr	x0, [sp, #40]
  4031f4:	str	w1, [x0, #24]
  4031f8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4031fc:	add	x0, x0, #0x3a0
  403200:	ldr	x1, [x0]
  403204:	ldr	x0, [sp, #40]
  403208:	str	x1, [x0]
  40320c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403210:	add	x0, x0, #0x3a0
  403214:	ldr	x1, [sp, #40]
  403218:	str	x1, [x0]
  40321c:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403220:	add	x0, x0, #0x7f8
  403224:	bl	40aa1c <ferror@plt+0x863c>
  403228:	str	x0, [sp, #32]
  40322c:	ldr	x0, [sp, #32]
  403230:	cmp	x0, #0x0
  403234:	b.ne	403264 <ferror@plt+0xe84>  // b.any
  403238:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40323c:	add	x0, x0, #0x3f8
  403240:	ldr	x19, [x0]
  403244:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403248:	add	x0, x0, #0x800
  40324c:	bl	402370 <gettext@plt>
  403250:	mov	x1, x0
  403254:	mov	x0, x19
  403258:	bl	4023a0 <fprintf@plt>
  40325c:	mov	w0, #0x1                   	// #1
  403260:	bl	401e80 <exit@plt>
  403264:	mov	x0, #0x20                  	// #32
  403268:	bl	402020 <malloc@plt>
  40326c:	str	x0, [sp, #40]
  403270:	ldr	x0, [sp, #40]
  403274:	str	wzr, [x0, #16]
  403278:	ldr	x0, [sp, #40]
  40327c:	mov	w1, #0x3f                  	// #63
  403280:	str	w1, [x0, #20]
  403284:	ldr	x0, [sp, #32]
  403288:	ldr	x1, [x0, #24]
  40328c:	ldr	x0, [sp, #40]
  403290:	str	x1, [x0, #8]
  403294:	ldr	x0, [sp, #32]
  403298:	ldr	w1, [x0, #36]
  40329c:	ldr	x0, [sp, #40]
  4032a0:	str	w1, [x0, #24]
  4032a4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4032a8:	add	x0, x0, #0x3a0
  4032ac:	ldr	x1, [x0]
  4032b0:	ldr	x0, [sp, #40]
  4032b4:	str	x1, [x0]
  4032b8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4032bc:	add	x0, x0, #0x3a0
  4032c0:	ldr	x1, [sp, #40]
  4032c4:	str	x1, [x0]
  4032c8:	nop
  4032cc:	ldr	x19, [sp, #16]
  4032d0:	ldp	x29, x30, [sp], #48
  4032d4:	ret
  4032d8:	stp	x29, x30, [sp, #-48]!
  4032dc:	mov	x29, sp
  4032e0:	str	x0, [sp, #24]
  4032e4:	str	x1, [sp, #16]
  4032e8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4032ec:	add	x0, x0, #0x3a0
  4032f0:	ldr	x0, [x0]
  4032f4:	str	x0, [sp, #40]
  4032f8:	b	403360 <ferror@plt+0xf80>
  4032fc:	ldr	x0, [sp, #40]
  403300:	ldr	x2, [x0, #8]
  403304:	ldr	x0, [sp, #24]
  403308:	ldr	x3, [x0]
  40330c:	ldr	x0, [sp, #16]
  403310:	ldr	x0, [x0]
  403314:	mov	x1, x0
  403318:	mov	x0, x3
  40331c:	blr	x2
  403320:	str	w0, [sp, #36]
  403324:	ldr	w0, [sp, #36]
  403328:	cmp	w0, #0x0
  40332c:	b.eq	403354 <ferror@plt+0xf74>  // b.none
  403330:	ldr	x0, [sp, #40]
  403334:	ldr	w0, [x0, #16]
  403338:	cmp	w0, #0x0
  40333c:	b.eq	40334c <ferror@plt+0xf6c>  // b.none
  403340:	ldr	w0, [sp, #36]
  403344:	neg	w0, w0
  403348:	b	403370 <ferror@plt+0xf90>
  40334c:	ldr	w0, [sp, #36]
  403350:	b	403370 <ferror@plt+0xf90>
  403354:	ldr	x0, [sp, #40]
  403358:	ldr	x0, [x0]
  40335c:	str	x0, [sp, #40]
  403360:	ldr	x0, [sp, #40]
  403364:	cmp	x0, #0x0
  403368:	b.ne	4032fc <ferror@plt+0xf1c>  // b.any
  40336c:	mov	w0, #0x0                   	// #0
  403370:	ldp	x29, x30, [sp], #48
  403374:	ret
  403378:	stp	x29, x30, [sp, #-48]!
  40337c:	mov	x29, sp
  403380:	str	x0, [sp, #24]
  403384:	str	w1, [sp, #20]
  403388:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40338c:	add	x0, x0, #0x448
  403390:	ldr	x0, [x0]
  403394:	str	x0, [sp, #40]
  403398:	b	403438 <ferror@plt+0x1058>
  40339c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4033a0:	add	x0, x0, #0x3c8
  4033a4:	ldr	w0, [x0]
  4033a8:	and	w0, w0, #0x100
  4033ac:	cmp	w0, #0x0
  4033b0:	b.eq	4033d4 <ferror@plt+0xff4>  // b.none
  4033b4:	ldr	x0, [sp, #40]
  4033b8:	ldr	x2, [x0]
  4033bc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4033c0:	add	x0, x0, #0x428
  4033c4:	ldr	x0, [x0]
  4033c8:	mov	x1, x0
  4033cc:	mov	x0, x2
  4033d0:	bl	40acc8 <ferror@plt+0x88e8>
  4033d4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4033d8:	add	x0, x0, #0x3c8
  4033dc:	ldr	w0, [x0]
  4033e0:	and	w0, w0, #0x200
  4033e4:	cmp	w0, #0x0
  4033e8:	b.eq	40342c <ferror@plt+0x104c>  // b.none
  4033ec:	b	40340c <ferror@plt+0x102c>
  4033f0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4033f4:	add	x0, x0, #0x430
  4033f8:	ldr	x0, [x0]
  4033fc:	mov	x1, x0
  403400:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403404:	add	x0, x0, #0xc70
  403408:	bl	40acc8 <ferror@plt+0x88e8>
  40340c:	ldr	x0, [sp, #40]
  403410:	ldr	x1, [x0]
  403414:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403418:	add	x2, x0, #0xc70
  40341c:	ldr	x0, [sp, #24]
  403420:	bl	4023b0 <readtask@plt>
  403424:	cmp	x0, #0x0
  403428:	b.ne	4033f0 <ferror@plt+0x1010>  // b.any
  40342c:	ldr	x0, [sp, #40]
  403430:	add	x0, x0, #0x8
  403434:	str	x0, [sp, #40]
  403438:	ldr	w0, [sp, #20]
  40343c:	sub	w1, w0, #0x1
  403440:	str	w1, [sp, #20]
  403444:	cmp	w0, #0x0
  403448:	b.ne	40339c <ferror@plt+0xfbc>  // b.any
  40344c:	nop
  403450:	nop
  403454:	ldp	x29, x30, [sp], #48
  403458:	ret
  40345c:	stp	x29, x30, [sp, #-48]!
  403460:	mov	x29, sp
  403464:	str	w0, [sp, #28]
  403468:	str	w1, [sp, #24]
  40346c:	str	w2, [sp, #20]
  403470:	str	w3, [sp, #16]
  403474:	str	wzr, [sp, #44]
  403478:	ldr	w0, [sp, #20]
  40347c:	cmp	w0, #0x0
  403480:	b.lt	403498 <ferror@plt+0x10b8>  // b.tstop
  403484:	ldr	w1, [sp, #20]
  403488:	mov	w0, #0x63                  	// #99
  40348c:	movk	w0, #0x2, lsl #16
  403490:	cmp	w1, w0
  403494:	b.ls	4034b8 <ferror@plt+0x10d8>  // b.plast
  403498:	adrp	x0, 412000 <ferror@plt+0xfc20>
  40349c:	add	x0, x0, #0x758
  4034a0:	bl	402370 <gettext@plt>
  4034a4:	mov	x2, x0
  4034a8:	mov	w1, #0x1e0                 	// #480
  4034ac:	adrp	x0, 412000 <ferror@plt+0xfc20>
  4034b0:	add	x0, x0, #0x770
  4034b4:	bl	404c88 <ferror@plt+0x28a8>
  4034b8:	ldr	w0, [sp, #20]
  4034bc:	cmp	w0, #0x0
  4034c0:	b.eq	40350c <ferror@plt+0x112c>  // b.none
  4034c4:	ldr	w0, [sp, #16]
  4034c8:	cmp	w0, #0x0
  4034cc:	b.eq	4034f0 <ferror@plt+0x1110>  // b.none
  4034d0:	ldr	w0, [sp, #20]
  4034d4:	sub	w2, w0, #0x1
  4034d8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4034dc:	add	x1, x0, #0x5e0
  4034e0:	sxtw	x0, w2
  4034e4:	mov	w2, #0x2b                  	// #43
  4034e8:	strb	w2, [x1, x0]
  4034ec:	b	40350c <ferror@plt+0x112c>
  4034f0:	ldr	w0, [sp, #20]
  4034f4:	sub	w2, w0, #0x1
  4034f8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4034fc:	add	x1, x0, #0x5e0
  403500:	sxtw	x0, w2
  403504:	mov	w2, #0x4c                  	// #76
  403508:	strb	w2, [x1, x0]
  40350c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  403510:	add	x1, x0, #0x5e0
  403514:	ldrsw	x0, [sp, #20]
  403518:	strb	wzr, [x1, x0]
  40351c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403520:	add	x0, x0, #0x448
  403524:	ldr	x1, [x0]
  403528:	ldrsw	x0, [sp, #28]
  40352c:	lsl	x0, x0, #3
  403530:	add	x0, x1, x0
  403534:	ldr	x2, [x0]
  403538:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40353c:	add	x0, x0, #0x350
  403540:	ldr	x0, [x0]
  403544:	mov	x1, x0
  403548:	mov	x0, x2
  40354c:	bl	40acc8 <ferror@plt+0x88e8>
  403550:	ldr	w1, [sp, #44]
  403554:	ldr	w0, [sp, #24]
  403558:	cmp	w1, w0
  40355c:	b.ge	403770 <ferror@plt+0x1390>  // b.tcont
  403560:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403564:	add	x0, x0, #0x448
  403568:	ldr	x1, [x0]
  40356c:	ldrsw	x0, [sp, #44]
  403570:	lsl	x0, x0, #3
  403574:	add	x0, x1, x0
  403578:	ldr	x0, [x0]
  40357c:	ldr	w1, [x0, #4]
  403580:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403584:	add	x0, x0, #0x448
  403588:	ldr	x2, [x0]
  40358c:	ldrsw	x0, [sp, #28]
  403590:	lsl	x0, x0, #3
  403594:	add	x0, x2, x0
  403598:	ldr	x0, [x0]
  40359c:	ldr	w0, [x0]
  4035a0:	cmp	w1, w0
  4035a4:	b.eq	4035b8 <ferror@plt+0x11d8>  // b.none
  4035a8:	ldr	w0, [sp, #44]
  4035ac:	add	w0, w0, #0x1
  4035b0:	str	w0, [sp, #44]
  4035b4:	b	403550 <ferror@plt+0x1170>
  4035b8:	nop
  4035bc:	ldr	w0, [sp, #20]
  4035c0:	cmp	w0, #0x0
  4035c4:	b.eq	403610 <ferror@plt+0x1230>  // b.none
  4035c8:	ldr	w0, [sp, #16]
  4035cc:	cmp	w0, #0x0
  4035d0:	b.eq	4035f4 <ferror@plt+0x1214>  // b.none
  4035d4:	ldr	w0, [sp, #20]
  4035d8:	sub	w2, w0, #0x1
  4035dc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4035e0:	add	x1, x0, #0x5e0
  4035e4:	sxtw	x0, w2
  4035e8:	mov	w2, #0x7c                  	// #124
  4035ec:	strb	w2, [x1, x0]
  4035f0:	b	403610 <ferror@plt+0x1230>
  4035f4:	ldr	w0, [sp, #20]
  4035f8:	sub	w2, w0, #0x1
  4035fc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  403600:	add	x1, x0, #0x5e0
  403604:	sxtw	x0, w2
  403608:	mov	w2, #0x20                  	// #32
  40360c:	strb	w2, [x1, x0]
  403610:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  403614:	add	x1, x0, #0x5e0
  403618:	ldrsw	x0, [sp, #20]
  40361c:	strb	wzr, [x1, x0]
  403620:	mov	w0, #0x1                   	// #1
  403624:	str	w0, [sp, #40]
  403628:	ldr	w1, [sp, #44]
  40362c:	ldr	w0, [sp, #24]
  403630:	cmp	w1, w0
  403634:	b.ge	403750 <ferror@plt+0x1370>  // b.tcont
  403638:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40363c:	add	x0, x0, #0x448
  403640:	ldr	x1, [x0]
  403644:	ldrsw	x0, [sp, #28]
  403648:	lsl	x0, x0, #3
  40364c:	add	x0, x1, x0
  403650:	ldr	x0, [x0]
  403654:	ldr	w0, [x0]
  403658:	str	w0, [sp, #36]
  40365c:	ldr	w0, [sp, #44]
  403660:	add	w0, w0, #0x1
  403664:	ldr	w1, [sp, #24]
  403668:	cmp	w1, w0
  40366c:	b.gt	403678 <ferror@plt+0x1298>
  403670:	str	wzr, [sp, #40]
  403674:	b	4036ac <ferror@plt+0x12cc>
  403678:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40367c:	add	x0, x0, #0x448
  403680:	ldr	x1, [x0]
  403684:	ldrsw	x0, [sp, #44]
  403688:	add	x0, x0, #0x1
  40368c:	lsl	x0, x0, #3
  403690:	add	x0, x1, x0
  403694:	ldr	x0, [x0]
  403698:	ldr	w0, [x0, #4]
  40369c:	ldr	w1, [sp, #36]
  4036a0:	cmp	w1, w0
  4036a4:	b.eq	4036ac <ferror@plt+0x12cc>  // b.none
  4036a8:	str	wzr, [sp, #40]
  4036ac:	ldr	w0, [sp, #36]
  4036b0:	cmp	w0, #0x1
  4036b4:	b.ne	4036ec <ferror@plt+0x130c>  // b.any
  4036b8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4036bc:	add	x0, x0, #0x348
  4036c0:	ldr	w0, [x0]
  4036c4:	cmp	w0, #0x75
  4036c8:	b.eq	4036ec <ferror@plt+0x130c>  // b.none
  4036cc:	ldr	w0, [sp, #44]
  4036d0:	add	w1, w0, #0x1
  4036d4:	str	w1, [sp, #44]
  4036d8:	ldr	w3, [sp, #40]
  4036dc:	ldr	w2, [sp, #20]
  4036e0:	ldr	w1, [sp, #24]
  4036e4:	bl	40345c <ferror@plt+0x107c>
  4036e8:	b	403740 <ferror@plt+0x1360>
  4036ec:	ldr	w0, [sp, #44]
  4036f0:	add	w1, w0, #0x1
  4036f4:	str	w1, [sp, #44]
  4036f8:	ldr	w1, [sp, #20]
  4036fc:	cmn	w1, #0x1
  403700:	b.lt	40372c <ferror@plt+0x134c>  // b.tstop
  403704:	ldr	w1, [sp, #20]
  403708:	add	w1, w1, #0x1
  40370c:	mov	w2, w1
  403710:	mov	w1, #0x63                  	// #99
  403714:	movk	w1, #0x2, lsl #16
  403718:	cmp	w2, w1
  40371c:	b.hi	40372c <ferror@plt+0x134c>  // b.pmore
  403720:	ldr	w1, [sp, #20]
  403724:	add	w1, w1, #0x1
  403728:	b	403730 <ferror@plt+0x1350>
  40372c:	ldr	w1, [sp, #20]
  403730:	ldr	w3, [sp, #40]
  403734:	mov	w2, w1
  403738:	ldr	w1, [sp, #24]
  40373c:	bl	40345c <ferror@plt+0x107c>
  403740:	ldr	w0, [sp, #40]
  403744:	cmp	w0, #0x0
  403748:	b.eq	403758 <ferror@plt+0x1378>  // b.none
  40374c:	b	403620 <ferror@plt+0x1240>
  403750:	nop
  403754:	b	40375c <ferror@plt+0x137c>
  403758:	nop
  40375c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  403760:	add	x1, x0, #0x5e0
  403764:	ldrsw	x0, [sp, #20]
  403768:	strb	wzr, [x1, x0]
  40376c:	b	403774 <ferror@plt+0x1394>
  403770:	nop
  403774:	ldp	x29, x30, [sp], #48
  403778:	ret
  40377c:	stp	x29, x30, [sp, #-48]!
  403780:	mov	x29, sp
  403784:	str	w0, [sp, #28]
  403788:	ldr	w0, [sp, #28]
  40378c:	str	w0, [sp, #44]
  403790:	b	403814 <ferror@plt+0x1434>
  403794:	ldr	w0, [sp, #28]
  403798:	str	w0, [sp, #40]
  40379c:	b	4037ec <ferror@plt+0x140c>
  4037a0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4037a4:	add	x0, x0, #0x448
  4037a8:	ldr	x1, [x0]
  4037ac:	ldrsw	x0, [sp, #40]
  4037b0:	lsl	x0, x0, #3
  4037b4:	add	x0, x1, x0
  4037b8:	ldr	x0, [x0]
  4037bc:	ldr	w1, [x0]
  4037c0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4037c4:	add	x0, x0, #0x448
  4037c8:	ldr	x2, [x0]
  4037cc:	ldrsw	x0, [sp, #44]
  4037d0:	lsl	x0, x0, #3
  4037d4:	add	x0, x2, x0
  4037d8:	ldr	x0, [x0]
  4037dc:	ldr	w0, [x0, #4]
  4037e0:	cmp	w1, w0
  4037e4:	b.ne	4037ec <ferror@plt+0x140c>  // b.any
  4037e8:	b	403814 <ferror@plt+0x1434>
  4037ec:	ldr	w0, [sp, #40]
  4037f0:	sub	w1, w0, #0x1
  4037f4:	str	w1, [sp, #40]
  4037f8:	cmp	w0, #0x0
  4037fc:	b.ne	4037a0 <ferror@plt+0x13c0>  // b.any
  403800:	mov	w3, #0x0                   	// #0
  403804:	mov	w2, #0x0                   	// #0
  403808:	ldr	w1, [sp, #28]
  40380c:	ldr	w0, [sp, #44]
  403810:	bl	40345c <ferror@plt+0x107c>
  403814:	ldr	w0, [sp, #44]
  403818:	sub	w1, w0, #0x1
  40381c:	str	w1, [sp, #44]
  403820:	cmp	w0, #0x0
  403824:	b.ne	403794 <ferror@plt+0x13b4>  // b.any
  403828:	nop
  40382c:	nop
  403830:	ldp	x29, x30, [sp], #48
  403834:	ret
  403838:	stp	x29, x30, [sp, #-64]!
  40383c:	mov	x29, sp
  403840:	str	x19, [sp, #16]
  403844:	str	xzr, [sp, #56]
  403848:	str	wzr, [sp, #52]
  40384c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403850:	add	x0, x0, #0x440
  403854:	ldr	w1, [x0]
  403858:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40385c:	add	x0, x0, #0x444
  403860:	ldr	w0, [x0]
  403864:	orr	w1, w1, w0
  403868:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40386c:	add	x0, x0, #0x43c
  403870:	ldr	w0, [x0]
  403874:	orr	w1, w1, w0
  403878:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40387c:	add	x0, x0, #0x438
  403880:	ldr	w0, [x0]
  403884:	orr	w0, w1, w0
  403888:	orr	w0, w0, #0x60
  40388c:	bl	4022b0 <openproc@plt>
  403890:	str	x0, [sp, #40]
  403894:	ldr	x0, [sp, #40]
  403898:	cmp	x0, #0x0
  40389c:	b.ne	4038cc <ferror@plt+0x14ec>  // b.any
  4038a0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4038a4:	add	x0, x0, #0x3f8
  4038a8:	ldr	x19, [x0]
  4038ac:	adrp	x0, 412000 <ferror@plt+0xfc20>
  4038b0:	add	x0, x0, #0x7a8
  4038b4:	bl	402370 <gettext@plt>
  4038b8:	mov	x1, x0
  4038bc:	mov	x0, x19
  4038c0:	bl	4023a0 <fprintf@plt>
  4038c4:	mov	w0, #0x1                   	// #1
  4038c8:	bl	401e80 <exit@plt>
  4038cc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4038d0:	add	x0, x0, #0x3c8
  4038d4:	ldr	w0, [x0]
  4038d8:	and	w0, w0, #0x800
  4038dc:	cmp	w0, #0x0
  4038e0:	b.eq	4038fc <ferror@plt+0x151c>  // b.none
  4038e4:	ldr	x1, [sp, #40]
  4038e8:	adrp	x0, 402000 <getpid@plt>
  4038ec:	add	x0, x0, #0xc60
  4038f0:	bl	4021b0 <readproctab3@plt>
  4038f4:	str	x0, [sp, #56]
  4038f8:	b	403918 <ferror@plt+0x1538>
  4038fc:	ldr	x2, [sp, #40]
  403900:	mov	x1, #0xbeaf                	// #48815
  403904:	movk	x1, #0xdead, lsl #16
  403908:	adrp	x0, 402000 <getpid@plt>
  40390c:	add	x0, x0, #0xc60
  403910:	bl	401eb0 <readproctab2@plt>
  403914:	str	x0, [sp, #56]
  403918:	ldr	x0, [sp, #56]
  40391c:	ldr	w0, [x0, #24]
  403920:	str	w0, [sp, #52]
  403924:	ldr	x0, [sp, #56]
  403928:	ldr	x1, [x0]
  40392c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403930:	add	x0, x0, #0x448
  403934:	str	x1, [x0]
  403938:	ldr	w0, [sp, #52]
  40393c:	cmp	w0, #0x0
  403940:	b.eq	4039b8 <ferror@plt+0x15d8>  // b.none
  403944:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403948:	add	x0, x0, #0x348
  40394c:	ldr	w0, [x0]
  403950:	cmp	w0, #0x0
  403954:	b.eq	40395c <ferror@plt+0x157c>  // b.none
  403958:	bl	403140 <ferror@plt+0xd60>
  40395c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403960:	add	x0, x0, #0x448
  403964:	ldr	x4, [x0]
  403968:	ldrsw	x1, [sp, #52]
  40396c:	adrp	x0, 403000 <ferror@plt+0xc20>
  403970:	add	x3, x0, #0x2d8
  403974:	mov	x2, #0x8                   	// #8
  403978:	mov	x0, x4
  40397c:	bl	401f40 <qsort@plt>
  403980:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403984:	add	x0, x0, #0x348
  403988:	ldr	w0, [x0]
  40398c:	cmp	w0, #0x0
  403990:	b.eq	4039a0 <ferror@plt+0x15c0>  // b.none
  403994:	ldr	w0, [sp, #52]
  403998:	bl	40377c <ferror@plt+0x139c>
  40399c:	b	4039ac <ferror@plt+0x15cc>
  4039a0:	ldr	w1, [sp, #52]
  4039a4:	ldr	x0, [sp, #40]
  4039a8:	bl	403378 <ferror@plt+0xf98>
  4039ac:	ldr	x0, [sp, #40]
  4039b0:	bl	402220 <closeproc@plt>
  4039b4:	b	4039bc <ferror@plt+0x15dc>
  4039b8:	nop
  4039bc:	ldr	x19, [sp, #16]
  4039c0:	ldp	x29, x30, [sp], #64
  4039c4:	ret
  4039c8:	stp	x29, x30, [sp, #-32]!
  4039cc:	mov	x29, sp
  4039d0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4039d4:	add	x0, x0, #0x390
  4039d8:	ldr	x0, [x0]
  4039dc:	str	x0, [sp, #16]
  4039e0:	str	wzr, [sp, #24]
  4039e4:	str	wzr, [sp, #28]
  4039e8:	b	403a20 <ferror@plt+0x1640>
  4039ec:	ldr	x0, [sp, #16]
  4039f0:	ldr	w0, [x0, #20]
  4039f4:	cmp	w0, #0xf
  4039f8:	b.ne	403a08 <ferror@plt+0x1628>  // b.any
  4039fc:	ldr	w0, [sp, #24]
  403a00:	add	w0, w0, #0x1
  403a04:	str	w0, [sp, #24]
  403a08:	ldr	x0, [sp, #16]
  403a0c:	ldr	x0, [x0]
  403a10:	str	x0, [sp, #16]
  403a14:	ldr	w0, [sp, #28]
  403a18:	add	w0, w0, #0x1
  403a1c:	str	w0, [sp, #28]
  403a20:	ldr	x0, [sp, #16]
  403a24:	cmp	x0, #0x0
  403a28:	b.ne	4039ec <ferror@plt+0x160c>  // b.any
  403a2c:	ldr	w0, [sp, #24]
  403a30:	cmp	w0, #0x1
  403a34:	b.le	403a64 <ferror@plt+0x1684>
  403a38:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403a3c:	add	x0, x0, #0x3f8
  403a40:	ldr	x0, [x0]
  403a44:	mov	x3, x0
  403a48:	mov	x2, #0x28                  	// #40
  403a4c:	mov	x1, #0x1                   	// #1
  403a50:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403a54:	add	x0, x0, #0x818
  403a58:	bl	402260 <fwrite@plt>
  403a5c:	mov	w0, #0x1                   	// #1
  403a60:	bl	401e80 <exit@plt>
  403a64:	ldr	w0, [sp, #24]
  403a68:	cmp	w0, #0x0
  403a6c:	b.eq	403aac <ferror@plt+0x16cc>  // b.none
  403a70:	ldr	w1, [sp, #28]
  403a74:	ldr	w0, [sp, #24]
  403a78:	cmp	w1, w0
  403a7c:	b.le	403aac <ferror@plt+0x16cc>
  403a80:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403a84:	add	x0, x0, #0x3f8
  403a88:	ldr	x0, [x0]
  403a8c:	mov	x3, x0
  403a90:	mov	x2, #0x42                  	// #66
  403a94:	mov	x1, #0x1                   	// #1
  403a98:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403a9c:	add	x0, x0, #0x848
  403aa0:	bl	402260 <fwrite@plt>
  403aa4:	mov	w0, #0x1                   	// #1
  403aa8:	bl	401e80 <exit@plt>
  403aac:	ldr	w0, [sp, #24]
  403ab0:	cmp	w0, #0x0
  403ab4:	b.eq	403af8 <ferror@plt+0x1718>  // b.none
  403ab8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403abc:	add	x0, x0, #0x348
  403ac0:	ldr	w0, [x0]
  403ac4:	cmp	w0, #0x0
  403ac8:	b.eq	403af8 <ferror@plt+0x1718>  // b.none
  403acc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403ad0:	add	x0, x0, #0x3f8
  403ad4:	ldr	x0, [x0]
  403ad8:	mov	x3, x0
  403adc:	mov	x2, #0x44                  	// #68
  403ae0:	mov	x1, #0x1                   	// #1
  403ae4:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403ae8:	add	x0, x0, #0x890
  403aec:	bl	402260 <fwrite@plt>
  403af0:	mov	w0, #0x1                   	// #1
  403af4:	bl	401e80 <exit@plt>
  403af8:	ldr	w0, [sp, #24]
  403afc:	cmp	w0, #0x0
  403b00:	b.eq	403b44 <ferror@plt+0x1764>  // b.none
  403b04:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403b08:	add	x0, x0, #0x3a0
  403b0c:	ldr	x0, [x0]
  403b10:	cmp	x0, #0x0
  403b14:	b.eq	403b44 <ferror@plt+0x1764>  // b.none
  403b18:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403b1c:	add	x0, x0, #0x3f8
  403b20:	ldr	x0, [x0]
  403b24:	mov	x3, x0
  403b28:	mov	x2, #0x3c                  	// #60
  403b2c:	mov	x1, #0x1                   	// #1
  403b30:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403b34:	add	x0, x0, #0x8d8
  403b38:	bl	402260 <fwrite@plt>
  403b3c:	mov	w0, #0x1                   	// #1
  403b40:	bl	401e80 <exit@plt>
  403b44:	ldr	w0, [sp, #24]
  403b48:	cmp	w0, #0x0
  403b4c:	b.eq	403b90 <ferror@plt+0x17b0>  // b.none
  403b50:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403b54:	add	x0, x0, #0x36c
  403b58:	ldr	w0, [x0]
  403b5c:	cmp	w0, #0x0
  403b60:	b.eq	403b90 <ferror@plt+0x17b0>  // b.none
  403b64:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403b68:	add	x0, x0, #0x3f8
  403b6c:	ldr	x0, [x0]
  403b70:	mov	x3, x0
  403b74:	mov	x2, #0x41                  	// #65
  403b78:	mov	x1, #0x1                   	// #1
  403b7c:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403b80:	add	x0, x0, #0x918
  403b84:	bl	402260 <fwrite@plt>
  403b88:	mov	w0, #0x1                   	// #1
  403b8c:	bl	401e80 <exit@plt>
  403b90:	nop
  403b94:	ldp	x29, x30, [sp], #32
  403b98:	ret
  403b9c:	stp	x29, x30, [sp, #-192]!
  403ba0:	mov	x29, sp
  403ba4:	str	w0, [sp, #28]
  403ba8:	str	x1, [sp, #16]
  403bac:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403bb0:	add	x0, x0, #0x5b0
  403bb4:	bl	4126e0 <ferror@plt+0x10300>
  403bb8:	ldr	x0, [sp, #16]
  403bbc:	ldr	x0, [x0]
  403bc0:	mov	w1, #0x2f                  	// #47
  403bc4:	bl	402150 <strrchr@plt>
  403bc8:	mov	x1, x0
  403bcc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  403bd0:	add	x0, x0, #0x5d0
  403bd4:	str	x1, [x0]
  403bd8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  403bdc:	add	x0, x0, #0x5d0
  403be0:	ldr	x0, [x0]
  403be4:	cmp	x0, #0x0
  403be8:	b.eq	403c0c <ferror@plt+0x182c>  // b.none
  403bec:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  403bf0:	add	x0, x0, #0x5d0
  403bf4:	ldr	x0, [x0]
  403bf8:	add	x1, x0, #0x1
  403bfc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  403c00:	add	x0, x0, #0x5d0
  403c04:	str	x1, [x0]
  403c08:	b	403c20 <ferror@plt+0x1840>
  403c0c:	ldr	x0, [sp, #16]
  403c10:	ldr	x1, [x0]
  403c14:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  403c18:	add	x0, x0, #0x5d0
  403c1c:	str	x1, [x0]
  403c20:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403c24:	add	x1, x0, #0x960
  403c28:	mov	w0, #0x6                   	// #6
  403c2c:	bl	4023d0 <setlocale@plt>
  403c30:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403c34:	add	x1, x0, #0x968
  403c38:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403c3c:	add	x0, x0, #0x980
  403c40:	bl	402070 <bindtextdomain@plt>
  403c44:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403c48:	add	x0, x0, #0x980
  403c4c:	bl	4021a0 <textdomain@plt>
  403c50:	mov	w0, #0x20                  	// #32
  403c54:	str	w0, [sp, #188]
  403c58:	add	x0, sp, #0x20
  403c5c:	mov	x2, #0x98                  	// #152
  403c60:	mov	w1, #0x0                   	// #0
  403c64:	bl	402090 <memset@plt>
  403c68:	adrp	x0, 402000 <getpid@plt>
  403c6c:	add	x0, x0, #0x5b8
  403c70:	str	x0, [sp, #32]
  403c74:	add	x0, sp, #0x20
  403c78:	add	x0, x0, #0x8
  403c7c:	bl	401f80 <sigfillset@plt>
  403c80:	b	403cd8 <ferror@plt+0x18f8>
  403c84:	ldr	w0, [sp, #188]
  403c88:	cmp	w0, #0x1c
  403c8c:	cset	w1, hi  // hi = pmore
  403c90:	and	w1, w1, #0xff
  403c94:	cmp	w1, #0x0
  403c98:	b.ne	403cc4 <ferror@plt+0x18e4>  // b.any
  403c9c:	mov	x1, #0x1                   	// #1
  403ca0:	lsl	x1, x1, x0
  403ca4:	mov	x0, #0x20d                 	// #525
  403ca8:	movk	x0, #0x185c, lsl #16
  403cac:	and	x0, x1, x0
  403cb0:	cmp	x0, #0x0
  403cb4:	cset	w0, ne  // ne = any
  403cb8:	and	w0, w0, #0xff
  403cbc:	cmp	w0, #0x0
  403cc0:	b.ne	403cd8 <ferror@plt+0x18f8>  // b.any
  403cc4:	add	x0, sp, #0x20
  403cc8:	mov	x2, #0x0                   	// #0
  403ccc:	mov	x1, x0
  403cd0:	ldr	w0, [sp, #188]
  403cd4:	bl	402140 <sigaction@plt>
  403cd8:	ldr	w0, [sp, #188]
  403cdc:	sub	w1, w0, #0x1
  403ce0:	str	w1, [sp, #188]
  403ce4:	cmp	w0, #0x0
  403ce8:	b.ne	403c84 <ferror@plt+0x18a4>  // b.any
  403cec:	bl	404710 <ferror@plt+0x2330>
  403cf0:	ldr	x1, [sp, #16]
  403cf4:	ldr	w0, [sp, #28]
  403cf8:	bl	40e3cc <ferror@plt+0xbfec>
  403cfc:	bl	4039c8 <ferror@plt+0x15e8>
  403d00:	bl	40b498 <ferror@plt+0x90b8>
  403d04:	bl	402884 <ferror@plt+0x4a4>
  403d08:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403d0c:	add	x0, x0, #0x348
  403d10:	ldr	w0, [x0]
  403d14:	cmp	w0, #0x0
  403d18:	b.ne	403d30 <ferror@plt+0x1950>  // b.any
  403d1c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403d20:	add	x0, x0, #0x3a0
  403d24:	ldr	x0, [x0]
  403d28:	cmp	x0, #0x0
  403d2c:	b.eq	403d38 <ferror@plt+0x1958>  // b.none
  403d30:	bl	403838 <ferror@plt+0x1458>
  403d34:	b	403d3c <ferror@plt+0x195c>
  403d38:	bl	402d68 <ferror@plt+0x988>
  403d3c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403d40:	add	x0, x0, #0x350
  403d44:	ldr	x0, [x0]
  403d48:	mov	x1, x0
  403d4c:	mov	x0, #0xffffffffffffffff    	// #-1
  403d50:	bl	40acc8 <ferror@plt+0x88e8>
  403d54:	mov	w0, #0x0                   	// #0
  403d58:	ldp	x29, x30, [sp], #192
  403d5c:	ret
  403d60:	stp	x29, x30, [sp, #-32]!
  403d64:	mov	x29, sp
  403d68:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403d6c:	add	x0, x0, #0x390
  403d70:	ldr	x0, [x0]
  403d74:	str	x0, [sp, #24]
  403d78:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403d7c:	add	x0, x0, #0x390
  403d80:	ldr	x1, [x0]
  403d84:	mov	x0, #0xbeef                	// #48879
  403d88:	movk	x0, #0xdead, lsl #16
  403d8c:	cmp	x1, x0
  403d90:	b.ne	403dcc <ferror@plt+0x19ec>  // b.any
  403d94:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403d98:	add	x0, x0, #0x390
  403d9c:	str	xzr, [x0]
  403da0:	b	403de4 <ferror@plt+0x1a04>
  403da4:	ldr	x0, [sp, #24]
  403da8:	str	x0, [sp, #16]
  403dac:	ldr	x0, [sp, #16]
  403db0:	ldr	x0, [x0]
  403db4:	str	x0, [sp, #24]
  403db8:	ldr	x0, [sp, #16]
  403dbc:	ldr	x0, [x0, #8]
  403dc0:	bl	402210 <free@plt>
  403dc4:	ldr	x0, [sp, #16]
  403dc8:	bl	402210 <free@plt>
  403dcc:	ldr	x0, [sp, #24]
  403dd0:	cmp	x0, #0x0
  403dd4:	b.ne	403da4 <ferror@plt+0x19c4>  // b.any
  403dd8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403ddc:	add	x0, x0, #0x390
  403de0:	str	xzr, [x0]
  403de4:	ldp	x29, x30, [sp], #32
  403de8:	ret
  403dec:	stp	x29, x30, [sp, #-96]!
  403df0:	mov	x29, sp
  403df4:	str	x19, [sp, #16]
  403df8:	add	x0, sp, #0x30
  403dfc:	mov	x2, x0
  403e00:	mov	x1, #0x5413                	// #21523
  403e04:	mov	w0, #0x1                   	// #1
  403e08:	bl	4023c0 <ioctl@plt>
  403e0c:	cmn	w0, #0x1
  403e10:	b.eq	403e2c <ferror@plt+0x1a4c>  // b.none
  403e14:	ldrh	w0, [sp, #50]
  403e18:	cmp	w0, #0x0
  403e1c:	b.eq	403e2c <ferror@plt+0x1a4c>  // b.none
  403e20:	ldrh	w0, [sp, #48]
  403e24:	cmp	w0, #0x0
  403e28:	b.ne	403f0c <ferror@plt+0x1b2c>  // b.any
  403e2c:	add	x0, sp, #0x30
  403e30:	mov	x2, x0
  403e34:	mov	x1, #0x5413                	// #21523
  403e38:	mov	w0, #0x2                   	// #2
  403e3c:	bl	4023c0 <ioctl@plt>
  403e40:	cmn	w0, #0x1
  403e44:	b.eq	403e60 <ferror@plt+0x1a80>  // b.none
  403e48:	ldrh	w0, [sp, #50]
  403e4c:	cmp	w0, #0x0
  403e50:	b.eq	403e60 <ferror@plt+0x1a80>  // b.none
  403e54:	ldrh	w0, [sp, #48]
  403e58:	cmp	w0, #0x0
  403e5c:	b.ne	403f14 <ferror@plt+0x1b34>  // b.any
  403e60:	add	x0, sp, #0x30
  403e64:	mov	x2, x0
  403e68:	mov	x1, #0x5413                	// #21523
  403e6c:	mov	w0, #0x0                   	// #0
  403e70:	bl	4023c0 <ioctl@plt>
  403e74:	cmn	w0, #0x1
  403e78:	b.eq	403e94 <ferror@plt+0x1ab4>  // b.none
  403e7c:	ldrh	w0, [sp, #50]
  403e80:	cmp	w0, #0x0
  403e84:	b.eq	403e94 <ferror@plt+0x1ab4>  // b.none
  403e88:	ldrh	w0, [sp, #48]
  403e8c:	cmp	w0, #0x0
  403e90:	b.ne	403f1c <ferror@plt+0x1b3c>  // b.any
  403e94:	mov	w1, #0x900                 	// #2304
  403e98:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403e9c:	add	x0, x0, #0x9a8
  403ea0:	bl	402050 <open@plt>
  403ea4:	str	w0, [sp, #92]
  403ea8:	ldr	w0, [sp, #92]
  403eac:	cmn	w0, #0x1
  403eb0:	b.eq	403ef8 <ferror@plt+0x1b18>  // b.none
  403eb4:	add	x0, sp, #0x30
  403eb8:	mov	x2, x0
  403ebc:	mov	x1, #0x5413                	// #21523
  403ec0:	ldr	w0, [sp, #92]
  403ec4:	bl	4023c0 <ioctl@plt>
  403ec8:	str	w0, [sp, #88]
  403ecc:	ldr	w0, [sp, #92]
  403ed0:	bl	402130 <close@plt>
  403ed4:	ldr	w0, [sp, #88]
  403ed8:	cmn	w0, #0x1
  403edc:	b.eq	403ef8 <ferror@plt+0x1b18>  // b.none
  403ee0:	ldrh	w0, [sp, #50]
  403ee4:	cmp	w0, #0x0
  403ee8:	b.eq	403ef8 <ferror@plt+0x1b18>  // b.none
  403eec:	ldrh	w0, [sp, #48]
  403ef0:	cmp	w0, #0x0
  403ef4:	b.ne	403f24 <ferror@plt+0x1b44>  // b.any
  403ef8:	mov	w0, #0x50                  	// #80
  403efc:	strh	w0, [sp, #50]
  403f00:	mov	w0, #0x18                  	// #24
  403f04:	strh	w0, [sp, #48]
  403f08:	b	403f28 <ferror@plt+0x1b48>
  403f0c:	nop
  403f10:	b	403f28 <ferror@plt+0x1b48>
  403f14:	nop
  403f18:	b	403f28 <ferror@plt+0x1b48>
  403f1c:	nop
  403f20:	b	403f28 <ferror@plt+0x1b48>
  403f24:	nop
  403f28:	ldrh	w0, [sp, #50]
  403f2c:	mov	w1, w0
  403f30:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403f34:	add	x0, x0, #0x380
  403f38:	str	w1, [x0]
  403f3c:	ldrh	w0, [sp, #48]
  403f40:	mov	w1, w0
  403f44:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403f48:	add	x0, x0, #0x384
  403f4c:	str	w1, [x0]
  403f50:	mov	w0, #0x1                   	// #1
  403f54:	bl	4022d0 <isatty@plt>
  403f58:	cmp	w0, #0x0
  403f5c:	b.ne	403f70 <ferror@plt+0x1b90>  // b.any
  403f60:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403f64:	add	x0, x0, #0x380
  403f68:	mov	w1, #0x20000               	// #131072
  403f6c:	str	w1, [x0]
  403f70:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403f74:	add	x0, x0, #0x9b8
  403f78:	bl	402340 <getenv@plt>
  403f7c:	str	x0, [sp, #80]
  403f80:	ldr	x0, [sp, #80]
  403f84:	cmp	x0, #0x0
  403f88:	b.eq	403ff4 <ferror@plt+0x1c14>  // b.none
  403f8c:	ldr	x0, [sp, #80]
  403f90:	ldrb	w0, [x0]
  403f94:	cmp	w0, #0x0
  403f98:	b.eq	403ff4 <ferror@plt+0x1c14>  // b.none
  403f9c:	add	x0, sp, #0x28
  403fa0:	mov	w2, #0x0                   	// #0
  403fa4:	mov	x1, x0
  403fa8:	ldr	x0, [sp, #80]
  403fac:	bl	402200 <strtol@plt>
  403fb0:	str	x0, [sp, #72]
  403fb4:	ldr	x0, [sp, #40]
  403fb8:	ldrb	w0, [x0]
  403fbc:	cmp	w0, #0x0
  403fc0:	b.ne	403ff4 <ferror@plt+0x1c14>  // b.any
  403fc4:	ldr	x0, [sp, #72]
  403fc8:	cmp	x0, #0x0
  403fcc:	b.le	403ff4 <ferror@plt+0x1c14>
  403fd0:	ldr	x1, [sp, #72]
  403fd4:	mov	x0, #0x1ffff               	// #131071
  403fd8:	cmp	x1, x0
  403fdc:	b.gt	403ff4 <ferror@plt+0x1c14>
  403fe0:	ldr	x0, [sp, #72]
  403fe4:	mov	w1, w0
  403fe8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  403fec:	add	x0, x0, #0x380
  403ff0:	str	w1, [x0]
  403ff4:	adrp	x0, 412000 <ferror@plt+0xfc20>
  403ff8:	add	x0, x0, #0x9c0
  403ffc:	bl	402340 <getenv@plt>
  404000:	str	x0, [sp, #64]
  404004:	ldr	x0, [sp, #64]
  404008:	cmp	x0, #0x0
  40400c:	b.eq	404078 <ferror@plt+0x1c98>  // b.none
  404010:	ldr	x0, [sp, #64]
  404014:	ldrb	w0, [x0]
  404018:	cmp	w0, #0x0
  40401c:	b.eq	404078 <ferror@plt+0x1c98>  // b.none
  404020:	add	x0, sp, #0x20
  404024:	mov	w2, #0x0                   	// #0
  404028:	mov	x1, x0
  40402c:	ldr	x0, [sp, #64]
  404030:	bl	402200 <strtol@plt>
  404034:	str	x0, [sp, #56]
  404038:	ldr	x0, [sp, #32]
  40403c:	ldrb	w0, [x0]
  404040:	cmp	w0, #0x0
  404044:	b.ne	404078 <ferror@plt+0x1c98>  // b.any
  404048:	ldr	x0, [sp, #56]
  40404c:	cmp	x0, #0x0
  404050:	b.le	404078 <ferror@plt+0x1c98>
  404054:	ldr	x1, [sp, #56]
  404058:	mov	x0, #0x1ffff               	// #131071
  40405c:	cmp	x1, x0
  404060:	b.gt	404078 <ferror@plt+0x1c98>
  404064:	ldr	x0, [sp, #56]
  404068:	mov	w1, w0
  40406c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404070:	add	x0, x0, #0x384
  404074:	str	w1, [x0]
  404078:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40407c:	add	x0, x0, #0x380
  404080:	ldr	w0, [x0]
  404084:	cmp	w0, #0x8
  404088:	b.le	4040a0 <ferror@plt+0x1cc0>
  40408c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404090:	add	x0, x0, #0x384
  404094:	ldr	w0, [x0]
  404098:	cmp	w0, #0x1
  40409c:	b.gt	4040e8 <ferror@plt+0x1d08>
  4040a0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4040a4:	add	x0, x0, #0x3f8
  4040a8:	ldr	x19, [x0]
  4040ac:	adrp	x0, 412000 <ferror@plt+0xfc20>
  4040b0:	add	x0, x0, #0x9c8
  4040b4:	bl	402370 <gettext@plt>
  4040b8:	mov	x4, x0
  4040bc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4040c0:	add	x0, x0, #0x380
  4040c4:	ldr	w1, [x0]
  4040c8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4040cc:	add	x0, x0, #0x384
  4040d0:	ldr	w0, [x0]
  4040d4:	mov	w3, w0
  4040d8:	mov	w2, w1
  4040dc:	mov	x1, x4
  4040e0:	mov	x0, x19
  4040e4:	bl	4023a0 <fprintf@plt>
  4040e8:	nop
  4040ec:	ldr	x19, [sp, #16]
  4040f0:	ldp	x29, x30, [sp], #96
  4040f4:	ret
  4040f8:	stp	x29, x30, [sp, #-32]!
  4040fc:	mov	x29, sp
  404100:	str	x0, [sp, #24]
  404104:	str	x1, [sp, #16]
  404108:	ldr	x0, [sp, #24]
  40410c:	ldr	x2, [x0]
  404110:	ldr	x0, [sp, #16]
  404114:	ldr	x0, [x0]
  404118:	mov	x1, x0
  40411c:	mov	x0, x2
  404120:	bl	402100 <strcasecmp@plt>
  404124:	ldp	x29, x30, [sp], #32
  404128:	ret
  40412c:	stp	x29, x30, [sp, #-96]!
  404130:	mov	x29, sp
  404134:	str	x19, [sp, #16]
  404138:	add	x0, sp, #0x30
  40413c:	str	x0, [sp, #32]
  404140:	str	xzr, [sp, #40]
  404144:	mov	w0, #0x1b                  	// #27
  404148:	str	w0, [sp, #84]
  40414c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404150:	add	x0, x0, #0x378
  404154:	str	wzr, [x0]
  404158:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40415c:	add	x0, x0, #0x37c
  404160:	str	wzr, [x0]
  404164:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404168:	add	x0, x0, #0x308
  40416c:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404170:	add	x1, x1, #0xa00
  404174:	str	x1, [x0]
  404178:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40417c:	add	x0, x0, #0x310
  404180:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404184:	add	x1, x1, #0xa08
  404188:	str	x1, [x0]
  40418c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404190:	add	x0, x0, #0x318
  404194:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404198:	add	x1, x1, #0xa10
  40419c:	str	x1, [x0]
  4041a0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4041a4:	add	x0, x0, #0x320
  4041a8:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4041ac:	add	x1, x1, #0xa18
  4041b0:	str	x1, [x0]
  4041b4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4041b8:	add	x0, x0, #0x328
  4041bc:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4041c0:	add	x1, x1, #0xa20
  4041c4:	str	x1, [x0]
  4041c8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4041cc:	add	x0, x0, #0x3a8
  4041d0:	str	xzr, [x0]
  4041d4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4041d8:	add	x0, x0, #0x3b0
  4041dc:	str	xzr, [x0]
  4041e0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4041e4:	add	x0, x0, #0x3b8
  4041e8:	str	xzr, [x0]
  4041ec:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4041f0:	add	x0, x0, #0x3c0
  4041f4:	str	xzr, [x0]
  4041f8:	adrp	x0, 412000 <ferror@plt+0xfc20>
  4041fc:	add	x0, x0, #0xa28
  404200:	bl	402340 <getenv@plt>
  404204:	str	x0, [sp, #88]
  404208:	ldr	x0, [sp, #88]
  40420c:	cmp	x0, #0x0
  404210:	b.eq	404224 <ferror@plt+0x1e44>  // b.none
  404214:	ldr	x0, [sp, #88]
  404218:	ldrb	w0, [x0]
  40421c:	cmp	w0, #0x0
  404220:	b.ne	404234 <ferror@plt+0x1e54>  // b.any
  404224:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404228:	add	x0, x0, #0xa38
  40422c:	bl	402340 <getenv@plt>
  404230:	str	x0, [sp, #88]
  404234:	ldr	x0, [sp, #88]
  404238:	cmp	x0, #0x0
  40423c:	b.eq	404250 <ferror@plt+0x1e70>  // b.none
  404240:	ldr	x0, [sp, #88]
  404244:	ldrb	w0, [x0]
  404248:	cmp	w0, #0x0
  40424c:	b.ne	40425c <ferror@plt+0x1e7c>  // b.any
  404250:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404254:	add	x0, x0, #0xa40
  404258:	str	x0, [sp, #88]
  40425c:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404260:	add	x0, x0, #0xa48
  404264:	bl	402340 <getenv@plt>
  404268:	cmp	x0, #0x0
  40426c:	b.eq	40427c <ferror@plt+0x1e9c>  // b.none
  404270:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404274:	add	x0, x0, #0xa60
  404278:	str	x0, [sp, #88]
  40427c:	ldr	x0, [sp, #88]
  404280:	bl	401e60 <strlen@plt>
  404284:	str	x0, [sp, #72]
  404288:	ldr	x0, [sp, #72]
  40428c:	cmp	x0, #0xf
  404290:	b.ls	4042a4 <ferror@plt+0x1ec4>  // b.plast
  404294:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404298:	add	x0, x0, #0xa68
  40429c:	bl	402370 <gettext@plt>
  4042a0:	b	404704 <ferror@plt+0x2324>
  4042a4:	add	x0, sp, #0x30
  4042a8:	ldr	x2, [sp, #72]
  4042ac:	ldr	x1, [sp, #88]
  4042b0:	bl	4022f0 <strncpy@plt>
  4042b4:	ldr	x0, [sp, #72]
  4042b8:	add	x1, sp, #0x30
  4042bc:	strb	wzr, [x1, x0]
  4042c0:	add	x0, sp, #0x30
  4042c4:	bl	402120 <strdup@plt>
  4042c8:	mov	x1, x0
  4042cc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4042d0:	add	x0, x0, #0x2f8
  4042d4:	str	x1, [x0]
  4042d8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4042dc:	add	x0, x0, #0x2f8
  4042e0:	ldr	x0, [x0]
  4042e4:	cmp	x0, #0x0
  4042e8:	b.ne	404318 <ferror@plt+0x1f38>  // b.any
  4042ec:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4042f0:	add	x0, x0, #0x3f8
  4042f4:	ldr	x19, [x0]
  4042f8:	adrp	x0, 412000 <ferror@plt+0xfc20>
  4042fc:	add	x0, x0, #0xa98
  404300:	bl	402370 <gettext@plt>
  404304:	mov	x1, x0
  404308:	mov	x0, x19
  40430c:	bl	4023a0 <fprintf@plt>
  404310:	mov	w0, #0x1                   	// #1
  404314:	bl	401e80 <exit@plt>
  404318:	ldrsw	x1, [sp, #84]
  40431c:	add	x5, sp, #0x20
  404320:	adrp	x0, 404000 <ferror@plt+0x1c20>
  404324:	add	x4, x0, #0xf8
  404328:	mov	x3, #0x10                  	// #16
  40432c:	mov	x2, x1
  404330:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404334:	add	x1, x0, #0xdf0
  404338:	mov	x0, x5
  40433c:	bl	4020f0 <bsearch@plt>
  404340:	str	x0, [sp, #64]
  404344:	ldr	x0, [sp, #64]
  404348:	cmp	x0, #0x0
  40434c:	b.ne	404360 <ferror@plt+0x1f80>  // b.any
  404350:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404354:	add	x0, x0, #0xa68
  404358:	bl	402370 <gettext@plt>
  40435c:	b	404704 <ferror@plt+0x2324>
  404360:	ldr	x0, [sp, #64]
  404364:	ldr	x0, [x0, #8]
  404368:	nop
  40436c:	br	x0
  404370:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404374:	add	x0, x0, #0x378
  404378:	mov	w1, #0x16                  	// #22
  40437c:	str	w1, [x0]
  404380:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404384:	add	x0, x0, #0x37c
  404388:	mov	w1, #0x1                   	// #1
  40438c:	str	w1, [x0]
  404390:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404394:	add	x0, x0, #0x308
  404398:	adrp	x1, 412000 <ferror@plt+0xfc20>
  40439c:	add	x1, x1, #0xac0
  4043a0:	str	x1, [x0]
  4043a4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4043a8:	add	x0, x0, #0x310
  4043ac:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4043b0:	add	x1, x1, #0xac8
  4043b4:	str	x1, [x0]
  4043b8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4043bc:	add	x0, x0, #0x320
  4043c0:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4043c4:	add	x1, x1, #0xad0
  4043c8:	str	x1, [x0]
  4043cc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4043d0:	add	x0, x0, #0x328
  4043d4:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4043d8:	add	x1, x1, #0xad8
  4043dc:	str	x1, [x0]
  4043e0:	mov	x0, #0x0                   	// #0
  4043e4:	b	404704 <ferror@plt+0x2324>
  4043e8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4043ec:	add	x0, x0, #0x378
  4043f0:	mov	w1, #0x50                  	// #80
  4043f4:	str	w1, [x0]
  4043f8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4043fc:	add	x0, x0, #0x37c
  404400:	mov	w1, #0x1                   	// #1
  404404:	str	w1, [x0]
  404408:	mov	x0, #0x0                   	// #0
  40440c:	b	404704 <ferror@plt+0x2324>
  404410:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404414:	add	x0, x0, #0x378
  404418:	mov	w1, #0x60                  	// #96
  40441c:	str	w1, [x0]
  404420:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404424:	add	x0, x0, #0x37c
  404428:	mov	w1, #0x1                   	// #1
  40442c:	str	w1, [x0]
  404430:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404434:	add	x0, x0, #0x3a8
  404438:	adrp	x1, 412000 <ferror@plt+0xfc20>
  40443c:	add	x1, x1, #0xae0
  404440:	str	x1, [x0]
  404444:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404448:	add	x0, x0, #0x3b8
  40444c:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404450:	add	x1, x1, #0xae8
  404454:	str	x1, [x0]
  404458:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40445c:	add	x0, x0, #0x3c0
  404460:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404464:	add	x1, x1, #0xaf0
  404468:	str	x1, [x0]
  40446c:	mov	x0, #0x0                   	// #0
  404470:	b	404704 <ferror@plt+0x2324>
  404474:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404478:	add	x0, x0, #0x378
  40447c:	mov	w1, #0x320                 	// #800
  404480:	str	w1, [x0]
  404484:	mov	x0, #0x0                   	// #0
  404488:	b	404704 <ferror@plt+0x2324>
  40448c:	mov	x0, #0x0                   	// #0
  404490:	b	404704 <ferror@plt+0x2324>
  404494:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404498:	add	x0, x0, #0x308
  40449c:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4044a0:	add	x1, x1, #0xac0
  4044a4:	str	x1, [x0]
  4044a8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4044ac:	add	x0, x0, #0x310
  4044b0:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4044b4:	add	x1, x1, #0xac8
  4044b8:	str	x1, [x0]
  4044bc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4044c0:	add	x0, x0, #0x320
  4044c4:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4044c8:	add	x1, x1, #0xad0
  4044cc:	str	x1, [x0]
  4044d0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4044d4:	add	x0, x0, #0x328
  4044d8:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4044dc:	add	x1, x1, #0xad8
  4044e0:	str	x1, [x0]
  4044e4:	mov	x0, #0x0                   	// #0
  4044e8:	b	404704 <ferror@plt+0x2324>
  4044ec:	b	4044f0 <ferror@plt+0x2110>
  4044f0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4044f4:	add	x0, x0, #0x378
  4044f8:	mov	w1, #0x22                  	// #34
  4044fc:	str	w1, [x0]
  404500:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404504:	add	x0, x0, #0x37c
  404508:	mov	w1, #0x1                   	// #1
  40450c:	str	w1, [x0]
  404510:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404514:	add	x0, x0, #0x3a8
  404518:	adrp	x1, 412000 <ferror@plt+0xfc20>
  40451c:	add	x1, x1, #0xaf8
  404520:	str	x1, [x0]
  404524:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404528:	add	x0, x0, #0x3b0
  40452c:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404530:	add	x1, x1, #0xb00
  404534:	str	x1, [x0]
  404538:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40453c:	add	x0, x0, #0x3b8
  404540:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404544:	add	x1, x1, #0xb08
  404548:	str	x1, [x0]
  40454c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404550:	add	x0, x0, #0x3c0
  404554:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404558:	add	x1, x1, #0xb10
  40455c:	str	x1, [x0]
  404560:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404564:	add	x0, x0, #0x308
  404568:	adrp	x1, 412000 <ferror@plt+0xfc20>
  40456c:	add	x1, x1, #0xb08
  404570:	str	x1, [x0]
  404574:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404578:	add	x0, x0, #0x310
  40457c:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404580:	add	x1, x1, #0xb18
  404584:	str	x1, [x0]
  404588:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40458c:	add	x0, x0, #0x318
  404590:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404594:	add	x1, x1, #0xb20
  404598:	str	x1, [x0]
  40459c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4045a0:	add	x0, x0, #0x320
  4045a4:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4045a8:	add	x1, x1, #0xb28
  4045ac:	str	x1, [x0]
  4045b0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4045b4:	add	x0, x0, #0x328
  4045b8:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4045bc:	add	x1, x1, #0xb30
  4045c0:	str	x1, [x0]
  4045c4:	mov	x0, #0x0                   	// #0
  4045c8:	b	404704 <ferror@plt+0x2324>
  4045cc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4045d0:	add	x0, x0, #0x378
  4045d4:	mov	w1, #0x80                  	// #128
  4045d8:	str	w1, [x0]
  4045dc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4045e0:	add	x0, x0, #0x37c
  4045e4:	mov	w1, #0x1                   	// #1
  4045e8:	str	w1, [x0]
  4045ec:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4045f0:	add	x0, x0, #0x308
  4045f4:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4045f8:	add	x1, x1, #0xac0
  4045fc:	str	x1, [x0]
  404600:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404604:	add	x0, x0, #0x310
  404608:	adrp	x1, 412000 <ferror@plt+0xfc20>
  40460c:	add	x1, x1, #0xac8
  404610:	str	x1, [x0]
  404614:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404618:	add	x0, x0, #0x320
  40461c:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404620:	add	x1, x1, #0xad0
  404624:	str	x1, [x0]
  404628:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40462c:	add	x0, x0, #0x328
  404630:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404634:	add	x1, x1, #0xad8
  404638:	str	x1, [x0]
  40463c:	mov	x0, #0x0                   	// #0
  404640:	b	404704 <ferror@plt+0x2324>
  404644:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404648:	add	x0, x0, #0xb38
  40464c:	bl	402340 <getenv@plt>
  404650:	str	x0, [sp, #88]
  404654:	ldr	x0, [sp, #88]
  404658:	cmp	x0, #0x0
  40465c:	b.eq	404688 <ferror@plt+0x22a8>  // b.none
  404660:	ldr	x0, [sp, #88]
  404664:	ldrb	w0, [x0]
  404668:	cmp	w0, #0x30
  40466c:	b.ls	404688 <ferror@plt+0x22a8>  // b.plast
  404670:	ldr	x0, [sp, #88]
  404674:	ldrb	w0, [x0]
  404678:	cmp	w0, #0x39
  40467c:	b.hi	404688 <ferror@plt+0x22a8>  // b.pmore
  404680:	mov	x0, #0x0                   	// #0
  404684:	b	404704 <ferror@plt+0x2324>
  404688:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40468c:	add	x0, x0, #0x378
  404690:	mov	w1, #0x8                   	// #8
  404694:	str	w1, [x0]
  404698:	mov	x0, #0x0                   	// #0
  40469c:	b	404704 <ferror@plt+0x2324>
  4046a0:	b	4046a4 <ferror@plt+0x22c4>
  4046a4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4046a8:	add	x0, x0, #0x3b8
  4046ac:	adrp	x1, 412000 <ferror@plt+0xfc20>
  4046b0:	add	x1, x1, #0xb40
  4046b4:	str	x1, [x0]
  4046b8:	mov	x0, #0x0                   	// #0
  4046bc:	b	404704 <ferror@plt+0x2324>
  4046c0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4046c4:	add	x0, x0, #0x378
  4046c8:	mov	w1, #0x400                 	// #1024
  4046cc:	str	w1, [x0]
  4046d0:	mov	x0, #0x0                   	// #0
  4046d4:	b	404704 <ferror@plt+0x2324>
  4046d8:	b	4046dc <ferror@plt+0x22fc>
  4046dc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4046e0:	add	x0, x0, #0x378
  4046e4:	mov	w1, #0x800                 	// #2048
  4046e8:	str	w1, [x0]
  4046ec:	mov	x0, #0x0                   	// #0
  4046f0:	b	404704 <ferror@plt+0x2324>
  4046f4:	b	404700 <ferror@plt+0x2320>
  4046f8:	b	404700 <ferror@plt+0x2320>
  4046fc:	b	404700 <ferror@plt+0x2320>
  404700:	mov	x0, #0x0                   	// #0
  404704:	ldr	x19, [sp, #16]
  404708:	ldp	x29, x30, [sp], #96
  40470c:	ret
  404710:	stp	x29, x30, [sp, #-16]!
  404714:	mov	x29, sp
  404718:	bl	403d60 <ferror@plt+0x1980>
  40471c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404720:	add	x0, x0, #0x80
  404724:	bl	402270 <look_up_our_self@plt>
  404728:	bl	403dec <ferror@plt+0x1a0c>
  40472c:	bl	40412c <ferror@plt+0x1d4c>
  404730:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404734:	add	x0, x0, #0x300
  404738:	str	wzr, [x0]
  40473c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404740:	add	x0, x0, #0x330
  404744:	str	wzr, [x0]
  404748:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40474c:	add	x0, x0, #0x334
  404750:	str	wzr, [x0]
  404754:	bl	401ed0 <geteuid@plt>
  404758:	mov	w1, w0
  40475c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404760:	add	x0, x0, #0x338
  404764:	str	w1, [x0]
  404768:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40476c:	add	x0, x0, #0x80
  404770:	ldr	w0, [x0, #872]
  404774:	sxtw	x1, w0
  404778:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40477c:	add	x0, x0, #0x340
  404780:	str	x1, [x0]
  404784:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404788:	add	x0, x0, #0x348
  40478c:	str	wzr, [x0]
  404790:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404794:	add	x0, x0, #0x34c
  404798:	str	wzr, [x0]
  40479c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4047a0:	add	x0, x0, #0x350
  4047a4:	str	xzr, [x0]
  4047a8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4047ac:	add	x0, x0, #0x358
  4047b0:	str	wzr, [x0]
  4047b4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4047b8:	add	x0, x0, #0x35c
  4047bc:	mov	w1, #0xffffffff            	// #-1
  4047c0:	str	w1, [x0]
  4047c4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4047c8:	add	x0, x0, #0x360
  4047cc:	str	wzr, [x0]
  4047d0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4047d4:	add	x0, x0, #0x364
  4047d8:	str	wzr, [x0]
  4047dc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4047e0:	add	x0, x0, #0x368
  4047e4:	mov	w1, #0x1                   	// #1
  4047e8:	str	w1, [x0]
  4047ec:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4047f0:	add	x0, x0, #0x36c
  4047f4:	str	wzr, [x0]
  4047f8:	bl	402110 <getpagesize@plt>
  4047fc:	mov	w1, w0
  404800:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404804:	add	x0, x0, #0x374
  404808:	str	w1, [x0]
  40480c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404810:	add	x0, x0, #0x370
  404814:	str	wzr, [x0]
  404818:	mov	x1, #0x0                   	// #0
  40481c:	mov	x0, #0x0                   	// #0
  404820:	bl	4020a0 <uptime@plt>
  404824:	sxtw	x1, w0
  404828:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40482c:	add	x0, x0, #0x388
  404830:	str	x1, [x0]
  404834:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404838:	add	x0, x0, #0x390
  40483c:	str	xzr, [x0]
  404840:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404844:	add	x0, x0, #0x398
  404848:	str	wzr, [x0]
  40484c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404850:	add	x0, x0, #0x3a0
  404854:	str	xzr, [x0]
  404858:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40485c:	add	x0, x0, #0x3c8
  404860:	str	wzr, [x0]
  404864:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404868:	add	x0, x0, #0x3cc
  40486c:	str	wzr, [x0]
  404870:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404874:	add	x0, x0, #0x3d0
  404878:	str	wzr, [x0]
  40487c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404880:	add	x0, x0, #0x3d4
  404884:	str	wzr, [x0]
  404888:	adrp	x0, 412000 <ferror@plt+0xfc20>
  40488c:	add	x0, x0, #0xb48
  404890:	bl	402370 <gettext@plt>
  404894:	mov	x1, x0
  404898:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40489c:	add	x0, x0, #0x5d8
  4048a0:	str	x1, [x0]
  4048a4:	nop
  4048a8:	ldp	x29, x30, [sp], #16
  4048ac:	ret
  4048b0:	sub	sp, sp, #0x70
  4048b4:	stp	x29, x30, [sp, #32]
  4048b8:	add	x29, sp, #0x20
  4048bc:	stp	x19, x20, [sp, #48]
  4048c0:	stp	x21, x22, [sp, #64]
  4048c4:	str	x23, [sp, #80]
  4048c8:	bl	402390 <procps_linux_version@plt>
  4048cc:	str	w0, [sp, #108]
  4048d0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4048d4:	add	x0, x0, #0x3f8
  4048d8:	ldr	x9, [x0]
  4048dc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4048e0:	add	x0, x0, #0x308
  4048e4:	ldr	x0, [x0]
  4048e8:	cmp	x0, #0x0
  4048ec:	b.eq	404900 <ferror@plt+0x2520>  // b.none
  4048f0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4048f4:	add	x0, x0, #0x308
  4048f8:	ldr	x8, [x0]
  4048fc:	b	404908 <ferror@plt+0x2528>
  404900:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404904:	add	x8, x0, #0xb58
  404908:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40490c:	add	x0, x0, #0x310
  404910:	ldr	x0, [x0]
  404914:	cmp	x0, #0x0
  404918:	b.eq	40492c <ferror@plt+0x254c>  // b.none
  40491c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404920:	add	x0, x0, #0x310
  404924:	ldr	x3, [x0]
  404928:	b	404934 <ferror@plt+0x2554>
  40492c:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404930:	add	x3, x0, #0xb58
  404934:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404938:	add	x0, x0, #0x318
  40493c:	ldr	x0, [x0]
  404940:	cmp	x0, #0x0
  404944:	b.eq	404958 <ferror@plt+0x2578>  // b.none
  404948:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40494c:	add	x0, x0, #0x318
  404950:	ldr	x4, [x0]
  404954:	b	404960 <ferror@plt+0x2580>
  404958:	adrp	x0, 412000 <ferror@plt+0xfc20>
  40495c:	add	x4, x0, #0xb58
  404960:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404964:	add	x0, x0, #0x320
  404968:	ldr	x0, [x0]
  40496c:	cmp	x0, #0x0
  404970:	b.eq	404984 <ferror@plt+0x25a4>  // b.none
  404974:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404978:	add	x0, x0, #0x320
  40497c:	ldr	x5, [x0]
  404980:	b	40498c <ferror@plt+0x25ac>
  404984:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404988:	add	x5, x0, #0xb58
  40498c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404990:	add	x0, x0, #0x328
  404994:	ldr	x0, [x0]
  404998:	cmp	x0, #0x0
  40499c:	b.eq	4049b0 <ferror@plt+0x25d0>  // b.none
  4049a0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4049a4:	add	x0, x0, #0x328
  4049a8:	ldr	x6, [x0]
  4049ac:	b	4049b8 <ferror@plt+0x25d8>
  4049b0:	adrp	x0, 412000 <ferror@plt+0xfc20>
  4049b4:	add	x6, x0, #0xb58
  4049b8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4049bc:	add	x0, x0, #0x3a8
  4049c0:	ldr	x0, [x0]
  4049c4:	cmp	x0, #0x0
  4049c8:	b.eq	4049dc <ferror@plt+0x25fc>  // b.none
  4049cc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4049d0:	add	x0, x0, #0x3a8
  4049d4:	ldr	x7, [x0]
  4049d8:	b	4049e4 <ferror@plt+0x2604>
  4049dc:	adrp	x0, 412000 <ferror@plt+0xfc20>
  4049e0:	add	x7, x0, #0xb58
  4049e4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4049e8:	add	x0, x0, #0x3b0
  4049ec:	ldr	x0, [x0]
  4049f0:	cmp	x0, #0x0
  4049f4:	b.eq	404a08 <ferror@plt+0x2628>  // b.none
  4049f8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4049fc:	add	x0, x0, #0x3b0
  404a00:	ldr	x0, [x0]
  404a04:	b	404a10 <ferror@plt+0x2630>
  404a08:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404a0c:	add	x0, x0, #0xb58
  404a10:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  404a14:	add	x1, x1, #0x3b8
  404a18:	ldr	x1, [x1]
  404a1c:	cmp	x1, #0x0
  404a20:	b.eq	404a34 <ferror@plt+0x2654>  // b.none
  404a24:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  404a28:	add	x1, x1, #0x3b8
  404a2c:	ldr	x1, [x1]
  404a30:	b	404a3c <ferror@plt+0x265c>
  404a34:	adrp	x1, 412000 <ferror@plt+0xfc20>
  404a38:	add	x1, x1, #0xb58
  404a3c:	adrp	x2, 42e000 <ferror@plt+0x2bc20>
  404a40:	add	x2, x2, #0x3c0
  404a44:	ldr	x2, [x2]
  404a48:	cmp	x2, #0x0
  404a4c:	b.eq	404a60 <ferror@plt+0x2680>  // b.none
  404a50:	adrp	x2, 42e000 <ferror@plt+0x2bc20>
  404a54:	add	x2, x2, #0x3c0
  404a58:	ldr	x2, [x2]
  404a5c:	b	404a68 <ferror@plt+0x2688>
  404a60:	adrp	x2, 412000 <ferror@plt+0xfc20>
  404a64:	add	x2, x2, #0xb58
  404a68:	str	x2, [sp, #16]
  404a6c:	str	x1, [sp, #8]
  404a70:	str	x0, [sp]
  404a74:	mov	x2, x8
  404a78:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404a7c:	add	x1, x0, #0xb60
  404a80:	mov	x0, x9
  404a84:	bl	4023a0 <fprintf@plt>
  404a88:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404a8c:	add	x0, x0, #0x3f8
  404a90:	ldr	x4, [x0]
  404a94:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404a98:	add	x3, x0, #0xbd0
  404a9c:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404aa0:	add	x2, x0, #0xbd8
  404aa4:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404aa8:	add	x1, x0, #0xbe8
  404aac:	mov	x0, x4
  404ab0:	bl	4023a0 <fprintf@plt>
  404ab4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404ab8:	add	x0, x0, #0x3f8
  404abc:	ldr	x5, [x0]
  404ac0:	ldr	w0, [sp, #108]
  404ac4:	asr	w0, w0, #16
  404ac8:	and	w1, w0, #0xff
  404acc:	ldr	w0, [sp, #108]
  404ad0:	asr	w0, w0, #8
  404ad4:	and	w2, w0, #0xff
  404ad8:	ldr	w0, [sp, #108]
  404adc:	and	w0, w0, #0xff
  404ae0:	mov	w4, w0
  404ae4:	mov	w3, w2
  404ae8:	mov	w2, w1
  404aec:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404af0:	add	x1, x0, #0xbf8
  404af4:	mov	x0, x5
  404af8:	bl	4023a0 <fprintf@plt>
  404afc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404b00:	add	x0, x0, #0x3f8
  404b04:	ldr	x6, [x0]
  404b08:	mov	w5, #0x2                   	// #2
  404b0c:	mov	w4, #0x9                   	// #9
  404b10:	mov	w3, #0x1f                  	// #31
  404b14:	mov	w2, #0x2                   	// #2
  404b18:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404b1c:	add	x1, x0, #0xc10
  404b20:	mov	x0, x6
  404b24:	bl	4023a0 <fprintf@plt>
  404b28:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404b2c:	add	x0, x0, #0x3f8
  404b30:	ldr	x6, [x0]
  404b34:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404b38:	add	x0, x0, #0x35c
  404b3c:	ldr	w1, [x0]
  404b40:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404b44:	add	x0, x0, #0x368
  404b48:	ldr	w2, [x0]
  404b4c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404b50:	add	x0, x0, #0x380
  404b54:	ldr	w3, [x0]
  404b58:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404b5c:	add	x0, x0, #0x384
  404b60:	ldr	w0, [x0]
  404b64:	mov	w5, w0
  404b68:	mov	w4, w3
  404b6c:	mov	w3, w2
  404b70:	mov	w2, w1
  404b74:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404b78:	add	x1, x0, #0xc38
  404b7c:	mov	x0, x6
  404b80:	bl	4023a0 <fprintf@plt>
  404b84:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404b88:	add	x0, x0, #0x3f8
  404b8c:	ldr	x19, [x0]
  404b90:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404b94:	add	x0, x0, #0x378
  404b98:	ldr	w20, [x0]
  404b9c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404ba0:	add	x0, x0, #0x2f8
  404ba4:	ldr	x21, [x0]
  404ba8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404bac:	add	x0, x0, #0x338
  404bb0:	ldr	w22, [x0]
  404bb4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404bb8:	add	x0, x0, #0x340
  404bbc:	ldr	x0, [x0]
  404bc0:	bl	402190 <gnu_dev_major@plt>
  404bc4:	mov	w23, w0
  404bc8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404bcc:	add	x0, x0, #0x340
  404bd0:	ldr	x0, [x0]
  404bd4:	bl	402290 <gnu_dev_minor@plt>
  404bd8:	mov	w2, w0
  404bdc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404be0:	add	x0, x0, #0x410
  404be4:	ldr	x1, [x0]
  404be8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404bec:	add	x0, x0, #0x374
  404bf0:	ldr	w0, [x0]
  404bf4:	str	w0, [sp]
  404bf8:	mov	x7, x1
  404bfc:	mov	w6, w2
  404c00:	mov	w5, w23
  404c04:	mov	w4, w22
  404c08:	mov	x3, x21
  404c0c:	mov	w2, w20
  404c10:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404c14:	add	x1, x0, #0xc80
  404c18:	mov	x0, x19
  404c1c:	bl	4023a0 <fprintf@plt>
  404c20:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404c24:	add	x0, x0, #0x3f8
  404c28:	ldr	x5, [x0]
  404c2c:	mov	w4, #0x8                   	// #8
  404c30:	mov	w3, #0x8                   	// #8
  404c34:	mov	w2, #0x410                 	// #1040
  404c38:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404c3c:	add	x1, x0, #0xcd0
  404c40:	mov	x0, x5
  404c44:	bl	4023a0 <fprintf@plt>
  404c48:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404c4c:	add	x0, x0, #0x3f8
  404c50:	ldr	x3, [x0]
  404c54:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404c58:	add	x2, x0, #0xb50
  404c5c:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404c60:	add	x1, x0, #0xd08
  404c64:	mov	x0, x3
  404c68:	bl	4023a0 <fprintf@plt>
  404c6c:	nop
  404c70:	ldp	x19, x20, [sp, #48]
  404c74:	ldp	x21, x22, [sp, #64]
  404c78:	ldr	x23, [sp, #80]
  404c7c:	ldp	x29, x30, [sp, #32]
  404c80:	add	sp, sp, #0x70
  404c84:	ret
  404c88:	stp	x29, x30, [sp, #-80]!
  404c8c:	mov	x29, sp
  404c90:	str	x0, [sp, #40]
  404c94:	str	w1, [sp, #36]
  404c98:	str	x2, [sp, #24]
  404c9c:	str	wzr, [sp, #76]
  404ca0:	str	wzr, [sp, #72]
  404ca4:	ldr	x0, [sp, #40]
  404ca8:	str	x0, [sp, #64]
  404cac:	ldr	w0, [sp, #36]
  404cb0:	str	w0, [sp, #60]
  404cb4:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404cb8:	add	x0, x0, #0xd18
  404cbc:	str	x0, [sp, #48]
  404cc0:	ldr	x5, [sp, #24]
  404cc4:	ldr	x4, [sp, #48]
  404cc8:	ldr	w3, [sp, #60]
  404ccc:	ldr	x2, [sp, #64]
  404cd0:	ldr	w1, [sp, #72]
  404cd4:	ldr	w0, [sp, #76]
  404cd8:	bl	402380 <error_at_line@plt>
  404cdc:	nop
  404ce0:	mov	w0, #0x1                   	// #1
  404ce4:	bl	401e80 <exit@plt>
  404ce8:	stp	x29, x30, [sp, #-48]!
  404cec:	mov	x29, sp
  404cf0:	str	x0, [sp, #24]
  404cf4:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404cf8:	add	x0, x0, #0xfa0
  404cfc:	bl	402370 <gettext@plt>
  404d00:	mov	x1, x0
  404d04:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404d08:	add	x0, x0, #0x490
  404d0c:	str	x1, [x0]
  404d10:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404d14:	add	x0, x0, #0xfa8
  404d18:	bl	402370 <gettext@plt>
  404d1c:	mov	x1, x0
  404d20:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404d24:	add	x0, x0, #0x490
  404d28:	str	x1, [x0, #8]
  404d2c:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404d30:	add	x0, x0, #0xfb0
  404d34:	bl	402370 <gettext@plt>
  404d38:	mov	x1, x0
  404d3c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404d40:	add	x0, x0, #0x490
  404d44:	str	x1, [x0, #16]
  404d48:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404d4c:	add	x0, x0, #0xfb8
  404d50:	bl	402370 <gettext@plt>
  404d54:	mov	x1, x0
  404d58:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404d5c:	add	x0, x0, #0x490
  404d60:	str	x1, [x0, #24]
  404d64:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404d68:	add	x0, x0, #0xfc0
  404d6c:	bl	402370 <gettext@plt>
  404d70:	mov	x1, x0
  404d74:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404d78:	add	x0, x0, #0x490
  404d7c:	str	x1, [x0, #32]
  404d80:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404d84:	add	x0, x0, #0xfc8
  404d88:	bl	402370 <gettext@plt>
  404d8c:	mov	x1, x0
  404d90:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404d94:	add	x0, x0, #0x490
  404d98:	str	x1, [x0, #40]
  404d9c:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404da0:	add	x0, x0, #0xfd0
  404da4:	bl	402370 <gettext@plt>
  404da8:	mov	x1, x0
  404dac:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404db0:	add	x0, x0, #0x490
  404db4:	str	x1, [x0, #48]
  404db8:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404dbc:	add	x0, x0, #0xfd8
  404dc0:	bl	402370 <gettext@plt>
  404dc4:	mov	x1, x0
  404dc8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404dcc:	add	x0, x0, #0x490
  404dd0:	str	x1, [x0, #56]
  404dd4:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404dd8:	add	x0, x0, #0xfe0
  404ddc:	bl	402370 <gettext@plt>
  404de0:	mov	x1, x0
  404de4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404de8:	add	x0, x0, #0x490
  404dec:	str	x1, [x0, #64]
  404df0:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404df4:	add	x0, x0, #0xfe8
  404df8:	bl	402370 <gettext@plt>
  404dfc:	mov	x1, x0
  404e00:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404e04:	add	x0, x0, #0x490
  404e08:	str	x1, [x0, #72]
  404e0c:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404e10:	add	x0, x0, #0xff0
  404e14:	bl	402370 <gettext@plt>
  404e18:	mov	x1, x0
  404e1c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404e20:	add	x0, x0, #0x490
  404e24:	str	x1, [x0, #80]
  404e28:	adrp	x0, 412000 <ferror@plt+0xfc20>
  404e2c:	add	x0, x0, #0xff8
  404e30:	bl	402370 <gettext@plt>
  404e34:	mov	x1, x0
  404e38:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404e3c:	add	x0, x0, #0x490
  404e40:	str	x1, [x0, #88]
  404e44:	ldr	x0, [sp, #24]
  404e48:	cmp	x0, #0x0
  404e4c:	b.eq	404ed0 <ferror@plt+0x2af0>  // b.none
  404e50:	str	wzr, [sp, #44]
  404e54:	b	404ec4 <ferror@plt+0x2ae4>
  404e58:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404e5c:	add	x1, x0, #0x490
  404e60:	ldrsw	x0, [sp, #44]
  404e64:	lsl	x0, x0, #4
  404e68:	add	x0, x1, x0
  404e6c:	ldr	x0, [x0]
  404e70:	mov	x1, x0
  404e74:	ldr	x0, [sp, #24]
  404e78:	bl	4021d0 <strcmp@plt>
  404e7c:	cmp	w0, #0x0
  404e80:	b.eq	404eb0 <ferror@plt+0x2ad0>  // b.none
  404e84:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404e88:	add	x1, x0, #0x490
  404e8c:	ldrsw	x0, [sp, #44]
  404e90:	lsl	x0, x0, #4
  404e94:	add	x0, x1, x0
  404e98:	ldr	x0, [x0, #8]
  404e9c:	mov	x1, x0
  404ea0:	ldr	x0, [sp, #24]
  404ea4:	bl	4021d0 <strcmp@plt>
  404ea8:	cmp	w0, #0x0
  404eac:	b.ne	404eb8 <ferror@plt+0x2ad8>  // b.any
  404eb0:	ldr	w0, [sp, #44]
  404eb4:	b	404ed4 <ferror@plt+0x2af4>
  404eb8:	ldr	w0, [sp, #44]
  404ebc:	add	w0, w0, #0x1
  404ec0:	str	w0, [sp, #44]
  404ec4:	ldr	w0, [sp, #44]
  404ec8:	cmp	w0, #0x5
  404ecc:	b.le	404e58 <ferror@plt+0x2a78>
  404ed0:	mov	w0, #0x6                   	// #6
  404ed4:	ldp	x29, x30, [sp], #48
  404ed8:	ret
  404edc:	sub	sp, sp, #0x80
  404ee0:	stp	x29, x30, [sp, #80]
  404ee4:	add	x29, sp, #0x50
  404ee8:	str	x0, [sp, #104]
  404eec:	str	w1, [sp, #100]
  404ef0:	ldr	w0, [sp, #100]
  404ef4:	cmp	w0, #0x0
  404ef8:	b.ne	404f0c <ferror@plt+0x2b2c>  // b.any
  404efc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404f00:	add	x0, x0, #0x400
  404f04:	ldr	x0, [x0]
  404f08:	b	404f18 <ferror@plt+0x2b38>
  404f0c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  404f10:	add	x0, x0, #0x3f8
  404f14:	ldr	x0, [x0]
  404f18:	str	x0, [sp, #120]
  404f1c:	ldr	x0, [sp, #104]
  404f20:	bl	404ce8 <ferror@plt+0x2908>
  404f24:	str	w0, [sp, #116]
  404f28:	adrp	x0, 413000 <ferror@plt+0x10c20>
  404f2c:	add	x0, x0, #0x0
  404f30:	bl	402370 <gettext@plt>
  404f34:	mov	x1, x0
  404f38:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  404f3c:	add	x0, x0, #0x5d0
  404f40:	ldr	x0, [x0]
  404f44:	mov	x2, x0
  404f48:	ldr	x0, [sp, #120]
  404f4c:	bl	4023a0 <fprintf@plt>
  404f50:	ldr	w0, [sp, #116]
  404f54:	cmp	w0, #0x0
  404f58:	b.eq	404f68 <ferror@plt+0x2b88>  // b.none
  404f5c:	ldr	w0, [sp, #116]
  404f60:	cmp	w0, #0x5
  404f64:	b.ne	40501c <ferror@plt+0x2c3c>  // b.any
  404f68:	adrp	x0, 413000 <ferror@plt+0x10c20>
  404f6c:	add	x0, x0, #0x18
  404f70:	bl	402370 <gettext@plt>
  404f74:	ldr	x1, [sp, #120]
  404f78:	bl	401e70 <fputs@plt>
  404f7c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  404f80:	add	x0, x0, #0x30
  404f84:	bl	402370 <gettext@plt>
  404f88:	ldr	x1, [sp, #120]
  404f8c:	bl	401e70 <fputs@plt>
  404f90:	adrp	x0, 413000 <ferror@plt+0x10c20>
  404f94:	add	x0, x0, #0x58
  404f98:	bl	402370 <gettext@plt>
  404f9c:	ldr	x1, [sp, #120]
  404fa0:	bl	401e70 <fputs@plt>
  404fa4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  404fa8:	add	x0, x0, #0x98
  404fac:	bl	402370 <gettext@plt>
  404fb0:	ldr	x1, [sp, #120]
  404fb4:	bl	401e70 <fputs@plt>
  404fb8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  404fbc:	add	x0, x0, #0xd8
  404fc0:	bl	402370 <gettext@plt>
  404fc4:	ldr	x1, [sp, #120]
  404fc8:	bl	401e70 <fputs@plt>
  404fcc:	adrp	x0, 413000 <ferror@plt+0x10c20>
  404fd0:	add	x0, x0, #0x110
  404fd4:	bl	402370 <gettext@plt>
  404fd8:	ldr	x1, [sp, #120]
  404fdc:	bl	401e70 <fputs@plt>
  404fe0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  404fe4:	add	x0, x0, #0x138
  404fe8:	bl	402370 <gettext@plt>
  404fec:	ldr	x1, [sp, #120]
  404ff0:	bl	401e70 <fputs@plt>
  404ff4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  404ff8:	add	x0, x0, #0x168
  404ffc:	bl	402370 <gettext@plt>
  405000:	ldr	x1, [sp, #120]
  405004:	bl	401e70 <fputs@plt>
  405008:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40500c:	add	x0, x0, #0x1a0
  405010:	bl	402370 <gettext@plt>
  405014:	ldr	x1, [sp, #120]
  405018:	bl	401e70 <fputs@plt>
  40501c:	ldr	w0, [sp, #116]
  405020:	cmp	w0, #0x1
  405024:	b.eq	405034 <ferror@plt+0x2c54>  // b.none
  405028:	ldr	w0, [sp, #116]
  40502c:	cmp	w0, #0x5
  405030:	b.ne	405124 <ferror@plt+0x2d44>  // b.any
  405034:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405038:	add	x0, x0, #0x1e0
  40503c:	bl	402370 <gettext@plt>
  405040:	ldr	x1, [sp, #120]
  405044:	bl	401e70 <fputs@plt>
  405048:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40504c:	add	x0, x0, #0x1f8
  405050:	bl	402370 <gettext@plt>
  405054:	ldr	x1, [sp, #120]
  405058:	bl	401e70 <fputs@plt>
  40505c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405060:	add	x0, x0, #0x220
  405064:	bl	402370 <gettext@plt>
  405068:	ldr	x1, [sp, #120]
  40506c:	bl	401e70 <fputs@plt>
  405070:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405074:	add	x0, x0, #0x250
  405078:	bl	402370 <gettext@plt>
  40507c:	ldr	x1, [sp, #120]
  405080:	bl	401e70 <fputs@plt>
  405084:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405088:	add	x0, x0, #0x288
  40508c:	bl	402370 <gettext@plt>
  405090:	ldr	x1, [sp, #120]
  405094:	bl	401e70 <fputs@plt>
  405098:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40509c:	add	x0, x0, #0x2b0
  4050a0:	bl	402370 <gettext@plt>
  4050a4:	ldr	x1, [sp, #120]
  4050a8:	bl	401e70 <fputs@plt>
  4050ac:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4050b0:	add	x0, x0, #0x2e0
  4050b4:	bl	402370 <gettext@plt>
  4050b8:	ldr	x1, [sp, #120]
  4050bc:	bl	401e70 <fputs@plt>
  4050c0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4050c4:	add	x0, x0, #0x330
  4050c8:	bl	402370 <gettext@plt>
  4050cc:	ldr	x1, [sp, #120]
  4050d0:	bl	401e70 <fputs@plt>
  4050d4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4050d8:	add	x0, x0, #0x358
  4050dc:	bl	402370 <gettext@plt>
  4050e0:	ldr	x1, [sp, #120]
  4050e4:	bl	401e70 <fputs@plt>
  4050e8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4050ec:	add	x0, x0, #0x378
  4050f0:	bl	402370 <gettext@plt>
  4050f4:	ldr	x1, [sp, #120]
  4050f8:	bl	401e70 <fputs@plt>
  4050fc:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405100:	add	x0, x0, #0x3b0
  405104:	bl	402370 <gettext@plt>
  405108:	ldr	x1, [sp, #120]
  40510c:	bl	401e70 <fputs@plt>
  405110:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405114:	add	x0, x0, #0x3e0
  405118:	bl	402370 <gettext@plt>
  40511c:	ldr	x1, [sp, #120]
  405120:	bl	401e70 <fputs@plt>
  405124:	ldr	w0, [sp, #116]
  405128:	cmp	w0, #0x2
  40512c:	b.eq	40513c <ferror@plt+0x2d5c>  // b.none
  405130:	ldr	w0, [sp, #116]
  405134:	cmp	w0, #0x5
  405138:	b.ne	405308 <ferror@plt+0x2f28>  // b.any
  40513c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405140:	add	x0, x0, #0x480
  405144:	bl	402370 <gettext@plt>
  405148:	ldr	x1, [sp, #120]
  40514c:	bl	401e70 <fputs@plt>
  405150:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405154:	add	x0, x0, #0x498
  405158:	bl	402370 <gettext@plt>
  40515c:	ldr	x1, [sp, #120]
  405160:	bl	401e70 <fputs@plt>
  405164:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405168:	add	x0, x0, #0x4c0
  40516c:	bl	402370 <gettext@plt>
  405170:	ldr	x1, [sp, #120]
  405174:	bl	401e70 <fputs@plt>
  405178:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40517c:	add	x0, x0, #0x500
  405180:	bl	402370 <gettext@plt>
  405184:	ldr	x1, [sp, #120]
  405188:	bl	401e70 <fputs@plt>
  40518c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405190:	add	x0, x0, #0x530
  405194:	bl	402370 <gettext@plt>
  405198:	ldr	x1, [sp, #120]
  40519c:	bl	401e70 <fputs@plt>
  4051a0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4051a4:	add	x0, x0, #0x560
  4051a8:	bl	402370 <gettext@plt>
  4051ac:	ldr	x1, [sp, #120]
  4051b0:	bl	401e70 <fputs@plt>
  4051b4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4051b8:	add	x0, x0, #0x588
  4051bc:	bl	402370 <gettext@plt>
  4051c0:	ldr	x1, [sp, #120]
  4051c4:	bl	401e70 <fputs@plt>
  4051c8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4051cc:	add	x0, x0, #0x5b8
  4051d0:	bl	402370 <gettext@plt>
  4051d4:	ldr	x1, [sp, #120]
  4051d8:	bl	401e70 <fputs@plt>
  4051dc:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4051e0:	add	x0, x0, #0x5e0
  4051e4:	bl	402370 <gettext@plt>
  4051e8:	ldr	x1, [sp, #120]
  4051ec:	bl	401e70 <fputs@plt>
  4051f0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4051f4:	add	x0, x0, #0x608
  4051f8:	bl	402370 <gettext@plt>
  4051fc:	ldr	x1, [sp, #120]
  405200:	bl	401e70 <fputs@plt>
  405204:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405208:	add	x0, x0, #0x640
  40520c:	bl	402370 <gettext@plt>
  405210:	ldr	x1, [sp, #120]
  405214:	bl	401e70 <fputs@plt>
  405218:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40521c:	add	x0, x0, #0x678
  405220:	bl	402370 <gettext@plt>
  405224:	ldr	x1, [sp, #120]
  405228:	bl	401e70 <fputs@plt>
  40522c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405230:	add	x0, x0, #0x6b0
  405234:	bl	402370 <gettext@plt>
  405238:	ldr	x1, [sp, #120]
  40523c:	bl	401e70 <fputs@plt>
  405240:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405244:	add	x0, x0, #0x6f8
  405248:	bl	402370 <gettext@plt>
  40524c:	ldr	x1, [sp, #120]
  405250:	bl	401e70 <fputs@plt>
  405254:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405258:	add	x0, x0, #0x720
  40525c:	bl	402370 <gettext@plt>
  405260:	ldr	x1, [sp, #120]
  405264:	bl	401e70 <fputs@plt>
  405268:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40526c:	add	x0, x0, #0x750
  405270:	bl	402370 <gettext@plt>
  405274:	ldr	x1, [sp, #120]
  405278:	bl	401e70 <fputs@plt>
  40527c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405280:	add	x0, x0, #0x780
  405284:	bl	402370 <gettext@plt>
  405288:	ldr	x1, [sp, #120]
  40528c:	bl	401e70 <fputs@plt>
  405290:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405294:	add	x0, x0, #0x7a8
  405298:	bl	402370 <gettext@plt>
  40529c:	ldr	x1, [sp, #120]
  4052a0:	bl	401e70 <fputs@plt>
  4052a4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4052a8:	add	x0, x0, #0x7f8
  4052ac:	bl	402370 <gettext@plt>
  4052b0:	ldr	x1, [sp, #120]
  4052b4:	bl	401e70 <fputs@plt>
  4052b8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4052bc:	add	x0, x0, #0x838
  4052c0:	bl	402370 <gettext@plt>
  4052c4:	ldr	x1, [sp, #120]
  4052c8:	bl	401e70 <fputs@plt>
  4052cc:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4052d0:	add	x0, x0, #0x878
  4052d4:	bl	402370 <gettext@plt>
  4052d8:	ldr	x1, [sp, #120]
  4052dc:	bl	401e70 <fputs@plt>
  4052e0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4052e4:	add	x0, x0, #0x8b0
  4052e8:	bl	402370 <gettext@plt>
  4052ec:	ldr	x1, [sp, #120]
  4052f0:	bl	401e70 <fputs@plt>
  4052f4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4052f8:	add	x0, x0, #0x900
  4052fc:	bl	402370 <gettext@plt>
  405300:	ldr	x1, [sp, #120]
  405304:	bl	401e70 <fputs@plt>
  405308:	ldr	w0, [sp, #116]
  40530c:	cmp	w0, #0x3
  405310:	b.eq	405320 <ferror@plt+0x2f40>  // b.none
  405314:	ldr	w0, [sp, #116]
  405318:	cmp	w0, #0x5
  40531c:	b.ne	405384 <ferror@plt+0x2fa4>  // b.any
  405320:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405324:	add	x0, x0, #0x948
  405328:	bl	402370 <gettext@plt>
  40532c:	ldr	x1, [sp, #120]
  405330:	bl	401e70 <fputs@plt>
  405334:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405338:	add	x0, x0, #0x958
  40533c:	bl	402370 <gettext@plt>
  405340:	ldr	x1, [sp, #120]
  405344:	bl	401e70 <fputs@plt>
  405348:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40534c:	add	x0, x0, #0x990
  405350:	bl	402370 <gettext@plt>
  405354:	ldr	x1, [sp, #120]
  405358:	bl	401e70 <fputs@plt>
  40535c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405360:	add	x0, x0, #0x9d0
  405364:	bl	402370 <gettext@plt>
  405368:	ldr	x1, [sp, #120]
  40536c:	bl	401e70 <fputs@plt>
  405370:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405374:	add	x0, x0, #0x9f8
  405378:	bl	402370 <gettext@plt>
  40537c:	ldr	x1, [sp, #120]
  405380:	bl	401e70 <fputs@plt>
  405384:	ldr	w0, [sp, #116]
  405388:	cmp	w0, #0x4
  40538c:	b.eq	40539c <ferror@plt+0x2fbc>  // b.none
  405390:	ldr	w0, [sp, #116]
  405394:	cmp	w0, #0x5
  405398:	b.ne	405504 <ferror@plt+0x3124>  // b.any
  40539c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4053a0:	add	x0, x0, #0xa30
  4053a4:	bl	402370 <gettext@plt>
  4053a8:	ldr	x1, [sp, #120]
  4053ac:	bl	401e70 <fputs@plt>
  4053b0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4053b4:	add	x0, x0, #0xa50
  4053b8:	bl	402370 <gettext@plt>
  4053bc:	ldr	x1, [sp, #120]
  4053c0:	bl	401e70 <fputs@plt>
  4053c4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4053c8:	add	x0, x0, #0xa90
  4053cc:	bl	402370 <gettext@plt>
  4053d0:	ldr	x1, [sp, #120]
  4053d4:	bl	401e70 <fputs@plt>
  4053d8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4053dc:	add	x0, x0, #0xac0
  4053e0:	bl	402370 <gettext@plt>
  4053e4:	ldr	x1, [sp, #120]
  4053e8:	bl	401e70 <fputs@plt>
  4053ec:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4053f0:	add	x0, x0, #0xb00
  4053f4:	bl	402370 <gettext@plt>
  4053f8:	ldr	x1, [sp, #120]
  4053fc:	bl	401e70 <fputs@plt>
  405400:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405404:	add	x0, x0, #0xb48
  405408:	bl	402370 <gettext@plt>
  40540c:	ldr	x1, [sp, #120]
  405410:	bl	401e70 <fputs@plt>
  405414:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405418:	add	x0, x0, #0xb78
  40541c:	bl	402370 <gettext@plt>
  405420:	ldr	x1, [sp, #120]
  405424:	bl	401e70 <fputs@plt>
  405428:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40542c:	add	x0, x0, #0xbb0
  405430:	bl	402370 <gettext@plt>
  405434:	ldr	x1, [sp, #120]
  405438:	bl	401e70 <fputs@plt>
  40543c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405440:	add	x0, x0, #0xbf0
  405444:	bl	402370 <gettext@plt>
  405448:	ldr	x1, [sp, #120]
  40544c:	bl	401e70 <fputs@plt>
  405450:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405454:	add	x0, x0, #0xc38
  405458:	bl	402370 <gettext@plt>
  40545c:	ldr	x1, [sp, #120]
  405460:	bl	401e70 <fputs@plt>
  405464:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405468:	add	x0, x0, #0xc78
  40546c:	bl	402370 <gettext@plt>
  405470:	ldr	x1, [sp, #120]
  405474:	bl	401e70 <fputs@plt>
  405478:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40547c:	add	x0, x0, #0xca8
  405480:	bl	402370 <gettext@plt>
  405484:	mov	x8, x0
  405488:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40548c:	add	x0, x0, #0x5d8
  405490:	ldr	x1, [x0]
  405494:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  405498:	add	x0, x0, #0x490
  40549c:	ldr	x2, [x0]
  4054a0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4054a4:	add	x0, x0, #0x490
  4054a8:	ldr	x3, [x0, #16]
  4054ac:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4054b0:	add	x0, x0, #0x490
  4054b4:	ldr	x4, [x0, #32]
  4054b8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4054bc:	add	x0, x0, #0x490
  4054c0:	ldr	x5, [x0, #48]
  4054c4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4054c8:	add	x0, x0, #0x490
  4054cc:	ldr	x6, [x0, #64]
  4054d0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4054d4:	add	x0, x0, #0x490
  4054d8:	ldr	x0, [x0, #80]
  4054dc:	str	x0, [sp]
  4054e0:	mov	x7, x6
  4054e4:	mov	x6, x5
  4054e8:	mov	x5, x4
  4054ec:	mov	x4, x3
  4054f0:	mov	x3, x2
  4054f4:	mov	x2, x1
  4054f8:	mov	x1, x8
  4054fc:	ldr	x0, [sp, #120]
  405500:	bl	4023a0 <fprintf@plt>
  405504:	ldr	w0, [sp, #116]
  405508:	cmp	w0, #0x6
  40550c:	b.ne	40562c <ferror@plt+0x324c>  // b.any
  405510:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405514:	add	x0, x0, #0xcf8
  405518:	bl	402370 <gettext@plt>
  40551c:	mov	x16, x0
  405520:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  405524:	add	x0, x0, #0x5d0
  405528:	ldr	x10, [x0]
  40552c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  405530:	add	x0, x0, #0x5d8
  405534:	ldr	x11, [x0]
  405538:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40553c:	add	x0, x0, #0x490
  405540:	ldr	x12, [x0]
  405544:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  405548:	add	x0, x0, #0x490
  40554c:	ldr	x13, [x0, #16]
  405550:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  405554:	add	x0, x0, #0x490
  405558:	ldr	x14, [x0, #32]
  40555c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  405560:	add	x0, x0, #0x490
  405564:	ldr	x15, [x0, #48]
  405568:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40556c:	add	x0, x0, #0x490
  405570:	ldr	x0, [x0, #64]
  405574:	adrp	x1, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  405578:	add	x1, x1, #0x490
  40557c:	ldr	x1, [x1, #80]
  405580:	adrp	x2, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  405584:	add	x2, x2, #0x5d0
  405588:	ldr	x2, [x2]
  40558c:	adrp	x3, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  405590:	add	x3, x3, #0x5d8
  405594:	ldr	x3, [x3]
  405598:	adrp	x4, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40559c:	add	x4, x4, #0x490
  4055a0:	ldr	x4, [x4, #8]
  4055a4:	adrp	x5, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4055a8:	add	x5, x5, #0x490
  4055ac:	ldr	x5, [x5, #24]
  4055b0:	adrp	x6, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4055b4:	add	x6, x6, #0x490
  4055b8:	ldr	x6, [x6, #40]
  4055bc:	adrp	x7, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4055c0:	add	x7, x7, #0x490
  4055c4:	ldr	x7, [x7, #56]
  4055c8:	adrp	x8, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4055cc:	add	x8, x8, #0x490
  4055d0:	ldr	x8, [x8, #72]
  4055d4:	adrp	x9, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4055d8:	add	x9, x9, #0x490
  4055dc:	ldr	x9, [x9, #88]
  4055e0:	str	x9, [sp, #72]
  4055e4:	str	x8, [sp, #64]
  4055e8:	str	x7, [sp, #56]
  4055ec:	str	x6, [sp, #48]
  4055f0:	str	x5, [sp, #40]
  4055f4:	str	x4, [sp, #32]
  4055f8:	str	x3, [sp, #24]
  4055fc:	str	x2, [sp, #16]
  405600:	str	x1, [sp, #8]
  405604:	str	x0, [sp]
  405608:	mov	x7, x15
  40560c:	mov	x6, x14
  405610:	mov	x5, x13
  405614:	mov	x4, x12
  405618:	mov	x3, x11
  40561c:	mov	x2, x10
  405620:	mov	x1, x16
  405624:	ldr	x0, [sp, #120]
  405628:	bl	4023a0 <fprintf@plt>
  40562c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  405630:	add	x0, x0, #0xd60
  405634:	bl	402370 <gettext@plt>
  405638:	mov	x1, x0
  40563c:	ldr	x0, [sp, #120]
  405640:	bl	4023a0 <fprintf@plt>
  405644:	ldr	w0, [sp, #100]
  405648:	bl	401e80 <exit@plt>
  40564c:	sub	sp, sp, #0x10
  405650:	str	x0, [sp, #8]
  405654:	str	x1, [sp]
  405658:	mov	w0, #0x0                   	// #0
  40565c:	add	sp, sp, #0x10
  405660:	ret
  405664:	stp	x29, x30, [sp, #-32]!
  405668:	mov	x29, sp
  40566c:	str	x0, [sp, #24]
  405670:	str	x1, [sp, #16]
  405674:	ldr	x0, [sp, #24]
  405678:	ldr	x0, [x0, #480]
  40567c:	ldr	x0, [x0]
  405680:	cmp	x0, #0x0
  405684:	b.eq	40569c <ferror@plt+0x32bc>  // b.none
  405688:	ldr	x0, [sp, #16]
  40568c:	ldr	x0, [x0, #480]
  405690:	ldr	x0, [x0]
  405694:	cmp	x0, #0x0
  405698:	b.ne	4056a4 <ferror@plt+0x32c4>  // b.any
  40569c:	mov	w0, #0x0                   	// #0
  4056a0:	b	4056c8 <ferror@plt+0x32e8>
  4056a4:	ldr	x0, [sp, #24]
  4056a8:	ldr	x0, [x0, #480]
  4056ac:	ldr	x2, [x0]
  4056b0:	ldr	x0, [sp, #16]
  4056b4:	ldr	x0, [x0, #480]
  4056b8:	ldr	x0, [x0]
  4056bc:	mov	x1, x0
  4056c0:	mov	x0, x2
  4056c4:	bl	4021d0 <strcmp@plt>
  4056c8:	ldp	x29, x30, [sp], #32
  4056cc:	ret
  4056d0:	sub	sp, sp, #0x10
  4056d4:	str	x0, [sp, #8]
  4056d8:	str	x1, [sp]
  4056dc:	ldr	x0, [sp, #8]
  4056e0:	ldr	x1, [x0, #392]
  4056e4:	ldr	x0, [sp]
  4056e8:	ldr	x0, [x0, #392]
  4056ec:	cmp	x1, x0
  4056f0:	b.cs	4056fc <ferror@plt+0x331c>  // b.hs, b.nlast
  4056f4:	mov	w0, #0xffffffff            	// #-1
  4056f8:	b	405720 <ferror@plt+0x3340>
  4056fc:	ldr	x0, [sp, #8]
  405700:	ldr	x1, [x0, #392]
  405704:	ldr	x0, [sp]
  405708:	ldr	x0, [x0, #392]
  40570c:	cmp	x1, x0
  405710:	b.ls	40571c <ferror@plt+0x333c>  // b.plast
  405714:	mov	w0, #0x1                   	// #1
  405718:	b	405720 <ferror@plt+0x3340>
  40571c:	mov	w0, #0x0                   	// #0
  405720:	add	sp, sp, #0x10
  405724:	ret
  405728:	sub	sp, sp, #0x10
  40572c:	str	x0, [sp, #8]
  405730:	str	x1, [sp]
  405734:	ldr	x0, [sp, #8]
  405738:	ldr	x0, [x0, #400]
  40573c:	mov	w1, w0
  405740:	ldr	x0, [sp]
  405744:	ldr	x0, [x0, #400]
  405748:	sub	w0, w1, w0
  40574c:	add	sp, sp, #0x10
  405750:	ret
  405754:	sub	sp, sp, #0x10
  405758:	str	x0, [sp, #8]
  40575c:	str	x1, [sp]
  405760:	ldr	x0, [sp, #8]
  405764:	ldr	x1, [x0, #48]
  405768:	ldr	x0, [sp]
  40576c:	ldr	x0, [x0, #48]
  405770:	cmp	x1, x0
  405774:	b.cs	405780 <ferror@plt+0x33a0>  // b.hs, b.nlast
  405778:	mov	w0, #0xffffffff            	// #-1
  40577c:	b	4057a4 <ferror@plt+0x33c4>
  405780:	ldr	x0, [sp, #8]
  405784:	ldr	x1, [x0, #48]
  405788:	ldr	x0, [sp]
  40578c:	ldr	x0, [x0, #48]
  405790:	cmp	x1, x0
  405794:	b.ls	4057a0 <ferror@plt+0x33c0>  // b.plast
  405798:	mov	w0, #0x1                   	// #1
  40579c:	b	4057a4 <ferror@plt+0x33c4>
  4057a0:	mov	w0, #0x0                   	// #0
  4057a4:	add	sp, sp, #0x10
  4057a8:	ret
  4057ac:	sub	sp, sp, #0x10
  4057b0:	str	x0, [sp, #8]
  4057b4:	str	x1, [sp]
  4057b8:	ldr	x0, [sp, #8]
  4057bc:	ldr	x0, [x0, #216]
  4057c0:	mov	w1, w0
  4057c4:	ldr	x0, [sp]
  4057c8:	ldr	x0, [x0, #216]
  4057cc:	sub	w0, w1, w0
  4057d0:	add	sp, sp, #0x10
  4057d4:	ret
  4057d8:	sub	sp, sp, #0x10
  4057dc:	str	x0, [sp, #8]
  4057e0:	str	x1, [sp]
  4057e4:	ldr	x0, [sp, #8]
  4057e8:	ldr	w1, [x0, #864]
  4057ec:	ldr	x0, [sp]
  4057f0:	ldr	w0, [x0, #864]
  4057f4:	sub	w0, w1, w0
  4057f8:	add	sp, sp, #0x10
  4057fc:	ret
  405800:	sub	sp, sp, #0x10
  405804:	str	x0, [sp, #8]
  405808:	str	x1, [sp]
  40580c:	ldr	x0, [sp, #8]
  405810:	ldr	x0, [x0, #224]
  405814:	mov	w1, w0
  405818:	ldr	x0, [sp]
  40581c:	ldr	x0, [x0, #224]
  405820:	sub	w0, w1, w0
  405824:	add	sp, sp, #0x10
  405828:	ret
  40582c:	sub	sp, sp, #0x10
  405830:	str	x0, [sp, #8]
  405834:	str	x1, [sp]
  405838:	ldr	x0, [sp, #8]
  40583c:	ldr	x1, [x0, #232]
  405840:	ldr	x0, [sp]
  405844:	ldr	x0, [x0, #232]
  405848:	cmp	x1, x0
  40584c:	b.ge	405858 <ferror@plt+0x3478>  // b.tcont
  405850:	mov	w0, #0xffffffff            	// #-1
  405854:	b	40587c <ferror@plt+0x349c>
  405858:	ldr	x0, [sp, #8]
  40585c:	ldr	x1, [x0, #232]
  405860:	ldr	x0, [sp]
  405864:	ldr	x0, [x0, #232]
  405868:	cmp	x1, x0
  40586c:	b.le	405878 <ferror@plt+0x3498>
  405870:	mov	w0, #0x1                   	// #1
  405874:	b	40587c <ferror@plt+0x349c>
  405878:	mov	w0, #0x0                   	// #0
  40587c:	add	sp, sp, #0x10
  405880:	ret
  405884:	sub	sp, sp, #0x10
  405888:	str	x0, [sp, #8]
  40588c:	str	x1, [sp]
  405890:	ldr	x0, [sp, #8]
  405894:	ldr	x1, [x0, #240]
  405898:	ldr	x0, [sp]
  40589c:	ldr	x0, [x0, #240]
  4058a0:	cmp	x1, x0
  4058a4:	b.ge	4058b0 <ferror@plt+0x34d0>  // b.tcont
  4058a8:	mov	w0, #0xffffffff            	// #-1
  4058ac:	b	4058d4 <ferror@plt+0x34f4>
  4058b0:	ldr	x0, [sp, #8]
  4058b4:	ldr	x1, [x0, #240]
  4058b8:	ldr	x0, [sp]
  4058bc:	ldr	x0, [x0, #240]
  4058c0:	cmp	x1, x0
  4058c4:	b.le	4058d0 <ferror@plt+0x34f0>
  4058c8:	mov	w0, #0x1                   	// #1
  4058cc:	b	4058d4 <ferror@plt+0x34f4>
  4058d0:	mov	w0, #0x0                   	// #0
  4058d4:	add	sp, sp, #0x10
  4058d8:	ret
  4058dc:	sub	sp, sp, #0x10
  4058e0:	str	x0, [sp, #8]
  4058e4:	str	x1, [sp]
  4058e8:	ldr	x0, [sp, #8]
  4058ec:	ldr	x1, [x0, #248]
  4058f0:	ldr	x0, [sp]
  4058f4:	ldr	x0, [x0, #248]
  4058f8:	cmp	x1, x0
  4058fc:	b.ge	405908 <ferror@plt+0x3528>  // b.tcont
  405900:	mov	w0, #0xffffffff            	// #-1
  405904:	b	40592c <ferror@plt+0x354c>
  405908:	ldr	x0, [sp, #8]
  40590c:	ldr	x1, [x0, #248]
  405910:	ldr	x0, [sp]
  405914:	ldr	x0, [x0, #248]
  405918:	cmp	x1, x0
  40591c:	b.le	405928 <ferror@plt+0x3548>
  405920:	mov	w0, #0x1                   	// #1
  405924:	b	40592c <ferror@plt+0x354c>
  405928:	mov	w0, #0x0                   	// #0
  40592c:	add	sp, sp, #0x10
  405930:	ret
  405934:	sub	sp, sp, #0x10
  405938:	str	x0, [sp, #8]
  40593c:	str	x1, [sp]
  405940:	ldr	x0, [sp, #8]
  405944:	ldr	x1, [x0, #256]
  405948:	ldr	x0, [sp]
  40594c:	ldr	x0, [x0, #256]
  405950:	cmp	x1, x0
  405954:	b.ge	405960 <ferror@plt+0x3580>  // b.tcont
  405958:	mov	w0, #0xffffffff            	// #-1
  40595c:	b	405984 <ferror@plt+0x35a4>
  405960:	ldr	x0, [sp, #8]
  405964:	ldr	x1, [x0, #256]
  405968:	ldr	x0, [sp]
  40596c:	ldr	x0, [x0, #256]
  405970:	cmp	x1, x0
  405974:	b.le	405980 <ferror@plt+0x35a0>
  405978:	mov	w0, #0x1                   	// #1
  40597c:	b	405984 <ferror@plt+0x35a4>
  405980:	mov	w0, #0x0                   	// #0
  405984:	add	sp, sp, #0x10
  405988:	ret
  40598c:	sub	sp, sp, #0x10
  405990:	str	x0, [sp, #8]
  405994:	str	x1, [sp]
  405998:	ldr	x0, [sp, #8]
  40599c:	ldr	x1, [x0, #264]
  4059a0:	ldr	x0, [sp]
  4059a4:	ldr	x0, [x0, #264]
  4059a8:	cmp	x1, x0
  4059ac:	b.ge	4059b8 <ferror@plt+0x35d8>  // b.tcont
  4059b0:	mov	w0, #0xffffffff            	// #-1
  4059b4:	b	4059dc <ferror@plt+0x35fc>
  4059b8:	ldr	x0, [sp, #8]
  4059bc:	ldr	x1, [x0, #264]
  4059c0:	ldr	x0, [sp]
  4059c4:	ldr	x0, [x0, #264]
  4059c8:	cmp	x1, x0
  4059cc:	b.le	4059d8 <ferror@plt+0x35f8>
  4059d0:	mov	w0, #0x1                   	// #1
  4059d4:	b	4059dc <ferror@plt+0x35fc>
  4059d8:	mov	w0, #0x0                   	// #0
  4059dc:	add	sp, sp, #0x10
  4059e0:	ret
  4059e4:	sub	sp, sp, #0x10
  4059e8:	str	x0, [sp, #8]
  4059ec:	str	x1, [sp]
  4059f0:	ldr	x0, [sp, #8]
  4059f4:	ldr	x1, [x0, #272]
  4059f8:	ldr	x0, [sp]
  4059fc:	ldr	x0, [x0, #272]
  405a00:	cmp	x1, x0
  405a04:	b.ge	405a10 <ferror@plt+0x3630>  // b.tcont
  405a08:	mov	w0, #0xffffffff            	// #-1
  405a0c:	b	405a34 <ferror@plt+0x3654>
  405a10:	ldr	x0, [sp, #8]
  405a14:	ldr	x1, [x0, #272]
  405a18:	ldr	x0, [sp]
  405a1c:	ldr	x0, [x0, #272]
  405a20:	cmp	x1, x0
  405a24:	b.le	405a30 <ferror@plt+0x3650>
  405a28:	mov	w0, #0x1                   	// #1
  405a2c:	b	405a34 <ferror@plt+0x3654>
  405a30:	mov	w0, #0x0                   	// #0
  405a34:	add	sp, sp, #0x10
  405a38:	ret
  405a3c:	sub	sp, sp, #0x10
  405a40:	str	x0, [sp, #8]
  405a44:	str	x1, [sp]
  405a48:	ldr	x0, [sp, #8]
  405a4c:	ldr	x1, [x0, #280]
  405a50:	ldr	x0, [sp]
  405a54:	ldr	x0, [x0, #280]
  405a58:	cmp	x1, x0
  405a5c:	b.ge	405a68 <ferror@plt+0x3688>  // b.tcont
  405a60:	mov	w0, #0xffffffff            	// #-1
  405a64:	b	405a8c <ferror@plt+0x36ac>
  405a68:	ldr	x0, [sp, #8]
  405a6c:	ldr	x1, [x0, #280]
  405a70:	ldr	x0, [sp]
  405a74:	ldr	x0, [x0, #280]
  405a78:	cmp	x1, x0
  405a7c:	b.le	405a88 <ferror@plt+0x36a8>
  405a80:	mov	w0, #0x1                   	// #1
  405a84:	b	405a8c <ferror@plt+0x36ac>
  405a88:	mov	w0, #0x0                   	// #0
  405a8c:	add	sp, sp, #0x10
  405a90:	ret
  405a94:	sub	sp, sp, #0x10
  405a98:	str	x0, [sp, #8]
  405a9c:	str	x1, [sp]
  405aa0:	ldr	x0, [sp, #8]
  405aa4:	ldr	x1, [x0, #288]
  405aa8:	ldr	x0, [sp]
  405aac:	ldr	x0, [x0, #288]
  405ab0:	cmp	x1, x0
  405ab4:	b.ge	405ac0 <ferror@plt+0x36e0>  // b.tcont
  405ab8:	mov	w0, #0xffffffff            	// #-1
  405abc:	b	405ae4 <ferror@plt+0x3704>
  405ac0:	ldr	x0, [sp, #8]
  405ac4:	ldr	x1, [x0, #288]
  405ac8:	ldr	x0, [sp]
  405acc:	ldr	x0, [x0, #288]
  405ad0:	cmp	x1, x0
  405ad4:	b.le	405ae0 <ferror@plt+0x3700>
  405ad8:	mov	w0, #0x1                   	// #1
  405adc:	b	405ae4 <ferror@plt+0x3704>
  405ae0:	mov	w0, #0x0                   	// #0
  405ae4:	add	sp, sp, #0x10
  405ae8:	ret
  405aec:	sub	sp, sp, #0x10
  405af0:	str	x0, [sp, #8]
  405af4:	str	x1, [sp]
  405af8:	ldr	x0, [sp, #8]
  405afc:	ldr	x1, [x0, #296]
  405b00:	ldr	x0, [sp]
  405b04:	ldr	x0, [x0, #296]
  405b08:	cmp	x1, x0
  405b0c:	b.ge	405b18 <ferror@plt+0x3738>  // b.tcont
  405b10:	mov	w0, #0xffffffff            	// #-1
  405b14:	b	405b3c <ferror@plt+0x375c>
  405b18:	ldr	x0, [sp, #8]
  405b1c:	ldr	x1, [x0, #296]
  405b20:	ldr	x0, [sp]
  405b24:	ldr	x0, [x0, #296]
  405b28:	cmp	x1, x0
  405b2c:	b.le	405b38 <ferror@plt+0x3758>
  405b30:	mov	w0, #0x1                   	// #1
  405b34:	b	405b3c <ferror@plt+0x375c>
  405b38:	mov	w0, #0x0                   	// #0
  405b3c:	add	sp, sp, #0x10
  405b40:	ret
  405b44:	sub	sp, sp, #0x10
  405b48:	str	x0, [sp, #8]
  405b4c:	str	x1, [sp]
  405b50:	ldr	x0, [sp, #8]
  405b54:	ldr	x1, [x0, #304]
  405b58:	ldr	x0, [sp]
  405b5c:	ldr	x0, [x0, #304]
  405b60:	cmp	x1, x0
  405b64:	b.cs	405b70 <ferror@plt+0x3790>  // b.hs, b.nlast
  405b68:	mov	w0, #0xffffffff            	// #-1
  405b6c:	b	405b94 <ferror@plt+0x37b4>
  405b70:	ldr	x0, [sp, #8]
  405b74:	ldr	x1, [x0, #304]
  405b78:	ldr	x0, [sp]
  405b7c:	ldr	x0, [x0, #304]
  405b80:	cmp	x1, x0
  405b84:	b.ls	405b90 <ferror@plt+0x37b0>  // b.plast
  405b88:	mov	w0, #0x1                   	// #1
  405b8c:	b	405b94 <ferror@plt+0x37b4>
  405b90:	mov	w0, #0x0                   	// #0
  405b94:	add	sp, sp, #0x10
  405b98:	ret
  405b9c:	sub	sp, sp, #0x10
  405ba0:	str	x0, [sp, #8]
  405ba4:	str	x1, [sp]
  405ba8:	ldr	x0, [sp, #8]
  405bac:	ldr	x1, [x0, #312]
  405bb0:	ldr	x0, [sp]
  405bb4:	ldr	x0, [x0, #312]
  405bb8:	cmp	x1, x0
  405bbc:	b.cs	405bc8 <ferror@plt+0x37e8>  // b.hs, b.nlast
  405bc0:	mov	w0, #0xffffffff            	// #-1
  405bc4:	b	405bec <ferror@plt+0x380c>
  405bc8:	ldr	x0, [sp, #8]
  405bcc:	ldr	x1, [x0, #312]
  405bd0:	ldr	x0, [sp]
  405bd4:	ldr	x0, [x0, #312]
  405bd8:	cmp	x1, x0
  405bdc:	b.ls	405be8 <ferror@plt+0x3808>  // b.plast
  405be0:	mov	w0, #0x1                   	// #1
  405be4:	b	405bec <ferror@plt+0x380c>
  405be8:	mov	w0, #0x0                   	// #0
  405bec:	add	sp, sp, #0x10
  405bf0:	ret
  405bf4:	sub	sp, sp, #0x10
  405bf8:	str	x0, [sp, #8]
  405bfc:	str	x1, [sp]
  405c00:	ldr	x0, [sp, #8]
  405c04:	ldr	x1, [x0, #320]
  405c08:	ldr	x0, [sp]
  405c0c:	ldr	x0, [x0, #320]
  405c10:	cmp	x1, x0
  405c14:	b.cs	405c20 <ferror@plt+0x3840>  // b.hs, b.nlast
  405c18:	mov	w0, #0xffffffff            	// #-1
  405c1c:	b	405c44 <ferror@plt+0x3864>
  405c20:	ldr	x0, [sp, #8]
  405c24:	ldr	x1, [x0, #320]
  405c28:	ldr	x0, [sp]
  405c2c:	ldr	x0, [x0, #320]
  405c30:	cmp	x1, x0
  405c34:	b.ls	405c40 <ferror@plt+0x3860>  // b.plast
  405c38:	mov	w0, #0x1                   	// #1
  405c3c:	b	405c44 <ferror@plt+0x3864>
  405c40:	mov	w0, #0x0                   	// #0
  405c44:	add	sp, sp, #0x10
  405c48:	ret
  405c4c:	sub	sp, sp, #0x10
  405c50:	str	x0, [sp, #8]
  405c54:	str	x1, [sp]
  405c58:	ldr	x0, [sp, #8]
  405c5c:	ldr	x1, [x0, #352]
  405c60:	ldr	x0, [sp]
  405c64:	ldr	x0, [x0, #352]
  405c68:	cmp	x1, x0
  405c6c:	b.cs	405c78 <ferror@plt+0x3898>  // b.hs, b.nlast
  405c70:	mov	w0, #0xffffffff            	// #-1
  405c74:	b	405c9c <ferror@plt+0x38bc>
  405c78:	ldr	x0, [sp, #8]
  405c7c:	ldr	x1, [x0, #352]
  405c80:	ldr	x0, [sp]
  405c84:	ldr	x0, [x0, #352]
  405c88:	cmp	x1, x0
  405c8c:	b.ls	405c98 <ferror@plt+0x38b8>  // b.plast
  405c90:	mov	w0, #0x1                   	// #1
  405c94:	b	405c9c <ferror@plt+0x38bc>
  405c98:	mov	w0, #0x0                   	// #0
  405c9c:	add	sp, sp, #0x10
  405ca0:	ret
  405ca4:	sub	sp, sp, #0x10
  405ca8:	str	x0, [sp, #8]
  405cac:	str	x1, [sp]
  405cb0:	ldr	x0, [sp, #8]
  405cb4:	ldr	x1, [x0, #360]
  405cb8:	ldr	x0, [sp]
  405cbc:	ldr	x0, [x0, #360]
  405cc0:	cmp	x1, x0
  405cc4:	b.cs	405cd0 <ferror@plt+0x38f0>  // b.hs, b.nlast
  405cc8:	mov	w0, #0xffffffff            	// #-1
  405ccc:	b	405cf4 <ferror@plt+0x3914>
  405cd0:	ldr	x0, [sp, #8]
  405cd4:	ldr	x1, [x0, #360]
  405cd8:	ldr	x0, [sp]
  405cdc:	ldr	x0, [x0, #360]
  405ce0:	cmp	x1, x0
  405ce4:	b.ls	405cf0 <ferror@plt+0x3910>  // b.plast
  405ce8:	mov	w0, #0x1                   	// #1
  405cec:	b	405cf4 <ferror@plt+0x3914>
  405cf0:	mov	w0, #0x0                   	// #0
  405cf4:	add	sp, sp, #0x10
  405cf8:	ret
  405cfc:	sub	sp, sp, #0x10
  405d00:	str	x0, [sp, #8]
  405d04:	str	x1, [sp]
  405d08:	ldr	x0, [sp, #8]
  405d0c:	ldr	x1, [x0, #376]
  405d10:	ldr	x0, [sp]
  405d14:	ldr	x0, [x0, #376]
  405d18:	cmp	x1, x0
  405d1c:	b.cs	405d28 <ferror@plt+0x3948>  // b.hs, b.nlast
  405d20:	mov	w0, #0xffffffff            	// #-1
  405d24:	b	405d4c <ferror@plt+0x396c>
  405d28:	ldr	x0, [sp, #8]
  405d2c:	ldr	x1, [x0, #376]
  405d30:	ldr	x0, [sp]
  405d34:	ldr	x0, [x0, #376]
  405d38:	cmp	x1, x0
  405d3c:	b.ls	405d48 <ferror@plt+0x3968>  // b.plast
  405d40:	mov	w0, #0x1                   	// #1
  405d44:	b	405d4c <ferror@plt+0x396c>
  405d48:	mov	w0, #0x0                   	// #0
  405d4c:	add	sp, sp, #0x10
  405d50:	ret
  405d54:	sub	sp, sp, #0x10
  405d58:	str	x0, [sp, #8]
  405d5c:	str	x1, [sp]
  405d60:	ldr	x0, [sp, #8]
  405d64:	ldr	x1, [x0, #384]
  405d68:	ldr	x0, [sp]
  405d6c:	ldr	x0, [x0, #384]
  405d70:	cmp	x1, x0
  405d74:	b.cs	405d80 <ferror@plt+0x39a0>  // b.hs, b.nlast
  405d78:	mov	w0, #0xffffffff            	// #-1
  405d7c:	b	405da4 <ferror@plt+0x39c4>
  405d80:	ldr	x0, [sp, #8]
  405d84:	ldr	x1, [x0, #384]
  405d88:	ldr	x0, [sp]
  405d8c:	ldr	x0, [x0, #384]
  405d90:	cmp	x1, x0
  405d94:	b.ls	405da0 <ferror@plt+0x39c0>  // b.plast
  405d98:	mov	w0, #0x1                   	// #1
  405d9c:	b	405da4 <ferror@plt+0x39c4>
  405da0:	mov	w0, #0x0                   	// #0
  405da4:	add	sp, sp, #0x10
  405da8:	ret
  405dac:	sub	sp, sp, #0x10
  405db0:	str	x0, [sp, #8]
  405db4:	str	x1, [sp]
  405db8:	ldr	x0, [sp, #8]
  405dbc:	ldr	x1, [x0, #408]
  405dc0:	ldr	x0, [sp]
  405dc4:	ldr	x0, [x0, #408]
  405dc8:	cmp	x1, x0
  405dcc:	b.cs	405dd8 <ferror@plt+0x39f8>  // b.hs, b.nlast
  405dd0:	mov	w0, #0xffffffff            	// #-1
  405dd4:	b	405dfc <ferror@plt+0x3a1c>
  405dd8:	ldr	x0, [sp, #8]
  405ddc:	ldr	x1, [x0, #408]
  405de0:	ldr	x0, [sp]
  405de4:	ldr	x0, [x0, #408]
  405de8:	cmp	x1, x0
  405dec:	b.ls	405df8 <ferror@plt+0x3a18>  // b.plast
  405df0:	mov	w0, #0x1                   	// #1
  405df4:	b	405dfc <ferror@plt+0x3a1c>
  405df8:	mov	w0, #0x0                   	// #0
  405dfc:	add	sp, sp, #0x10
  405e00:	ret
  405e04:	sub	sp, sp, #0x10
  405e08:	str	x0, [sp, #8]
  405e0c:	str	x1, [sp]
  405e10:	ldr	x0, [sp, #8]
  405e14:	ldr	x1, [x0, #416]
  405e18:	ldr	x0, [sp]
  405e1c:	ldr	x0, [x0, #416]
  405e20:	cmp	x1, x0
  405e24:	b.cs	405e30 <ferror@plt+0x3a50>  // b.hs, b.nlast
  405e28:	mov	w0, #0xffffffff            	// #-1
  405e2c:	b	405e54 <ferror@plt+0x3a74>
  405e30:	ldr	x0, [sp, #8]
  405e34:	ldr	x1, [x0, #416]
  405e38:	ldr	x0, [sp]
  405e3c:	ldr	x0, [x0, #416]
  405e40:	cmp	x1, x0
  405e44:	b.ls	405e50 <ferror@plt+0x3a70>  // b.plast
  405e48:	mov	w0, #0x1                   	// #1
  405e4c:	b	405e54 <ferror@plt+0x3a74>
  405e50:	mov	w0, #0x0                   	// #0
  405e54:	add	sp, sp, #0x10
  405e58:	ret
  405e5c:	sub	sp, sp, #0x10
  405e60:	str	x0, [sp, #8]
  405e64:	str	x1, [sp]
  405e68:	ldr	x0, [sp, #8]
  405e6c:	ldr	x0, [x0, #424]
  405e70:	mov	w1, w0
  405e74:	ldr	x0, [sp]
  405e78:	ldr	x0, [x0, #424]
  405e7c:	sub	w0, w1, w0
  405e80:	add	sp, sp, #0x10
  405e84:	ret
  405e88:	sub	sp, sp, #0x10
  405e8c:	str	x0, [sp, #8]
  405e90:	str	x1, [sp]
  405e94:	ldr	x0, [sp, #8]
  405e98:	ldr	x1, [x0, #432]
  405e9c:	ldr	x0, [sp]
  405ea0:	ldr	x0, [x0, #432]
  405ea4:	cmp	x1, x0
  405ea8:	b.cs	405eb4 <ferror@plt+0x3ad4>  // b.hs, b.nlast
  405eac:	mov	w0, #0xffffffff            	// #-1
  405eb0:	b	405ed8 <ferror@plt+0x3af8>
  405eb4:	ldr	x0, [sp, #8]
  405eb8:	ldr	x1, [x0, #432]
  405ebc:	ldr	x0, [sp]
  405ec0:	ldr	x0, [x0, #432]
  405ec4:	cmp	x1, x0
  405ec8:	b.ls	405ed4 <ferror@plt+0x3af4>  // b.plast
  405ecc:	mov	w0, #0x1                   	// #1
  405ed0:	b	405ed8 <ferror@plt+0x3af8>
  405ed4:	mov	w0, #0x0                   	// #0
  405ed8:	add	sp, sp, #0x10
  405edc:	ret
  405ee0:	sub	sp, sp, #0x10
  405ee4:	str	x0, [sp, #8]
  405ee8:	str	x1, [sp]
  405eec:	ldr	x0, [sp, #8]
  405ef0:	ldr	x1, [x0, #440]
  405ef4:	ldr	x0, [sp]
  405ef8:	ldr	x0, [x0, #440]
  405efc:	cmp	x1, x0
  405f00:	b.cs	405f0c <ferror@plt+0x3b2c>  // b.hs, b.nlast
  405f04:	mov	w0, #0xffffffff            	// #-1
  405f08:	b	405f30 <ferror@plt+0x3b50>
  405f0c:	ldr	x0, [sp, #8]
  405f10:	ldr	x1, [x0, #440]
  405f14:	ldr	x0, [sp]
  405f18:	ldr	x0, [x0, #440]
  405f1c:	cmp	x1, x0
  405f20:	b.ls	405f2c <ferror@plt+0x3b4c>  // b.plast
  405f24:	mov	w0, #0x1                   	// #1
  405f28:	b	405f30 <ferror@plt+0x3b50>
  405f2c:	mov	w0, #0x0                   	// #0
  405f30:	add	sp, sp, #0x10
  405f34:	ret
  405f38:	sub	sp, sp, #0x10
  405f3c:	str	x0, [sp, #8]
  405f40:	str	x1, [sp]
  405f44:	ldr	x0, [sp, #8]
  405f48:	ldr	x1, [x0, #448]
  405f4c:	ldr	x0, [sp]
  405f50:	ldr	x0, [x0, #448]
  405f54:	cmp	x1, x0
  405f58:	b.cs	405f64 <ferror@plt+0x3b84>  // b.hs, b.nlast
  405f5c:	mov	w0, #0xffffffff            	// #-1
  405f60:	b	405f88 <ferror@plt+0x3ba8>
  405f64:	ldr	x0, [sp, #8]
  405f68:	ldr	x1, [x0, #448]
  405f6c:	ldr	x0, [sp]
  405f70:	ldr	x0, [x0, #448]
  405f74:	cmp	x1, x0
  405f78:	b.ls	405f84 <ferror@plt+0x3ba4>  // b.plast
  405f7c:	mov	w0, #0x1                   	// #1
  405f80:	b	405f88 <ferror@plt+0x3ba8>
  405f84:	mov	w0, #0x0                   	// #0
  405f88:	add	sp, sp, #0x10
  405f8c:	ret
  405f90:	sub	sp, sp, #0x10
  405f94:	str	x0, [sp, #8]
  405f98:	str	x1, [sp]
  405f9c:	ldr	x0, [sp, #8]
  405fa0:	ldr	x1, [x0, #456]
  405fa4:	ldr	x0, [sp]
  405fa8:	ldr	x0, [x0, #456]
  405fac:	cmp	x1, x0
  405fb0:	b.cs	405fbc <ferror@plt+0x3bdc>  // b.hs, b.nlast
  405fb4:	mov	w0, #0xffffffff            	// #-1
  405fb8:	b	405fe0 <ferror@plt+0x3c00>
  405fbc:	ldr	x0, [sp, #8]
  405fc0:	ldr	x1, [x0, #456]
  405fc4:	ldr	x0, [sp]
  405fc8:	ldr	x0, [x0, #456]
  405fcc:	cmp	x1, x0
  405fd0:	b.ls	405fdc <ferror@plt+0x3bfc>  // b.plast
  405fd4:	mov	w0, #0x1                   	// #1
  405fd8:	b	405fe0 <ferror@plt+0x3c00>
  405fdc:	mov	w0, #0x0                   	// #0
  405fe0:	add	sp, sp, #0x10
  405fe4:	ret
  405fe8:	sub	sp, sp, #0x10
  405fec:	str	x0, [sp, #8]
  405ff0:	str	x1, [sp]
  405ff4:	ldr	x0, [sp, #8]
  405ff8:	ldr	x1, [x0, #32]
  405ffc:	ldr	x0, [sp]
  406000:	ldr	x0, [x0, #32]
  406004:	cmp	x1, x0
  406008:	b.cs	406014 <ferror@plt+0x3c34>  // b.hs, b.nlast
  40600c:	mov	w0, #0xffffffff            	// #-1
  406010:	b	406038 <ferror@plt+0x3c58>
  406014:	ldr	x0, [sp, #8]
  406018:	ldr	x1, [x0, #32]
  40601c:	ldr	x0, [sp]
  406020:	ldr	x0, [x0, #32]
  406024:	cmp	x1, x0
  406028:	b.ls	406034 <ferror@plt+0x3c54>  // b.plast
  40602c:	mov	w0, #0x1                   	// #1
  406030:	b	406038 <ferror@plt+0x3c58>
  406034:	mov	w0, #0x0                   	// #0
  406038:	add	sp, sp, #0x10
  40603c:	ret
  406040:	sub	sp, sp, #0x10
  406044:	str	x0, [sp, #8]
  406048:	str	x1, [sp]
  40604c:	ldr	x0, [sp, #8]
  406050:	ldr	x1, [x0, #40]
  406054:	ldr	x0, [sp]
  406058:	ldr	x0, [x0, #40]
  40605c:	cmp	x1, x0
  406060:	b.cs	40606c <ferror@plt+0x3c8c>  // b.hs, b.nlast
  406064:	mov	w0, #0xffffffff            	// #-1
  406068:	b	406090 <ferror@plt+0x3cb0>
  40606c:	ldr	x0, [sp, #8]
  406070:	ldr	x1, [x0, #40]
  406074:	ldr	x0, [sp]
  406078:	ldr	x0, [x0, #40]
  40607c:	cmp	x1, x0
  406080:	b.ls	40608c <ferror@plt+0x3cac>  // b.plast
  406084:	mov	w0, #0x1                   	// #1
  406088:	b	406090 <ferror@plt+0x3cb0>
  40608c:	mov	w0, #0x0                   	// #0
  406090:	add	sp, sp, #0x10
  406094:	ret
  406098:	sub	sp, sp, #0x10
  40609c:	str	x0, [sp, #8]
  4060a0:	str	x1, [sp]
  4060a4:	ldr	x0, [sp, #8]
  4060a8:	ldr	x1, [x0, #168]
  4060ac:	ldr	x0, [sp]
  4060b0:	ldr	x0, [x0, #168]
  4060b4:	cmp	x1, x0
  4060b8:	b.cs	4060c4 <ferror@plt+0x3ce4>  // b.hs, b.nlast
  4060bc:	mov	w0, #0xffffffff            	// #-1
  4060c0:	b	4060e8 <ferror@plt+0x3d08>
  4060c4:	ldr	x0, [sp, #8]
  4060c8:	ldr	x1, [x0, #168]
  4060cc:	ldr	x0, [sp]
  4060d0:	ldr	x0, [x0, #168]
  4060d4:	cmp	x1, x0
  4060d8:	b.ls	4060e4 <ferror@plt+0x3d04>  // b.plast
  4060dc:	mov	w0, #0x1                   	// #1
  4060e0:	b	4060e8 <ferror@plt+0x3d08>
  4060e4:	mov	w0, #0x0                   	// #0
  4060e8:	add	sp, sp, #0x10
  4060ec:	ret
  4060f0:	sub	sp, sp, #0x10
  4060f4:	str	x0, [sp, #8]
  4060f8:	str	x1, [sp]
  4060fc:	ldr	x0, [sp, #8]
  406100:	ldr	x1, [x0, #176]
  406104:	ldr	x0, [sp]
  406108:	ldr	x0, [x0, #176]
  40610c:	cmp	x1, x0
  406110:	b.cs	40611c <ferror@plt+0x3d3c>  // b.hs, b.nlast
  406114:	mov	w0, #0xffffffff            	// #-1
  406118:	b	406140 <ferror@plt+0x3d60>
  40611c:	ldr	x0, [sp, #8]
  406120:	ldr	x1, [x0, #176]
  406124:	ldr	x0, [sp]
  406128:	ldr	x0, [x0, #176]
  40612c:	cmp	x1, x0
  406130:	b.ls	40613c <ferror@plt+0x3d5c>  // b.plast
  406134:	mov	w0, #0x1                   	// #1
  406138:	b	406140 <ferror@plt+0x3d60>
  40613c:	mov	w0, #0x0                   	// #0
  406140:	add	sp, sp, #0x10
  406144:	ret
  406148:	sub	sp, sp, #0x10
  40614c:	str	x0, [sp, #8]
  406150:	str	x1, [sp]
  406154:	ldr	x0, [sp, #8]
  406158:	ldr	x1, [x0, #184]
  40615c:	ldr	x0, [sp]
  406160:	ldr	x0, [x0, #184]
  406164:	cmp	x1, x0
  406168:	b.cs	406174 <ferror@plt+0x3d94>  // b.hs, b.nlast
  40616c:	mov	w0, #0xffffffff            	// #-1
  406170:	b	406198 <ferror@plt+0x3db8>
  406174:	ldr	x0, [sp, #8]
  406178:	ldr	x1, [x0, #184]
  40617c:	ldr	x0, [sp]
  406180:	ldr	x0, [x0, #184]
  406184:	cmp	x1, x0
  406188:	b.ls	406194 <ferror@plt+0x3db4>  // b.plast
  40618c:	mov	w0, #0x1                   	// #1
  406190:	b	406198 <ferror@plt+0x3db8>
  406194:	mov	w0, #0x0                   	// #0
  406198:	add	sp, sp, #0x10
  40619c:	ret
  4061a0:	sub	sp, sp, #0x10
  4061a4:	str	x0, [sp, #8]
  4061a8:	str	x1, [sp]
  4061ac:	ldr	x0, [sp, #8]
  4061b0:	ldr	x1, [x0, #192]
  4061b4:	ldr	x0, [sp]
  4061b8:	ldr	x0, [x0, #192]
  4061bc:	cmp	x1, x0
  4061c0:	b.cs	4061cc <ferror@plt+0x3dec>  // b.hs, b.nlast
  4061c4:	mov	w0, #0xffffffff            	// #-1
  4061c8:	b	4061f0 <ferror@plt+0x3e10>
  4061cc:	ldr	x0, [sp, #8]
  4061d0:	ldr	x1, [x0, #192]
  4061d4:	ldr	x0, [sp]
  4061d8:	ldr	x0, [x0, #192]
  4061dc:	cmp	x1, x0
  4061e0:	b.ls	4061ec <ferror@plt+0x3e0c>  // b.plast
  4061e4:	mov	w0, #0x1                   	// #1
  4061e8:	b	4061f0 <ferror@plt+0x3e10>
  4061ec:	mov	w0, #0x0                   	// #0
  4061f0:	add	sp, sp, #0x10
  4061f4:	ret
  4061f8:	sub	sp, sp, #0x10
  4061fc:	str	x0, [sp, #8]
  406200:	str	x1, [sp]
  406204:	ldr	x0, [sp, #8]
  406208:	ldr	x1, [x0, #200]
  40620c:	ldr	x0, [sp]
  406210:	ldr	x0, [x0, #200]
  406214:	cmp	x1, x0
  406218:	b.cs	406224 <ferror@plt+0x3e44>  // b.hs, b.nlast
  40621c:	mov	w0, #0xffffffff            	// #-1
  406220:	b	406248 <ferror@plt+0x3e68>
  406224:	ldr	x0, [sp, #8]
  406228:	ldr	x1, [x0, #200]
  40622c:	ldr	x0, [sp]
  406230:	ldr	x0, [x0, #200]
  406234:	cmp	x1, x0
  406238:	b.ls	406244 <ferror@plt+0x3e64>  // b.plast
  40623c:	mov	w0, #0x1                   	// #1
  406240:	b	406248 <ferror@plt+0x3e68>
  406244:	mov	w0, #0x0                   	// #0
  406248:	add	sp, sp, #0x10
  40624c:	ret
  406250:	sub	sp, sp, #0x10
  406254:	str	x0, [sp, #8]
  406258:	str	x1, [sp]
  40625c:	ldr	x0, [sp, #8]
  406260:	ldr	x1, [x0, #64]
  406264:	ldr	x0, [sp]
  406268:	ldr	x0, [x0, #64]
  40626c:	cmp	x1, x0
  406270:	b.cs	40627c <ferror@plt+0x3e9c>  // b.hs, b.nlast
  406274:	mov	w0, #0xffffffff            	// #-1
  406278:	b	4062a0 <ferror@plt+0x3ec0>
  40627c:	ldr	x0, [sp, #8]
  406280:	ldr	x1, [x0, #64]
  406284:	ldr	x0, [sp]
  406288:	ldr	x0, [x0, #64]
  40628c:	cmp	x1, x0
  406290:	b.ls	40629c <ferror@plt+0x3ebc>  // b.plast
  406294:	mov	w0, #0x1                   	// #1
  406298:	b	4062a0 <ferror@plt+0x3ec0>
  40629c:	mov	w0, #0x0                   	// #0
  4062a0:	add	sp, sp, #0x10
  4062a4:	ret
  4062a8:	sub	sp, sp, #0x10
  4062ac:	str	x0, [sp, #8]
  4062b0:	str	x1, [sp]
  4062b4:	ldr	x0, [sp, #8]
  4062b8:	ldr	x1, [x0, #208]
  4062bc:	ldr	x0, [sp]
  4062c0:	ldr	x0, [x0, #208]
  4062c4:	cmp	x1, x0
  4062c8:	b.cs	4062d4 <ferror@plt+0x3ef4>  // b.hs, b.nlast
  4062cc:	mov	w0, #0xffffffff            	// #-1
  4062d0:	b	4062f8 <ferror@plt+0x3f18>
  4062d4:	ldr	x0, [sp, #8]
  4062d8:	ldr	x1, [x0, #208]
  4062dc:	ldr	x0, [sp]
  4062e0:	ldr	x0, [x0, #208]
  4062e4:	cmp	x1, x0
  4062e8:	b.ls	4062f4 <ferror@plt+0x3f14>  // b.plast
  4062ec:	mov	w0, #0x1                   	// #1
  4062f0:	b	4062f8 <ferror@plt+0x3f18>
  4062f4:	mov	w0, #0x0                   	// #0
  4062f8:	add	sp, sp, #0x10
  4062fc:	ret
  406300:	stp	x29, x30, [sp, #-32]!
  406304:	mov	x29, sp
  406308:	str	x0, [sp, #24]
  40630c:	str	x1, [sp, #16]
  406310:	ldr	x0, [sp, #24]
  406314:	add	x2, x0, #0x221
  406318:	ldr	x0, [sp, #16]
  40631c:	add	x0, x0, #0x221
  406320:	mov	x1, x0
  406324:	mov	x0, x2
  406328:	bl	4021d0 <strcmp@plt>
  40632c:	ldp	x29, x30, [sp], #32
  406330:	ret
  406334:	stp	x29, x30, [sp, #-32]!
  406338:	mov	x29, sp
  40633c:	str	x0, [sp, #24]
  406340:	str	x1, [sp, #16]
  406344:	ldr	x0, [sp, #24]
  406348:	add	x2, x0, #0x200
  40634c:	ldr	x0, [sp, #16]
  406350:	add	x0, x0, #0x200
  406354:	mov	x1, x0
  406358:	mov	x0, x2
  40635c:	bl	4021d0 <strcmp@plt>
  406360:	ldp	x29, x30, [sp], #32
  406364:	ret
  406368:	stp	x29, x30, [sp, #-32]!
  40636c:	mov	x29, sp
  406370:	str	x0, [sp, #24]
  406374:	str	x1, [sp, #16]
  406378:	ldr	x0, [sp, #24]
  40637c:	add	x2, x0, #0x242
  406380:	ldr	x0, [sp, #16]
  406384:	add	x0, x0, #0x242
  406388:	mov	x1, x0
  40638c:	mov	x0, x2
  406390:	bl	4021d0 <strcmp@plt>
  406394:	ldp	x29, x30, [sp], #32
  406398:	ret
  40639c:	stp	x29, x30, [sp, #-32]!
  4063a0:	mov	x29, sp
  4063a4:	str	x0, [sp, #24]
  4063a8:	str	x1, [sp, #16]
  4063ac:	ldr	x0, [sp, #24]
  4063b0:	add	x2, x0, #0x263
  4063b4:	ldr	x0, [sp, #16]
  4063b8:	add	x0, x0, #0x263
  4063bc:	mov	x1, x0
  4063c0:	mov	x0, x2
  4063c4:	bl	4021d0 <strcmp@plt>
  4063c8:	ldp	x29, x30, [sp], #32
  4063cc:	ret
  4063d0:	stp	x29, x30, [sp, #-32]!
  4063d4:	mov	x29, sp
  4063d8:	str	x0, [sp, #24]
  4063dc:	str	x1, [sp, #16]
  4063e0:	ldr	x0, [sp, #24]
  4063e4:	add	x2, x0, #0x284
  4063e8:	ldr	x0, [sp, #16]
  4063ec:	add	x0, x0, #0x284
  4063f0:	mov	x1, x0
  4063f4:	mov	x0, x2
  4063f8:	bl	4021d0 <strcmp@plt>
  4063fc:	ldp	x29, x30, [sp], #32
  406400:	ret
  406404:	stp	x29, x30, [sp, #-32]!
  406408:	mov	x29, sp
  40640c:	str	x0, [sp, #24]
  406410:	str	x1, [sp, #16]
  406414:	ldr	x0, [sp, #24]
  406418:	add	x2, x0, #0x2a5
  40641c:	ldr	x0, [sp, #16]
  406420:	add	x0, x0, #0x2a5
  406424:	mov	x1, x0
  406428:	mov	x0, x2
  40642c:	bl	4021d0 <strcmp@plt>
  406430:	ldp	x29, x30, [sp], #32
  406434:	ret
  406438:	stp	x29, x30, [sp, #-32]!
  40643c:	mov	x29, sp
  406440:	str	x0, [sp, #24]
  406444:	str	x1, [sp, #16]
  406448:	ldr	x0, [sp, #24]
  40644c:	add	x2, x0, #0x2c6
  406450:	ldr	x0, [sp, #16]
  406454:	add	x0, x0, #0x2c6
  406458:	mov	x1, x0
  40645c:	mov	x0, x2
  406460:	bl	4021d0 <strcmp@plt>
  406464:	ldp	x29, x30, [sp], #32
  406468:	ret
  40646c:	stp	x29, x30, [sp, #-32]!
  406470:	mov	x29, sp
  406474:	str	x0, [sp, #24]
  406478:	str	x1, [sp, #16]
  40647c:	ldr	x0, [sp, #24]
  406480:	add	x2, x0, #0x2e7
  406484:	ldr	x0, [sp, #16]
  406488:	add	x0, x0, #0x2e7
  40648c:	mov	x1, x0
  406490:	mov	x0, x2
  406494:	bl	4021d0 <strcmp@plt>
  406498:	ldp	x29, x30, [sp], #32
  40649c:	ret
  4064a0:	stp	x29, x30, [sp, #-32]!
  4064a4:	mov	x29, sp
  4064a8:	str	x0, [sp, #24]
  4064ac:	str	x1, [sp, #16]
  4064b0:	ldr	x0, [sp, #24]
  4064b4:	add	x2, x0, #0x308
  4064b8:	ldr	x0, [sp, #16]
  4064bc:	add	x0, x0, #0x308
  4064c0:	mov	x1, x0
  4064c4:	mov	x0, x2
  4064c8:	bl	4021d0 <strcmp@plt>
  4064cc:	ldp	x29, x30, [sp], #32
  4064d0:	ret
  4064d4:	sub	sp, sp, #0x10
  4064d8:	str	x0, [sp, #8]
  4064dc:	str	x1, [sp]
  4064e0:	ldr	x0, [sp, #8]
  4064e4:	ldr	w1, [x0, #884]
  4064e8:	ldr	x0, [sp]
  4064ec:	ldr	w0, [x0, #884]
  4064f0:	cmp	w1, w0
  4064f4:	b.ge	406500 <ferror@plt+0x4120>  // b.tcont
  4064f8:	mov	w0, #0xffffffff            	// #-1
  4064fc:	b	406524 <ferror@plt+0x4144>
  406500:	ldr	x0, [sp, #8]
  406504:	ldr	w1, [x0, #884]
  406508:	ldr	x0, [sp]
  40650c:	ldr	w0, [x0, #884]
  406510:	cmp	w1, w0
  406514:	b.le	406520 <ferror@plt+0x4140>
  406518:	mov	w0, #0x1                   	// #1
  40651c:	b	406524 <ferror@plt+0x4144>
  406520:	mov	w0, #0x0                   	// #0
  406524:	add	sp, sp, #0x10
  406528:	ret
  40652c:	sub	sp, sp, #0x10
  406530:	str	x0, [sp, #8]
  406534:	str	x1, [sp]
  406538:	ldr	x0, [sp, #8]
  40653c:	ldr	w1, [x0, #888]
  406540:	ldr	x0, [sp]
  406544:	ldr	w0, [x0, #888]
  406548:	cmp	w1, w0
  40654c:	b.ge	406558 <ferror@plt+0x4178>  // b.tcont
  406550:	mov	w0, #0xffffffff            	// #-1
  406554:	b	40657c <ferror@plt+0x419c>
  406558:	ldr	x0, [sp, #8]
  40655c:	ldr	w1, [x0, #888]
  406560:	ldr	x0, [sp]
  406564:	ldr	w0, [x0, #888]
  406568:	cmp	w1, w0
  40656c:	b.le	406578 <ferror@plt+0x4198>
  406570:	mov	w0, #0x1                   	// #1
  406574:	b	40657c <ferror@plt+0x419c>
  406578:	mov	w0, #0x0                   	// #0
  40657c:	add	sp, sp, #0x10
  406580:	ret
  406584:	sub	sp, sp, #0x10
  406588:	str	x0, [sp, #8]
  40658c:	str	x1, [sp]
  406590:	ldr	x0, [sp, #8]
  406594:	ldr	w1, [x0, #876]
  406598:	ldr	x0, [sp]
  40659c:	ldr	w0, [x0, #876]
  4065a0:	cmp	w1, w0
  4065a4:	b.ge	4065b0 <ferror@plt+0x41d0>  // b.tcont
  4065a8:	mov	w0, #0xffffffff            	// #-1
  4065ac:	b	4065d4 <ferror@plt+0x41f4>
  4065b0:	ldr	x0, [sp, #8]
  4065b4:	ldr	w1, [x0, #876]
  4065b8:	ldr	x0, [sp]
  4065bc:	ldr	w0, [x0, #876]
  4065c0:	cmp	w1, w0
  4065c4:	b.le	4065d0 <ferror@plt+0x41f0>
  4065c8:	mov	w0, #0x1                   	// #1
  4065cc:	b	4065d4 <ferror@plt+0x41f4>
  4065d0:	mov	w0, #0x0                   	// #0
  4065d4:	add	sp, sp, #0x10
  4065d8:	ret
  4065dc:	sub	sp, sp, #0x10
  4065e0:	str	x0, [sp, #8]
  4065e4:	str	x1, [sp]
  4065e8:	ldr	x0, [sp, #8]
  4065ec:	ldr	w1, [x0, #880]
  4065f0:	ldr	x0, [sp]
  4065f4:	ldr	w0, [x0, #880]
  4065f8:	cmp	w1, w0
  4065fc:	b.ge	406608 <ferror@plt+0x4228>  // b.tcont
  406600:	mov	w0, #0xffffffff            	// #-1
  406604:	b	40662c <ferror@plt+0x424c>
  406608:	ldr	x0, [sp, #8]
  40660c:	ldr	w1, [x0, #880]
  406610:	ldr	x0, [sp]
  406614:	ldr	w0, [x0, #880]
  406618:	cmp	w1, w0
  40661c:	b.le	406628 <ferror@plt+0x4248>
  406620:	mov	w0, #0x1                   	// #1
  406624:	b	40662c <ferror@plt+0x424c>
  406628:	mov	w0, #0x0                   	// #0
  40662c:	add	sp, sp, #0x10
  406630:	ret
  406634:	sub	sp, sp, #0x10
  406638:	str	x0, [sp, #8]
  40663c:	str	x1, [sp]
  406640:	ldr	x0, [sp, #8]
  406644:	ldr	w1, [x0, #892]
  406648:	ldr	x0, [sp]
  40664c:	ldr	w0, [x0, #892]
  406650:	cmp	w1, w0
  406654:	b.ge	406660 <ferror@plt+0x4280>  // b.tcont
  406658:	mov	w0, #0xffffffff            	// #-1
  40665c:	b	406684 <ferror@plt+0x42a4>
  406660:	ldr	x0, [sp, #8]
  406664:	ldr	w1, [x0, #892]
  406668:	ldr	x0, [sp]
  40666c:	ldr	w0, [x0, #892]
  406670:	cmp	w1, w0
  406674:	b.le	406680 <ferror@plt+0x42a0>
  406678:	mov	w0, #0x1                   	// #1
  40667c:	b	406684 <ferror@plt+0x42a4>
  406680:	mov	w0, #0x0                   	// #0
  406684:	add	sp, sp, #0x10
  406688:	ret
  40668c:	sub	sp, sp, #0x10
  406690:	str	x0, [sp, #8]
  406694:	str	x1, [sp]
  406698:	ldr	x0, [sp, #8]
  40669c:	ldr	w1, [x0, #896]
  4066a0:	ldr	x0, [sp]
  4066a4:	ldr	w0, [x0, #896]
  4066a8:	cmp	w1, w0
  4066ac:	b.ge	4066b8 <ferror@plt+0x42d8>  // b.tcont
  4066b0:	mov	w0, #0xffffffff            	// #-1
  4066b4:	b	4066dc <ferror@plt+0x42fc>
  4066b8:	ldr	x0, [sp, #8]
  4066bc:	ldr	w1, [x0, #896]
  4066c0:	ldr	x0, [sp]
  4066c4:	ldr	w0, [x0, #896]
  4066c8:	cmp	w1, w0
  4066cc:	b.le	4066d8 <ferror@plt+0x42f8>
  4066d0:	mov	w0, #0x1                   	// #1
  4066d4:	b	4066dc <ferror@plt+0x42fc>
  4066d8:	mov	w0, #0x0                   	// #0
  4066dc:	add	sp, sp, #0x10
  4066e0:	ret
  4066e4:	sub	sp, sp, #0x10
  4066e8:	str	x0, [sp, #8]
  4066ec:	str	x1, [sp]
  4066f0:	ldr	x0, [sp, #8]
  4066f4:	ldr	w1, [x0, #900]
  4066f8:	ldr	x0, [sp]
  4066fc:	ldr	w0, [x0, #900]
  406700:	cmp	w1, w0
  406704:	b.ge	406710 <ferror@plt+0x4330>  // b.tcont
  406708:	mov	w0, #0xffffffff            	// #-1
  40670c:	b	406734 <ferror@plt+0x4354>
  406710:	ldr	x0, [sp, #8]
  406714:	ldr	w1, [x0, #900]
  406718:	ldr	x0, [sp]
  40671c:	ldr	w0, [x0, #900]
  406720:	cmp	w1, w0
  406724:	b.le	406730 <ferror@plt+0x4350>
  406728:	mov	w0, #0x1                   	// #1
  40672c:	b	406734 <ferror@plt+0x4354>
  406730:	mov	w0, #0x0                   	// #0
  406734:	add	sp, sp, #0x10
  406738:	ret
  40673c:	sub	sp, sp, #0x10
  406740:	str	x0, [sp, #8]
  406744:	str	x1, [sp]
  406748:	ldr	x0, [sp, #8]
  40674c:	ldr	w1, [x0, #904]
  406750:	ldr	x0, [sp]
  406754:	ldr	w0, [x0, #904]
  406758:	cmp	w1, w0
  40675c:	b.ge	406768 <ferror@plt+0x4388>  // b.tcont
  406760:	mov	w0, #0xffffffff            	// #-1
  406764:	b	40678c <ferror@plt+0x43ac>
  406768:	ldr	x0, [sp, #8]
  40676c:	ldr	w1, [x0, #904]
  406770:	ldr	x0, [sp]
  406774:	ldr	w0, [x0, #904]
  406778:	cmp	w1, w0
  40677c:	b.le	406788 <ferror@plt+0x43a8>
  406780:	mov	w0, #0x1                   	// #1
  406784:	b	40678c <ferror@plt+0x43ac>
  406788:	mov	w0, #0x0                   	// #0
  40678c:	add	sp, sp, #0x10
  406790:	ret
  406794:	sub	sp, sp, #0x10
  406798:	str	x0, [sp, #8]
  40679c:	str	x1, [sp]
  4067a0:	ldr	x0, [sp, #8]
  4067a4:	ldr	w1, [x0, #868]
  4067a8:	ldr	x0, [sp]
  4067ac:	ldr	w0, [x0, #868]
  4067b0:	sub	w0, w1, w0
  4067b4:	add	sp, sp, #0x10
  4067b8:	ret
  4067bc:	sub	sp, sp, #0x10
  4067c0:	str	x0, [sp, #8]
  4067c4:	str	x1, [sp]
  4067c8:	ldr	x0, [sp, #8]
  4067cc:	ldr	w1, [x0]
  4067d0:	ldr	x0, [sp]
  4067d4:	ldr	w0, [x0]
  4067d8:	sub	w0, w1, w0
  4067dc:	add	sp, sp, #0x10
  4067e0:	ret
  4067e4:	sub	sp, sp, #0x10
  4067e8:	str	x0, [sp, #8]
  4067ec:	str	x1, [sp]
  4067f0:	ldr	x0, [sp, #8]
  4067f4:	ldr	w1, [x0, #4]
  4067f8:	ldr	x0, [sp]
  4067fc:	ldr	w0, [x0, #4]
  406800:	sub	w0, w1, w0
  406804:	add	sp, sp, #0x10
  406808:	ret
  40680c:	sub	sp, sp, #0x10
  406810:	str	x0, [sp, #8]
  406814:	str	x1, [sp]
  406818:	ldr	x0, [sp, #8]
  40681c:	ldr	w1, [x0, #856]
  406820:	ldr	x0, [sp]
  406824:	ldr	w0, [x0, #856]
  406828:	sub	w0, w1, w0
  40682c:	add	sp, sp, #0x10
  406830:	ret
  406834:	sub	sp, sp, #0x10
  406838:	str	x0, [sp, #8]
  40683c:	str	x1, [sp]
  406840:	ldr	x0, [sp, #8]
  406844:	ldr	w1, [x0, #860]
  406848:	ldr	x0, [sp]
  40684c:	ldr	w0, [x0, #860]
  406850:	sub	w0, w1, w0
  406854:	add	sp, sp, #0x10
  406858:	ret
  40685c:	sub	sp, sp, #0x10
  406860:	str	x0, [sp, #8]
  406864:	str	x1, [sp]
  406868:	ldr	x0, [sp, #8]
  40686c:	ldr	w1, [x0, #872]
  406870:	ldr	x0, [sp]
  406874:	ldr	w0, [x0, #872]
  406878:	cmp	w1, w0
  40687c:	b.ge	406888 <ferror@plt+0x44a8>  // b.tcont
  406880:	mov	w0, #0xffffffff            	// #-1
  406884:	b	4068ac <ferror@plt+0x44cc>
  406888:	ldr	x0, [sp, #8]
  40688c:	ldr	w1, [x0, #872]
  406890:	ldr	x0, [sp]
  406894:	ldr	w0, [x0, #872]
  406898:	cmp	w1, w0
  40689c:	b.le	4068a8 <ferror@plt+0x44c8>
  4068a0:	mov	w0, #0x1                   	// #1
  4068a4:	b	4068ac <ferror@plt+0x44cc>
  4068a8:	mov	w0, #0x0                   	// #0
  4068ac:	add	sp, sp, #0x10
  4068b0:	ret
  4068b4:	sub	sp, sp, #0x10
  4068b8:	str	x0, [sp, #8]
  4068bc:	str	x1, [sp]
  4068c0:	ldr	x0, [sp, #8]
  4068c4:	ldr	w1, [x0, #908]
  4068c8:	ldr	x0, [sp]
  4068cc:	ldr	w0, [x0, #908]
  4068d0:	sub	w0, w1, w0
  4068d4:	add	sp, sp, #0x10
  4068d8:	ret
  4068dc:	sub	sp, sp, #0x10
  4068e0:	str	x0, [sp, #8]
  4068e4:	str	x1, [sp]
  4068e8:	ldr	x0, [sp, #8]
  4068ec:	ldr	w0, [x0, #24]
  4068f0:	mov	w1, w0
  4068f4:	ldr	x0, [sp]
  4068f8:	ldr	w0, [x0, #24]
  4068fc:	sub	w0, w1, w0
  406900:	add	sp, sp, #0x10
  406904:	ret
  406908:	sub	sp, sp, #0x10
  40690c:	str	x0, [sp, #8]
  406910:	str	x1, [sp]
  406914:	ldr	x0, [sp, #8]
  406918:	ldrb	w0, [x0, #28]
  40691c:	mov	w1, w0
  406920:	ldr	x0, [sp]
  406924:	ldrb	w0, [x0, #28]
  406928:	sub	w0, w1, w0
  40692c:	add	sp, sp, #0x10
  406930:	ret
  406934:	sub	sp, sp, #0x20
  406938:	str	x0, [sp, #8]
  40693c:	str	x1, [sp]
  406940:	ldr	x0, [sp, #8]
  406944:	ldr	x1, [x0, #32]
  406948:	ldr	x0, [sp, #8]
  40694c:	ldr	x0, [x0, #40]
  406950:	add	x1, x1, x0
  406954:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  406958:	add	x0, x0, #0x410
  40695c:	ldr	x0, [x0]
  406960:	udiv	x0, x1, x0
  406964:	str	x0, [sp, #24]
  406968:	ldr	x0, [sp]
  40696c:	ldr	x1, [x0, #32]
  406970:	ldr	x0, [sp]
  406974:	ldr	x0, [x0, #40]
  406978:	add	x1, x1, x0
  40697c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  406980:	add	x0, x0, #0x410
  406984:	ldr	x0, [x0]
  406988:	udiv	x0, x1, x0
  40698c:	str	x0, [sp, #16]
  406990:	ldr	x1, [sp, #24]
  406994:	ldr	x0, [sp, #16]
  406998:	cmp	x1, x0
  40699c:	b.cs	4069a8 <ferror@plt+0x45c8>  // b.hs, b.nlast
  4069a0:	mov	w0, #0xffffffff            	// #-1
  4069a4:	b	4069c4 <ferror@plt+0x45e4>
  4069a8:	ldr	x1, [sp, #24]
  4069ac:	ldr	x0, [sp, #16]
  4069b0:	cmp	x1, x0
  4069b4:	b.ls	4069c0 <ferror@plt+0x45e0>  // b.plast
  4069b8:	mov	w0, #0x1                   	// #1
  4069bc:	b	4069c4 <ferror@plt+0x45e4>
  4069c0:	mov	w0, #0x0                   	// #0
  4069c4:	add	sp, sp, #0x20
  4069c8:	ret
  4069cc:	sub	sp, sp, #0x20
  4069d0:	str	x0, [sp, #8]
  4069d4:	str	x1, [sp]
  4069d8:	ldr	x0, [sp, #8]
  4069dc:	ldr	x1, [x0, #64]
  4069e0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4069e4:	add	x0, x0, #0x410
  4069e8:	ldr	x0, [x0]
  4069ec:	udiv	x0, x1, x0
  4069f0:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  4069f4:	add	x1, x1, #0x388
  4069f8:	ldr	x1, [x1]
  4069fc:	cmp	x0, x1
  406a00:	b.hi	406a34 <ferror@plt+0x4654>  // b.pmore
  406a04:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  406a08:	add	x0, x0, #0x388
  406a0c:	ldr	x0, [x0]
  406a10:	mov	x2, x0
  406a14:	ldr	x0, [sp, #8]
  406a18:	ldr	x1, [x0, #64]
  406a1c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  406a20:	add	x0, x0, #0x410
  406a24:	ldr	x0, [x0]
  406a28:	udiv	x0, x1, x0
  406a2c:	sub	x0, x2, x0
  406a30:	b	406a38 <ferror@plt+0x4658>
  406a34:	mov	x0, #0x0                   	// #0
  406a38:	str	x0, [sp, #24]
  406a3c:	ldr	x0, [sp]
  406a40:	ldr	x1, [x0, #64]
  406a44:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  406a48:	add	x0, x0, #0x410
  406a4c:	ldr	x0, [x0]
  406a50:	udiv	x0, x1, x0
  406a54:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  406a58:	add	x1, x1, #0x388
  406a5c:	ldr	x1, [x1]
  406a60:	cmp	x0, x1
  406a64:	b.hi	406a98 <ferror@plt+0x46b8>  // b.pmore
  406a68:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  406a6c:	add	x0, x0, #0x388
  406a70:	ldr	x0, [x0]
  406a74:	mov	x2, x0
  406a78:	ldr	x0, [sp]
  406a7c:	ldr	x1, [x0, #64]
  406a80:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  406a84:	add	x0, x0, #0x410
  406a88:	ldr	x0, [x0]
  406a8c:	udiv	x0, x1, x0
  406a90:	sub	x0, x2, x0
  406a94:	b	406a9c <ferror@plt+0x46bc>
  406a98:	mov	x0, #0x0                   	// #0
  406a9c:	str	x0, [sp, #16]
  406aa0:	ldr	x1, [sp, #24]
  406aa4:	ldr	x0, [sp, #16]
  406aa8:	cmp	x1, x0
  406aac:	b.cs	406ab8 <ferror@plt+0x46d8>  // b.hs, b.nlast
  406ab0:	mov	w0, #0xffffffff            	// #-1
  406ab4:	b	406ad4 <ferror@plt+0x46f4>
  406ab8:	ldr	x1, [sp, #24]
  406abc:	ldr	x0, [sp, #16]
  406ac0:	cmp	x1, x0
  406ac4:	b.ls	406ad0 <ferror@plt+0x46f0>  // b.plast
  406ac8:	mov	w0, #0x1                   	// #1
  406acc:	b	406ad4 <ferror@plt+0x46f4>
  406ad0:	mov	w0, #0x0                   	// #0
  406ad4:	add	sp, sp, #0x20
  406ad8:	ret
  406adc:	sub	sp, sp, #0x10
  406ae0:	str	x0, [sp, #8]
  406ae4:	str	x1, [sp]
  406ae8:	ldr	x0, [sp, #8]
  406aec:	ldr	x0, [x0, #928]
  406af0:	mov	x1, x0
  406af4:	ldr	x0, [sp]
  406af8:	ldr	x0, [x0, #928]
  406afc:	cmp	x1, x0
  406b00:	b.cs	406b0c <ferror@plt+0x472c>  // b.hs, b.nlast
  406b04:	mov	w0, #0xffffffff            	// #-1
  406b08:	b	406b34 <ferror@plt+0x4754>
  406b0c:	ldr	x0, [sp, #8]
  406b10:	ldr	x0, [x0, #928]
  406b14:	mov	x1, x0
  406b18:	ldr	x0, [sp]
  406b1c:	ldr	x0, [x0, #928]
  406b20:	cmp	x1, x0
  406b24:	b.ls	406b30 <ferror@plt+0x4750>  // b.plast
  406b28:	mov	w0, #0x1                   	// #1
  406b2c:	b	406b34 <ferror@plt+0x4754>
  406b30:	mov	w0, #0x0                   	// #0
  406b34:	add	sp, sp, #0x10
  406b38:	ret
  406b3c:	sub	sp, sp, #0x10
  406b40:	str	x0, [sp, #8]
  406b44:	str	x1, [sp]
  406b48:	ldr	x0, [sp, #8]
  406b4c:	ldr	x0, [x0, #936]
  406b50:	mov	x1, x0
  406b54:	ldr	x0, [sp]
  406b58:	ldr	x0, [x0, #936]
  406b5c:	cmp	x1, x0
  406b60:	b.cs	406b6c <ferror@plt+0x478c>  // b.hs, b.nlast
  406b64:	mov	w0, #0xffffffff            	// #-1
  406b68:	b	406b94 <ferror@plt+0x47b4>
  406b6c:	ldr	x0, [sp, #8]
  406b70:	ldr	x0, [x0, #936]
  406b74:	mov	x1, x0
  406b78:	ldr	x0, [sp]
  406b7c:	ldr	x0, [x0, #936]
  406b80:	cmp	x1, x0
  406b84:	b.ls	406b90 <ferror@plt+0x47b0>  // b.plast
  406b88:	mov	w0, #0x1                   	// #1
  406b8c:	b	406b94 <ferror@plt+0x47b4>
  406b90:	mov	w0, #0x0                   	// #0
  406b94:	add	sp, sp, #0x10
  406b98:	ret
  406b9c:	sub	sp, sp, #0x10
  406ba0:	str	x0, [sp, #8]
  406ba4:	str	x1, [sp]
  406ba8:	ldr	x0, [sp, #8]
  406bac:	ldr	x0, [x0, #944]
  406bb0:	mov	x1, x0
  406bb4:	ldr	x0, [sp]
  406bb8:	ldr	x0, [x0, #944]
  406bbc:	cmp	x1, x0
  406bc0:	b.cs	406bcc <ferror@plt+0x47ec>  // b.hs, b.nlast
  406bc4:	mov	w0, #0xffffffff            	// #-1
  406bc8:	b	406bf4 <ferror@plt+0x4814>
  406bcc:	ldr	x0, [sp, #8]
  406bd0:	ldr	x0, [x0, #944]
  406bd4:	mov	x1, x0
  406bd8:	ldr	x0, [sp]
  406bdc:	ldr	x0, [x0, #944]
  406be0:	cmp	x1, x0
  406be4:	b.ls	406bf0 <ferror@plt+0x4810>  // b.plast
  406be8:	mov	w0, #0x1                   	// #1
  406bec:	b	406bf4 <ferror@plt+0x4814>
  406bf0:	mov	w0, #0x0                   	// #0
  406bf4:	add	sp, sp, #0x10
  406bf8:	ret
  406bfc:	sub	sp, sp, #0x10
  406c00:	str	x0, [sp, #8]
  406c04:	str	x1, [sp]
  406c08:	ldr	x0, [sp, #8]
  406c0c:	ldr	x0, [x0, #952]
  406c10:	mov	x1, x0
  406c14:	ldr	x0, [sp]
  406c18:	ldr	x0, [x0, #952]
  406c1c:	cmp	x1, x0
  406c20:	b.cs	406c2c <ferror@plt+0x484c>  // b.hs, b.nlast
  406c24:	mov	w0, #0xffffffff            	// #-1
  406c28:	b	406c54 <ferror@plt+0x4874>
  406c2c:	ldr	x0, [sp, #8]
  406c30:	ldr	x0, [x0, #952]
  406c34:	mov	x1, x0
  406c38:	ldr	x0, [sp]
  406c3c:	ldr	x0, [x0, #952]
  406c40:	cmp	x1, x0
  406c44:	b.ls	406c50 <ferror@plt+0x4870>  // b.plast
  406c48:	mov	w0, #0x1                   	// #1
  406c4c:	b	406c54 <ferror@plt+0x4874>
  406c50:	mov	w0, #0x0                   	// #0
  406c54:	add	sp, sp, #0x10
  406c58:	ret
  406c5c:	sub	sp, sp, #0x10
  406c60:	str	x0, [sp, #8]
  406c64:	str	x1, [sp]
  406c68:	ldr	x0, [sp, #8]
  406c6c:	ldr	x0, [x0, #960]
  406c70:	mov	x1, x0
  406c74:	ldr	x0, [sp]
  406c78:	ldr	x0, [x0, #960]
  406c7c:	cmp	x1, x0
  406c80:	b.cs	406c8c <ferror@plt+0x48ac>  // b.hs, b.nlast
  406c84:	mov	w0, #0xffffffff            	// #-1
  406c88:	b	406cb4 <ferror@plt+0x48d4>
  406c8c:	ldr	x0, [sp, #8]
  406c90:	ldr	x0, [x0, #960]
  406c94:	mov	x1, x0
  406c98:	ldr	x0, [sp]
  406c9c:	ldr	x0, [x0, #960]
  406ca0:	cmp	x1, x0
  406ca4:	b.ls	406cb0 <ferror@plt+0x48d0>  // b.plast
  406ca8:	mov	w0, #0x1                   	// #1
  406cac:	b	406cb4 <ferror@plt+0x48d4>
  406cb0:	mov	w0, #0x0                   	// #0
  406cb4:	add	sp, sp, #0x10
  406cb8:	ret
  406cbc:	sub	sp, sp, #0x10
  406cc0:	str	x0, [sp, #8]
  406cc4:	str	x1, [sp]
  406cc8:	ldr	x0, [sp, #8]
  406ccc:	ldr	x0, [x0, #968]
  406cd0:	mov	x1, x0
  406cd4:	ldr	x0, [sp]
  406cd8:	ldr	x0, [x0, #968]
  406cdc:	cmp	x1, x0
  406ce0:	b.cs	406cec <ferror@plt+0x490c>  // b.hs, b.nlast
  406ce4:	mov	w0, #0xffffffff            	// #-1
  406ce8:	b	406d14 <ferror@plt+0x4934>
  406cec:	ldr	x0, [sp, #8]
  406cf0:	ldr	x0, [x0, #968]
  406cf4:	mov	x1, x0
  406cf8:	ldr	x0, [sp]
  406cfc:	ldr	x0, [x0, #968]
  406d00:	cmp	x1, x0
  406d04:	b.ls	406d10 <ferror@plt+0x4930>  // b.plast
  406d08:	mov	w0, #0x1                   	// #1
  406d0c:	b	406d14 <ferror@plt+0x4934>
  406d10:	mov	w0, #0x0                   	// #0
  406d14:	add	sp, sp, #0x10
  406d18:	ret
  406d1c:	stp	x29, x30, [sp, #-32]!
  406d20:	mov	x29, sp
  406d24:	str	x0, [sp, #24]
  406d28:	str	x1, [sp, #16]
  406d2c:	ldr	x0, [sp, #24]
  406d30:	ldr	x2, [x0, #1032]
  406d34:	ldr	x0, [sp, #16]
  406d38:	ldr	x0, [x0, #1032]
  406d3c:	mov	x1, x0
  406d40:	mov	x0, x2
  406d44:	bl	4021d0 <strcmp@plt>
  406d48:	ldp	x29, x30, [sp], #32
  406d4c:	ret
  406d50:	stp	x29, x30, [sp, #-32]!
  406d54:	mov	x29, sp
  406d58:	str	x0, [sp, #24]
  406d5c:	str	x1, [sp, #16]
  406d60:	ldr	x0, [sp, #24]
  406d64:	ldr	x2, [x0, #488]
  406d68:	ldr	x0, [sp, #16]
  406d6c:	ldr	x0, [x0, #488]
  406d70:	mov	x1, x0
  406d74:	mov	x0, x2
  406d78:	bl	4021d0 <strcmp@plt>
  406d7c:	ldp	x29, x30, [sp], #32
  406d80:	ret
  406d84:	sub	sp, sp, #0x20
  406d88:	str	x0, [sp, #8]
  406d8c:	str	x1, [sp]
  406d90:	ldr	x0, [sp, #8]
  406d94:	ldr	x1, [x0, #352]
  406d98:	ldr	x0, [sp, #8]
  406d9c:	ldr	x0, [x0, #360]
  406da0:	add	x0, x1, x0
  406da4:	str	x0, [sp, #24]
  406da8:	ldr	x0, [sp]
  406dac:	ldr	x1, [x0, #352]
  406db0:	ldr	x0, [sp]
  406db4:	ldr	x0, [x0, #360]
  406db8:	add	x0, x1, x0
  406dbc:	str	x0, [sp, #16]
  406dc0:	ldr	x1, [sp, #24]
  406dc4:	ldr	x0, [sp, #16]
  406dc8:	cmp	x1, x0
  406dcc:	b.cs	406dd8 <ferror@plt+0x49f8>  // b.hs, b.nlast
  406dd0:	mov	w0, #0xffffffff            	// #-1
  406dd4:	b	406df4 <ferror@plt+0x4a14>
  406dd8:	ldr	x1, [sp, #24]
  406ddc:	ldr	x0, [sp, #16]
  406de0:	cmp	x1, x0
  406de4:	b.ls	406df0 <ferror@plt+0x4a10>  // b.plast
  406de8:	mov	w0, #0x1                   	// #1
  406dec:	b	406df4 <ferror@plt+0x4a14>
  406df0:	mov	w0, #0x0                   	// #0
  406df4:	add	sp, sp, #0x20
  406df8:	ret
  406dfc:	stp	x29, x30, [sp, #-32]!
  406e00:	mov	x29, sp
  406e04:	str	x0, [sp, #24]
  406e08:	str	x1, [sp, #16]
  406e0c:	mov	w3, #0x2d                  	// #45
  406e10:	adrp	x0, 413000 <ferror@plt+0x10c20>
  406e14:	add	x2, x0, #0xd80
  406e18:	mov	x1, #0xf0                  	// #240
  406e1c:	ldr	x0, [sp, #24]
  406e20:	bl	401fb0 <snprintf@plt>
  406e24:	ldp	x29, x30, [sp], #32
  406e28:	ret
  406e2c:	sub	sp, sp, #0x30
  406e30:	str	x0, [sp, #8]
  406e34:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  406e38:	add	x0, x0, #0x5e0
  406e3c:	str	x0, [sp, #40]
  406e40:	ldr	x0, [sp, #8]
  406e44:	str	x0, [sp, #32]
  406e48:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  406e4c:	add	x0, x0, #0x3d8
  406e50:	ldr	w0, [x0]
  406e54:	mov	w2, #0x1ffff               	// #131071
  406e58:	mov	w1, #0x1ffff               	// #131071
  406e5c:	cmp	w0, w2
  406e60:	csel	w0, w0, w1, ls  // ls = plast
  406e64:	str	w0, [sp, #28]
  406e68:	ldr	x0, [sp, #32]
  406e6c:	strb	wzr, [x0]
  406e70:	ldr	x0, [sp, #40]
  406e74:	ldrb	w0, [x0]
  406e78:	cmp	w0, #0x0
  406e7c:	b.ne	406e88 <ferror@plt+0x4aa8>  // b.any
  406e80:	mov	w0, #0x0                   	// #0
  406e84:	b	407124 <ferror@plt+0x4d44>
  406e88:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  406e8c:	add	x0, x0, #0x348
  406e90:	ldr	w0, [x0]
  406e94:	cmp	w0, #0x75
  406e98:	b.eq	406fe0 <ferror@plt+0x4c00>  // b.none
  406e9c:	b	406fb8 <ferror@plt+0x4bd8>
  406ea0:	ldr	w0, [sp, #28]
  406ea4:	cmp	w0, #0x3
  406ea8:	b.le	406fcc <ferror@plt+0x4bec>
  406eac:	ldr	x0, [sp, #40]
  406eb0:	ldrb	w0, [x0]
  406eb4:	cmp	w0, #0x7c
  406eb8:	b.eq	406f60 <ferror@plt+0x4b80>  // b.none
  406ebc:	cmp	w0, #0x7c
  406ec0:	b.gt	406f94 <ferror@plt+0x4bb4>
  406ec4:	cmp	w0, #0x4c
  406ec8:	b.eq	406f18 <ferror@plt+0x4b38>  // b.none
  406ecc:	cmp	w0, #0x4c
  406ed0:	b.gt	406f94 <ferror@plt+0x4bb4>
  406ed4:	cmp	w0, #0x2b
  406ed8:	b.eq	406f3c <ferror@plt+0x4b5c>  // b.none
  406edc:	cmp	w0, #0x2b
  406ee0:	b.gt	406f94 <ferror@plt+0x4bb4>
  406ee4:	cmp	w0, #0x0
  406ee8:	b.eq	406f84 <ferror@plt+0x4ba4>  // b.none
  406eec:	cmp	w0, #0x20
  406ef0:	b.ne	406f94 <ferror@plt+0x4bb4>  // b.any
  406ef4:	ldr	x2, [sp, #32]
  406ef8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  406efc:	add	x1, x0, #0xd88
  406f00:	mov	x0, x2
  406f04:	ldr	w2, [x1]
  406f08:	str	w2, [x0]
  406f0c:	ldrb	w1, [x1, #4]
  406f10:	strb	w1, [x0, #4]
  406f14:	b	406f94 <ferror@plt+0x4bb4>
  406f18:	ldr	x2, [sp, #32]
  406f1c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  406f20:	add	x1, x0, #0xd90
  406f24:	mov	x0, x2
  406f28:	ldr	w2, [x1]
  406f2c:	str	w2, [x0]
  406f30:	ldrb	w1, [x1, #4]
  406f34:	strb	w1, [x0, #4]
  406f38:	b	406f94 <ferror@plt+0x4bb4>
  406f3c:	ldr	x2, [sp, #32]
  406f40:	adrp	x0, 413000 <ferror@plt+0x10c20>
  406f44:	add	x1, x0, #0xd90
  406f48:	mov	x0, x2
  406f4c:	ldr	w2, [x1]
  406f50:	str	w2, [x0]
  406f54:	ldrb	w1, [x1, #4]
  406f58:	strb	w1, [x0, #4]
  406f5c:	b	406f94 <ferror@plt+0x4bb4>
  406f60:	ldr	x2, [sp, #32]
  406f64:	adrp	x0, 413000 <ferror@plt+0x10c20>
  406f68:	add	x1, x0, #0xd98
  406f6c:	mov	x0, x2
  406f70:	ldr	w2, [x1]
  406f74:	str	w2, [x0]
  406f78:	ldrb	w1, [x1, #4]
  406f7c:	strb	w1, [x0, #4]
  406f80:	b	406f94 <ferror@plt+0x4bb4>
  406f84:	ldr	x1, [sp, #32]
  406f88:	ldr	x0, [sp, #8]
  406f8c:	sub	x0, x1, x0
  406f90:	b	407124 <ferror@plt+0x4d44>
  406f94:	ldr	x0, [sp, #32]
  406f98:	add	x0, x0, #0x4
  406f9c:	str	x0, [sp, #32]
  406fa0:	ldr	w0, [sp, #28]
  406fa4:	sub	w0, w0, #0x4
  406fa8:	str	w0, [sp, #28]
  406fac:	ldr	x0, [sp, #40]
  406fb0:	add	x0, x0, #0x1
  406fb4:	str	x0, [sp, #40]
  406fb8:	ldr	x0, [sp, #40]
  406fbc:	ldrb	w0, [x0]
  406fc0:	cmp	w0, #0x0
  406fc4:	b.ne	406ea0 <ferror@plt+0x4ac0>  // b.any
  406fc8:	b	406fd0 <ferror@plt+0x4bf0>
  406fcc:	nop
  406fd0:	ldr	x1, [sp, #32]
  406fd4:	ldr	x0, [sp, #8]
  406fd8:	sub	x0, x1, x0
  406fdc:	b	407124 <ferror@plt+0x4d44>
  406fe0:	nop
  406fe4:	b	407100 <ferror@plt+0x4d20>
  406fe8:	ldr	w0, [sp, #28]
  406fec:	cmp	w0, #0x1
  406ff0:	b.le	407114 <ferror@plt+0x4d34>
  406ff4:	ldr	x0, [sp, #40]
  406ff8:	ldrb	w0, [x0]
  406ffc:	cmp	w0, #0x7c
  407000:	b.eq	4070a8 <ferror@plt+0x4cc8>  // b.none
  407004:	cmp	w0, #0x7c
  407008:	b.gt	4070dc <ferror@plt+0x4cfc>
  40700c:	cmp	w0, #0x4c
  407010:	b.eq	407060 <ferror@plt+0x4c80>  // b.none
  407014:	cmp	w0, #0x4c
  407018:	b.gt	4070dc <ferror@plt+0x4cfc>
  40701c:	cmp	w0, #0x2b
  407020:	b.eq	407084 <ferror@plt+0x4ca4>  // b.none
  407024:	cmp	w0, #0x2b
  407028:	b.gt	4070dc <ferror@plt+0x4cfc>
  40702c:	cmp	w0, #0x0
  407030:	b.eq	4070cc <ferror@plt+0x4cec>  // b.none
  407034:	cmp	w0, #0x20
  407038:	b.ne	4070dc <ferror@plt+0x4cfc>  // b.any
  40703c:	ldr	x2, [sp, #32]
  407040:	adrp	x0, 413000 <ferror@plt+0x10c20>
  407044:	add	x1, x0, #0xda0
  407048:	mov	x0, x2
  40704c:	ldrh	w2, [x1]
  407050:	strh	w2, [x0]
  407054:	ldrb	w1, [x1, #2]
  407058:	strb	w1, [x0, #2]
  40705c:	b	4070dc <ferror@plt+0x4cfc>
  407060:	ldr	x2, [sp, #32]
  407064:	adrp	x0, 413000 <ferror@plt+0x10c20>
  407068:	add	x1, x0, #0xda0
  40706c:	mov	x0, x2
  407070:	ldrh	w2, [x1]
  407074:	strh	w2, [x0]
  407078:	ldrb	w1, [x1, #2]
  40707c:	strb	w1, [x0, #2]
  407080:	b	4070dc <ferror@plt+0x4cfc>
  407084:	ldr	x2, [sp, #32]
  407088:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40708c:	add	x1, x0, #0xda0
  407090:	mov	x0, x2
  407094:	ldrh	w2, [x1]
  407098:	strh	w2, [x0]
  40709c:	ldrb	w1, [x1, #2]
  4070a0:	strb	w1, [x0, #2]
  4070a4:	b	4070dc <ferror@plt+0x4cfc>
  4070a8:	ldr	x2, [sp, #32]
  4070ac:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4070b0:	add	x1, x0, #0xda0
  4070b4:	mov	x0, x2
  4070b8:	ldrh	w2, [x1]
  4070bc:	strh	w2, [x0]
  4070c0:	ldrb	w1, [x1, #2]
  4070c4:	strb	w1, [x0, #2]
  4070c8:	b	4070dc <ferror@plt+0x4cfc>
  4070cc:	ldr	x1, [sp, #32]
  4070d0:	ldr	x0, [sp, #8]
  4070d4:	sub	x0, x1, x0
  4070d8:	b	407124 <ferror@plt+0x4d44>
  4070dc:	ldr	x0, [sp, #32]
  4070e0:	add	x0, x0, #0x2
  4070e4:	str	x0, [sp, #32]
  4070e8:	ldr	w0, [sp, #28]
  4070ec:	sub	w0, w0, #0x2
  4070f0:	str	w0, [sp, #28]
  4070f4:	ldr	x0, [sp, #40]
  4070f8:	add	x0, x0, #0x1
  4070fc:	str	x0, [sp, #40]
  407100:	ldr	x0, [sp, #40]
  407104:	ldrb	w0, [x0]
  407108:	cmp	w0, #0x0
  40710c:	b.ne	406fe8 <ferror@plt+0x4c08>  // b.any
  407110:	b	407118 <ferror@plt+0x4d38>
  407114:	nop
  407118:	ldr	x1, [sp, #32]
  40711c:	ldr	x0, [sp, #8]
  407120:	sub	x0, x1, x0
  407124:	add	sp, sp, #0x30
  407128:	ret
  40712c:	stp	x29, x30, [sp, #-48]!
  407130:	mov	x29, sp
  407134:	str	x0, [sp, #24]
  407138:	str	x1, [sp, #16]
  40713c:	ldr	x0, [sp, #24]
  407140:	str	x0, [sp, #40]
  407144:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407148:	add	x0, x0, #0x3d8
  40714c:	ldr	w0, [x0]
  407150:	str	w0, [sp, #32]
  407154:	ldr	x0, [sp, #24]
  407158:	bl	406e2c <ferror@plt+0x4a4c>
  40715c:	str	w0, [sp, #36]
  407160:	ldrsw	x0, [sp, #36]
  407164:	ldr	x1, [sp, #40]
  407168:	add	x0, x1, x0
  40716c:	str	x0, [sp, #40]
  407170:	ldr	w1, [sp, #32]
  407174:	ldr	w0, [sp, #36]
  407178:	sub	w0, w1, w0
  40717c:	str	w0, [sp, #32]
  407180:	ldr	x0, [sp, #16]
  407184:	ldr	x0, [x0, #472]
  407188:	cmp	x0, #0x0
  40718c:	b.eq	40721c <ferror@plt+0x4e3c>  // b.none
  407190:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407194:	add	x0, x0, #0x330
  407198:	ldr	w0, [x0]
  40719c:	cmp	w0, #0x0
  4071a0:	b.ne	40721c <ferror@plt+0x4e3c>  // b.any
  4071a4:	ldr	x0, [sp, #16]
  4071a8:	ldr	x0, [x0, #472]
  4071ac:	ldr	x4, [x0]
  4071b0:	ldr	x1, [sp, #40]
  4071b4:	ldr	x0, [sp, #24]
  4071b8:	cmp	x1, x0
  4071bc:	b.cc	4071ec <ferror@plt+0x4e0c>  // b.lo, b.ul, b.last
  4071c0:	ldr	x0, [sp, #24]
  4071c4:	add	x0, x0, #0x20, lsl #12
  4071c8:	ldr	x1, [sp, #40]
  4071cc:	cmp	x1, x0
  4071d0:	b.cs	4071ec <ferror@plt+0x4e0c>  // b.hs, b.nlast
  4071d4:	ldr	x0, [sp, #24]
  4071d8:	add	x1, x0, #0x20, lsl #12
  4071dc:	ldr	x0, [sp, #40]
  4071e0:	sub	x0, x1, x0
  4071e4:	mov	w1, w0
  4071e8:	b	4071f0 <ferror@plt+0x4e10>
  4071ec:	mov	w1, #0x0                   	// #0
  4071f0:	add	x0, sp, #0x20
  4071f4:	mov	x3, x0
  4071f8:	mov	w2, w1
  4071fc:	mov	x1, x4
  407200:	ldr	x0, [sp, #40]
  407204:	bl	4020d0 <escaped_copy@plt>
  407208:	sxtw	x0, w0
  40720c:	ldr	x1, [sp, #40]
  407210:	add	x0, x1, x0
  407214:	str	x0, [sp, #40]
  407218:	b	407288 <ferror@plt+0x4ea8>
  40721c:	ldr	x1, [sp, #40]
  407220:	ldr	x0, [sp, #24]
  407224:	cmp	x1, x0
  407228:	b.cc	407258 <ferror@plt+0x4e78>  // b.lo, b.ul, b.last
  40722c:	ldr	x0, [sp, #24]
  407230:	add	x0, x0, #0x20, lsl #12
  407234:	ldr	x1, [sp, #40]
  407238:	cmp	x1, x0
  40723c:	b.cs	407258 <ferror@plt+0x4e78>  // b.hs, b.nlast
  407240:	ldr	x0, [sp, #24]
  407244:	add	x1, x0, #0x20, lsl #12
  407248:	ldr	x0, [sp, #40]
  40724c:	sub	x0, x1, x0
  407250:	mov	w1, w0
  407254:	b	40725c <ferror@plt+0x4e7c>
  407258:	mov	w1, #0x0                   	// #0
  40725c:	add	x0, sp, #0x20
  407260:	mov	w4, #0x4                   	// #4
  407264:	mov	x3, x0
  407268:	mov	w2, w1
  40726c:	ldr	x1, [sp, #16]
  407270:	ldr	x0, [sp, #40]
  407274:	bl	402280 <escape_command@plt>
  407278:	sxtw	x0, w0
  40727c:	ldr	x1, [sp, #40]
  407280:	add	x0, x1, x0
  407284:	str	x0, [sp, #40]
  407288:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40728c:	add	x0, x0, #0x334
  407290:	ldr	w0, [x0]
  407294:	cmp	w0, #0x0
  407298:	b.eq	407398 <ferror@plt+0x4fb8>  // b.none
  40729c:	ldr	w0, [sp, #32]
  4072a0:	cmp	w0, #0x1
  4072a4:	b.le	407398 <ferror@plt+0x4fb8>
  4072a8:	ldr	x1, [sp, #40]
  4072ac:	ldr	x0, [sp, #24]
  4072b0:	cmp	x1, x0
  4072b4:	b.cc	407398 <ferror@plt+0x4fb8>  // b.lo, b.ul, b.last
  4072b8:	ldr	x0, [sp, #24]
  4072bc:	add	x0, x0, #0x20, lsl #12
  4072c0:	ldr	x1, [sp, #40]
  4072c4:	cmp	x1, x0
  4072c8:	b.cs	407398 <ferror@plt+0x4fb8>  // b.hs, b.nlast
  4072cc:	ldr	x0, [sp, #24]
  4072d0:	add	x1, x0, #0x20, lsl #12
  4072d4:	ldr	x0, [sp, #40]
  4072d8:	sub	x0, x1, x0
  4072dc:	cmp	x0, #0x1
  4072e0:	b.le	407398 <ferror@plt+0x4fb8>
  4072e4:	ldr	x0, [sp, #16]
  4072e8:	ldr	x0, [x0, #464]
  4072ec:	cmp	x0, #0x0
  4072f0:	b.eq	407398 <ferror@plt+0x4fb8>  // b.none
  4072f4:	ldr	x0, [sp, #16]
  4072f8:	ldr	x0, [x0, #464]
  4072fc:	ldr	x0, [x0]
  407300:	cmp	x0, #0x0
  407304:	b.eq	407398 <ferror@plt+0x4fb8>  // b.none
  407308:	ldr	x0, [sp, #40]
  40730c:	add	x1, x0, #0x1
  407310:	str	x1, [sp, #40]
  407314:	mov	w1, #0x20                  	// #32
  407318:	strb	w1, [x0]
  40731c:	ldr	w0, [sp, #32]
  407320:	sub	w0, w0, #0x1
  407324:	str	w0, [sp, #32]
  407328:	ldr	x0, [sp, #16]
  40732c:	ldr	x4, [x0, #464]
  407330:	ldr	x1, [sp, #40]
  407334:	ldr	x0, [sp, #24]
  407338:	cmp	x1, x0
  40733c:	b.cc	40736c <ferror@plt+0x4f8c>  // b.lo, b.ul, b.last
  407340:	ldr	x0, [sp, #24]
  407344:	add	x0, x0, #0x20, lsl #12
  407348:	ldr	x1, [sp, #40]
  40734c:	cmp	x1, x0
  407350:	b.cs	40736c <ferror@plt+0x4f8c>  // b.hs, b.nlast
  407354:	ldr	x0, [sp, #24]
  407358:	add	x1, x0, #0x20, lsl #12
  40735c:	ldr	x0, [sp, #40]
  407360:	sub	x0, x1, x0
  407364:	mov	x1, x0
  407368:	b	407370 <ferror@plt+0x4f90>
  40736c:	mov	x1, #0x0                   	// #0
  407370:	add	x0, sp, #0x20
  407374:	mov	x3, x0
  407378:	mov	x2, x1
  40737c:	mov	x1, x4
  407380:	ldr	x0, [sp, #40]
  407384:	bl	402310 <escape_strlist@plt>
  407388:	sxtw	x0, w0
  40738c:	ldr	x1, [sp, #40]
  407390:	add	x0, x1, x0
  407394:	str	x0, [sp, #40]
  407398:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40739c:	add	x0, x0, #0x3d8
  4073a0:	ldr	w0, [x0]
  4073a4:	ldr	w1, [sp, #32]
  4073a8:	sub	w0, w0, w1
  4073ac:	ldp	x29, x30, [sp], #48
  4073b0:	ret
  4073b4:	stp	x29, x30, [sp, #-48]!
  4073b8:	mov	x29, sp
  4073bc:	str	x0, [sp, #24]
  4073c0:	str	x1, [sp, #16]
  4073c4:	ldr	x0, [sp, #24]
  4073c8:	str	x0, [sp, #40]
  4073cc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4073d0:	add	x0, x0, #0x3d8
  4073d4:	ldr	w0, [x0]
  4073d8:	str	w0, [sp, #32]
  4073dc:	ldr	x0, [sp, #24]
  4073e0:	bl	406e2c <ferror@plt+0x4a4c>
  4073e4:	str	w0, [sp, #36]
  4073e8:	ldrsw	x0, [sp, #36]
  4073ec:	ldr	x1, [sp, #40]
  4073f0:	add	x0, x1, x0
  4073f4:	str	x0, [sp, #40]
  4073f8:	ldr	w1, [sp, #32]
  4073fc:	ldr	w0, [sp, #36]
  407400:	sub	w0, w1, w0
  407404:	str	w0, [sp, #32]
  407408:	ldr	x0, [sp, #16]
  40740c:	ldr	x0, [x0, #472]
  407410:	cmp	x0, #0x0
  407414:	b.eq	4074a4 <ferror@plt+0x50c4>  // b.none
  407418:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40741c:	add	x0, x0, #0x3cc
  407420:	ldr	w0, [x0]
  407424:	cmp	w0, #0x0
  407428:	b.eq	4074a4 <ferror@plt+0x50c4>  // b.none
  40742c:	ldr	x0, [sp, #16]
  407430:	ldr	x0, [x0, #472]
  407434:	ldr	x4, [x0]
  407438:	ldr	x1, [sp, #40]
  40743c:	ldr	x0, [sp, #24]
  407440:	cmp	x1, x0
  407444:	b.cc	407474 <ferror@plt+0x5094>  // b.lo, b.ul, b.last
  407448:	ldr	x0, [sp, #24]
  40744c:	add	x0, x0, #0x20, lsl #12
  407450:	ldr	x1, [sp, #40]
  407454:	cmp	x1, x0
  407458:	b.cs	407474 <ferror@plt+0x5094>  // b.hs, b.nlast
  40745c:	ldr	x0, [sp, #24]
  407460:	add	x1, x0, #0x20, lsl #12
  407464:	ldr	x0, [sp, #40]
  407468:	sub	x0, x1, x0
  40746c:	mov	w1, w0
  407470:	b	407478 <ferror@plt+0x5098>
  407474:	mov	w1, #0x0                   	// #0
  407478:	add	x0, sp, #0x20
  40747c:	mov	x3, x0
  407480:	mov	w2, w1
  407484:	mov	x1, x4
  407488:	ldr	x0, [sp, #40]
  40748c:	bl	4020d0 <escaped_copy@plt>
  407490:	sxtw	x0, w0
  407494:	ldr	x1, [sp, #40]
  407498:	add	x0, x1, x0
  40749c:	str	x0, [sp, #40]
  4074a0:	b	407510 <ferror@plt+0x5130>
  4074a4:	ldr	x1, [sp, #40]
  4074a8:	ldr	x0, [sp, #24]
  4074ac:	cmp	x1, x0
  4074b0:	b.cc	4074e0 <ferror@plt+0x5100>  // b.lo, b.ul, b.last
  4074b4:	ldr	x0, [sp, #24]
  4074b8:	add	x0, x0, #0x20, lsl #12
  4074bc:	ldr	x1, [sp, #40]
  4074c0:	cmp	x1, x0
  4074c4:	b.cs	4074e0 <ferror@plt+0x5100>  // b.hs, b.nlast
  4074c8:	ldr	x0, [sp, #24]
  4074cc:	add	x1, x0, #0x20, lsl #12
  4074d0:	ldr	x0, [sp, #40]
  4074d4:	sub	x0, x1, x0
  4074d8:	mov	w1, w0
  4074dc:	b	4074e4 <ferror@plt+0x5104>
  4074e0:	mov	w1, #0x0                   	// #0
  4074e4:	add	x0, sp, #0x20
  4074e8:	mov	w4, #0x4                   	// #4
  4074ec:	mov	x3, x0
  4074f0:	mov	w2, w1
  4074f4:	ldr	x1, [sp, #16]
  4074f8:	ldr	x0, [sp, #40]
  4074fc:	bl	402280 <escape_command@plt>
  407500:	sxtw	x0, w0
  407504:	ldr	x1, [sp, #40]
  407508:	add	x0, x1, x0
  40750c:	str	x0, [sp, #40]
  407510:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407514:	add	x0, x0, #0x334
  407518:	ldr	w0, [x0]
  40751c:	cmp	w0, #0x0
  407520:	b.eq	407620 <ferror@plt+0x5240>  // b.none
  407524:	ldr	w0, [sp, #32]
  407528:	cmp	w0, #0x1
  40752c:	b.le	407620 <ferror@plt+0x5240>
  407530:	ldr	x1, [sp, #40]
  407534:	ldr	x0, [sp, #24]
  407538:	cmp	x1, x0
  40753c:	b.cc	407620 <ferror@plt+0x5240>  // b.lo, b.ul, b.last
  407540:	ldr	x0, [sp, #24]
  407544:	add	x0, x0, #0x20, lsl #12
  407548:	ldr	x1, [sp, #40]
  40754c:	cmp	x1, x0
  407550:	b.cs	407620 <ferror@plt+0x5240>  // b.hs, b.nlast
  407554:	ldr	x0, [sp, #24]
  407558:	add	x1, x0, #0x20, lsl #12
  40755c:	ldr	x0, [sp, #40]
  407560:	sub	x0, x1, x0
  407564:	cmp	x0, #0x1
  407568:	b.le	407620 <ferror@plt+0x5240>
  40756c:	ldr	x0, [sp, #16]
  407570:	ldr	x0, [x0, #464]
  407574:	cmp	x0, #0x0
  407578:	b.eq	407620 <ferror@plt+0x5240>  // b.none
  40757c:	ldr	x0, [sp, #16]
  407580:	ldr	x0, [x0, #464]
  407584:	ldr	x0, [x0]
  407588:	cmp	x0, #0x0
  40758c:	b.eq	407620 <ferror@plt+0x5240>  // b.none
  407590:	ldr	x0, [sp, #40]
  407594:	add	x1, x0, #0x1
  407598:	str	x1, [sp, #40]
  40759c:	mov	w1, #0x20                  	// #32
  4075a0:	strb	w1, [x0]
  4075a4:	ldr	w0, [sp, #32]
  4075a8:	sub	w0, w0, #0x1
  4075ac:	str	w0, [sp, #32]
  4075b0:	ldr	x0, [sp, #16]
  4075b4:	ldr	x4, [x0, #464]
  4075b8:	ldr	x1, [sp, #40]
  4075bc:	ldr	x0, [sp, #24]
  4075c0:	cmp	x1, x0
  4075c4:	b.cc	4075f4 <ferror@plt+0x5214>  // b.lo, b.ul, b.last
  4075c8:	ldr	x0, [sp, #24]
  4075cc:	add	x0, x0, #0x20, lsl #12
  4075d0:	ldr	x1, [sp, #40]
  4075d4:	cmp	x1, x0
  4075d8:	b.cs	4075f4 <ferror@plt+0x5214>  // b.hs, b.nlast
  4075dc:	ldr	x0, [sp, #24]
  4075e0:	add	x1, x0, #0x20, lsl #12
  4075e4:	ldr	x0, [sp, #40]
  4075e8:	sub	x0, x1, x0
  4075ec:	mov	x1, x0
  4075f0:	b	4075f8 <ferror@plt+0x5218>
  4075f4:	mov	x1, #0x0                   	// #0
  4075f8:	add	x0, sp, #0x20
  4075fc:	mov	x3, x0
  407600:	mov	x2, x1
  407604:	mov	x1, x4
  407608:	ldr	x0, [sp, #40]
  40760c:	bl	402310 <escape_strlist@plt>
  407610:	sxtw	x0, w0
  407614:	ldr	x1, [sp, #40]
  407618:	add	x0, x1, x0
  40761c:	str	x0, [sp, #40]
  407620:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407624:	add	x0, x0, #0x3d8
  407628:	ldr	w0, [x0]
  40762c:	ldr	w1, [sp, #32]
  407630:	sub	w0, w0, w1
  407634:	ldp	x29, x30, [sp], #48
  407638:	ret
  40763c:	stp	x29, x30, [sp, #-48]!
  407640:	mov	x29, sp
  407644:	str	x0, [sp, #24]
  407648:	str	x1, [sp, #16]
  40764c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407650:	add	x0, x0, #0x3d8
  407654:	ldr	w0, [x0]
  407658:	str	w0, [sp, #44]
  40765c:	ldr	x0, [sp, #16]
  407660:	ldr	x0, [x0, #488]
  407664:	add	x1, sp, #0x2c
  407668:	mov	x3, x1
  40766c:	mov	w2, #0x20000               	// #131072
  407670:	mov	x1, x0
  407674:	ldr	x0, [sp, #24]
  407678:	bl	4020d0 <escaped_copy@plt>
  40767c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407680:	add	x0, x0, #0x3d8
  407684:	ldr	w0, [x0]
  407688:	ldr	w1, [sp, #44]
  40768c:	sub	w0, w0, w1
  407690:	ldp	x29, x30, [sp], #48
  407694:	ret
  407698:	stp	x29, x30, [sp, #-48]!
  40769c:	mov	x29, sp
  4076a0:	str	x0, [sp, #24]
  4076a4:	str	x1, [sp, #16]
  4076a8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4076ac:	add	x0, x0, #0x3d8
  4076b0:	ldr	w0, [x0]
  4076b4:	str	w0, [sp, #44]
  4076b8:	ldr	x0, [sp, #16]
  4076bc:	ldr	x0, [x0, #480]
  4076c0:	ldr	x0, [x0]
  4076c4:	add	x1, sp, #0x2c
  4076c8:	mov	x3, x1
  4076cc:	mov	w2, #0x20000               	// #131072
  4076d0:	mov	x1, x0
  4076d4:	ldr	x0, [sp, #24]
  4076d8:	bl	4020d0 <escaped_copy@plt>
  4076dc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4076e0:	add	x0, x0, #0x3d8
  4076e4:	ldr	w0, [x0]
  4076e8:	ldr	w1, [sp, #44]
  4076ec:	sub	w0, w0, w1
  4076f0:	ldp	x29, x30, [sp], #48
  4076f4:	ret
  4076f8:	stp	x29, x30, [sp, #-48]!
  4076fc:	mov	x29, sp
  407700:	str	x0, [sp, #24]
  407704:	str	x1, [sp, #16]
  407708:	ldr	x0, [sp, #24]
  40770c:	str	x0, [sp, #40]
  407710:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407714:	add	x0, x0, #0x3d8
  407718:	ldr	w0, [x0]
  40771c:	str	w0, [sp, #32]
  407720:	ldr	x0, [sp, #24]
  407724:	bl	406e2c <ferror@plt+0x4a4c>
  407728:	str	w0, [sp, #36]
  40772c:	ldrsw	x0, [sp, #36]
  407730:	ldr	x1, [sp, #40]
  407734:	add	x0, x1, x0
  407738:	str	x0, [sp, #40]
  40773c:	ldr	w1, [sp, #32]
  407740:	ldr	w0, [sp, #36]
  407744:	sub	w0, w1, w0
  407748:	str	w0, [sp, #32]
  40774c:	ldr	w0, [sp, #32]
  407750:	cmp	w0, #0x8
  407754:	b.le	407760 <ferror@plt+0x5380>
  407758:	mov	w0, #0x8                   	// #8
  40775c:	str	w0, [sp, #32]
  407760:	ldr	x0, [sp, #16]
  407764:	add	x4, x0, #0x308
  407768:	ldr	x1, [sp, #40]
  40776c:	ldr	x0, [sp, #24]
  407770:	cmp	x1, x0
  407774:	b.cc	4077a4 <ferror@plt+0x53c4>  // b.lo, b.ul, b.last
  407778:	ldr	x0, [sp, #24]
  40777c:	add	x0, x0, #0x20, lsl #12
  407780:	ldr	x1, [sp, #40]
  407784:	cmp	x1, x0
  407788:	b.cs	4077a4 <ferror@plt+0x53c4>  // b.hs, b.nlast
  40778c:	ldr	x0, [sp, #24]
  407790:	add	x1, x0, #0x20, lsl #12
  407794:	ldr	x0, [sp, #40]
  407798:	sub	x0, x1, x0
  40779c:	mov	w1, w0
  4077a0:	b	4077a8 <ferror@plt+0x53c8>
  4077a4:	mov	w1, #0x0                   	// #0
  4077a8:	add	x0, sp, #0x20
  4077ac:	mov	x3, x0
  4077b0:	mov	w2, w1
  4077b4:	mov	x1, x4
  4077b8:	ldr	x0, [sp, #40]
  4077bc:	bl	402040 <escape_str@plt>
  4077c0:	sxtw	x0, w0
  4077c4:	ldr	x1, [sp, #40]
  4077c8:	add	x0, x1, x0
  4077cc:	str	x0, [sp, #40]
  4077d0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4077d4:	add	x0, x0, #0x3d8
  4077d8:	ldr	w0, [x0]
  4077dc:	ldr	w1, [sp, #32]
  4077e0:	sub	w0, w0, w1
  4077e4:	ldp	x29, x30, [sp], #48
  4077e8:	ret
  4077ec:	stp	x29, x30, [sp, #-64]!
  4077f0:	mov	x29, sp
  4077f4:	str	x0, [sp, #24]
  4077f8:	str	x1, [sp, #16]
  4077fc:	ldr	x0, [sp, #24]
  407800:	str	x0, [sp, #56]
  407804:	ldr	x0, [sp, #16]
  407808:	ldr	x1, [x0, #64]
  40780c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407810:	add	x0, x0, #0x410
  407814:	ldr	x0, [x0]
  407818:	udiv	x0, x1, x0
  40781c:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  407820:	add	x1, x1, #0x388
  407824:	ldr	x1, [x1]
  407828:	cmp	x0, x1
  40782c:	b.hi	407860 <ferror@plt+0x5480>  // b.pmore
  407830:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407834:	add	x0, x0, #0x388
  407838:	ldr	x0, [x0]
  40783c:	mov	x2, x0
  407840:	ldr	x0, [sp, #16]
  407844:	ldr	x1, [x0, #64]
  407848:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40784c:	add	x0, x0, #0x410
  407850:	ldr	x0, [x0]
  407854:	udiv	x0, x1, x0
  407858:	sub	x0, x2, x0
  40785c:	b	407864 <ferror@plt+0x5484>
  407860:	mov	x0, #0x0                   	// #0
  407864:	str	x0, [sp, #48]
  407868:	ldr	x2, [sp, #48]
  40786c:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  407870:	movk	x0, #0x8889
  407874:	umulh	x0, x2, x0
  407878:	lsr	x1, x0, #5
  40787c:	mov	x0, x1
  407880:	lsl	x0, x0, #4
  407884:	sub	x0, x0, x1
  407888:	lsl	x0, x0, #2
  40788c:	sub	x1, x2, x0
  407890:	mov	w0, w1
  407894:	str	w0, [sp, #44]
  407898:	ldr	x1, [sp, #48]
  40789c:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  4078a0:	movk	x0, #0x8889
  4078a4:	umulh	x0, x1, x0
  4078a8:	lsr	x0, x0, #5
  4078ac:	str	x0, [sp, #48]
  4078b0:	ldr	x2, [sp, #48]
  4078b4:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  4078b8:	movk	x0, #0x8889
  4078bc:	umulh	x0, x2, x0
  4078c0:	lsr	x1, x0, #5
  4078c4:	mov	x0, x1
  4078c8:	lsl	x0, x0, #4
  4078cc:	sub	x0, x0, x1
  4078d0:	lsl	x0, x0, #2
  4078d4:	sub	x1, x2, x0
  4078d8:	mov	w0, w1
  4078dc:	str	w0, [sp, #40]
  4078e0:	ldr	x1, [sp, #48]
  4078e4:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  4078e8:	movk	x0, #0x8889
  4078ec:	umulh	x0, x1, x0
  4078f0:	lsr	x0, x0, #5
  4078f4:	str	x0, [sp, #48]
  4078f8:	ldr	x2, [sp, #48]
  4078fc:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  407900:	movk	x0, #0xaaab
  407904:	umulh	x0, x2, x0
  407908:	lsr	x1, x0, #4
  40790c:	mov	x0, x1
  407910:	lsl	x0, x0, #1
  407914:	add	x0, x0, x1
  407918:	lsl	x0, x0, #3
  40791c:	sub	x1, x2, x0
  407920:	mov	w0, w1
  407924:	str	w0, [sp, #36]
  407928:	ldr	x1, [sp, #48]
  40792c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  407930:	movk	x0, #0xaaab
  407934:	umulh	x0, x1, x0
  407938:	lsr	x0, x0, #4
  40793c:	str	x0, [sp, #48]
  407940:	ldr	x0, [sp, #48]
  407944:	str	w0, [sp, #32]
  407948:	ldr	w0, [sp, #32]
  40794c:	cmp	w0, #0x0
  407950:	b.eq	407970 <ferror@plt+0x5590>  // b.none
  407954:	ldr	w3, [sp, #32]
  407958:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40795c:	add	x2, x0, #0xda8
  407960:	mov	x1, #0xf0                  	// #240
  407964:	ldr	x0, [sp, #56]
  407968:	bl	401fb0 <snprintf@plt>
  40796c:	b	407974 <ferror@plt+0x5594>
  407970:	mov	w0, #0x0                   	// #0
  407974:	sxtw	x0, w0
  407978:	ldr	x1, [sp, #56]
  40797c:	add	x0, x1, x0
  407980:	str	x0, [sp, #56]
  407984:	ldr	w0, [sp, #32]
  407988:	cmp	w0, #0x0
  40798c:	b.ne	40799c <ferror@plt+0x55bc>  // b.any
  407990:	ldr	w0, [sp, #36]
  407994:	cmp	w0, #0x0
  407998:	b.eq	4079b8 <ferror@plt+0x55d8>  // b.none
  40799c:	ldr	w3, [sp, #36]
  4079a0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4079a4:	add	x2, x0, #0xdb0
  4079a8:	mov	x1, #0xf0                  	// #240
  4079ac:	ldr	x0, [sp, #56]
  4079b0:	bl	401fb0 <snprintf@plt>
  4079b4:	b	4079bc <ferror@plt+0x55dc>
  4079b8:	mov	w0, #0x0                   	// #0
  4079bc:	sxtw	x0, w0
  4079c0:	ldr	x1, [sp, #56]
  4079c4:	add	x0, x1, x0
  4079c8:	str	x0, [sp, #56]
  4079cc:	ldr	w4, [sp, #44]
  4079d0:	ldr	w3, [sp, #40]
  4079d4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4079d8:	add	x2, x0, #0xdb8
  4079dc:	mov	x1, #0xf0                  	// #240
  4079e0:	ldr	x0, [sp, #56]
  4079e4:	bl	401fb0 <snprintf@plt>
  4079e8:	sxtw	x0, w0
  4079ec:	ldr	x1, [sp, #56]
  4079f0:	add	x0, x1, x0
  4079f4:	str	x0, [sp, #56]
  4079f8:	ldr	x1, [sp, #56]
  4079fc:	ldr	x0, [sp, #24]
  407a00:	sub	x0, x1, x0
  407a04:	ldp	x29, x30, [sp], #64
  407a08:	ret
  407a0c:	stp	x29, x30, [sp, #-48]!
  407a10:	mov	x29, sp
  407a14:	str	x0, [sp, #24]
  407a18:	str	x1, [sp, #16]
  407a1c:	ldr	x0, [sp, #16]
  407a20:	ldr	x1, [x0, #64]
  407a24:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407a28:	add	x0, x0, #0x410
  407a2c:	ldr	x0, [x0]
  407a30:	udiv	x0, x1, x0
  407a34:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  407a38:	add	x1, x1, #0x388
  407a3c:	ldr	x1, [x1]
  407a40:	cmp	x0, x1
  407a44:	b.hi	407a78 <ferror@plt+0x5698>  // b.pmore
  407a48:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407a4c:	add	x0, x0, #0x388
  407a50:	ldr	x0, [x0]
  407a54:	mov	w2, w0
  407a58:	ldr	x0, [sp, #16]
  407a5c:	ldr	x1, [x0, #64]
  407a60:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407a64:	add	x0, x0, #0x410
  407a68:	ldr	x0, [x0]
  407a6c:	udiv	x0, x1, x0
  407a70:	sub	w0, w2, w0
  407a74:	b	407a7c <ferror@plt+0x569c>
  407a78:	mov	w0, #0x0                   	// #0
  407a7c:	str	w0, [sp, #44]
  407a80:	ldr	w3, [sp, #44]
  407a84:	adrp	x0, 413000 <ferror@plt+0x10c20>
  407a88:	add	x2, x0, #0xdc8
  407a8c:	mov	x1, #0xf0                  	// #240
  407a90:	ldr	x0, [sp, #24]
  407a94:	bl	401fb0 <snprintf@plt>
  407a98:	ldp	x29, x30, [sp], #48
  407a9c:	ret
  407aa0:	stp	x29, x30, [sp, #-64]!
  407aa4:	mov	x29, sp
  407aa8:	str	x0, [sp, #24]
  407aac:	str	x1, [sp, #16]
  407ab0:	str	wzr, [sp, #52]
  407ab4:	ldr	x0, [sp, #16]
  407ab8:	ldr	x1, [x0, #32]
  407abc:	ldr	x0, [sp, #16]
  407ac0:	ldr	x0, [x0, #40]
  407ac4:	add	x0, x1, x0
  407ac8:	str	x0, [sp, #56]
  407acc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407ad0:	add	x0, x0, #0x364
  407ad4:	ldr	w0, [x0]
  407ad8:	cmp	w0, #0x0
  407adc:	b.eq	407b00 <ferror@plt+0x5720>  // b.none
  407ae0:	ldr	x0, [sp, #16]
  407ae4:	ldr	x1, [x0, #48]
  407ae8:	ldr	x0, [sp, #16]
  407aec:	ldr	x0, [x0, #56]
  407af0:	add	x0, x1, x0
  407af4:	ldr	x1, [sp, #56]
  407af8:	add	x0, x1, x0
  407afc:	str	x0, [sp, #56]
  407b00:	ldr	x0, [sp, #16]
  407b04:	ldr	x1, [x0, #64]
  407b08:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407b0c:	add	x0, x0, #0x410
  407b10:	ldr	x0, [x0]
  407b14:	udiv	x0, x1, x0
  407b18:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  407b1c:	add	x1, x1, #0x388
  407b20:	ldr	x1, [x1]
  407b24:	cmp	x0, x1
  407b28:	b.hi	407b5c <ferror@plt+0x577c>  // b.pmore
  407b2c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407b30:	add	x0, x0, #0x388
  407b34:	ldr	x0, [x0]
  407b38:	mov	x2, x0
  407b3c:	ldr	x0, [sp, #16]
  407b40:	ldr	x1, [x0, #64]
  407b44:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407b48:	add	x0, x0, #0x410
  407b4c:	ldr	x0, [x0]
  407b50:	udiv	x0, x1, x0
  407b54:	sub	x0, x2, x0
  407b58:	b	407b60 <ferror@plt+0x5780>
  407b5c:	mov	x0, #0x0                   	// #0
  407b60:	str	x0, [sp, #40]
  407b64:	ldr	x0, [sp, #40]
  407b68:	cmp	x0, #0x0
  407b6c:	b.eq	407bac <ferror@plt+0x57cc>  // b.none
  407b70:	ldr	x1, [sp, #56]
  407b74:	mov	x0, x1
  407b78:	lsl	x0, x0, #1
  407b7c:	add	x0, x0, x1
  407b80:	lsl	x0, x0, #3
  407b84:	add	x0, x0, x1
  407b88:	lsl	x0, x0, #2
  407b8c:	mov	x1, x0
  407b90:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407b94:	add	x0, x0, #0x410
  407b98:	ldr	x0, [x0]
  407b9c:	udiv	x1, x1, x0
  407ba0:	ldr	x0, [sp, #40]
  407ba4:	udiv	x0, x1, x0
  407ba8:	str	w0, [sp, #52]
  407bac:	ldr	w0, [sp, #52]
  407bb0:	cmp	w0, #0x63
  407bb4:	b.ls	407bc0 <ferror@plt+0x57e0>  // b.plast
  407bb8:	mov	w0, #0x63                  	// #99
  407bbc:	str	w0, [sp, #52]
  407bc0:	ldr	w3, [sp, #52]
  407bc4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  407bc8:	add	x2, x0, #0xdd0
  407bcc:	mov	x1, #0xf0                  	// #240
  407bd0:	ldr	x0, [sp, #24]
  407bd4:	bl	401fb0 <snprintf@plt>
  407bd8:	ldp	x29, x30, [sp], #64
  407bdc:	ret
  407be0:	stp	x29, x30, [sp, #-64]!
  407be4:	mov	x29, sp
  407be8:	str	x0, [sp, #24]
  407bec:	str	x1, [sp, #16]
  407bf0:	str	wzr, [sp, #52]
  407bf4:	ldr	x0, [sp, #16]
  407bf8:	ldr	x1, [x0, #32]
  407bfc:	ldr	x0, [sp, #16]
  407c00:	ldr	x0, [x0, #40]
  407c04:	add	x0, x1, x0
  407c08:	str	x0, [sp, #56]
  407c0c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407c10:	add	x0, x0, #0x364
  407c14:	ldr	w0, [x0]
  407c18:	cmp	w0, #0x0
  407c1c:	b.eq	407c40 <ferror@plt+0x5860>  // b.none
  407c20:	ldr	x0, [sp, #16]
  407c24:	ldr	x1, [x0, #48]
  407c28:	ldr	x0, [sp, #16]
  407c2c:	ldr	x0, [x0, #56]
  407c30:	add	x0, x1, x0
  407c34:	ldr	x1, [sp, #56]
  407c38:	add	x0, x1, x0
  407c3c:	str	x0, [sp, #56]
  407c40:	ldr	x0, [sp, #16]
  407c44:	ldr	x1, [x0, #64]
  407c48:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407c4c:	add	x0, x0, #0x410
  407c50:	ldr	x0, [x0]
  407c54:	udiv	x0, x1, x0
  407c58:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  407c5c:	add	x1, x1, #0x388
  407c60:	ldr	x1, [x1]
  407c64:	cmp	x0, x1
  407c68:	b.hi	407c9c <ferror@plt+0x58bc>  // b.pmore
  407c6c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407c70:	add	x0, x0, #0x388
  407c74:	ldr	x0, [x0]
  407c78:	mov	x2, x0
  407c7c:	ldr	x0, [sp, #16]
  407c80:	ldr	x1, [x0, #64]
  407c84:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407c88:	add	x0, x0, #0x410
  407c8c:	ldr	x0, [x0]
  407c90:	udiv	x0, x1, x0
  407c94:	sub	x0, x2, x0
  407c98:	b	407ca0 <ferror@plt+0x58c0>
  407c9c:	mov	x0, #0x0                   	// #0
  407ca0:	str	x0, [sp, #40]
  407ca4:	ldr	x0, [sp, #40]
  407ca8:	cmp	x0, #0x0
  407cac:	b.eq	407cec <ferror@plt+0x590c>  // b.none
  407cb0:	ldr	x1, [sp, #56]
  407cb4:	mov	x0, x1
  407cb8:	lsl	x0, x0, #5
  407cbc:	sub	x0, x0, x1
  407cc0:	lsl	x0, x0, #2
  407cc4:	add	x0, x0, x1
  407cc8:	lsl	x0, x0, #3
  407ccc:	mov	x1, x0
  407cd0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407cd4:	add	x0, x0, #0x410
  407cd8:	ldr	x0, [x0]
  407cdc:	udiv	x1, x1, x0
  407ce0:	ldr	x0, [sp, #40]
  407ce4:	udiv	x0, x1, x0
  407ce8:	str	w0, [sp, #52]
  407cec:	ldr	w0, [sp, #52]
  407cf0:	cmp	w0, #0x3e7
  407cf4:	b.ls	407d2c <ferror@plt+0x594c>  // b.plast
  407cf8:	ldr	w1, [sp, #52]
  407cfc:	mov	w0, #0xcccd                	// #52429
  407d00:	movk	w0, #0xcccc, lsl #16
  407d04:	umull	x0, w1, w0
  407d08:	lsr	x0, x0, #32
  407d0c:	lsr	w0, w0, #3
  407d10:	mov	w3, w0
  407d14:	adrp	x0, 413000 <ferror@plt+0x10c20>
  407d18:	add	x2, x0, #0xdc8
  407d1c:	mov	x1, #0xf0                  	// #240
  407d20:	ldr	x0, [sp, #24]
  407d24:	bl	401fb0 <snprintf@plt>
  407d28:	b	407d88 <ferror@plt+0x59a8>
  407d2c:	ldr	w1, [sp, #52]
  407d30:	mov	w0, #0xcccd                	// #52429
  407d34:	movk	w0, #0xcccc, lsl #16
  407d38:	umull	x0, w1, w0
  407d3c:	lsr	x0, x0, #32
  407d40:	lsr	w3, w0, #3
  407d44:	ldr	w2, [sp, #52]
  407d48:	mov	w0, #0xcccd                	// #52429
  407d4c:	movk	w0, #0xcccc, lsl #16
  407d50:	umull	x0, w2, w0
  407d54:	lsr	x0, x0, #32
  407d58:	lsr	w1, w0, #3
  407d5c:	mov	w0, w1
  407d60:	lsl	w0, w0, #2
  407d64:	add	w0, w0, w1
  407d68:	lsl	w0, w0, #1
  407d6c:	sub	w1, w2, w0
  407d70:	mov	w4, w1
  407d74:	adrp	x0, 413000 <ferror@plt+0x10c20>
  407d78:	add	x2, x0, #0xdd8
  407d7c:	mov	x1, #0xf0                  	// #240
  407d80:	ldr	x0, [sp, #24]
  407d84:	bl	401fb0 <snprintf@plt>
  407d88:	ldp	x29, x30, [sp], #64
  407d8c:	ret
  407d90:	stp	x29, x30, [sp, #-64]!
  407d94:	mov	x29, sp
  407d98:	str	x0, [sp, #24]
  407d9c:	str	x1, [sp, #16]
  407da0:	str	wzr, [sp, #52]
  407da4:	ldr	x0, [sp, #16]
  407da8:	ldr	x1, [x0, #32]
  407dac:	ldr	x0, [sp, #16]
  407db0:	ldr	x0, [x0, #40]
  407db4:	add	x0, x1, x0
  407db8:	str	x0, [sp, #56]
  407dbc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407dc0:	add	x0, x0, #0x364
  407dc4:	ldr	w0, [x0]
  407dc8:	cmp	w0, #0x0
  407dcc:	b.eq	407df0 <ferror@plt+0x5a10>  // b.none
  407dd0:	ldr	x0, [sp, #16]
  407dd4:	ldr	x1, [x0, #48]
  407dd8:	ldr	x0, [sp, #16]
  407ddc:	ldr	x0, [x0, #56]
  407de0:	add	x0, x1, x0
  407de4:	ldr	x1, [sp, #56]
  407de8:	add	x0, x1, x0
  407dec:	str	x0, [sp, #56]
  407df0:	ldr	x0, [sp, #16]
  407df4:	ldr	x1, [x0, #64]
  407df8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407dfc:	add	x0, x0, #0x410
  407e00:	ldr	x0, [x0]
  407e04:	udiv	x0, x1, x0
  407e08:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  407e0c:	add	x1, x1, #0x388
  407e10:	ldr	x1, [x1]
  407e14:	cmp	x0, x1
  407e18:	b.hi	407e4c <ferror@plt+0x5a6c>  // b.pmore
  407e1c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407e20:	add	x0, x0, #0x388
  407e24:	ldr	x0, [x0]
  407e28:	mov	x2, x0
  407e2c:	ldr	x0, [sp, #16]
  407e30:	ldr	x1, [x0, #64]
  407e34:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407e38:	add	x0, x0, #0x410
  407e3c:	ldr	x0, [x0]
  407e40:	udiv	x0, x1, x0
  407e44:	sub	x0, x2, x0
  407e48:	b	407e50 <ferror@plt+0x5a70>
  407e4c:	mov	x0, #0x0                   	// #0
  407e50:	str	x0, [sp, #40]
  407e54:	ldr	x0, [sp, #40]
  407e58:	cmp	x0, #0x0
  407e5c:	b.eq	407e9c <ferror@plt+0x5abc>  // b.none
  407e60:	ldr	x1, [sp, #56]
  407e64:	mov	x0, x1
  407e68:	lsl	x0, x0, #5
  407e6c:	sub	x0, x0, x1
  407e70:	lsl	x0, x0, #2
  407e74:	add	x0, x0, x1
  407e78:	lsl	x0, x0, #3
  407e7c:	mov	x1, x0
  407e80:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407e84:	add	x0, x0, #0x410
  407e88:	ldr	x0, [x0]
  407e8c:	udiv	x1, x1, x0
  407e90:	ldr	x0, [sp, #40]
  407e94:	udiv	x0, x1, x0
  407e98:	str	w0, [sp, #52]
  407e9c:	ldr	w0, [sp, #52]
  407ea0:	cmp	w0, #0x3e7
  407ea4:	b.ls	407eb0 <ferror@plt+0x5ad0>  // b.plast
  407ea8:	mov	w0, #0x3e7                 	// #999
  407eac:	str	w0, [sp, #52]
  407eb0:	ldr	w3, [sp, #52]
  407eb4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  407eb8:	add	x2, x0, #0xde0
  407ebc:	mov	x1, #0xf0                  	// #240
  407ec0:	ldr	x0, [sp, #24]
  407ec4:	bl	401fb0 <snprintf@plt>
  407ec8:	ldp	x29, x30, [sp], #64
  407ecc:	ret
  407ed0:	stp	x29, x30, [sp, #-32]!
  407ed4:	mov	x29, sp
  407ed8:	str	x0, [sp, #24]
  407edc:	str	x1, [sp, #16]
  407ee0:	ldr	x0, [sp, #16]
  407ee4:	ldr	w0, [x0, #856]
  407ee8:	mov	w3, w0
  407eec:	adrp	x0, 413000 <ferror@plt+0x10c20>
  407ef0:	add	x2, x0, #0xdc8
  407ef4:	mov	x1, #0xf0                  	// #240
  407ef8:	ldr	x0, [sp, #24]
  407efc:	bl	401fb0 <snprintf@plt>
  407f00:	ldp	x29, x30, [sp], #32
  407f04:	ret
  407f08:	stp	x29, x30, [sp, #-32]!
  407f0c:	mov	x29, sp
  407f10:	str	x0, [sp, #24]
  407f14:	str	x1, [sp, #16]
  407f18:	ldr	x0, [sp, #16]
  407f1c:	ldr	w0, [x0, #4]
  407f20:	mov	w3, w0
  407f24:	adrp	x0, 413000 <ferror@plt+0x10c20>
  407f28:	add	x2, x0, #0xdc8
  407f2c:	mov	x1, #0xf0                  	// #240
  407f30:	ldr	x0, [sp, #24]
  407f34:	bl	401fb0 <snprintf@plt>
  407f38:	ldp	x29, x30, [sp], #32
  407f3c:	ret
  407f40:	stp	x29, x30, [sp, #-64]!
  407f44:	mov	x29, sp
  407f48:	str	x0, [sp, #24]
  407f4c:	str	x1, [sp, #16]
  407f50:	ldr	x0, [sp, #16]
  407f54:	ldr	x1, [x0, #32]
  407f58:	ldr	x0, [sp, #16]
  407f5c:	ldr	x0, [x0, #40]
  407f60:	add	x1, x1, x0
  407f64:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  407f68:	add	x0, x0, #0x410
  407f6c:	ldr	x0, [x0]
  407f70:	udiv	x0, x1, x0
  407f74:	str	x0, [sp, #56]
  407f78:	ldr	x2, [sp, #56]
  407f7c:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  407f80:	movk	x0, #0x8889
  407f84:	umulh	x0, x2, x0
  407f88:	lsr	x1, x0, #5
  407f8c:	mov	x0, x1
  407f90:	lsl	x0, x0, #4
  407f94:	sub	x0, x0, x1
  407f98:	lsl	x0, x0, #2
  407f9c:	sub	x1, x2, x0
  407fa0:	mov	w0, w1
  407fa4:	str	w0, [sp, #52]
  407fa8:	ldr	x1, [sp, #56]
  407fac:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  407fb0:	movk	x0, #0x8889
  407fb4:	umulh	x0, x1, x0
  407fb8:	lsr	x0, x0, #5
  407fbc:	str	x0, [sp, #56]
  407fc0:	ldr	x2, [sp, #56]
  407fc4:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  407fc8:	movk	x0, #0x8889
  407fcc:	umulh	x0, x2, x0
  407fd0:	lsr	x1, x0, #5
  407fd4:	mov	x0, x1
  407fd8:	lsl	x0, x0, #4
  407fdc:	sub	x0, x0, x1
  407fe0:	lsl	x0, x0, #2
  407fe4:	sub	x1, x2, x0
  407fe8:	mov	w0, w1
  407fec:	str	w0, [sp, #48]
  407ff0:	ldr	x1, [sp, #56]
  407ff4:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  407ff8:	movk	x0, #0x8889
  407ffc:	umulh	x0, x1, x0
  408000:	lsr	x0, x0, #5
  408004:	str	x0, [sp, #56]
  408008:	ldr	x2, [sp, #56]
  40800c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  408010:	movk	x0, #0xaaab
  408014:	umulh	x0, x2, x0
  408018:	lsr	x1, x0, #4
  40801c:	mov	x0, x1
  408020:	lsl	x0, x0, #1
  408024:	add	x0, x0, x1
  408028:	lsl	x0, x0, #3
  40802c:	sub	x1, x2, x0
  408030:	mov	w0, w1
  408034:	str	w0, [sp, #44]
  408038:	ldr	x1, [sp, #56]
  40803c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  408040:	movk	x0, #0xaaab
  408044:	umulh	x0, x1, x0
  408048:	lsr	x0, x0, #4
  40804c:	str	x0, [sp, #56]
  408050:	ldr	x0, [sp, #56]
  408054:	str	w0, [sp, #40]
  408058:	ldr	w0, [sp, #40]
  40805c:	cmp	w0, #0x0
  408060:	b.eq	408080 <ferror@plt+0x5ca0>  // b.none
  408064:	ldr	w3, [sp, #40]
  408068:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40806c:	add	x2, x0, #0xda8
  408070:	mov	x1, #0xf0                  	// #240
  408074:	ldr	x0, [sp, #24]
  408078:	bl	401fb0 <snprintf@plt>
  40807c:	b	408084 <ferror@plt+0x5ca4>
  408080:	mov	w0, #0x0                   	// #0
  408084:	str	w0, [sp, #36]
  408088:	ldrsw	x0, [sp, #36]
  40808c:	ldr	x1, [sp, #24]
  408090:	add	x6, x1, x0
  408094:	ldr	w5, [sp, #52]
  408098:	ldr	w4, [sp, #48]
  40809c:	ldr	w3, [sp, #44]
  4080a0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4080a4:	add	x2, x0, #0xde8
  4080a8:	mov	x1, #0xf0                  	// #240
  4080ac:	mov	x0, x6
  4080b0:	bl	401fb0 <snprintf@plt>
  4080b4:	mov	w1, w0
  4080b8:	ldr	w0, [sp, #36]
  4080bc:	add	w0, w0, w1
  4080c0:	str	w0, [sp, #36]
  4080c4:	ldr	w0, [sp, #36]
  4080c8:	ldp	x29, x30, [sp], #64
  4080cc:	ret
  4080d0:	stp	x29, x30, [sp, #-48]!
  4080d4:	mov	x29, sp
  4080d8:	str	x0, [sp, #24]
  4080dc:	str	x1, [sp, #16]
  4080e0:	ldr	x0, [sp, #16]
  4080e4:	ldr	x1, [x0, #32]
  4080e8:	ldr	x0, [sp, #16]
  4080ec:	ldr	x0, [x0, #40]
  4080f0:	add	x1, x1, x0
  4080f4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4080f8:	add	x0, x0, #0x410
  4080fc:	ldr	x0, [x0]
  408100:	udiv	x0, x1, x0
  408104:	str	w0, [sp, #44]
  408108:	ldr	w3, [sp, #44]
  40810c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408110:	add	x2, x0, #0xdc8
  408114:	mov	x1, #0xf0                  	// #240
  408118:	ldr	x0, [sp, #24]
  40811c:	bl	401fb0 <snprintf@plt>
  408120:	ldp	x29, x30, [sp], #48
  408124:	ret
  408128:	stp	x29, x30, [sp, #-32]!
  40812c:	mov	x29, sp
  408130:	str	x0, [sp, #24]
  408134:	str	x1, [sp, #16]
  408138:	ldr	x0, [sp, #16]
  40813c:	ldr	x0, [x0, #304]
  408140:	mov	x3, x0
  408144:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408148:	add	x2, x0, #0xdf8
  40814c:	mov	x1, #0xf0                  	// #240
  408150:	ldr	x0, [sp, #24]
  408154:	bl	401fb0 <snprintf@plt>
  408158:	ldp	x29, x30, [sp], #32
  40815c:	ret
  408160:	stp	x29, x30, [sp, #-32]!
  408164:	mov	x29, sp
  408168:	str	x0, [sp, #24]
  40816c:	str	x1, [sp, #16]
  408170:	ldr	x0, [sp, #16]
  408174:	ldr	x0, [x0, #216]
  408178:	mov	x3, x0
  40817c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408180:	add	x2, x0, #0xe00
  408184:	mov	x1, #0xf0                  	// #240
  408188:	ldr	x0, [sp, #24]
  40818c:	bl	401fb0 <snprintf@plt>
  408190:	ldp	x29, x30, [sp], #32
  408194:	ret
  408198:	stp	x29, x30, [sp, #-32]!
  40819c:	mov	x29, sp
  4081a0:	str	x0, [sp, #24]
  4081a4:	str	x1, [sp, #16]
  4081a8:	ldr	x0, [sp, #16]
  4081ac:	ldr	x0, [x0, #216]
  4081b0:	add	x0, x0, #0x3c
  4081b4:	mov	x3, x0
  4081b8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4081bc:	add	x2, x0, #0xe00
  4081c0:	mov	x1, #0xf0                  	// #240
  4081c4:	ldr	x0, [sp, #24]
  4081c8:	bl	401fb0 <snprintf@plt>
  4081cc:	ldp	x29, x30, [sp], #32
  4081d0:	ret
  4081d4:	stp	x29, x30, [sp, #-32]!
  4081d8:	mov	x29, sp
  4081dc:	str	x0, [sp, #24]
  4081e0:	str	x1, [sp, #16]
  4081e4:	ldr	x0, [sp, #16]
  4081e8:	ldr	x0, [x0, #216]
  4081ec:	sub	x0, x0, #0x14
  4081f0:	mov	x3, x0
  4081f4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4081f8:	add	x2, x0, #0xe00
  4081fc:	mov	x1, #0xf0                  	// #240
  408200:	ldr	x0, [sp, #24]
  408204:	bl	401fb0 <snprintf@plt>
  408208:	ldp	x29, x30, [sp], #32
  40820c:	ret
  408210:	stp	x29, x30, [sp, #-32]!
  408214:	mov	x29, sp
  408218:	str	x0, [sp, #24]
  40821c:	str	x1, [sp, #16]
  408220:	ldr	x0, [sp, #16]
  408224:	ldr	x0, [x0, #216]
  408228:	add	x0, x0, #0x1
  40822c:	mov	x3, x0
  408230:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408234:	add	x2, x0, #0xe00
  408238:	mov	x1, #0xf0                  	// #240
  40823c:	ldr	x0, [sp, #24]
  408240:	bl	401fb0 <snprintf@plt>
  408244:	ldp	x29, x30, [sp], #32
  408248:	ret
  40824c:	stp	x29, x30, [sp, #-32]!
  408250:	mov	x29, sp
  408254:	str	x0, [sp, #24]
  408258:	str	x1, [sp, #16]
  40825c:	ldr	x0, [sp, #16]
  408260:	ldr	x0, [x0, #216]
  408264:	add	x0, x0, #0x64
  408268:	mov	x3, x0
  40826c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408270:	add	x2, x0, #0xe00
  408274:	mov	x1, #0xf0                  	// #240
  408278:	ldr	x0, [sp, #24]
  40827c:	bl	401fb0 <snprintf@plt>
  408280:	ldp	x29, x30, [sp], #32
  408284:	ret
  408288:	stp	x29, x30, [sp, #-32]!
  40828c:	mov	x29, sp
  408290:	str	x0, [sp, #24]
  408294:	str	x1, [sp, #16]
  408298:	ldr	x0, [sp, #16]
  40829c:	ldr	x0, [x0, #216]
  4082a0:	mov	x1, #0x27                  	// #39
  4082a4:	sub	x0, x1, x0
  4082a8:	mov	x3, x0
  4082ac:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4082b0:	add	x2, x0, #0xe00
  4082b4:	mov	x1, #0xf0                  	// #240
  4082b8:	ldr	x0, [sp, #24]
  4082bc:	bl	401fb0 <snprintf@plt>
  4082c0:	ldp	x29, x30, [sp], #32
  4082c4:	ret
  4082c8:	stp	x29, x30, [sp, #-32]!
  4082cc:	mov	x29, sp
  4082d0:	str	x0, [sp, #24]
  4082d4:	str	x1, [sp, #16]
  4082d8:	ldr	x0, [sp, #16]
  4082dc:	ldr	x0, [x0, #216]
  4082e0:	mvn	x0, x0
  4082e4:	mov	x3, x0
  4082e8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4082ec:	add	x2, x0, #0xe00
  4082f0:	mov	x1, #0xf0                  	// #240
  4082f4:	ldr	x0, [sp, #24]
  4082f8:	bl	401fb0 <snprintf@plt>
  4082fc:	ldp	x29, x30, [sp], #32
  408300:	ret
  408304:	stp	x29, x30, [sp, #-32]!
  408308:	mov	x29, sp
  40830c:	str	x0, [sp, #24]
  408310:	str	x1, [sp, #16]
  408314:	ldr	x0, [sp, #16]
  408318:	ldr	x0, [x0, #400]
  40831c:	cmp	x0, #0x0
  408320:	b.eq	40835c <ferror@plt+0x5f7c>  // b.none
  408324:	ldr	x0, [sp, #16]
  408328:	ldr	x0, [x0, #400]
  40832c:	cmp	x0, #0x3
  408330:	b.eq	40835c <ferror@plt+0x5f7c>  // b.none
  408334:	ldr	x0, [sp, #16]
  408338:	ldr	x0, [x0, #400]
  40833c:	cmn	x0, #0x1
  408340:	b.eq	40835c <ferror@plt+0x5f7c>  // b.none
  408344:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408348:	add	x2, x0, #0xe08
  40834c:	mov	x1, #0xf0                  	// #240
  408350:	ldr	x0, [sp, #24]
  408354:	bl	401fb0 <snprintf@plt>
  408358:	b	40837c <ferror@plt+0x5f9c>
  40835c:	ldr	x0, [sp, #16]
  408360:	ldr	x0, [x0, #224]
  408364:	mov	x3, x0
  408368:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40836c:	add	x2, x0, #0xe00
  408370:	mov	x1, #0xf0                  	// #240
  408374:	ldr	x0, [sp, #24]
  408378:	bl	401fb0 <snprintf@plt>
  40837c:	ldp	x29, x30, [sp], #32
  408380:	ret
  408384:	stp	x29, x30, [sp, #-32]!
  408388:	mov	x29, sp
  40838c:	str	x0, [sp, #24]
  408390:	str	x1, [sp, #16]
  408394:	ldr	x0, [sp, #16]
  408398:	ldr	x0, [x0, #400]
  40839c:	cmn	x0, #0x1
  4083a0:	b.eq	408438 <ferror@plt+0x6058>  // b.none
  4083a4:	cmp	x0, #0x9
  4083a8:	b.eq	408528 <ferror@plt+0x6148>  // b.none
  4083ac:	cmp	x0, #0x9
  4083b0:	b.hi	408540 <ferror@plt+0x6160>  // b.pmore
  4083b4:	cmp	x0, #0x8
  4083b8:	b.eq	408510 <ferror@plt+0x6130>  // b.none
  4083bc:	cmp	x0, #0x8
  4083c0:	b.hi	408540 <ferror@plt+0x6160>  // b.pmore
  4083c4:	cmp	x0, #0x7
  4083c8:	b.eq	4084f8 <ferror@plt+0x6118>  // b.none
  4083cc:	cmp	x0, #0x7
  4083d0:	b.hi	408540 <ferror@plt+0x6160>  // b.pmore
  4083d4:	cmp	x0, #0x6
  4083d8:	b.eq	4084e0 <ferror@plt+0x6100>  // b.none
  4083dc:	cmp	x0, #0x6
  4083e0:	b.hi	408540 <ferror@plt+0x6160>  // b.pmore
  4083e4:	cmp	x0, #0x5
  4083e8:	b.eq	4084c8 <ferror@plt+0x60e8>  // b.none
  4083ec:	cmp	x0, #0x5
  4083f0:	b.hi	408540 <ferror@plt+0x6160>  // b.pmore
  4083f4:	cmp	x0, #0x4
  4083f8:	b.eq	4084b0 <ferror@plt+0x60d0>  // b.none
  4083fc:	cmp	x0, #0x4
  408400:	b.hi	408540 <ferror@plt+0x6160>  // b.pmore
  408404:	cmp	x0, #0x3
  408408:	b.eq	408498 <ferror@plt+0x60b8>  // b.none
  40840c:	cmp	x0, #0x3
  408410:	b.hi	408540 <ferror@plt+0x6160>  // b.pmore
  408414:	cmp	x0, #0x2
  408418:	b.eq	408480 <ferror@plt+0x60a0>  // b.none
  40841c:	cmp	x0, #0x2
  408420:	b.hi	408540 <ferror@plt+0x6160>  // b.pmore
  408424:	cmp	x0, #0x0
  408428:	b.eq	408450 <ferror@plt+0x6070>  // b.none
  40842c:	cmp	x0, #0x1
  408430:	b.eq	408468 <ferror@plt+0x6088>  // b.none
  408434:	b	408540 <ferror@plt+0x6160>
  408438:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40843c:	add	x2, x0, #0xe08
  408440:	mov	x1, #0xf0                  	// #240
  408444:	ldr	x0, [sp, #24]
  408448:	bl	401fb0 <snprintf@plt>
  40844c:	b	408554 <ferror@plt+0x6174>
  408450:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408454:	add	x2, x0, #0xe10
  408458:	mov	x1, #0xf0                  	// #240
  40845c:	ldr	x0, [sp, #24]
  408460:	bl	401fb0 <snprintf@plt>
  408464:	b	408554 <ferror@plt+0x6174>
  408468:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40846c:	add	x2, x0, #0xe18
  408470:	mov	x1, #0xf0                  	// #240
  408474:	ldr	x0, [sp, #24]
  408478:	bl	401fb0 <snprintf@plt>
  40847c:	b	408554 <ferror@plt+0x6174>
  408480:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408484:	add	x2, x0, #0xe20
  408488:	mov	x1, #0xf0                  	// #240
  40848c:	ldr	x0, [sp, #24]
  408490:	bl	401fb0 <snprintf@plt>
  408494:	b	408554 <ferror@plt+0x6174>
  408498:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40849c:	add	x2, x0, #0xe28
  4084a0:	mov	x1, #0xf0                  	// #240
  4084a4:	ldr	x0, [sp, #24]
  4084a8:	bl	401fb0 <snprintf@plt>
  4084ac:	b	408554 <ferror@plt+0x6174>
  4084b0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4084b4:	add	x2, x0, #0xe30
  4084b8:	mov	x1, #0xf0                  	// #240
  4084bc:	ldr	x0, [sp, #24]
  4084c0:	bl	401fb0 <snprintf@plt>
  4084c4:	b	408554 <ferror@plt+0x6174>
  4084c8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4084cc:	add	x2, x0, #0xe38
  4084d0:	mov	x1, #0xf0                  	// #240
  4084d4:	ldr	x0, [sp, #24]
  4084d8:	bl	401fb0 <snprintf@plt>
  4084dc:	b	408554 <ferror@plt+0x6174>
  4084e0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4084e4:	add	x2, x0, #0xe40
  4084e8:	mov	x1, #0xf0                  	// #240
  4084ec:	ldr	x0, [sp, #24]
  4084f0:	bl	401fb0 <snprintf@plt>
  4084f4:	b	408554 <ferror@plt+0x6174>
  4084f8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4084fc:	add	x2, x0, #0xe48
  408500:	mov	x1, #0xf0                  	// #240
  408504:	ldr	x0, [sp, #24]
  408508:	bl	401fb0 <snprintf@plt>
  40850c:	b	408554 <ferror@plt+0x6174>
  408510:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408514:	add	x2, x0, #0xe50
  408518:	mov	x1, #0xf0                  	// #240
  40851c:	ldr	x0, [sp, #24]
  408520:	bl	401fb0 <snprintf@plt>
  408524:	b	408554 <ferror@plt+0x6174>
  408528:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40852c:	add	x2, x0, #0xe58
  408530:	mov	x1, #0xf0                  	// #240
  408534:	ldr	x0, [sp, #24]
  408538:	bl	401fb0 <snprintf@plt>
  40853c:	b	408554 <ferror@plt+0x6174>
  408540:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408544:	add	x2, x0, #0xe60
  408548:	mov	x1, #0xf0                  	// #240
  40854c:	ldr	x0, [sp, #24]
  408550:	bl	401fb0 <snprintf@plt>
  408554:	ldp	x29, x30, [sp], #32
  408558:	ret
  40855c:	stp	x29, x30, [sp, #-32]!
  408560:	mov	x29, sp
  408564:	str	x0, [sp, #24]
  408568:	str	x1, [sp, #16]
  40856c:	ldr	x0, [sp, #16]
  408570:	ldr	x0, [x0, #400]
  408574:	cmp	x0, #0x0
  408578:	b.eq	40858c <ferror@plt+0x61ac>  // b.none
  40857c:	ldr	x0, [sp, #16]
  408580:	ldr	x0, [x0, #400]
  408584:	cmn	x0, #0x1
  408588:	b.ne	4085a4 <ferror@plt+0x61c4>  // b.any
  40858c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408590:	add	x2, x0, #0xe08
  408594:	mov	x1, #0xf0                  	// #240
  408598:	ldr	x0, [sp, #24]
  40859c:	bl	401fb0 <snprintf@plt>
  4085a0:	b	4085c4 <ferror@plt+0x61e4>
  4085a4:	ldr	x0, [sp, #16]
  4085a8:	ldr	x0, [x0, #392]
  4085ac:	mov	x3, x0
  4085b0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4085b4:	add	x2, x0, #0xe00
  4085b8:	mov	x1, #0xf0                  	// #240
  4085bc:	ldr	x0, [sp, #24]
  4085c0:	bl	401fb0 <snprintf@plt>
  4085c4:	ldp	x29, x30, [sp], #32
  4085c8:	ret
  4085cc:	stp	x29, x30, [sp, #-32]!
  4085d0:	mov	x29, sp
  4085d4:	str	x0, [sp, #24]
  4085d8:	str	x1, [sp, #16]
  4085dc:	ldr	x0, [sp, #16]
  4085e0:	ldr	x0, [x0, #400]
  4085e4:	cmn	x0, #0x1
  4085e8:	b.ne	408604 <ferror@plt+0x6224>  // b.any
  4085ec:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4085f0:	add	x2, x0, #0xe08
  4085f4:	mov	x1, #0xf0                  	// #240
  4085f8:	ldr	x0, [sp, #24]
  4085fc:	bl	401fb0 <snprintf@plt>
  408600:	b	408624 <ferror@plt+0x6244>
  408604:	ldr	x0, [sp, #16]
  408608:	ldr	x0, [x0, #400]
  40860c:	mov	x3, x0
  408610:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408614:	add	x2, x0, #0xe00
  408618:	mov	x1, #0xf0                  	// #240
  40861c:	ldr	x0, [sp, #24]
  408620:	bl	401fb0 <snprintf@plt>
  408624:	ldp	x29, x30, [sp], #32
  408628:	ret
  40862c:	stp	x29, x30, [sp, #-48]!
  408630:	mov	x29, sp
  408634:	str	x0, [sp, #24]
  408638:	str	x1, [sp, #16]
  40863c:	ldr	x0, [sp, #16]
  408640:	ldr	x0, [x0, #208]
  408644:	and	x0, x0, #0xffffff
  408648:	cmp	x0, #0x0
  40864c:	b.ne	40866c <ferror@plt+0x628c>  // b.any
  408650:	mov	x2, #0x2                   	// #2
  408654:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408658:	add	x1, x0, #0xe08
  40865c:	ldr	x0, [sp, #24]
  408660:	bl	401e20 <memcpy@plt>
  408664:	mov	w0, #0x1                   	// #1
  408668:	b	408718 <ferror@plt+0x6338>
  40866c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  408670:	add	x0, x0, #0x3d4
  408674:	ldr	w0, [x0]
  408678:	cmp	w0, #0x0
  40867c:	b.eq	4086a8 <ferror@plt+0x62c8>  // b.none
  408680:	ldr	x0, [sp, #16]
  408684:	ldr	x0, [x0, #208]
  408688:	and	w0, w0, #0xffffff
  40868c:	mov	w3, w0
  408690:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408694:	add	x2, x0, #0xe68
  408698:	mov	x1, #0xf0                  	// #240
  40869c:	ldr	x0, [sp, #24]
  4086a0:	bl	401fb0 <snprintf@plt>
  4086a4:	b	408718 <ferror@plt+0x6338>
  4086a8:	ldr	x0, [sp, #16]
  4086ac:	ldr	w0, [x0]
  4086b0:	bl	401fa0 <lookup_wchan@plt>
  4086b4:	str	x0, [sp, #32]
  4086b8:	ldr	x0, [sp, #32]
  4086bc:	bl	401e60 <strlen@plt>
  4086c0:	str	x0, [sp, #40]
  4086c4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4086c8:	add	x0, x0, #0x3d8
  4086cc:	ldr	w0, [x0]
  4086d0:	mov	w0, w0
  4086d4:	ldr	x1, [sp, #40]
  4086d8:	cmp	x1, x0
  4086dc:	b.ls	4086f4 <ferror@plt+0x6314>  // b.plast
  4086e0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4086e4:	add	x0, x0, #0x3d8
  4086e8:	ldr	w0, [x0]
  4086ec:	mov	w0, w0
  4086f0:	str	x0, [sp, #40]
  4086f4:	ldr	x2, [sp, #40]
  4086f8:	ldr	x1, [sp, #32]
  4086fc:	ldr	x0, [sp, #24]
  408700:	bl	401e20 <memcpy@plt>
  408704:	ldr	x1, [sp, #24]
  408708:	ldr	x0, [sp, #40]
  40870c:	add	x0, x1, x0
  408710:	strb	wzr, [x0]
  408714:	ldr	x0, [sp, #40]
  408718:	ldp	x29, x30, [sp], #48
  40871c:	ret
  408720:	stp	x29, x30, [sp, #-48]!
  408724:	mov	x29, sp
  408728:	str	x0, [sp, #24]
  40872c:	str	x1, [sp, #16]
  408730:	ldr	x0, [sp, #16]
  408734:	ldr	x0, [x0, #208]
  408738:	and	x0, x0, #0xffffff
  40873c:	cmp	x0, #0x0
  408740:	b.ne	408760 <ferror@plt+0x6380>  // b.any
  408744:	mov	x2, #0x2                   	// #2
  408748:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40874c:	add	x1, x0, #0xe08
  408750:	ldr	x0, [sp, #24]
  408754:	bl	401e20 <memcpy@plt>
  408758:	mov	w0, #0x1                   	// #1
  40875c:	b	4087d0 <ferror@plt+0x63f0>
  408760:	ldr	x0, [sp, #16]
  408764:	ldr	w0, [x0]
  408768:	bl	401fa0 <lookup_wchan@plt>
  40876c:	str	x0, [sp, #32]
  408770:	ldr	x0, [sp, #32]
  408774:	bl	401e60 <strlen@plt>
  408778:	str	x0, [sp, #40]
  40877c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  408780:	add	x0, x0, #0x3d8
  408784:	ldr	w0, [x0]
  408788:	mov	w0, w0
  40878c:	ldr	x1, [sp, #40]
  408790:	cmp	x1, x0
  408794:	b.ls	4087ac <ferror@plt+0x63cc>  // b.plast
  408798:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40879c:	add	x0, x0, #0x3d8
  4087a0:	ldr	w0, [x0]
  4087a4:	mov	w0, w0
  4087a8:	str	x0, [sp, #40]
  4087ac:	ldr	x2, [sp, #40]
  4087b0:	ldr	x1, [sp, #32]
  4087b4:	ldr	x0, [sp, #24]
  4087b8:	bl	401e20 <memcpy@plt>
  4087bc:	ldr	x1, [sp, #24]
  4087c0:	ldr	x0, [sp, #40]
  4087c4:	add	x0, x1, x0
  4087c8:	strb	wzr, [x0]
  4087cc:	ldr	x0, [sp, #40]
  4087d0:	ldp	x29, x30, [sp], #48
  4087d4:	ret
  4087d8:	stp	x29, x30, [sp, #-32]!
  4087dc:	mov	x29, sp
  4087e0:	str	x0, [sp, #24]
  4087e4:	str	x1, [sp, #16]
  4087e8:	ldr	x0, [sp, #16]
  4087ec:	ldr	x0, [x0, #208]
  4087f0:	and	x0, x0, #0xffffff
  4087f4:	cmp	x0, #0x0
  4087f8:	b.ne	408818 <ferror@plt+0x6438>  // b.any
  4087fc:	mov	x2, #0x2                   	// #2
  408800:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408804:	add	x1, x0, #0xe08
  408808:	ldr	x0, [sp, #24]
  40880c:	bl	401e20 <memcpy@plt>
  408810:	mov	w0, #0x1                   	// #1
  408814:	b	40883c <ferror@plt+0x645c>
  408818:	ldr	x0, [sp, #16]
  40881c:	ldr	x0, [x0, #208]
  408820:	and	w0, w0, #0xffffff
  408824:	mov	w3, w0
  408828:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40882c:	add	x2, x0, #0xe68
  408830:	mov	x1, #0xf0                  	// #240
  408834:	ldr	x0, [sp, #24]
  408838:	bl	401fb0 <snprintf@plt>
  40883c:	ldp	x29, x30, [sp], #32
  408840:	ret
  408844:	stp	x29, x30, [sp, #-32]!
  408848:	mov	x29, sp
  40884c:	str	x0, [sp, #24]
  408850:	str	x1, [sp, #16]
  408854:	ldr	x0, [sp, #16]
  408858:	ldr	w0, [x0, #872]
  40885c:	sxtw	x1, w0
  408860:	ldr	x0, [sp, #16]
  408864:	ldr	w0, [x0]
  408868:	mov	w4, #0x7                   	// #7
  40886c:	mov	w3, w0
  408870:	mov	x2, x1
  408874:	mov	w1, #0x4                   	// #4
  408878:	ldr	x0, [sp, #24]
  40887c:	bl	401e30 <dev_to_tty@plt>
  408880:	ldp	x29, x30, [sp], #32
  408884:	ret
  408888:	stp	x29, x30, [sp, #-32]!
  40888c:	mov	x29, sp
  408890:	str	x0, [sp, #24]
  408894:	str	x1, [sp, #16]
  408898:	ldr	x0, [sp, #16]
  40889c:	ldr	w0, [x0, #872]
  4088a0:	sxtw	x1, w0
  4088a4:	ldr	x0, [sp, #16]
  4088a8:	ldr	w0, [x0]
  4088ac:	mov	w4, #0x1                   	// #1
  4088b0:	mov	w3, w0
  4088b4:	mov	x2, x1
  4088b8:	mov	w1, #0xf0                  	// #240
  4088bc:	ldr	x0, [sp, #24]
  4088c0:	bl	401e30 <dev_to_tty@plt>
  4088c4:	ldp	x29, x30, [sp], #32
  4088c8:	ret
  4088cc:	sub	sp, sp, #0x20
  4088d0:	str	x0, [sp, #8]
  4088d4:	str	x1, [sp]
  4088d8:	str	wzr, [sp, #28]
  4088dc:	ldr	w0, [sp, #28]
  4088e0:	add	w1, w0, #0x1
  4088e4:	str	w1, [sp, #28]
  4088e8:	sxtw	x0, w0
  4088ec:	ldr	x1, [sp, #8]
  4088f0:	add	x0, x1, x0
  4088f4:	ldr	x1, [sp]
  4088f8:	ldrb	w1, [x1, #28]
  4088fc:	strb	w1, [x0]
  408900:	ldr	x0, [sp]
  408904:	ldr	x0, [x0, #224]
  408908:	cmp	x0, #0x0
  40890c:	b.ge	408930 <ferror@plt+0x6550>  // b.tcont
  408910:	ldr	w0, [sp, #28]
  408914:	add	w1, w0, #0x1
  408918:	str	w1, [sp, #28]
  40891c:	sxtw	x0, w0
  408920:	ldr	x1, [sp, #8]
  408924:	add	x0, x1, x0
  408928:	mov	w1, #0x3c                  	// #60
  40892c:	strb	w1, [x0]
  408930:	ldr	x0, [sp]
  408934:	ldr	x0, [x0, #224]
  408938:	cmp	x0, #0x0
  40893c:	b.le	408960 <ferror@plt+0x6580>
  408940:	ldr	w0, [sp, #28]
  408944:	add	w1, w0, #0x1
  408948:	str	w1, [sp, #28]
  40894c:	sxtw	x0, w0
  408950:	ldr	x1, [sp, #8]
  408954:	add	x0, x1, x0
  408958:	mov	w1, #0x4e                  	// #78
  40895c:	strb	w1, [x0]
  408960:	ldr	x0, [sp]
  408964:	ldr	x0, [x0, #312]
  408968:	cmp	x0, #0x0
  40896c:	b.eq	408990 <ferror@plt+0x65b0>  // b.none
  408970:	ldr	w0, [sp, #28]
  408974:	add	w1, w0, #0x1
  408978:	str	w1, [sp, #28]
  40897c:	sxtw	x0, w0
  408980:	ldr	x1, [sp, #8]
  408984:	add	x0, x1, x0
  408988:	mov	w1, #0x4c                  	// #76
  40898c:	strb	w1, [x0]
  408990:	ldr	x0, [sp]
  408994:	ldr	w1, [x0, #860]
  408998:	ldr	x0, [sp]
  40899c:	ldr	w0, [x0, #868]
  4089a0:	cmp	w1, w0
  4089a4:	b.ne	4089c8 <ferror@plt+0x65e8>  // b.any
  4089a8:	ldr	w0, [sp, #28]
  4089ac:	add	w1, w0, #0x1
  4089b0:	str	w1, [sp, #28]
  4089b4:	sxtw	x0, w0
  4089b8:	ldr	x1, [sp, #8]
  4089bc:	add	x0, x1, x0
  4089c0:	mov	w1, #0x73                  	// #115
  4089c4:	strb	w1, [x0]
  4089c8:	ldr	x0, [sp]
  4089cc:	ldr	w0, [x0, #864]
  4089d0:	cmp	w0, #0x1
  4089d4:	b.le	4089f8 <ferror@plt+0x6618>
  4089d8:	ldr	w0, [sp, #28]
  4089dc:	add	w1, w0, #0x1
  4089e0:	str	w1, [sp, #28]
  4089e4:	sxtw	x0, w0
  4089e8:	ldr	x1, [sp, #8]
  4089ec:	add	x0, x1, x0
  4089f0:	mov	w1, #0x6c                  	// #108
  4089f4:	strb	w1, [x0]
  4089f8:	ldr	x0, [sp]
  4089fc:	ldr	w1, [x0, #856]
  408a00:	ldr	x0, [sp]
  408a04:	ldr	w0, [x0, #908]
  408a08:	cmp	w1, w0
  408a0c:	b.ne	408a30 <ferror@plt+0x6650>  // b.any
  408a10:	ldr	w0, [sp, #28]
  408a14:	add	w1, w0, #0x1
  408a18:	str	w1, [sp, #28]
  408a1c:	sxtw	x0, w0
  408a20:	ldr	x1, [sp, #8]
  408a24:	add	x0, x1, x0
  408a28:	mov	w1, #0x2b                  	// #43
  408a2c:	strb	w1, [x0]
  408a30:	ldrsw	x0, [sp, #28]
  408a34:	ldr	x1, [sp, #8]
  408a38:	add	x0, x1, x0
  408a3c:	strb	wzr, [x0]
  408a40:	ldr	w0, [sp, #28]
  408a44:	add	sp, sp, #0x20
  408a48:	ret
  408a4c:	sub	sp, sp, #0x10
  408a50:	str	x0, [sp, #8]
  408a54:	str	x1, [sp]
  408a58:	ldr	x0, [sp]
  408a5c:	ldrb	w1, [x0, #28]
  408a60:	ldr	x0, [sp, #8]
  408a64:	strb	w1, [x0]
  408a68:	ldr	x0, [sp, #8]
  408a6c:	add	x0, x0, #0x1
  408a70:	strb	wzr, [x0]
  408a74:	mov	w0, #0x1                   	// #1
  408a78:	add	sp, sp, #0x10
  408a7c:	ret
  408a80:	stp	x29, x30, [sp, #-32]!
  408a84:	mov	x29, sp
  408a88:	str	x0, [sp, #24]
  408a8c:	str	x1, [sp, #16]
  408a90:	ldr	x0, [sp, #16]
  408a94:	ldr	x0, [x0, #424]
  408a98:	lsr	x0, x0, #6
  408a9c:	and	w0, w0, #0x7
  408aa0:	mov	w3, w0
  408aa4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408aa8:	add	x2, x0, #0xe70
  408aac:	mov	x1, #0xf0                  	// #240
  408ab0:	ldr	x0, [sp, #24]
  408ab4:	bl	401fb0 <snprintf@plt>
  408ab8:	ldp	x29, x30, [sp], #32
  408abc:	ret
  408ac0:	stp	x29, x30, [sp, #-32]!
  408ac4:	mov	x29, sp
  408ac8:	str	x0, [sp, #24]
  408acc:	str	x1, [sp, #16]
  408ad0:	ldr	x0, [sp, #16]
  408ad4:	ldr	x0, [x0, #184]
  408ad8:	mov	x4, x0
  408adc:	mov	w3, #0x10                  	// #16
  408ae0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408ae4:	add	x2, x0, #0xe78
  408ae8:	mov	x1, #0xf0                  	// #240
  408aec:	ldr	x0, [sp, #24]
  408af0:	bl	401fb0 <snprintf@plt>
  408af4:	ldp	x29, x30, [sp], #32
  408af8:	ret
  408afc:	stp	x29, x30, [sp, #-32]!
  408b00:	mov	x29, sp
  408b04:	str	x0, [sp, #24]
  408b08:	str	x1, [sp, #16]
  408b0c:	ldr	x0, [sp, #16]
  408b10:	ldr	x0, [x0, #192]
  408b14:	mov	x4, x0
  408b18:	mov	w3, #0x10                  	// #16
  408b1c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408b20:	add	x2, x0, #0xe78
  408b24:	mov	x1, #0xf0                  	// #240
  408b28:	ldr	x0, [sp, #24]
  408b2c:	bl	401fb0 <snprintf@plt>
  408b30:	ldp	x29, x30, [sp], #32
  408b34:	ret
  408b38:	stp	x29, x30, [sp, #-32]!
  408b3c:	mov	x29, sp
  408b40:	str	x0, [sp, #24]
  408b44:	str	x1, [sp, #16]
  408b48:	ldr	x0, [sp, #16]
  408b4c:	ldr	x0, [x0, #200]
  408b50:	mov	x4, x0
  408b54:	mov	w3, #0x10                  	// #16
  408b58:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408b5c:	add	x2, x0, #0xe78
  408b60:	mov	x1, #0xf0                  	// #240
  408b64:	ldr	x0, [sp, #24]
  408b68:	bl	401fb0 <snprintf@plt>
  408b6c:	ldp	x29, x30, [sp], #32
  408b70:	ret
  408b74:	stp	x29, x30, [sp, #-48]!
  408b78:	mov	x29, sp
  408b7c:	str	x0, [sp, #40]
  408b80:	str	x1, [sp, #32]
  408b84:	str	x2, [sp, #24]
  408b88:	ldr	x0, [sp, #32]
  408b8c:	cmp	x0, #0x0
  408b90:	b.ne	408bac <ferror@plt+0x67cc>  // b.any
  408b94:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408b98:	add	x2, x0, #0xe80
  408b9c:	mov	x1, #0xf0                  	// #240
  408ba0:	ldr	x0, [sp, #40]
  408ba4:	bl	401fb0 <snprintf@plt>
  408ba8:	b	408c98 <ferror@plt+0x68b8>
  408bac:	ldr	x0, [sp, #32]
  408bb0:	cmn	x0, #0x1
  408bb4:	b.ne	408bd0 <ferror@plt+0x67f0>  // b.any
  408bb8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408bbc:	add	x2, x0, #0xe88
  408bc0:	mov	x1, #0xf0                  	// #240
  408bc4:	ldr	x0, [sp, #40]
  408bc8:	bl	401fb0 <snprintf@plt>
  408bcc:	b	408c98 <ferror@plt+0x68b8>
  408bd0:	ldr	x1, [sp, #32]
  408bd4:	ldr	x0, [sp, #24]
  408bd8:	sub	x0, x1, x0
  408bdc:	str	x0, [sp, #32]
  408be0:	ldr	x0, [sp, #32]
  408be4:	cmp	x0, #0x0
  408be8:	b.ge	408bf0 <ferror@plt+0x6810>  // b.tcont
  408bec:	str	xzr, [sp, #32]
  408bf0:	ldr	x1, [sp, #32]
  408bf4:	mov	x0, #0x270f                	// #9999
  408bf8:	cmp	x1, x0
  408bfc:	b.ls	408c3c <ferror@plt+0x685c>  // b.plast
  408c00:	ldr	x0, [sp, #32]
  408c04:	lsr	x1, x0, #2
  408c08:	mov	x0, #0xf5c3                	// #62915
  408c0c:	movk	x0, #0x5c28, lsl #16
  408c10:	movk	x0, #0xc28f, lsl #32
  408c14:	movk	x0, #0x28f5, lsl #48
  408c18:	umulh	x0, x1, x0
  408c1c:	lsr	x0, x0, #2
  408c20:	mov	x3, x0
  408c24:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408c28:	add	x2, x0, #0xe90
  408c2c:	mov	x1, #0xf0                  	// #240
  408c30:	ldr	x0, [sp, #40]
  408c34:	bl	401fb0 <snprintf@plt>
  408c38:	b	408c98 <ferror@plt+0x68b8>
  408c3c:	ldr	x0, [sp, #32]
  408c40:	mov	w1, w0
  408c44:	mov	w0, #0x851f                	// #34079
  408c48:	movk	w0, #0x51eb, lsl #16
  408c4c:	umull	x0, w1, w0
  408c50:	lsr	x0, x0, #32
  408c54:	lsr	w3, w0, #5
  408c58:	ldr	x0, [sp, #32]
  408c5c:	mov	w1, w0
  408c60:	mov	w0, #0x851f                	// #34079
  408c64:	movk	w0, #0x51eb, lsl #16
  408c68:	umull	x0, w1, w0
  408c6c:	lsr	x0, x0, #32
  408c70:	lsr	w0, w0, #5
  408c74:	mov	w2, #0x64                  	// #100
  408c78:	mul	w0, w0, w2
  408c7c:	sub	w0, w1, w0
  408c80:	mov	w4, w0
  408c84:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408c88:	add	x2, x0, #0xe98
  408c8c:	mov	x1, #0xf0                  	// #240
  408c90:	ldr	x0, [sp, #40]
  408c94:	bl	401fb0 <snprintf@plt>
  408c98:	ldp	x29, x30, [sp], #48
  408c9c:	ret
  408ca0:	stp	x29, x30, [sp, #-48]!
  408ca4:	mov	x29, sp
  408ca8:	str	x0, [sp, #24]
  408cac:	str	x1, [sp, #16]
  408cb0:	ldr	x0, [sp, #16]
  408cb4:	ldr	x1, [x0, #32]
  408cb8:	ldr	x0, [sp, #16]
  408cbc:	ldr	x0, [x0, #40]
  408cc0:	add	x0, x1, x0
  408cc4:	str	x0, [sp, #40]
  408cc8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  408ccc:	add	x0, x0, #0x364
  408cd0:	ldr	w0, [x0]
  408cd4:	cmp	w0, #0x0
  408cd8:	b.eq	408cfc <ferror@plt+0x691c>  // b.none
  408cdc:	ldr	x0, [sp, #16]
  408ce0:	ldr	x1, [x0, #48]
  408ce4:	ldr	x0, [sp, #16]
  408ce8:	ldr	x0, [x0, #56]
  408cec:	add	x0, x1, x0
  408cf0:	ldr	x1, [sp, #40]
  408cf4:	add	x0, x1, x0
  408cf8:	str	x0, [sp, #40]
  408cfc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  408d00:	add	x0, x0, #0x410
  408d04:	ldr	x0, [x0]
  408d08:	ldr	x1, [sp, #40]
  408d0c:	udiv	x0, x1, x0
  408d10:	str	w0, [sp, #36]
  408d14:	ldr	w1, [sp, #36]
  408d18:	mov	w0, #0x8889                	// #34953
  408d1c:	movk	w0, #0x8888, lsl #16
  408d20:	umull	x0, w1, w0
  408d24:	lsr	x0, x0, #32
  408d28:	lsr	w3, w0, #5
  408d2c:	ldr	w2, [sp, #36]
  408d30:	mov	w0, #0x8889                	// #34953
  408d34:	movk	w0, #0x8888, lsl #16
  408d38:	umull	x0, w2, w0
  408d3c:	lsr	x0, x0, #32
  408d40:	lsr	w1, w0, #5
  408d44:	mov	w0, w1
  408d48:	lsl	w0, w0, #4
  408d4c:	sub	w0, w0, w1
  408d50:	lsl	w0, w0, #2
  408d54:	sub	w1, w2, w0
  408d58:	mov	w4, w1
  408d5c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408d60:	add	x2, x0, #0xea8
  408d64:	mov	x1, #0xf0                  	// #240
  408d68:	ldr	x0, [sp, #24]
  408d6c:	bl	401fb0 <snprintf@plt>
  408d70:	ldp	x29, x30, [sp], #48
  408d74:	ret
  408d78:	stp	x29, x30, [sp, #-48]!
  408d7c:	mov	x29, sp
  408d80:	str	x0, [sp, #24]
  408d84:	str	x1, [sp, #16]
  408d88:	bl	401ef0 <getbtime@plt>
  408d8c:	mov	x2, x0
  408d90:	ldr	x0, [sp, #16]
  408d94:	ldr	x1, [x0, #64]
  408d98:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  408d9c:	add	x0, x0, #0x410
  408da0:	ldr	x0, [x0]
  408da4:	udiv	x0, x1, x0
  408da8:	add	x0, x2, x0
  408dac:	str	x0, [sp, #32]
  408db0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  408db4:	add	x0, x0, #0x4f8
  408db8:	ldr	x1, [x0]
  408dbc:	ldr	x0, [sp, #32]
  408dc0:	sub	x0, x1, x0
  408dc4:	str	x0, [sp, #40]
  408dc8:	ldr	x0, [sp, #40]
  408dcc:	cmp	x0, #0x0
  408dd0:	b.ge	408dd8 <ferror@plt+0x69f8>  // b.tcont
  408dd4:	str	xzr, [sp, #40]
  408dd8:	ldr	x1, [sp, #40]
  408ddc:	mov	x0, #0x5180                	// #20864
  408de0:	movk	x0, #0x1, lsl #16
  408de4:	cmp	x1, x0
  408de8:	b.le	408e14 <ferror@plt+0x6a34>
  408dec:	add	x0, sp, #0x20
  408df0:	bl	401f50 <ctime@plt>
  408df4:	add	x0, x0, #0x4
  408df8:	mov	x3, x0
  408dfc:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408e00:	add	x2, x0, #0xeb8
  408e04:	mov	x1, #0xf0                  	// #240
  408e08:	ldr	x0, [sp, #24]
  408e0c:	bl	401fb0 <snprintf@plt>
  408e10:	b	408e38 <ferror@plt+0x6a58>
  408e14:	add	x0, sp, #0x20
  408e18:	bl	401f50 <ctime@plt>
  408e1c:	add	x0, x0, #0xa
  408e20:	mov	x3, x0
  408e24:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408e28:	add	x2, x0, #0xeb8
  408e2c:	mov	x1, #0xf0                  	// #240
  408e30:	ldr	x0, [sp, #24]
  408e34:	bl	401fb0 <snprintf@plt>
  408e38:	ldr	x0, [sp, #24]
  408e3c:	add	x0, x0, #0x6
  408e40:	strb	wzr, [x0]
  408e44:	mov	w0, #0x6                   	// #6
  408e48:	ldp	x29, x30, [sp], #48
  408e4c:	ret
  408e50:	stp	x29, x30, [sp, #-32]!
  408e54:	mov	x29, sp
  408e58:	str	x0, [sp, #24]
  408e5c:	str	x1, [sp, #16]
  408e60:	ldr	x0, [sp, #16]
  408e64:	ldr	x0, [x0, #240]
  408e68:	mov	x2, #0x0                   	// #0
  408e6c:	mov	x1, x0
  408e70:	ldr	x0, [sp, #24]
  408e74:	bl	408b74 <ferror@plt+0x6794>
  408e78:	ldp	x29, x30, [sp], #32
  408e7c:	ret
  408e80:	stp	x29, x30, [sp, #-32]!
  408e84:	mov	x29, sp
  408e88:	str	x0, [sp, #24]
  408e8c:	str	x1, [sp, #16]
  408e90:	ldr	x0, [sp, #16]
  408e94:	ldr	x1, [x0, #304]
  408e98:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  408e9c:	add	x0, x0, #0x374
  408ea0:	ldr	w0, [x0]
  408ea4:	add	w2, w0, #0x3ff
  408ea8:	cmp	w0, #0x0
  408eac:	csel	w0, w2, w0, lt  // lt = tstop
  408eb0:	asr	w0, w0, #10
  408eb4:	sxtw	x0, w0
  408eb8:	udiv	x0, x1, x0
  408ebc:	mov	x3, x0
  408ec0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408ec4:	add	x2, x0, #0xdf8
  408ec8:	mov	x1, #0xf0                  	// #240
  408ecc:	ldr	x0, [sp, #24]
  408ed0:	bl	401fb0 <snprintf@plt>
  408ed4:	ldp	x29, x30, [sp], #32
  408ed8:	ret
  408edc:	stp	x29, x30, [sp, #-48]!
  408ee0:	mov	x29, sp
  408ee4:	str	x0, [sp, #24]
  408ee8:	str	x1, [sp, #16]
  408eec:	str	xzr, [sp, #40]
  408ef0:	ldr	x0, [sp, #16]
  408ef4:	ldr	x0, [x0, #408]
  408ef8:	cmp	x0, #0x0
  408efc:	b.eq	408f30 <ferror@plt+0x6b50>  // b.none
  408f00:	ldr	x0, [sp, #16]
  408f04:	ldr	x1, [x0, #408]
  408f08:	ldr	x0, [sp, #16]
  408f0c:	ldr	x0, [x0, #176]
  408f10:	sub	x1, x1, x0
  408f14:	ldr	x0, [sp, #16]
  408f18:	ldr	x0, [x0, #168]
  408f1c:	add	x0, x1, x0
  408f20:	lsr	x1, x0, #10
  408f24:	ldr	x0, [sp, #40]
  408f28:	add	x0, x1, x0
  408f2c:	str	x0, [sp, #40]
  408f30:	ldr	x3, [sp, #40]
  408f34:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408f38:	add	x2, x0, #0xe00
  408f3c:	mov	x1, #0xf0                  	// #240
  408f40:	ldr	x0, [sp, #24]
  408f44:	bl	401fb0 <snprintf@plt>
  408f48:	ldp	x29, x30, [sp], #48
  408f4c:	ret
  408f50:	stp	x29, x30, [sp, #-48]!
  408f54:	mov	x29, sp
  408f58:	str	x0, [sp, #24]
  408f5c:	str	x1, [sp, #16]
  408f60:	str	xzr, [sp, #40]
  408f64:	ldr	x0, [sp, #16]
  408f68:	ldr	x0, [x0, #408]
  408f6c:	cmp	x0, #0x0
  408f70:	b.eq	408f98 <ferror@plt+0x6bb8>  // b.none
  408f74:	ldr	x0, [sp, #16]
  408f78:	ldr	x1, [x0, #176]
  408f7c:	ldr	x0, [sp, #16]
  408f80:	ldr	x0, [x0, #168]
  408f84:	sub	x0, x1, x0
  408f88:	lsr	x1, x0, #10
  408f8c:	ldr	x0, [sp, #40]
  408f90:	add	x0, x1, x0
  408f94:	str	x0, [sp, #40]
  408f98:	ldr	x3, [sp, #40]
  408f9c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  408fa0:	add	x2, x0, #0xe00
  408fa4:	mov	x1, #0xf0                  	// #240
  408fa8:	ldr	x0, [sp, #24]
  408fac:	bl	401fb0 <snprintf@plt>
  408fb0:	ldp	x29, x30, [sp], #48
  408fb4:	ret
  408fb8:	stp	x29, x30, [sp, #-48]!
  408fbc:	mov	x29, sp
  408fc0:	str	x0, [sp, #24]
  408fc4:	str	x1, [sp, #16]
  408fc8:	str	xzr, [sp, #40]
  408fcc:	ldr	x0, [sp, #16]
  408fd0:	ldr	x0, [x0, #408]
  408fd4:	cmp	x0, #0x0
  408fd8:	b.eq	40900c <ferror@plt+0x6c2c>  // b.none
  408fdc:	ldr	x0, [sp, #16]
  408fe0:	ldr	x1, [x0, #408]
  408fe4:	ldr	x0, [sp, #16]
  408fe8:	ldr	x0, [x0, #176]
  408fec:	sub	x1, x1, x0
  408ff0:	ldr	x0, [sp, #16]
  408ff4:	ldr	x0, [x0, #168]
  408ff8:	add	x0, x1, x0
  408ffc:	lsr	x1, x0, #10
  409000:	ldr	x0, [sp, #40]
  409004:	add	x0, x1, x0
  409008:	str	x0, [sp, #40]
  40900c:	ldr	x3, [sp, #40]
  409010:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409014:	add	x2, x0, #0xe00
  409018:	mov	x1, #0xf0                  	// #240
  40901c:	ldr	x0, [sp, #24]
  409020:	bl	401fb0 <snprintf@plt>
  409024:	ldp	x29, x30, [sp], #48
  409028:	ret
  40902c:	stp	x29, x30, [sp, #-48]!
  409030:	mov	x29, sp
  409034:	str	x0, [sp, #24]
  409038:	str	x1, [sp, #16]
  40903c:	str	xzr, [sp, #40]
  409040:	ldr	x0, [sp, #16]
  409044:	ldr	x0, [x0, #408]
  409048:	cmp	x0, #0x0
  40904c:	b.eq	409074 <ferror@plt+0x6c94>  // b.none
  409050:	ldr	x0, [sp, #16]
  409054:	ldr	x1, [x0, #176]
  409058:	ldr	x0, [sp, #16]
  40905c:	ldr	x0, [x0, #168]
  409060:	sub	x0, x1, x0
  409064:	lsr	x1, x0, #10
  409068:	ldr	x0, [sp, #40]
  40906c:	add	x0, x1, x0
  409070:	str	x0, [sp, #40]
  409074:	ldr	x3, [sp, #40]
  409078:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40907c:	add	x2, x0, #0xe00
  409080:	mov	x1, #0xf0                  	// #240
  409084:	ldr	x0, [sp, #24]
  409088:	bl	401fb0 <snprintf@plt>
  40908c:	ldp	x29, x30, [sp], #48
  409090:	ret
  409094:	stp	x29, x30, [sp, #-32]!
  409098:	mov	x29, sp
  40909c:	str	x0, [sp, #24]
  4090a0:	str	x1, [sp, #16]
  4090a4:	ldr	x0, [sp, #16]
  4090a8:	ldr	x1, [x0, #352]
  4090ac:	ldr	x0, [sp, #16]
  4090b0:	ldr	x0, [x0, #360]
  4090b4:	add	x0, x1, x0
  4090b8:	mov	x3, x0
  4090bc:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4090c0:	add	x2, x0, #0xe00
  4090c4:	mov	x1, #0xf0                  	// #240
  4090c8:	ldr	x0, [sp, #24]
  4090cc:	bl	401fb0 <snprintf@plt>
  4090d0:	ldp	x29, x30, [sp], #32
  4090d4:	ret
  4090d8:	stp	x29, x30, [sp, #-32]!
  4090dc:	mov	x29, sp
  4090e0:	str	x0, [sp, #24]
  4090e4:	str	x1, [sp, #16]
  4090e8:	ldr	x0, [sp, #16]
  4090ec:	ldr	x0, [x0, #248]
  4090f0:	mov	x3, x0
  4090f4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4090f8:	add	x2, x0, #0xe00
  4090fc:	mov	x1, #0xf0                  	// #240
  409100:	ldr	x0, [sp, #24]
  409104:	bl	401fb0 <snprintf@plt>
  409108:	ldp	x29, x30, [sp], #32
  40910c:	ret
  409110:	stp	x29, x30, [sp, #-48]!
  409114:	mov	x29, sp
  409118:	str	x0, [sp, #24]
  40911c:	str	x1, [sp, #16]
  409120:	ldr	x0, [sp, #16]
  409124:	ldr	x0, [x0, #432]
  409128:	str	x0, [sp, #40]
  40912c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409130:	add	x0, x0, #0x364
  409134:	ldr	w0, [x0]
  409138:	cmp	w0, #0x0
  40913c:	b.eq	409154 <ferror@plt+0x6d74>  // b.none
  409140:	ldr	x0, [sp, #16]
  409144:	ldr	x1, [x0, #448]
  409148:	ldr	x0, [sp, #40]
  40914c:	add	x0, x1, x0
  409150:	str	x0, [sp, #40]
  409154:	ldr	x3, [sp, #40]
  409158:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40915c:	add	x2, x0, #0xe00
  409160:	mov	x1, #0xf0                  	// #240
  409164:	ldr	x0, [sp, #24]
  409168:	bl	401fb0 <snprintf@plt>
  40916c:	ldp	x29, x30, [sp], #48
  409170:	ret
  409174:	stp	x29, x30, [sp, #-48]!
  409178:	mov	x29, sp
  40917c:	str	x0, [sp, #24]
  409180:	str	x1, [sp, #16]
  409184:	ldr	x0, [sp, #16]
  409188:	ldr	x0, [x0, #440]
  40918c:	str	x0, [sp, #40]
  409190:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409194:	add	x0, x0, #0x364
  409198:	ldr	w0, [x0]
  40919c:	cmp	w0, #0x0
  4091a0:	b.eq	4091b8 <ferror@plt+0x6dd8>  // b.none
  4091a4:	ldr	x0, [sp, #16]
  4091a8:	ldr	x1, [x0, #456]
  4091ac:	ldr	x0, [sp, #40]
  4091b0:	add	x0, x1, x0
  4091b4:	str	x0, [sp, #40]
  4091b8:	ldr	x3, [sp, #40]
  4091bc:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4091c0:	add	x2, x0, #0xe00
  4091c4:	mov	x1, #0xf0                  	// #240
  4091c8:	ldr	x0, [sp, #24]
  4091cc:	bl	401fb0 <snprintf@plt>
  4091d0:	ldp	x29, x30, [sp], #48
  4091d4:	ret
  4091d8:	stp	x29, x30, [sp, #-32]!
  4091dc:	mov	x29, sp
  4091e0:	str	x0, [sp, #24]
  4091e4:	str	x1, [sp, #16]
  4091e8:	ldr	x0, [sp, #16]
  4091ec:	ldr	x0, [x0, #416]
  4091f0:	cmn	x0, #0x1
  4091f4:	b.ne	409228 <ferror@plt+0x6e48>  // b.any
  4091f8:	ldr	x0, [sp, #24]
  4091fc:	mov	w1, #0x78                  	// #120
  409200:	strb	w1, [x0]
  409204:	ldr	x0, [sp, #24]
  409208:	add	x0, x0, #0x1
  40920c:	mov	w1, #0x78                  	// #120
  409210:	strb	w1, [x0]
  409214:	ldr	x0, [sp, #24]
  409218:	add	x0, x0, #0x2
  40921c:	strb	wzr, [x0]
  409220:	mov	w0, #0x2                   	// #2
  409224:	b	40924c <ferror@plt+0x6e6c>
  409228:	ldr	x0, [sp, #16]
  40922c:	ldr	x0, [x0, #416]
  409230:	lsr	x0, x0, #10
  409234:	mov	x3, x0
  409238:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40923c:	add	x2, x0, #0xec0
  409240:	mov	x1, #0xf0                  	// #240
  409244:	ldr	x0, [sp, #24]
  409248:	bl	401fb0 <snprintf@plt>
  40924c:	ldp	x29, x30, [sp], #32
  409250:	ret
  409254:	stp	x29, x30, [sp, #-32]!
  409258:	mov	x29, sp
  40925c:	str	x0, [sp, #24]
  409260:	str	x1, [sp, #16]
  409264:	ldr	x0, [sp, #16]
  409268:	ldr	w0, [x0, #916]
  40926c:	mov	w3, w0
  409270:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409274:	add	x2, x0, #0xec8
  409278:	mov	x1, #0xf0                  	// #240
  40927c:	ldr	x0, [sp, #24]
  409280:	bl	401fb0 <snprintf@plt>
  409284:	ldp	x29, x30, [sp], #32
  409288:	ret
  40928c:	stp	x29, x30, [sp, #-32]!
  409290:	mov	x29, sp
  409294:	str	x0, [sp, #24]
  409298:	str	x1, [sp, #16]
  40929c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4092a0:	add	x0, x0, #0x3e0
  4092a4:	ldr	w0, [x0]
  4092a8:	cmp	w0, #0x0
  4092ac:	b.eq	4092c0 <ferror@plt+0x6ee0>  // b.none
  4092b0:	bl	4020e0 <numa_init@plt>
  4092b4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4092b8:	add	x0, x0, #0x3e0
  4092bc:	str	wzr, [x0]
  4092c0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4092c4:	add	x0, x0, #0x3f0
  4092c8:	ldr	x1, [x0]
  4092cc:	ldr	x0, [sp, #16]
  4092d0:	ldr	w0, [x0, #916]
  4092d4:	blr	x1
  4092d8:	mov	w3, w0
  4092dc:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4092e0:	add	x2, x0, #0xec8
  4092e4:	mov	x1, #0xf0                  	// #240
  4092e8:	ldr	x0, [sp, #24]
  4092ec:	bl	401fb0 <snprintf@plt>
  4092f0:	ldp	x29, x30, [sp], #32
  4092f4:	ret
  4092f8:	stp	x29, x30, [sp, #-32]!
  4092fc:	mov	x29, sp
  409300:	str	x0, [sp, #24]
  409304:	str	x1, [sp, #16]
  409308:	ldr	x0, [sp, #16]
  40930c:	ldr	x0, [x0, #320]
  409310:	mov	x3, x0
  409314:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409318:	add	x2, x0, #0xdf8
  40931c:	mov	x1, #0xf0                  	// #240
  409320:	ldr	x0, [sp, #24]
  409324:	bl	401fb0 <snprintf@plt>
  409328:	ldp	x29, x30, [sp], #32
  40932c:	ret
  409330:	stp	x29, x30, [sp, #-48]!
  409334:	mov	x29, sp
  409338:	str	x0, [sp, #24]
  40933c:	str	x1, [sp, #16]
  409340:	str	xzr, [sp, #40]
  409344:	ldr	x0, [sp, #16]
  409348:	ldr	x1, [x0, #320]
  40934c:	mov	x0, x1
  409350:	lsl	x0, x0, #5
  409354:	sub	x0, x0, x1
  409358:	lsl	x0, x0, #2
  40935c:	add	x0, x0, x1
  409360:	lsl	x0, x0, #3
  409364:	mov	x1, x0
  409368:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40936c:	add	x0, x0, #0x418
  409370:	ldr	x0, [x0]
  409374:	udiv	x0, x1, x0
  409378:	str	x0, [sp, #40]
  40937c:	ldr	x0, [sp, #40]
  409380:	cmp	x0, #0x3e7
  409384:	b.ls	409390 <ferror@plt+0x6fb0>  // b.plast
  409388:	mov	x0, #0x3e7                 	// #999
  40938c:	str	x0, [sp, #40]
  409390:	ldr	x1, [sp, #40]
  409394:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  409398:	movk	x0, #0xcccd
  40939c:	umulh	x0, x1, x0
  4093a0:	lsr	x0, x0, #3
  4093a4:	mov	w3, w0
  4093a8:	ldr	x2, [sp, #40]
  4093ac:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4093b0:	movk	x0, #0xcccd
  4093b4:	umulh	x0, x2, x0
  4093b8:	lsr	x1, x0, #3
  4093bc:	mov	x0, x1
  4093c0:	lsl	x0, x0, #2
  4093c4:	add	x0, x0, x1
  4093c8:	lsl	x0, x0, #1
  4093cc:	sub	x1, x2, x0
  4093d0:	mov	w0, w1
  4093d4:	mov	w4, w0
  4093d8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4093dc:	add	x2, x0, #0xed0
  4093e0:	mov	x1, #0xf0                  	// #240
  4093e4:	ldr	x0, [sp, #24]
  4093e8:	bl	401fb0 <snprintf@plt>
  4093ec:	ldp	x29, x30, [sp], #48
  4093f0:	ret
  4093f4:	stp	x29, x30, [sp, #-48]!
  4093f8:	mov	x29, sp
  4093fc:	str	x0, [sp, #24]
  409400:	str	x1, [sp, #16]
  409404:	bl	401ef0 <getbtime@plt>
  409408:	mov	x2, x0
  40940c:	ldr	x0, [sp, #16]
  409410:	ldr	x1, [x0, #64]
  409414:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409418:	add	x0, x0, #0x410
  40941c:	ldr	x0, [x0]
  409420:	udiv	x0, x1, x0
  409424:	add	x0, x2, x0
  409428:	str	x0, [sp, #40]
  40942c:	add	x0, sp, #0x28
  409430:	bl	401f50 <ctime@plt>
  409434:	mov	x3, x0
  409438:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40943c:	add	x2, x0, #0xed8
  409440:	mov	x1, #0xf0                  	// #240
  409444:	ldr	x0, [sp, #24]
  409448:	bl	401fb0 <snprintf@plt>
  40944c:	ldp	x29, x30, [sp], #48
  409450:	ret
  409454:	stp	x29, x30, [sp, #-80]!
  409458:	mov	x29, sp
  40945c:	str	x0, [sp, #24]
  409460:	str	x1, [sp, #16]
  409464:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  409468:	add	x0, x0, #0x4f8
  40946c:	bl	401fc0 <localtime@plt>
  409470:	str	x0, [sp, #56]
  409474:	ldr	x0, [sp, #56]
  409478:	ldr	w0, [x0, #20]
  40947c:	str	w0, [sp, #52]
  409480:	ldr	x0, [sp, #56]
  409484:	ldr	w0, [x0, #28]
  409488:	str	w0, [sp, #48]
  40948c:	bl	401ef0 <getbtime@plt>
  409490:	mov	x2, x0
  409494:	ldr	x0, [sp, #16]
  409498:	ldr	x1, [x0, #64]
  40949c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4094a0:	add	x0, x0, #0x410
  4094a4:	ldr	x0, [x0]
  4094a8:	udiv	x0, x1, x0
  4094ac:	add	x0, x2, x0
  4094b0:	str	x0, [sp, #32]
  4094b4:	add	x0, sp, #0x20
  4094b8:	bl	401fc0 <localtime@plt>
  4094bc:	str	x0, [sp, #40]
  4094c0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4094c4:	add	x0, x0, #0xee0
  4094c8:	str	x0, [sp, #72]
  4094cc:	ldr	x0, [sp, #40]
  4094d0:	ldr	w0, [x0, #28]
  4094d4:	ldr	w1, [sp, #48]
  4094d8:	cmp	w1, w0
  4094dc:	b.eq	4094ec <ferror@plt+0x710c>  // b.none
  4094e0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4094e4:	add	x0, x0, #0xee8
  4094e8:	str	x0, [sp, #72]
  4094ec:	ldr	x0, [sp, #40]
  4094f0:	ldr	w0, [x0, #20]
  4094f4:	ldr	w1, [sp, #52]
  4094f8:	cmp	w1, w0
  4094fc:	b.eq	40950c <ferror@plt+0x712c>  // b.none
  409500:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409504:	add	x0, x0, #0xef0
  409508:	str	x0, [sp, #72]
  40950c:	ldr	x3, [sp, #40]
  409510:	ldr	x2, [sp, #72]
  409514:	mov	x1, #0xf0                  	// #240
  409518:	ldr	x0, [sp, #24]
  40951c:	bl	401f20 <strftime@plt>
  409520:	str	x0, [sp, #64]
  409524:	ldr	x0, [sp, #64]
  409528:	cmp	x0, #0x0
  40952c:	b.eq	40953c <ferror@plt+0x715c>  // b.none
  409530:	ldr	x0, [sp, #64]
  409534:	cmp	x0, #0xef
  409538:	b.ls	409548 <ferror@plt+0x7168>  // b.plast
  40953c:	str	xzr, [sp, #64]
  409540:	ldr	x0, [sp, #24]
  409544:	strb	wzr, [x0]
  409548:	ldr	x0, [sp, #64]
  40954c:	ldp	x29, x30, [sp], #80
  409550:	ret
  409554:	stp	x29, x30, [sp, #-48]!
  409558:	mov	x29, sp
  40955c:	str	x0, [sp, #24]
  409560:	str	x1, [sp, #16]
  409564:	bl	401ef0 <getbtime@plt>
  409568:	mov	x2, x0
  40956c:	ldr	x0, [sp, #16]
  409570:	ldr	x1, [x0, #64]
  409574:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409578:	add	x0, x0, #0x410
  40957c:	ldr	x0, [x0]
  409580:	udiv	x0, x1, x0
  409584:	add	x0, x2, x0
  409588:	str	x0, [sp, #32]
  40958c:	add	x0, sp, #0x20
  409590:	bl	401f50 <ctime@plt>
  409594:	str	x0, [sp, #40]
  409598:	ldr	x0, [sp, #40]
  40959c:	add	x0, x0, #0x8
  4095a0:	ldrb	w0, [x0]
  4095a4:	cmp	w0, #0x20
  4095a8:	b.ne	4095bc <ferror@plt+0x71dc>  // b.any
  4095ac:	ldr	x0, [sp, #40]
  4095b0:	add	x0, x0, #0x8
  4095b4:	mov	w1, #0x30                  	// #48
  4095b8:	strb	w1, [x0]
  4095bc:	ldr	x0, [sp, #40]
  4095c0:	add	x0, x0, #0xb
  4095c4:	ldrb	w0, [x0]
  4095c8:	cmp	w0, #0x20
  4095cc:	b.ne	4095e0 <ferror@plt+0x7200>  // b.any
  4095d0:	ldr	x0, [sp, #40]
  4095d4:	add	x0, x0, #0xb
  4095d8:	mov	w1, #0x30                  	// #48
  4095dc:	strb	w1, [x0]
  4095e0:	ldr	x0, [sp, #32]
  4095e4:	mov	x1, x0
  4095e8:	mov	x0, #0x5180                	// #20864
  4095ec:	movk	x0, #0x1, lsl #16
  4095f0:	add	x0, x1, x0
  4095f4:	adrp	x1, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4095f8:	add	x1, x1, #0x4f8
  4095fc:	ldr	x1, [x1]
  409600:	cmp	x0, x1
  409604:	b.ls	40962c <ferror@plt+0x724c>  // b.plast
  409608:	ldr	x0, [sp, #40]
  40960c:	add	x0, x0, #0xb
  409610:	mov	x3, x0
  409614:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409618:	add	x2, x0, #0xef8
  40961c:	mov	x1, #0xf0                  	// #240
  409620:	ldr	x0, [sp, #24]
  409624:	bl	401fb0 <snprintf@plt>
  409628:	b	40964c <ferror@plt+0x726c>
  40962c:	ldr	x0, [sp, #40]
  409630:	add	x0, x0, #0x4
  409634:	mov	x3, x0
  409638:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40963c:	add	x2, x0, #0xf00
  409640:	mov	x1, #0xf0                  	// #240
  409644:	ldr	x0, [sp, #24]
  409648:	bl	401fb0 <snprintf@plt>
  40964c:	ldp	x29, x30, [sp], #48
  409650:	ret
  409654:	stp	x29, x30, [sp, #-48]!
  409658:	mov	x29, sp
  40965c:	str	x0, [sp, #24]
  409660:	str	x1, [sp, #16]
  409664:	ldr	x0, [sp, #16]
  409668:	bl	401e60 <strlen@plt>
  40966c:	str	x0, [sp, #40]
  409670:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  409674:	add	x0, x0, #0x4f0
  409678:	ldr	w0, [x0]
  40967c:	cmp	w0, #0x0
  409680:	b.eq	4096c8 <ferror@plt+0x72e8>  // b.none
  409684:	ldr	x0, [sp, #40]
  409688:	cmp	x0, #0x8
  40968c:	b.ls	4096ac <ferror@plt+0x72cc>  // b.plast
  409690:	ldr	x3, [sp, #16]
  409694:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409698:	add	x2, x0, #0xeb8
  40969c:	mov	x1, #0xf0                  	// #240
  4096a0:	ldr	x0, [sp, #24]
  4096a4:	bl	401fb0 <snprintf@plt>
  4096a8:	b	40977c <ferror@plt+0x739c>
  4096ac:	ldr	x3, [sp, #16]
  4096b0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4096b4:	add	x2, x0, #0xf08
  4096b8:	mov	x1, #0xf0                  	// #240
  4096bc:	ldr	x0, [sp, #24]
  4096c0:	bl	401fb0 <snprintf@plt>
  4096c4:	b	40977c <ferror@plt+0x739c>
  4096c8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4096cc:	add	x1, x0, #0xf18
  4096d0:	ldr	x0, [sp, #16]
  4096d4:	bl	402230 <strspn@plt>
  4096d8:	mov	x1, x0
  4096dc:	ldr	x0, [sp, #40]
  4096e0:	sub	x0, x0, x1
  4096e4:	cmp	x0, #0x8
  4096e8:	b.ls	409718 <ferror@plt+0x7338>  // b.plast
  4096ec:	ldr	x0, [sp, #40]
  4096f0:	sub	x0, x0, #0x8
  4096f4:	ldr	x1, [sp, #16]
  4096f8:	add	x0, x1, x0
  4096fc:	mov	x3, x0
  409700:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409704:	add	x2, x0, #0xf20
  409708:	mov	x1, #0xf0                  	// #240
  40970c:	ldr	x0, [sp, #24]
  409710:	bl	401fb0 <snprintf@plt>
  409714:	b	40977c <ferror@plt+0x739c>
  409718:	ldr	x0, [sp, #40]
  40971c:	cmp	x0, #0x7
  409720:	b.hi	409754 <ferror@plt+0x7374>  // b.pmore
  409724:	ldr	x1, [sp, #40]
  409728:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40972c:	add	x0, x0, #0xf28
  409730:	add	x0, x1, x0
  409734:	ldr	x4, [sp, #16]
  409738:	mov	x3, x0
  40973c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409740:	add	x2, x0, #0xf38
  409744:	mov	x1, #0xf0                  	// #240
  409748:	ldr	x0, [sp, #24]
  40974c:	bl	401fb0 <snprintf@plt>
  409750:	b	40977c <ferror@plt+0x739c>
  409754:	ldr	x0, [sp, #40]
  409758:	sub	x0, x0, #0x8
  40975c:	ldr	x1, [sp, #16]
  409760:	add	x0, x1, x0
  409764:	mov	x3, x0
  409768:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40976c:	add	x2, x0, #0xeb8
  409770:	mov	x1, #0xf0                  	// #240
  409774:	ldr	x0, [sp, #24]
  409778:	bl	401fb0 <snprintf@plt>
  40977c:	ldp	x29, x30, [sp], #48
  409780:	ret
  409784:	stp	x29, x30, [sp, #-32]!
  409788:	mov	x29, sp
  40978c:	str	x0, [sp, #24]
  409790:	str	x1, [sp, #16]
  409794:	ldr	x0, [sp, #16]
  409798:	add	x0, x0, #0x90
  40979c:	mov	x1, x0
  4097a0:	ldr	x0, [sp, #24]
  4097a4:	bl	409654 <ferror@plt+0x7274>
  4097a8:	ldp	x29, x30, [sp], #32
  4097ac:	ret
  4097b0:	stp	x29, x30, [sp, #-32]!
  4097b4:	mov	x29, sp
  4097b8:	str	x0, [sp, #24]
  4097bc:	str	x1, [sp, #16]
  4097c0:	ldr	x0, [sp, #16]
  4097c4:	add	x0, x0, #0x48
  4097c8:	mov	x1, x0
  4097cc:	ldr	x0, [sp, #24]
  4097d0:	bl	409654 <ferror@plt+0x7274>
  4097d4:	ldp	x29, x30, [sp], #32
  4097d8:	ret
  4097dc:	stp	x29, x30, [sp, #-32]!
  4097e0:	mov	x29, sp
  4097e4:	str	x0, [sp, #24]
  4097e8:	str	x1, [sp, #16]
  4097ec:	ldr	x0, [sp, #16]
  4097f0:	add	x0, x0, #0x5a
  4097f4:	mov	x1, x0
  4097f8:	ldr	x0, [sp, #24]
  4097fc:	bl	409654 <ferror@plt+0x7274>
  409800:	ldp	x29, x30, [sp], #32
  409804:	ret
  409808:	stp	x29, x30, [sp, #-32]!
  40980c:	mov	x29, sp
  409810:	str	x0, [sp, #24]
  409814:	str	x1, [sp, #16]
  409818:	ldr	x0, [sp, #16]
  40981c:	add	x0, x0, #0x6c
  409820:	mov	x1, x0
  409824:	ldr	x0, [sp, #24]
  409828:	bl	409654 <ferror@plt+0x7274>
  40982c:	ldp	x29, x30, [sp], #32
  409830:	ret
  409834:	stp	x29, x30, [sp, #-32]!
  409838:	mov	x29, sp
  40983c:	str	x0, [sp, #24]
  409840:	str	x1, [sp, #16]
  409844:	ldr	x0, [sp, #16]
  409848:	add	x0, x0, #0x7e
  40984c:	mov	x1, x0
  409850:	ldr	x0, [sp, #24]
  409854:	bl	409654 <ferror@plt+0x7274>
  409858:	ldp	x29, x30, [sp], #32
  40985c:	ret
  409860:	stp	x29, x30, [sp, #-32]!
  409864:	mov	x29, sp
  409868:	str	x0, [sp, #24]
  40986c:	str	x1, [sp, #16]
  409870:	ldr	x0, [sp, #16]
  409874:	ldr	w0, [x0, #880]
  409878:	mov	w3, w0
  40987c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409880:	add	x2, x0, #0xec8
  409884:	mov	x1, #0xf0                  	// #240
  409888:	ldr	x0, [sp, #24]
  40988c:	bl	401fb0 <snprintf@plt>
  409890:	ldp	x29, x30, [sp], #32
  409894:	ret
  409898:	stp	x29, x30, [sp, #-32]!
  40989c:	mov	x29, sp
  4098a0:	str	x0, [sp, #24]
  4098a4:	str	x1, [sp, #16]
  4098a8:	ldr	x0, [sp, #16]
  4098ac:	ldr	w0, [x0, #888]
  4098b0:	mov	w3, w0
  4098b4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4098b8:	add	x2, x0, #0xec8
  4098bc:	mov	x1, #0xf0                  	// #240
  4098c0:	ldr	x0, [sp, #24]
  4098c4:	bl	401fb0 <snprintf@plt>
  4098c8:	ldp	x29, x30, [sp], #32
  4098cc:	ret
  4098d0:	stp	x29, x30, [sp, #-32]!
  4098d4:	mov	x29, sp
  4098d8:	str	x0, [sp, #24]
  4098dc:	str	x1, [sp, #16]
  4098e0:	ldr	x0, [sp, #16]
  4098e4:	ldr	w0, [x0, #896]
  4098e8:	mov	w3, w0
  4098ec:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4098f0:	add	x2, x0, #0xec8
  4098f4:	mov	x1, #0xf0                  	// #240
  4098f8:	ldr	x0, [sp, #24]
  4098fc:	bl	401fb0 <snprintf@plt>
  409900:	ldp	x29, x30, [sp], #32
  409904:	ret
  409908:	stp	x29, x30, [sp, #-32]!
  40990c:	mov	x29, sp
  409910:	str	x0, [sp, #24]
  409914:	str	x1, [sp, #16]
  409918:	ldr	x0, [sp, #16]
  40991c:	ldr	w0, [x0, #904]
  409920:	mov	w3, w0
  409924:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409928:	add	x2, x0, #0xec8
  40992c:	mov	x1, #0xf0                  	// #240
  409930:	ldr	x0, [sp, #24]
  409934:	bl	401fb0 <snprintf@plt>
  409938:	ldp	x29, x30, [sp], #32
  40993c:	ret
  409940:	stp	x29, x30, [sp, #-32]!
  409944:	mov	x29, sp
  409948:	str	x0, [sp, #24]
  40994c:	str	x1, [sp, #16]
  409950:	ldr	x0, [sp, #16]
  409954:	ldr	w0, [x0, #876]
  409958:	mov	w3, w0
  40995c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409960:	add	x2, x0, #0xec8
  409964:	mov	x1, #0xf0                  	// #240
  409968:	ldr	x0, [sp, #24]
  40996c:	bl	401fb0 <snprintf@plt>
  409970:	ldp	x29, x30, [sp], #32
  409974:	ret
  409978:	stp	x29, x30, [sp, #-32]!
  40997c:	mov	x29, sp
  409980:	str	x0, [sp, #24]
  409984:	str	x1, [sp, #16]
  409988:	ldr	x0, [sp, #16]
  40998c:	ldr	w0, [x0, #884]
  409990:	mov	w3, w0
  409994:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409998:	add	x2, x0, #0xec8
  40999c:	mov	x1, #0xf0                  	// #240
  4099a0:	ldr	x0, [sp, #24]
  4099a4:	bl	401fb0 <snprintf@plt>
  4099a8:	ldp	x29, x30, [sp], #32
  4099ac:	ret
  4099b0:	stp	x29, x30, [sp, #-32]!
  4099b4:	mov	x29, sp
  4099b8:	str	x0, [sp, #24]
  4099bc:	str	x1, [sp, #16]
  4099c0:	ldr	x0, [sp, #16]
  4099c4:	ldr	w0, [x0, #892]
  4099c8:	mov	w3, w0
  4099cc:	adrp	x0, 413000 <ferror@plt+0x10c20>
  4099d0:	add	x2, x0, #0xec8
  4099d4:	mov	x1, #0xf0                  	// #240
  4099d8:	ldr	x0, [sp, #24]
  4099dc:	bl	401fb0 <snprintf@plt>
  4099e0:	ldp	x29, x30, [sp], #32
  4099e4:	ret
  4099e8:	stp	x29, x30, [sp, #-32]!
  4099ec:	mov	x29, sp
  4099f0:	str	x0, [sp, #24]
  4099f4:	str	x1, [sp, #16]
  4099f8:	ldr	x0, [sp, #16]
  4099fc:	ldr	w0, [x0, #900]
  409a00:	mov	w3, w0
  409a04:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409a08:	add	x2, x0, #0xec8
  409a0c:	mov	x1, #0xf0                  	// #240
  409a10:	ldr	x0, [sp, #24]
  409a14:	bl	401fb0 <snprintf@plt>
  409a18:	ldp	x29, x30, [sp], #32
  409a1c:	ret
  409a20:	stp	x29, x30, [sp, #-64]!
  409a24:	mov	x29, sp
  409a28:	str	x0, [sp, #40]
  409a2c:	str	x1, [sp, #32]
  409a30:	str	w2, [sp, #28]
  409a34:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409a38:	add	x0, x0, #0x3d0
  409a3c:	ldr	w0, [x0]
  409a40:	cmp	w0, #0x0
  409a44:	b.ne	409b24 <ferror@plt+0x7744>  // b.any
  409a48:	mov	w0, #0x20000               	// #131072
  409a4c:	str	w0, [sp, #56]
  409a50:	add	x0, sp, #0x38
  409a54:	mov	x3, x0
  409a58:	mov	w2, #0x20000               	// #131072
  409a5c:	ldr	x1, [sp, #32]
  409a60:	ldr	x0, [sp, #40]
  409a64:	bl	402040 <escape_str@plt>
  409a68:	ldr	w0, [sp, #56]
  409a6c:	mov	w1, #0x20000               	// #131072
  409a70:	sub	w0, w1, w0
  409a74:	str	w0, [sp, #60]
  409a78:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409a7c:	add	x0, x0, #0x3d8
  409a80:	ldr	w0, [x0]
  409a84:	mov	w1, w0
  409a88:	ldr	w0, [sp, #60]
  409a8c:	cmp	w0, w1
  409a90:	b.gt	409a9c <ferror@plt+0x76bc>
  409a94:	ldr	w0, [sp, #60]
  409a98:	b	409b3c <ferror@plt+0x775c>
  409a9c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409aa0:	add	x0, x0, #0x3d8
  409aa4:	ldr	w0, [x0]
  409aa8:	cmp	w0, #0x0
  409aac:	b.eq	409b24 <ferror@plt+0x7744>  // b.none
  409ab0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409ab4:	add	x0, x0, #0x3d8
  409ab8:	ldr	w0, [x0]
  409abc:	sub	w0, w0, #0x1
  409ac0:	mov	w0, w0
  409ac4:	ldr	x1, [sp, #40]
  409ac8:	add	x0, x1, x0
  409acc:	ldrb	w0, [x0]
  409ad0:	cmp	w0, #0x7e
  409ad4:	b.hi	409b24 <ferror@plt+0x7744>  // b.pmore
  409ad8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409adc:	add	x0, x0, #0x3d8
  409ae0:	ldr	w0, [x0]
  409ae4:	sub	w0, w0, #0x1
  409ae8:	str	w0, [sp, #60]
  409aec:	ldr	w0, [sp, #60]
  409af0:	add	w1, w0, #0x1
  409af4:	str	w1, [sp, #60]
  409af8:	sxtw	x0, w0
  409afc:	ldr	x1, [sp, #40]
  409b00:	add	x0, x1, x0
  409b04:	mov	w1, #0x2b                  	// #43
  409b08:	strb	w1, [x0]
  409b0c:	ldrsw	x0, [sp, #60]
  409b10:	ldr	x1, [sp, #40]
  409b14:	add	x0, x1, x0
  409b18:	strb	wzr, [x0]
  409b1c:	ldr	w0, [sp, #60]
  409b20:	b	409b3c <ferror@plt+0x775c>
  409b24:	ldr	w3, [sp, #28]
  409b28:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409b2c:	add	x2, x0, #0xdc8
  409b30:	mov	x1, #0xf0                  	// #240
  409b34:	ldr	x0, [sp, #40]
  409b38:	bl	401fb0 <snprintf@plt>
  409b3c:	ldp	x29, x30, [sp], #64
  409b40:	ret
  409b44:	stp	x29, x30, [sp, #-32]!
  409b48:	mov	x29, sp
  409b4c:	str	x0, [sp, #24]
  409b50:	str	x1, [sp, #16]
  409b54:	ldr	x0, [sp, #16]
  409b58:	add	x1, x0, #0x221
  409b5c:	ldr	x0, [sp, #16]
  409b60:	ldr	w0, [x0, #884]
  409b64:	mov	w2, w0
  409b68:	ldr	x0, [sp, #24]
  409b6c:	bl	409a20 <ferror@plt+0x7640>
  409b70:	ldp	x29, x30, [sp], #32
  409b74:	ret
  409b78:	stp	x29, x30, [sp, #-32]!
  409b7c:	mov	x29, sp
  409b80:	str	x0, [sp, #24]
  409b84:	str	x1, [sp, #16]
  409b88:	ldr	x0, [sp, #16]
  409b8c:	add	x1, x0, #0x200
  409b90:	ldr	x0, [sp, #16]
  409b94:	ldr	w0, [x0, #876]
  409b98:	mov	w2, w0
  409b9c:	ldr	x0, [sp, #24]
  409ba0:	bl	409a20 <ferror@plt+0x7640>
  409ba4:	ldp	x29, x30, [sp], #32
  409ba8:	ret
  409bac:	stp	x29, x30, [sp, #-32]!
  409bb0:	mov	x29, sp
  409bb4:	str	x0, [sp, #24]
  409bb8:	str	x1, [sp, #16]
  409bbc:	ldr	x0, [sp, #16]
  409bc0:	add	x1, x0, #0x263
  409bc4:	ldr	x0, [sp, #16]
  409bc8:	ldr	w0, [x0, #900]
  409bcc:	mov	w2, w0
  409bd0:	ldr	x0, [sp, #24]
  409bd4:	bl	409a20 <ferror@plt+0x7640>
  409bd8:	ldp	x29, x30, [sp], #32
  409bdc:	ret
  409be0:	stp	x29, x30, [sp, #-32]!
  409be4:	mov	x29, sp
  409be8:	str	x0, [sp, #24]
  409bec:	str	x1, [sp, #16]
  409bf0:	ldr	x0, [sp, #16]
  409bf4:	add	x1, x0, #0x242
  409bf8:	ldr	x0, [sp, #16]
  409bfc:	ldr	w0, [x0, #892]
  409c00:	mov	w2, w0
  409c04:	ldr	x0, [sp, #24]
  409c08:	bl	409a20 <ferror@plt+0x7640>
  409c0c:	ldp	x29, x30, [sp], #32
  409c10:	ret
  409c14:	stp	x29, x30, [sp, #-32]!
  409c18:	mov	x29, sp
  409c1c:	str	x0, [sp, #24]
  409c20:	str	x1, [sp, #16]
  409c24:	ldr	x0, [sp, #16]
  409c28:	add	x1, x0, #0x2a5
  409c2c:	ldr	x0, [sp, #16]
  409c30:	ldr	w0, [x0, #880]
  409c34:	mov	w2, w0
  409c38:	ldr	x0, [sp, #24]
  409c3c:	bl	409a20 <ferror@plt+0x7640>
  409c40:	ldp	x29, x30, [sp], #32
  409c44:	ret
  409c48:	stp	x29, x30, [sp, #-32]!
  409c4c:	mov	x29, sp
  409c50:	str	x0, [sp, #24]
  409c54:	str	x1, [sp, #16]
  409c58:	ldr	x0, [sp, #16]
  409c5c:	add	x1, x0, #0x284
  409c60:	ldr	x0, [sp, #16]
  409c64:	ldr	w0, [x0, #888]
  409c68:	mov	w2, w0
  409c6c:	ldr	x0, [sp, #24]
  409c70:	bl	409a20 <ferror@plt+0x7640>
  409c74:	ldp	x29, x30, [sp], #32
  409c78:	ret
  409c7c:	stp	x29, x30, [sp, #-32]!
  409c80:	mov	x29, sp
  409c84:	str	x0, [sp, #24]
  409c88:	str	x1, [sp, #16]
  409c8c:	ldr	x0, [sp, #16]
  409c90:	add	x1, x0, #0x2e7
  409c94:	ldr	x0, [sp, #16]
  409c98:	ldr	w0, [x0, #904]
  409c9c:	mov	w2, w0
  409ca0:	ldr	x0, [sp, #24]
  409ca4:	bl	409a20 <ferror@plt+0x7640>
  409ca8:	ldp	x29, x30, [sp], #32
  409cac:	ret
  409cb0:	stp	x29, x30, [sp, #-32]!
  409cb4:	mov	x29, sp
  409cb8:	str	x0, [sp, #24]
  409cbc:	str	x1, [sp, #16]
  409cc0:	ldr	x0, [sp, #16]
  409cc4:	add	x1, x0, #0x2c6
  409cc8:	ldr	x0, [sp, #16]
  409ccc:	ldr	w0, [x0, #896]
  409cd0:	mov	w2, w0
  409cd4:	ldr	x0, [sp, #24]
  409cd8:	bl	409a20 <ferror@plt+0x7640>
  409cdc:	ldp	x29, x30, [sp], #32
  409ce0:	ret
  409ce4:	stp	x29, x30, [sp, #-32]!
  409ce8:	mov	x29, sp
  409cec:	str	x0, [sp, #24]
  409cf0:	str	x1, [sp, #16]
  409cf4:	ldr	x0, [sp, #16]
  409cf8:	ldr	w0, [x0, #868]
  409cfc:	mov	w3, w0
  409d00:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409d04:	add	x2, x0, #0xdc8
  409d08:	mov	x1, #0xf0                  	// #240
  409d0c:	ldr	x0, [sp, #24]
  409d10:	bl	401fb0 <snprintf@plt>
  409d14:	ldp	x29, x30, [sp], #32
  409d18:	ret
  409d1c:	stp	x29, x30, [sp, #-32]!
  409d20:	mov	x29, sp
  409d24:	str	x0, [sp, #24]
  409d28:	str	x1, [sp, #16]
  409d2c:	ldr	x0, [sp, #16]
  409d30:	ldr	w0, [x0]
  409d34:	mov	w3, w0
  409d38:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409d3c:	add	x2, x0, #0xdc8
  409d40:	mov	x1, #0xf0                  	// #240
  409d44:	ldr	x0, [sp, #24]
  409d48:	bl	401fb0 <snprintf@plt>
  409d4c:	ldp	x29, x30, [sp], #32
  409d50:	ret
  409d54:	stp	x29, x30, [sp, #-32]!
  409d58:	mov	x29, sp
  409d5c:	str	x0, [sp, #24]
  409d60:	str	x1, [sp, #16]
  409d64:	ldr	x0, [sp, #16]
  409d68:	ldr	w0, [x0, #864]
  409d6c:	mov	w3, w0
  409d70:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409d74:	add	x2, x0, #0xec8
  409d78:	mov	x1, #0xf0                  	// #240
  409d7c:	ldr	x0, [sp, #24]
  409d80:	bl	401fb0 <snprintf@plt>
  409d84:	ldp	x29, x30, [sp], #32
  409d88:	ret
  409d8c:	stp	x29, x30, [sp, #-32]!
  409d90:	mov	x29, sp
  409d94:	str	x0, [sp, #24]
  409d98:	str	x1, [sp, #16]
  409d9c:	ldr	x0, [sp, #16]
  409da0:	ldr	w0, [x0, #860]
  409da4:	mov	w3, w0
  409da8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409dac:	add	x2, x0, #0xdc8
  409db0:	mov	x1, #0xf0                  	// #240
  409db4:	ldr	x0, [sp, #24]
  409db8:	bl	401fb0 <snprintf@plt>
  409dbc:	ldp	x29, x30, [sp], #32
  409dc0:	ret
  409dc4:	stp	x29, x30, [sp, #-48]!
  409dc8:	mov	x29, sp
  409dcc:	str	x0, [sp, #24]
  409dd0:	str	x1, [sp, #16]
  409dd4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409dd8:	add	x0, x0, #0x3d8
  409ddc:	ldr	w0, [x0]
  409de0:	str	w0, [sp, #44]
  409de4:	ldr	x0, [sp, #16]
  409de8:	ldr	x0, [x0, #496]
  409dec:	add	x1, sp, #0x2c
  409df0:	mov	x3, x1
  409df4:	mov	w2, #0x20000               	// #131072
  409df8:	mov	x1, x0
  409dfc:	ldr	x0, [sp, #24]
  409e00:	bl	4020d0 <escaped_copy@plt>
  409e04:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409e08:	add	x0, x0, #0x3d8
  409e0c:	ldr	w0, [x0]
  409e10:	ldr	w1, [sp, #44]
  409e14:	sub	w0, w0, w1
  409e18:	ldp	x29, x30, [sp], #48
  409e1c:	ret
  409e20:	stp	x29, x30, [sp, #-48]!
  409e24:	mov	x29, sp
  409e28:	str	x0, [sp, #24]
  409e2c:	str	x1, [sp, #16]
  409e30:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409e34:	add	x0, x0, #0x3d8
  409e38:	ldr	w0, [x0]
  409e3c:	str	w0, [sp, #44]
  409e40:	ldr	x0, [sp, #16]
  409e44:	ldr	x0, [x0, #504]
  409e48:	add	x1, sp, #0x2c
  409e4c:	mov	x3, x1
  409e50:	mov	w2, #0x20000               	// #131072
  409e54:	mov	x1, x0
  409e58:	ldr	x0, [sp, #24]
  409e5c:	bl	4020d0 <escaped_copy@plt>
  409e60:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  409e64:	add	x0, x0, #0x3d8
  409e68:	ldr	w0, [x0]
  409e6c:	ldr	w1, [sp, #44]
  409e70:	sub	w0, w0, w1
  409e74:	ldp	x29, x30, [sp], #48
  409e78:	ret
  409e7c:	stp	x29, x30, [sp, #-32]!
  409e80:	mov	x29, sp
  409e84:	str	x0, [sp, #24]
  409e88:	str	x1, [sp, #16]
  409e8c:	ldr	x0, [sp, #16]
  409e90:	ldr	w0, [x0, #908]
  409e94:	mov	w3, w0
  409e98:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409e9c:	add	x2, x0, #0xec8
  409ea0:	mov	x1, #0xf0                  	// #240
  409ea4:	ldr	x0, [sp, #24]
  409ea8:	bl	401fb0 <snprintf@plt>
  409eac:	ldp	x29, x30, [sp], #32
  409eb0:	ret
  409eb4:	stp	x29, x30, [sp, #-32]!
  409eb8:	mov	x29, sp
  409ebc:	str	x0, [sp, #24]
  409ec0:	str	x1, [sp, #16]
  409ec4:	ldr	x0, [sp, #16]
  409ec8:	ldrb	w0, [x0, #28]
  409ecc:	cmp	w0, #0x52
  409ed0:	b.ne	409ef8 <ferror@plt+0x7b18>  // b.any
  409ed4:	ldr	x0, [sp, #16]
  409ed8:	ldr	w0, [x0, #916]
  409edc:	mov	w3, w0
  409ee0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409ee4:	add	x2, x0, #0xec8
  409ee8:	mov	x1, #0xf0                  	// #240
  409eec:	ldr	x0, [sp, #24]
  409ef0:	bl	401fb0 <snprintf@plt>
  409ef4:	b	409f0c <ferror@plt+0x7b2c>
  409ef8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409efc:	add	x2, x0, #0xf40
  409f00:	mov	x1, #0xf0                  	// #240
  409f04:	ldr	x0, [sp, #24]
  409f08:	bl	401fb0 <snprintf@plt>
  409f0c:	ldp	x29, x30, [sp], #32
  409f10:	ret
  409f14:	stp	x29, x30, [sp, #-112]!
  409f18:	mov	x29, sp
  409f1c:	str	x0, [sp, #24]
  409f20:	str	x1, [sp, #16]
  409f24:	ldr	x0, [sp, #16]
  409f28:	ldr	w0, [x0, #868]
  409f2c:	add	x4, sp, #0x28
  409f30:	mov	w3, w0
  409f34:	adrp	x0, 413000 <ferror@plt+0x10c20>
  409f38:	add	x2, x0, #0xf48
  409f3c:	mov	x1, #0x30                  	// #48
  409f40:	mov	x0, x4
  409f44:	bl	401fb0 <snprintf@plt>
  409f48:	add	x0, sp, #0x28
  409f4c:	mov	w2, #0x0                   	// #0
  409f50:	mov	w1, #0x0                   	// #0
  409f54:	bl	402050 <open@plt>
  409f58:	str	w0, [sp, #108]
  409f5c:	ldr	w0, [sp, #108]
  409f60:	cmn	w0, #0x1
  409f64:	b.eq	409fc0 <ferror@plt+0x7be0>  // b.none
  409f68:	mov	x2, #0x1ffff               	// #131071
  409f6c:	ldr	x1, [sp, #24]
  409f70:	ldr	w0, [sp, #108]
  409f74:	bl	4022c0 <read@plt>
  409f78:	str	x0, [sp, #96]
  409f7c:	ldr	w0, [sp, #108]
  409f80:	bl	402130 <close@plt>
  409f84:	ldr	x0, [sp, #96]
  409f88:	cmp	x0, #0x0
  409f8c:	b.le	409fc0 <ferror@plt+0x7be0>
  409f90:	ldr	x0, [sp, #96]
  409f94:	ldr	x1, [sp, #24]
  409f98:	add	x0, x1, x0
  409f9c:	strb	wzr, [x0]
  409fa0:	ldr	x0, [sp, #24]
  409fa4:	bl	401ff0 <atoi@plt>
  409fa8:	str	w0, [sp, #92]
  409fac:	ldr	w0, [sp, #92]
  409fb0:	cmn	w0, #0x1
  409fb4:	b.eq	409fc0 <ferror@plt+0x7be0>  // b.none
  409fb8:	ldr	x0, [sp, #96]
  409fbc:	b	409fe4 <ferror@plt+0x7c04>
  409fc0:	ldr	x0, [sp, #24]
  409fc4:	mov	w1, #0x2d                  	// #45
  409fc8:	strb	w1, [x0]
  409fcc:	ldr	x0, [sp, #24]
  409fd0:	add	x0, x0, #0x1
  409fd4:	strb	wzr, [x0]
  409fd8:	mov	x0, #0x1                   	// #1
  409fdc:	str	x0, [sp, #96]
  409fe0:	ldr	x0, [sp, #96]
  409fe4:	ldp	x29, x30, [sp], #112
  409fe8:	ret
  409fec:	stp	x29, x30, [sp, #-32]!
  409ff0:	mov	x29, sp
  409ff4:	str	x0, [sp, #24]
  409ff8:	str	x1, [sp, #16]
  409ffc:	ldr	x0, [sp, #16]
  40a000:	ldr	x0, [x0, #1016]
  40a004:	mov	x3, x0
  40a008:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a00c:	add	x2, x0, #0xeb8
  40a010:	mov	x1, #0xf0                  	// #240
  40a014:	ldr	x0, [sp, #24]
  40a018:	bl	401fb0 <snprintf@plt>
  40a01c:	ldp	x29, x30, [sp], #32
  40a020:	ret
  40a024:	stp	x29, x30, [sp, #-32]!
  40a028:	mov	x29, sp
  40a02c:	str	x0, [sp, #24]
  40a030:	str	x1, [sp, #16]
  40a034:	ldr	x0, [sp, #16]
  40a038:	ldr	x0, [x0, #1000]
  40a03c:	mov	x3, x0
  40a040:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a044:	add	x2, x0, #0xeb8
  40a048:	mov	x1, #0xf0                  	// #240
  40a04c:	ldr	x0, [sp, #24]
  40a050:	bl	401fb0 <snprintf@plt>
  40a054:	ldp	x29, x30, [sp], #32
  40a058:	ret
  40a05c:	stp	x29, x30, [sp, #-32]!
  40a060:	mov	x29, sp
  40a064:	str	x0, [sp, #24]
  40a068:	str	x1, [sp, #16]
  40a06c:	ldr	x0, [sp, #16]
  40a070:	ldr	x0, [x0, #984]
  40a074:	mov	x3, x0
  40a078:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a07c:	add	x2, x0, #0xeb8
  40a080:	mov	x1, #0xf0                  	// #240
  40a084:	ldr	x0, [sp, #24]
  40a088:	bl	401fb0 <snprintf@plt>
  40a08c:	ldp	x29, x30, [sp], #32
  40a090:	ret
  40a094:	stp	x29, x30, [sp, #-32]!
  40a098:	mov	x29, sp
  40a09c:	str	x0, [sp, #24]
  40a0a0:	str	x1, [sp, #16]
  40a0a4:	ldr	x0, [sp, #16]
  40a0a8:	ldr	x0, [x0, #976]
  40a0ac:	mov	x3, x0
  40a0b0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a0b4:	add	x2, x0, #0xeb8
  40a0b8:	mov	x1, #0xf0                  	// #240
  40a0bc:	ldr	x0, [sp, #24]
  40a0c0:	bl	401fb0 <snprintf@plt>
  40a0c4:	ldp	x29, x30, [sp], #32
  40a0c8:	ret
  40a0cc:	stp	x29, x30, [sp, #-32]!
  40a0d0:	mov	x29, sp
  40a0d4:	str	x0, [sp, #24]
  40a0d8:	str	x1, [sp, #16]
  40a0dc:	ldr	x0, [sp, #16]
  40a0e0:	ldr	x0, [x0, #1024]
  40a0e4:	mov	x3, x0
  40a0e8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a0ec:	add	x2, x0, #0xeb8
  40a0f0:	mov	x1, #0xf0                  	// #240
  40a0f4:	ldr	x0, [sp, #24]
  40a0f8:	bl	401fb0 <snprintf@plt>
  40a0fc:	ldp	x29, x30, [sp], #32
  40a100:	ret
  40a104:	stp	x29, x30, [sp, #-32]!
  40a108:	mov	x29, sp
  40a10c:	str	x0, [sp, #24]
  40a110:	str	x1, [sp, #16]
  40a114:	ldr	x0, [sp, #16]
  40a118:	ldr	x0, [x0, #992]
  40a11c:	mov	x3, x0
  40a120:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a124:	add	x2, x0, #0xeb8
  40a128:	mov	x1, #0xf0                  	// #240
  40a12c:	ldr	x0, [sp, #24]
  40a130:	bl	401fb0 <snprintf@plt>
  40a134:	ldp	x29, x30, [sp], #32
  40a138:	ret
  40a13c:	stp	x29, x30, [sp, #-32]!
  40a140:	mov	x29, sp
  40a144:	str	x0, [sp, #24]
  40a148:	str	x1, [sp, #16]
  40a14c:	ldr	x0, [sp, #16]
  40a150:	ldr	x0, [x0, #1008]
  40a154:	mov	x3, x0
  40a158:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a15c:	add	x2, x0, #0xeb8
  40a160:	mov	x1, #0xf0                  	// #240
  40a164:	ldr	x0, [sp, #24]
  40a168:	bl	401fb0 <snprintf@plt>
  40a16c:	ldp	x29, x30, [sp], #32
  40a170:	ret
  40a174:	stp	x29, x30, [sp, #-32]!
  40a178:	mov	x29, sp
  40a17c:	str	x0, [sp, #24]
  40a180:	str	x1, [sp, #16]
  40a184:	ldr	x0, [sp, #16]
  40a188:	ldr	x0, [x0, #928]
  40a18c:	cmp	x0, #0x0
  40a190:	b.eq	40a1b8 <ferror@plt+0x7dd8>  // b.none
  40a194:	ldr	x0, [sp, #16]
  40a198:	ldr	x0, [x0, #928]
  40a19c:	mov	x3, x0
  40a1a0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a1a4:	add	x2, x0, #0xdf8
  40a1a8:	mov	x1, #0xf0                  	// #240
  40a1ac:	ldr	x0, [sp, #24]
  40a1b0:	bl	401fb0 <snprintf@plt>
  40a1b4:	b	40a1cc <ferror@plt+0x7dec>
  40a1b8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a1bc:	add	x2, x0, #0xe08
  40a1c0:	mov	x1, #0xf0                  	// #240
  40a1c4:	ldr	x0, [sp, #24]
  40a1c8:	bl	401fb0 <snprintf@plt>
  40a1cc:	ldp	x29, x30, [sp], #32
  40a1d0:	ret
  40a1d4:	stp	x29, x30, [sp, #-32]!
  40a1d8:	mov	x29, sp
  40a1dc:	str	x0, [sp, #24]
  40a1e0:	str	x1, [sp, #16]
  40a1e4:	ldr	x0, [sp, #16]
  40a1e8:	ldr	x0, [x0, #936]
  40a1ec:	cmp	x0, #0x0
  40a1f0:	b.eq	40a218 <ferror@plt+0x7e38>  // b.none
  40a1f4:	ldr	x0, [sp, #16]
  40a1f8:	ldr	x0, [x0, #936]
  40a1fc:	mov	x3, x0
  40a200:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a204:	add	x2, x0, #0xdf8
  40a208:	mov	x1, #0xf0                  	// #240
  40a20c:	ldr	x0, [sp, #24]
  40a210:	bl	401fb0 <snprintf@plt>
  40a214:	b	40a22c <ferror@plt+0x7e4c>
  40a218:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a21c:	add	x2, x0, #0xe08
  40a220:	mov	x1, #0xf0                  	// #240
  40a224:	ldr	x0, [sp, #24]
  40a228:	bl	401fb0 <snprintf@plt>
  40a22c:	ldp	x29, x30, [sp], #32
  40a230:	ret
  40a234:	stp	x29, x30, [sp, #-32]!
  40a238:	mov	x29, sp
  40a23c:	str	x0, [sp, #24]
  40a240:	str	x1, [sp, #16]
  40a244:	ldr	x0, [sp, #16]
  40a248:	ldr	x0, [x0, #944]
  40a24c:	cmp	x0, #0x0
  40a250:	b.eq	40a278 <ferror@plt+0x7e98>  // b.none
  40a254:	ldr	x0, [sp, #16]
  40a258:	ldr	x0, [x0, #944]
  40a25c:	mov	x3, x0
  40a260:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a264:	add	x2, x0, #0xdf8
  40a268:	mov	x1, #0xf0                  	// #240
  40a26c:	ldr	x0, [sp, #24]
  40a270:	bl	401fb0 <snprintf@plt>
  40a274:	b	40a28c <ferror@plt+0x7eac>
  40a278:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a27c:	add	x2, x0, #0xe08
  40a280:	mov	x1, #0xf0                  	// #240
  40a284:	ldr	x0, [sp, #24]
  40a288:	bl	401fb0 <snprintf@plt>
  40a28c:	ldp	x29, x30, [sp], #32
  40a290:	ret
  40a294:	stp	x29, x30, [sp, #-32]!
  40a298:	mov	x29, sp
  40a29c:	str	x0, [sp, #24]
  40a2a0:	str	x1, [sp, #16]
  40a2a4:	ldr	x0, [sp, #16]
  40a2a8:	ldr	x0, [x0, #952]
  40a2ac:	cmp	x0, #0x0
  40a2b0:	b.eq	40a2d8 <ferror@plt+0x7ef8>  // b.none
  40a2b4:	ldr	x0, [sp, #16]
  40a2b8:	ldr	x0, [x0, #952]
  40a2bc:	mov	x3, x0
  40a2c0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a2c4:	add	x2, x0, #0xdf8
  40a2c8:	mov	x1, #0xf0                  	// #240
  40a2cc:	ldr	x0, [sp, #24]
  40a2d0:	bl	401fb0 <snprintf@plt>
  40a2d4:	b	40a2ec <ferror@plt+0x7f0c>
  40a2d8:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a2dc:	add	x2, x0, #0xe08
  40a2e0:	mov	x1, #0xf0                  	// #240
  40a2e4:	ldr	x0, [sp, #24]
  40a2e8:	bl	401fb0 <snprintf@plt>
  40a2ec:	ldp	x29, x30, [sp], #32
  40a2f0:	ret
  40a2f4:	stp	x29, x30, [sp, #-32]!
  40a2f8:	mov	x29, sp
  40a2fc:	str	x0, [sp, #24]
  40a300:	str	x1, [sp, #16]
  40a304:	ldr	x0, [sp, #16]
  40a308:	ldr	x0, [x0, #960]
  40a30c:	cmp	x0, #0x0
  40a310:	b.eq	40a338 <ferror@plt+0x7f58>  // b.none
  40a314:	ldr	x0, [sp, #16]
  40a318:	ldr	x0, [x0, #960]
  40a31c:	mov	x3, x0
  40a320:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a324:	add	x2, x0, #0xdf8
  40a328:	mov	x1, #0xf0                  	// #240
  40a32c:	ldr	x0, [sp, #24]
  40a330:	bl	401fb0 <snprintf@plt>
  40a334:	b	40a34c <ferror@plt+0x7f6c>
  40a338:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a33c:	add	x2, x0, #0xe08
  40a340:	mov	x1, #0xf0                  	// #240
  40a344:	ldr	x0, [sp, #24]
  40a348:	bl	401fb0 <snprintf@plt>
  40a34c:	ldp	x29, x30, [sp], #32
  40a350:	ret
  40a354:	stp	x29, x30, [sp, #-32]!
  40a358:	mov	x29, sp
  40a35c:	str	x0, [sp, #24]
  40a360:	str	x1, [sp, #16]
  40a364:	ldr	x0, [sp, #16]
  40a368:	ldr	x0, [x0, #968]
  40a36c:	cmp	x0, #0x0
  40a370:	b.eq	40a398 <ferror@plt+0x7fb8>  // b.none
  40a374:	ldr	x0, [sp, #16]
  40a378:	ldr	x0, [x0, #968]
  40a37c:	mov	x3, x0
  40a380:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a384:	add	x2, x0, #0xdf8
  40a388:	mov	x1, #0xf0                  	// #240
  40a38c:	ldr	x0, [sp, #24]
  40a390:	bl	401fb0 <snprintf@plt>
  40a394:	b	40a3ac <ferror@plt+0x7fcc>
  40a398:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a39c:	add	x2, x0, #0xe08
  40a3a0:	mov	x1, #0xf0                  	// #240
  40a3a4:	ldr	x0, [sp, #24]
  40a3a8:	bl	401fb0 <snprintf@plt>
  40a3ac:	ldp	x29, x30, [sp], #32
  40a3b0:	ret
  40a3b4:	stp	x29, x30, [sp, #-32]!
  40a3b8:	mov	x29, sp
  40a3bc:	str	x0, [sp, #24]
  40a3c0:	str	x1, [sp, #16]
  40a3c4:	ldr	x0, [sp, #16]
  40a3c8:	ldr	x0, [x0, #1032]
  40a3cc:	mov	x3, x0
  40a3d0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a3d4:	add	x2, x0, #0xeb8
  40a3d8:	mov	x1, #0xf0                  	// #240
  40a3dc:	ldr	x0, [sp, #24]
  40a3e0:	bl	401fb0 <snprintf@plt>
  40a3e4:	ldp	x29, x30, [sp], #32
  40a3e8:	ret
  40a3ec:	stp	x29, x30, [sp, #-128]!
  40a3f0:	mov	x29, sp
  40a3f4:	str	x0, [sp, #24]
  40a3f8:	str	x1, [sp, #16]
  40a3fc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40a400:	add	x0, x0, #0x510
  40a404:	ldr	x0, [x0]
  40a408:	cmp	x0, #0x0
  40a40c:	b.eq	40a4e4 <ferror@plt+0x8104>  // b.none
  40a410:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40a414:	add	x0, x0, #0x518
  40a418:	ldr	w0, [x0]
  40a41c:	cmp	w0, #0x0
  40a420:	b.eq	40a4e4 <ferror@plt+0x8104>  // b.none
  40a424:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40a428:	add	x0, x0, #0x510
  40a42c:	ldr	x2, [x0]
  40a430:	ldr	x0, [sp, #16]
  40a434:	ldr	w0, [x0, #868]
  40a438:	add	x1, sp, #0x58
  40a43c:	blr	x2
  40a440:	cmp	w0, #0x0
  40a444:	b.ne	40a4e4 <ferror@plt+0x8104>  // b.any
  40a448:	mov	x0, #0x1ffff               	// #131071
  40a44c:	str	x0, [sp, #112]
  40a450:	ldr	x0, [sp, #88]
  40a454:	bl	401e60 <strlen@plt>
  40a458:	str	x0, [sp, #120]
  40a45c:	ldr	x1, [sp, #120]
  40a460:	ldr	x0, [sp, #112]
  40a464:	cmp	x1, x0
  40a468:	b.ls	40a474 <ferror@plt+0x8094>  // b.plast
  40a46c:	ldr	x0, [sp, #112]
  40a470:	str	x0, [sp, #120]
  40a474:	ldr	x0, [sp, #88]
  40a478:	ldr	x2, [sp, #120]
  40a47c:	mov	x1, x0
  40a480:	ldr	x0, [sp, #24]
  40a484:	bl	401e20 <memcpy@plt>
  40a488:	ldr	x0, [sp, #120]
  40a48c:	cmp	x0, #0x0
  40a490:	b.eq	40a4bc <ferror@plt+0x80dc>  // b.none
  40a494:	ldr	x0, [sp, #120]
  40a498:	sub	x0, x0, #0x1
  40a49c:	ldr	x1, [sp, #24]
  40a4a0:	add	x0, x1, x0
  40a4a4:	ldrb	w0, [x0]
  40a4a8:	cmp	w0, #0xa
  40a4ac:	b.ne	40a4bc <ferror@plt+0x80dc>  // b.any
  40a4b0:	ldr	x0, [sp, #120]
  40a4b4:	sub	x0, x0, #0x1
  40a4b8:	str	x0, [sp, #120]
  40a4bc:	ldr	x1, [sp, #24]
  40a4c0:	ldr	x0, [sp, #120]
  40a4c4:	add	x0, x1, x0
  40a4c8:	strb	wzr, [x0]
  40a4cc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40a4d0:	add	x0, x0, #0x520
  40a4d4:	ldr	x1, [x0]
  40a4d8:	ldr	x0, [sp, #88]
  40a4dc:	blr	x1
  40a4e0:	b	40a5ec <ferror@plt+0x820c>
  40a4e4:	ldr	x0, [sp, #16]
  40a4e8:	ldr	w0, [x0, #868]
  40a4ec:	add	x4, sp, #0x28
  40a4f0:	mov	w3, w0
  40a4f4:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a4f8:	add	x2, x0, #0xf60
  40a4fc:	mov	x1, #0x30                  	// #48
  40a500:	mov	x0, x4
  40a504:	bl	401fb0 <snprintf@plt>
  40a508:	add	x0, sp, #0x28
  40a50c:	mov	w2, #0x0                   	// #0
  40a510:	mov	w1, #0x0                   	// #0
  40a514:	bl	402050 <open@plt>
  40a518:	str	w0, [sp, #108]
  40a51c:	ldr	w0, [sp, #108]
  40a520:	cmn	w0, #0x1
  40a524:	b.eq	40a5cc <ferror@plt+0x81ec>  // b.none
  40a528:	mov	x2, #0x1ffff               	// #131071
  40a52c:	ldr	x1, [sp, #24]
  40a530:	ldr	w0, [sp, #108]
  40a534:	bl	4022c0 <read@plt>
  40a538:	str	x0, [sp, #96]
  40a53c:	ldr	w0, [sp, #108]
  40a540:	bl	402130 <close@plt>
  40a544:	ldr	x0, [sp, #96]
  40a548:	cmp	x0, #0x0
  40a54c:	b.le	40a5cc <ferror@plt+0x81ec>
  40a550:	ldr	x0, [sp, #96]
  40a554:	ldr	x1, [sp, #24]
  40a558:	add	x0, x1, x0
  40a55c:	strb	wzr, [x0]
  40a560:	str	xzr, [sp, #120]
  40a564:	b	40a574 <ferror@plt+0x8194>
  40a568:	ldr	x0, [sp, #120]
  40a56c:	add	x0, x0, #0x1
  40a570:	str	x0, [sp, #120]
  40a574:	bl	4021e0 <__ctype_b_loc@plt>
  40a578:	ldr	x1, [x0]
  40a57c:	ldr	x2, [sp, #24]
  40a580:	ldr	x0, [sp, #120]
  40a584:	add	x0, x2, x0
  40a588:	ldrb	w0, [x0]
  40a58c:	and	x0, x0, #0xff
  40a590:	lsl	x0, x0, #1
  40a594:	add	x0, x1, x0
  40a598:	ldrh	w0, [x0]
  40a59c:	and	w0, w0, #0x4000
  40a5a0:	cmp	w0, #0x0
  40a5a4:	b.ne	40a568 <ferror@plt+0x8188>  // b.any
  40a5a8:	ldr	x1, [sp, #24]
  40a5ac:	ldr	x0, [sp, #120]
  40a5b0:	add	x0, x1, x0
  40a5b4:	strb	wzr, [x0]
  40a5b8:	ldr	x0, [sp, #120]
  40a5bc:	cmp	x0, #0x0
  40a5c0:	b.eq	40a5cc <ferror@plt+0x81ec>  // b.none
  40a5c4:	ldr	x0, [sp, #120]
  40a5c8:	b	40a5f0 <ferror@plt+0x8210>
  40a5cc:	ldr	x0, [sp, #24]
  40a5d0:	mov	w1, #0x2d                  	// #45
  40a5d4:	strb	w1, [x0]
  40a5d8:	ldr	x0, [sp, #24]
  40a5dc:	add	x0, x0, #0x1
  40a5e0:	strb	wzr, [x0]
  40a5e4:	mov	x0, #0x1                   	// #1
  40a5e8:	str	x0, [sp, #120]
  40a5ec:	ldr	x0, [sp, #120]
  40a5f0:	ldp	x29, x30, [sp], #128
  40a5f4:	ret
  40a5f8:	stp	x29, x30, [sp, #-32]!
  40a5fc:	mov	x29, sp
  40a600:	str	x0, [sp, #24]
  40a604:	str	x1, [sp, #16]
  40a608:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40a60c:	add	x0, x0, #0x3d8
  40a610:	ldr	w0, [x0]
  40a614:	add	w0, w0, #0x1
  40a618:	mov	w4, w0
  40a61c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40a620:	add	x0, x0, #0x368
  40a624:	ldr	w0, [x0]
  40a628:	mov	w2, w0
  40a62c:	mov	w0, #0xaaab                	// #43691
  40a630:	movk	w0, #0xaaaa, lsl #16
  40a634:	umull	x0, w2, w0
  40a638:	lsr	x0, x0, #32
  40a63c:	lsr	w1, w0, #1
  40a640:	mov	w0, w1
  40a644:	lsl	w0, w0, #1
  40a648:	add	w0, w0, w1
  40a64c:	sub	w1, w2, w0
  40a650:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40a654:	add	x0, x0, #0x150
  40a658:	mov	w1, w1
  40a65c:	ldr	x0, [x0, x1, lsl #3]
  40a660:	mov	x3, x0
  40a664:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a668:	add	x2, x0, #0xeb8
  40a66c:	mov	x1, x4
  40a670:	ldr	x0, [sp, #24]
  40a674:	bl	401fb0 <snprintf@plt>
  40a678:	ldr	x0, [sp, #24]
  40a67c:	bl	401e60 <strlen@plt>
  40a680:	ldp	x29, x30, [sp], #32
  40a684:	ret
  40a688:	stp	x29, x30, [sp, #-32]!
  40a68c:	mov	x29, sp
  40a690:	str	x0, [sp, #24]
  40a694:	str	x1, [sp, #16]
  40a698:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40a69c:	add	x0, x0, #0x3d8
  40a6a0:	ldr	w0, [x0]
  40a6a4:	add	w0, w0, #0x1
  40a6a8:	mov	w4, w0
  40a6ac:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40a6b0:	add	x0, x0, #0x368
  40a6b4:	ldr	w0, [x0]
  40a6b8:	and	w1, w0, #0x3
  40a6bc:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40a6c0:	add	x0, x0, #0x178
  40a6c4:	mov	w1, w1
  40a6c8:	ldr	x0, [x0, x1, lsl #3]
  40a6cc:	mov	x3, x0
  40a6d0:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a6d4:	add	x2, x0, #0xeb8
  40a6d8:	mov	x1, x4
  40a6dc:	ldr	x0, [sp, #24]
  40a6e0:	bl	401fb0 <snprintf@plt>
  40a6e4:	ldr	x0, [sp, #24]
  40a6e8:	bl	401e60 <strlen@plt>
  40a6ec:	ldp	x29, x30, [sp], #32
  40a6f0:	ret
  40a6f4:	stp	x29, x30, [sp, #-32]!
  40a6f8:	mov	x29, sp
  40a6fc:	str	x0, [sp, #24]
  40a700:	str	x1, [sp, #16]
  40a704:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40a708:	add	x0, x0, #0x368
  40a70c:	ldr	w0, [x0]
  40a710:	and	w1, w0, #0x3
  40a714:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40a718:	add	x0, x0, #0x1d0
  40a71c:	mov	w1, w1
  40a720:	ldr	x0, [x0, x1, lsl #3]
  40a724:	mov	x3, x0
  40a728:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a72c:	add	x2, x0, #0xeb8
  40a730:	mov	x1, #0xf0                  	// #240
  40a734:	ldr	x0, [sp, #24]
  40a738:	bl	401fb0 <snprintf@plt>
  40a73c:	ldp	x29, x30, [sp], #32
  40a740:	ret
  40a744:	stp	x29, x30, [sp, #-32]!
  40a748:	mov	x29, sp
  40a74c:	str	x0, [sp, #24]
  40a750:	str	x1, [sp, #16]
  40a754:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40a758:	add	x0, x0, #0x368
  40a75c:	ldr	w0, [x0]
  40a760:	mov	w2, w0
  40a764:	mov	w0, #0xaaab                	// #43691
  40a768:	movk	w0, #0xaaaa, lsl #16
  40a76c:	umull	x0, w2, w0
  40a770:	lsr	x0, x0, #32
  40a774:	lsr	w1, w0, #1
  40a778:	mov	w0, w1
  40a77c:	lsl	w0, w0, #1
  40a780:	add	w0, w0, w1
  40a784:	sub	w1, w2, w0
  40a788:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40a78c:	add	x0, x0, #0x1f0
  40a790:	mov	w1, w1
  40a794:	ldr	x0, [x0, x1, lsl #3]
  40a798:	mov	x3, x0
  40a79c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a7a0:	add	x2, x0, #0xeb8
  40a7a4:	mov	x1, #0xf0                  	// #240
  40a7a8:	ldr	x0, [sp, #24]
  40a7ac:	bl	401fb0 <snprintf@plt>
  40a7b0:	ldp	x29, x30, [sp], #32
  40a7b4:	ret
  40a7b8:	stp	x29, x30, [sp, #-32]!
  40a7bc:	mov	x29, sp
  40a7c0:	str	x0, [sp, #24]
  40a7c4:	str	x1, [sp, #16]
  40a7c8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40a7cc:	add	x0, x0, #0x368
  40a7d0:	ldr	w0, [x0]
  40a7d4:	mov	w2, w0
  40a7d8:	mov	w0, #0xcccd                	// #52429
  40a7dc:	movk	w0, #0xcccc, lsl #16
  40a7e0:	umull	x0, w2, w0
  40a7e4:	lsr	x0, x0, #32
  40a7e8:	lsr	w1, w0, #2
  40a7ec:	mov	w0, w1
  40a7f0:	lsl	w0, w0, #2
  40a7f4:	add	w0, w0, w1
  40a7f8:	sub	w1, w2, w0
  40a7fc:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40a800:	add	x0, x0, #0x248
  40a804:	mov	w1, w1
  40a808:	ldr	x0, [x0, x1, lsl #3]
  40a80c:	mov	x3, x0
  40a810:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a814:	add	x2, x0, #0xeb8
  40a818:	mov	x1, #0xf0                  	// #240
  40a81c:	ldr	x0, [sp, #24]
  40a820:	bl	401fb0 <snprintf@plt>
  40a824:	ldp	x29, x30, [sp], #32
  40a828:	ret
  40a82c:	stp	x29, x30, [sp, #-32]!
  40a830:	mov	x29, sp
  40a834:	str	x0, [sp, #24]
  40a838:	str	x1, [sp, #16]
  40a83c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40a840:	add	x0, x0, #0x368
  40a844:	ldr	w0, [x0]
  40a848:	and	w1, w0, #0x3
  40a84c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40a850:	add	x0, x0, #0x270
  40a854:	mov	w1, w1
  40a858:	ldr	x0, [x0, x1, lsl #3]
  40a85c:	mov	x3, x0
  40a860:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40a864:	add	x2, x0, #0xeb8
  40a868:	mov	x1, #0xf0                  	// #240
  40a86c:	ldr	x0, [sp, #24]
  40a870:	bl	401fb0 <snprintf@plt>
  40a874:	ldp	x29, x30, [sp], #32
  40a878:	ret
  40a87c:	stp	x29, x30, [sp, #-32]!
  40a880:	mov	x29, sp
  40a884:	adrp	x0, 414000 <ferror@plt+0x11c20>
  40a888:	add	x0, x0, #0xe60
  40a88c:	str	x0, [sp, #24]
  40a890:	b	40a8d8 <ferror@plt+0x84f8>
  40a894:	ldr	x0, [sp, #24]
  40a898:	ldr	x1, [x0, #16]
  40a89c:	adrp	x0, 406000 <ferror@plt+0x3c20>
  40a8a0:	add	x0, x0, #0xdfc
  40a8a4:	cmp	x1, x0
  40a8a8:	b.eq	40a8cc <ferror@plt+0x84ec>  // b.none
  40a8ac:	ldr	x0, [sp, #24]
  40a8b0:	ldr	x1, [x0]
  40a8b4:	ldr	x0, [sp, #24]
  40a8b8:	ldr	x0, [x0, #8]
  40a8bc:	mov	x2, x0
  40a8c0:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40a8c4:	add	x0, x0, #0xa0
  40a8c8:	bl	402320 <printf@plt>
  40a8cc:	ldr	x0, [sp, #24]
  40a8d0:	add	x0, x0, #0x30
  40a8d4:	str	x0, [sp, #24]
  40a8d8:	ldr	x0, [sp, #24]
  40a8dc:	ldr	x0, [x0]
  40a8e0:	ldrb	w0, [x0]
  40a8e4:	cmp	w0, #0x7e
  40a8e8:	b.ne	40a894 <ferror@plt+0x84b4>  // b.any
  40a8ec:	nop
  40a8f0:	nop
  40a8f4:	ldp	x29, x30, [sp], #32
  40a8f8:	ret
  40a8fc:	stp	x29, x30, [sp, #-32]!
  40a900:	mov	x29, sp
  40a904:	str	x0, [sp, #24]
  40a908:	str	x1, [sp, #16]
  40a90c:	ldr	x0, [sp, #24]
  40a910:	ldr	x2, [x0]
  40a914:	ldr	x0, [sp, #16]
  40a918:	ldr	x0, [x0]
  40a91c:	mov	x1, x0
  40a920:	mov	x0, x2
  40a924:	bl	4021d0 <strcmp@plt>
  40a928:	ldp	x29, x30, [sp], #32
  40a92c:	ret
  40a930:	stp	x29, x30, [sp, #-32]!
  40a934:	mov	x29, sp
  40a938:	str	x0, [sp, #24]
  40a93c:	str	x1, [sp, #16]
  40a940:	ldr	x0, [sp, #24]
  40a944:	ldr	x2, [x0]
  40a948:	ldr	x0, [sp, #16]
  40a94c:	ldr	x0, [x0]
  40a950:	mov	x1, x0
  40a954:	mov	x0, x2
  40a958:	bl	4021d0 <strcmp@plt>
  40a95c:	ldp	x29, x30, [sp], #32
  40a960:	ret
  40a964:	sub	sp, sp, #0x20
  40a968:	str	w0, [sp, #12]
  40a96c:	adrp	x0, 418000 <ferror@plt+0x15c20>
  40a970:	add	x0, x0, #0xf00
  40a974:	str	x0, [sp, #24]
  40a978:	b	40a9a4 <ferror@plt+0x85c4>
  40a97c:	ldr	x0, [sp, #24]
  40a980:	ldr	w0, [x0]
  40a984:	ldr	w1, [sp, #12]
  40a988:	cmp	w1, w0
  40a98c:	b.ne	40a998 <ferror@plt+0x85b8>  // b.any
  40a990:	ldr	x0, [sp, #24]
  40a994:	b	40a9b8 <ferror@plt+0x85d8>
  40a998:	ldr	x0, [sp, #24]
  40a99c:	add	x0, x0, #0x10
  40a9a0:	str	x0, [sp, #24]
  40a9a4:	ldr	x0, [sp, #24]
  40a9a8:	ldr	w0, [x0]
  40a9ac:	cmp	w0, #0x7e
  40a9b0:	b.ne	40a97c <ferror@plt+0x859c>  // b.any
  40a9b4:	mov	x0, #0x0                   	// #0
  40a9b8:	add	sp, sp, #0x20
  40a9bc:	ret
  40a9c0:	sub	sp, sp, #0x20
  40a9c4:	str	w0, [sp, #12]
  40a9c8:	adrp	x0, 418000 <ferror@plt+0x15c20>
  40a9cc:	add	x0, x0, #0xd78
  40a9d0:	str	x0, [sp, #24]
  40a9d4:	b	40aa00 <ferror@plt+0x8620>
  40a9d8:	ldr	x0, [sp, #24]
  40a9dc:	ldr	w0, [x0]
  40a9e0:	ldr	w1, [sp, #12]
  40a9e4:	cmp	w1, w0
  40a9e8:	b.ne	40a9f4 <ferror@plt+0x8614>  // b.any
  40a9ec:	ldr	x0, [sp, #24]
  40a9f0:	b	40aa14 <ferror@plt+0x8634>
  40a9f4:	ldr	x0, [sp, #24]
  40a9f8:	add	x0, x0, #0x18
  40a9fc:	str	x0, [sp, #24]
  40aa00:	ldr	x0, [sp, #24]
  40aa04:	ldr	w0, [x0]
  40aa08:	cmp	w0, #0x7e
  40aa0c:	b.ne	40a9d8 <ferror@plt+0x85f8>  // b.any
  40aa10:	mov	x0, #0x0                   	// #0
  40aa14:	add	sp, sp, #0x20
  40aa18:	ret
  40aa1c:	stp	x29, x30, [sp, #-80]!
  40aa20:	mov	x29, sp
  40aa24:	str	x0, [sp, #24]
  40aa28:	ldr	x0, [sp, #24]
  40aa2c:	str	x0, [sp, #32]
  40aa30:	mov	w0, #0x101                 	// #257
  40aa34:	sxtw	x1, w0
  40aa38:	add	x5, sp, #0x20
  40aa3c:	adrp	x0, 40a000 <ferror@plt+0x7c20>
  40aa40:	add	x4, x0, #0x8fc
  40aa44:	mov	x3, #0x30                  	// #48
  40aa48:	mov	x2, x1
  40aa4c:	adrp	x0, 414000 <ferror@plt+0x11c20>
  40aa50:	add	x1, x0, #0xe60
  40aa54:	mov	x0, x5
  40aa58:	bl	4020f0 <bsearch@plt>
  40aa5c:	ldp	x29, x30, [sp], #80
  40aa60:	ret
  40aa64:	stp	x29, x30, [sp, #-48]!
  40aa68:	mov	x29, sp
  40aa6c:	str	x0, [sp, #24]
  40aa70:	ldr	x0, [sp, #24]
  40aa74:	str	x0, [sp, #32]
  40aa78:	mov	w0, #0x32                  	// #50
  40aa7c:	sxtw	x1, w0
  40aa80:	add	x5, sp, #0x20
  40aa84:	adrp	x0, 40a000 <ferror@plt+0x7c20>
  40aa88:	add	x4, x0, #0x930
  40aa8c:	mov	x3, #0x10                  	// #16
  40aa90:	mov	x2, x1
  40aa94:	adrp	x0, 418000 <ferror@plt+0x15c20>
  40aa98:	add	x1, x0, #0xa50
  40aa9c:	mov	x0, x5
  40aaa0:	bl	4020f0 <bsearch@plt>
  40aaa4:	ldp	x29, x30, [sp], #48
  40aaa8:	ret
  40aaac:	sub	sp, sp, #0x20
  40aab0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40aab4:	add	x0, x0, #0x350
  40aab8:	ldr	x0, [x0]
  40aabc:	str	x0, [sp, #24]
  40aac0:	str	wzr, [sp, #20]
  40aac4:	str	wzr, [sp, #16]
  40aac8:	str	wzr, [sp, #12]
  40aacc:	str	wzr, [sp, #8]
  40aad0:	b	40abf4 <ferror@plt+0x8814>
  40aad4:	ldr	x0, [sp, #24]
  40aad8:	ldr	w0, [x0, #36]
  40aadc:	and	w0, w0, #0xf
  40aae0:	cmp	w0, #0x6
  40aae4:	b.eq	40ab34 <ferror@plt+0x8754>  // b.none
  40aae8:	cmp	w0, #0x6
  40aaec:	b.gt	40ab00 <ferror@plt+0x8720>
  40aaf0:	cmp	w0, #0x0
  40aaf4:	b.eq	40abc8 <ferror@plt+0x87e8>  // b.none
  40aaf8:	cmp	w0, #0x4
  40aafc:	b.eq	40ab74 <ferror@plt+0x8794>  // b.none
  40ab00:	ldr	x0, [sp, #24]
  40ab04:	ldr	w0, [x0, #24]
  40ab08:	mov	w1, w0
  40ab0c:	ldr	w0, [sp, #20]
  40ab10:	add	w0, w0, w1
  40ab14:	str	w0, [sp, #20]
  40ab18:	ldr	w0, [sp, #16]
  40ab1c:	ldr	w1, [sp, #20]
  40ab20:	add	w0, w1, w0
  40ab24:	str	w0, [sp, #20]
  40ab28:	mov	w0, #0x1                   	// #1
  40ab2c:	str	w0, [sp, #16]
  40ab30:	b	40abe8 <ferror@plt+0x8808>
  40ab34:	ldr	w0, [sp, #8]
  40ab38:	add	w0, w0, #0x1
  40ab3c:	str	w0, [sp, #8]
  40ab40:	ldr	x0, [sp, #24]
  40ab44:	ldr	w0, [x0, #24]
  40ab48:	mov	w1, w0
  40ab4c:	ldr	w0, [sp, #20]
  40ab50:	add	w0, w0, w1
  40ab54:	str	w0, [sp, #20]
  40ab58:	ldr	w0, [sp, #16]
  40ab5c:	ldr	w1, [sp, #20]
  40ab60:	add	w0, w1, w0
  40ab64:	str	w0, [sp, #20]
  40ab68:	mov	w0, #0x1                   	// #1
  40ab6c:	str	w0, [sp, #16]
  40ab70:	b	40abe8 <ferror@plt+0x8808>
  40ab74:	ldr	x0, [sp, #24]
  40ab78:	ldr	x0, [x0]
  40ab7c:	cmp	x0, #0x0
  40ab80:	b.eq	40aba0 <ferror@plt+0x87c0>  // b.none
  40ab84:	ldr	x0, [sp, #24]
  40ab88:	ldr	w0, [x0, #24]
  40ab8c:	mov	w1, w0
  40ab90:	ldr	w0, [sp, #20]
  40ab94:	add	w0, w0, w1
  40ab98:	str	w0, [sp, #20]
  40ab9c:	b	40abac <ferror@plt+0x87cc>
  40aba0:	ldr	w0, [sp, #20]
  40aba4:	add	w0, w0, #0x3
  40aba8:	str	w0, [sp, #20]
  40abac:	ldr	w0, [sp, #16]
  40abb0:	ldr	w1, [sp, #20]
  40abb4:	add	w0, w1, w0
  40abb8:	str	w0, [sp, #20]
  40abbc:	mov	w0, #0x1                   	// #1
  40abc0:	str	w0, [sp, #16]
  40abc4:	b	40abe8 <ferror@plt+0x8808>
  40abc8:	ldr	x0, [sp, #24]
  40abcc:	ldr	w0, [x0, #24]
  40abd0:	mov	w1, w0
  40abd4:	ldr	w0, [sp, #20]
  40abd8:	add	w0, w0, w1
  40abdc:	str	w0, [sp, #20]
  40abe0:	str	wzr, [sp, #16]
  40abe4:	nop
  40abe8:	ldr	x0, [sp, #24]
  40abec:	ldr	x0, [x0]
  40abf0:	str	x0, [sp, #24]
  40abf4:	ldr	x0, [sp, #24]
  40abf8:	cmp	x0, #0x0
  40abfc:	b.ne	40aad4 <ferror@plt+0x86f4>  // b.any
  40ac00:	ldr	w0, [sp, #12]
  40ac04:	add	w0, w0, #0x1
  40ac08:	str	w0, [sp, #12]
  40ac0c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ac10:	add	x0, x0, #0x380
  40ac14:	ldr	w0, [x0]
  40ac18:	mov	w1, w0
  40ac1c:	ldr	w0, [sp, #12]
  40ac20:	mul	w1, w1, w0
  40ac24:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40ac28:	add	x0, x0, #0x500
  40ac2c:	str	w1, [x0]
  40ac30:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40ac34:	add	x0, x0, #0x500
  40ac38:	ldr	w0, [x0]
  40ac3c:	ldr	w1, [sp, #20]
  40ac40:	cmp	w1, w0
  40ac44:	b.ls	40ac70 <ferror@plt+0x8890>  // b.plast
  40ac48:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ac4c:	add	x0, x0, #0x380
  40ac50:	ldr	w0, [x0]
  40ac54:	mov	w1, w0
  40ac58:	ldr	w0, [sp, #12]
  40ac5c:	mul	w1, w1, w0
  40ac60:	mov	w0, #0xffff                	// #65535
  40ac64:	cmp	w1, w0
  40ac68:	b.hi	40ac78 <ferror@plt+0x8898>  // b.pmore
  40ac6c:	b	40ac00 <ferror@plt+0x8820>
  40ac70:	nop
  40ac74:	b	40ac7c <ferror@plt+0x889c>
  40ac78:	nop
  40ac7c:	ldr	w1, [sp, #8]
  40ac80:	mov	w0, w1
  40ac84:	lsl	w0, w0, #3
  40ac88:	sub	w1, w0, w1
  40ac8c:	ldr	w0, [sp, #20]
  40ac90:	add	w1, w1, w0
  40ac94:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40ac98:	add	x0, x0, #0x500
  40ac9c:	ldr	w0, [x0]
  40aca0:	cmp	w1, w0
  40aca4:	cset	w0, ls  // ls = plast
  40aca8:	and	w0, w0, #0xff
  40acac:	mov	w1, w0
  40acb0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40acb4:	add	x0, x0, #0x4f0
  40acb8:	str	w1, [x0]
  40acbc:	nop
  40acc0:	add	sp, sp, #0x20
  40acc4:	ret
  40acc8:	stp	x29, x30, [sp, #-96]!
  40accc:	mov	x29, sp
  40acd0:	str	x19, [sp, #16]
  40acd4:	str	x0, [sp, #40]
  40acd8:	str	x1, [sp, #32]
  40acdc:	str	wzr, [sp, #92]
  40ace0:	str	wzr, [sp, #88]
  40ace4:	str	wzr, [sp, #84]
  40ace8:	str	wzr, [sp, #80]
  40acec:	str	wzr, [sp, #76]
  40acf0:	str	wzr, [sp, #72]
  40acf4:	str	wzr, [sp, #68]
  40acf8:	str	wzr, [sp, #60]
  40acfc:	str	wzr, [sp, #64]
  40ad00:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40ad04:	add	x0, x0, #0x508
  40ad08:	ldr	x0, [x0]
  40ad0c:	str	x0, [sp, #48]
  40ad10:	ldr	x0, [sp, #40]
  40ad14:	cmn	x0, #0x1
  40ad18:	cset	w0, eq  // eq = none
  40ad1c:	and	w0, w0, #0xff
  40ad20:	and	x0, x0, #0xff
  40ad24:	cmp	x0, #0x0
  40ad28:	b.eq	40ad9c <ferror@plt+0x89bc>  // b.none
  40ad2c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40ad30:	add	x0, x0, #0x528
  40ad34:	ldr	w0, [x0]
  40ad38:	cmp	w0, #0x0
  40ad3c:	b.ne	40b488 <ferror@plt+0x90a8>  // b.any
  40ad40:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ad44:	add	x0, x0, #0x368
  40ad48:	ldr	w0, [x0]
  40ad4c:	sub	w1, w0, #0x1
  40ad50:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ad54:	add	x0, x0, #0x368
  40ad58:	str	w1, [x0]
  40ad5c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ad60:	add	x0, x0, #0x368
  40ad64:	ldr	w0, [x0]
  40ad68:	cmp	w0, #0x0
  40ad6c:	b.ne	40ad94 <ferror@plt+0x89b4>  // b.any
  40ad70:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ad74:	add	x0, x0, #0x35c
  40ad78:	ldr	w1, [x0]
  40ad7c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ad80:	add	x0, x0, #0x368
  40ad84:	str	w1, [x0]
  40ad88:	ldr	x1, [sp, #32]
  40ad8c:	mov	x0, #0x0                   	// #0
  40ad90:	bl	40acc8 <ferror@plt+0x88e8>
  40ad94:	mov	w0, #0x1                   	// #1
  40ad98:	bl	401e80 <exit@plt>
  40ad9c:	ldr	x0, [sp, #40]
  40ada0:	cmp	x0, #0x0
  40ada4:	cset	w0, ne  // ne = any
  40ada8:	and	w0, w0, #0xff
  40adac:	and	x0, x0, #0xff
  40adb0:	cmp	x0, #0x0
  40adb4:	b.eq	40ae1c <ferror@plt+0x8a3c>  // b.none
  40adb8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40adbc:	add	x0, x0, #0x368
  40adc0:	ldr	w0, [x0]
  40adc4:	sub	w1, w0, #0x1
  40adc8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40adcc:	add	x0, x0, #0x368
  40add0:	str	w1, [x0]
  40add4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40add8:	add	x0, x0, #0x368
  40addc:	ldr	w0, [x0]
  40ade0:	cmp	w0, #0x0
  40ade4:	cset	w0, eq  // eq = none
  40ade8:	and	w0, w0, #0xff
  40adec:	and	x0, x0, #0xff
  40adf0:	cmp	x0, #0x0
  40adf4:	b.eq	40ae1c <ferror@plt+0x8a3c>  // b.none
  40adf8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40adfc:	add	x0, x0, #0x35c
  40ae00:	ldr	w1, [x0]
  40ae04:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ae08:	add	x0, x0, #0x368
  40ae0c:	str	w1, [x0]
  40ae10:	ldr	x1, [sp, #32]
  40ae14:	mov	x0, #0x0                   	// #0
  40ae18:	bl	40acc8 <ferror@plt+0x88e8>
  40ae1c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40ae20:	add	x0, x0, #0x528
  40ae24:	mov	w1, #0x1                   	// #1
  40ae28:	str	w1, [x0]
  40ae2c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40ae30:	add	x0, x0, #0x500
  40ae34:	ldr	w0, [x0]
  40ae38:	cmp	w0, #0x20, lsl #12
  40ae3c:	cset	w0, hi  // hi = pmore
  40ae40:	and	w0, w0, #0xff
  40ae44:	and	x0, x0, #0xff
  40ae48:	cmp	x0, #0x0
  40ae4c:	b.eq	40ae74 <ferror@plt+0x8a94>  // b.none
  40ae50:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ae54:	add	x0, x0, #0x3f8
  40ae58:	ldr	x19, [x0]
  40ae5c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40ae60:	add	x0, x0, #0xb8
  40ae64:	bl	402370 <gettext@plt>
  40ae68:	mov	x1, x0
  40ae6c:	mov	x0, x19
  40ae70:	bl	4023a0 <fprintf@plt>
  40ae74:	str	wzr, [sp, #68]
  40ae78:	ldr	x0, [sp, #32]
  40ae7c:	ldr	x0, [x0]
  40ae80:	cmp	x0, #0x0
  40ae84:	cset	w0, ne  // ne = any
  40ae88:	and	w0, w0, #0xff
  40ae8c:	and	x0, x0, #0xff
  40ae90:	cmp	x0, #0x0
  40ae94:	b.eq	40aeb8 <ferror@plt+0x8ad8>  // b.none
  40ae98:	ldr	x0, [sp, #32]
  40ae9c:	ldr	w0, [x0, #24]
  40aea0:	mov	w1, w0
  40aea4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40aea8:	add	x0, x0, #0x3d8
  40aeac:	str	w1, [x0]
  40aeb0:	str	wzr, [sp, #64]
  40aeb4:	b	40af38 <ferror@plt+0x8b58>
  40aeb8:	ldr	w1, [sp, #92]
  40aebc:	ldr	w0, [sp, #88]
  40aec0:	sub	w0, w1, w0
  40aec4:	str	w0, [sp, #64]
  40aec8:	ldr	w0, [sp, #64]
  40aecc:	cmp	w0, #0x0
  40aed0:	b.gt	40af08 <ferror@plt+0x8b28>
  40aed4:	ldr	w0, [sp, #72]
  40aed8:	str	w0, [sp, #64]
  40aedc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40aee0:	add	x0, x0, #0x500
  40aee4:	ldr	w1, [x0]
  40aee8:	ldr	w0, [sp, #88]
  40aeec:	sub	w1, w1, w0
  40aef0:	ldr	w0, [sp, #64]
  40aef4:	sub	w1, w1, w0
  40aef8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40aefc:	add	x0, x0, #0x3d8
  40af00:	str	w1, [x0]
  40af04:	b	40af38 <ferror@plt+0x8b58>
  40af08:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40af0c:	add	x0, x0, #0x500
  40af10:	ldr	w1, [x0]
  40af14:	ldr	w0, [sp, #92]
  40af18:	ldr	w3, [sp, #88]
  40af1c:	ldr	w2, [sp, #88]
  40af20:	cmp	w3, w0
  40af24:	csel	w0, w2, w0, ge  // ge = tcont
  40af28:	sub	w1, w1, w0
  40af2c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40af30:	add	x0, x0, #0x3d8
  40af34:	str	w1, [x0]
  40af38:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40af3c:	add	x0, x0, #0x3d8
  40af40:	ldr	w0, [x0]
  40af44:	cmp	w0, #0x0
  40af48:	b.ne	40af5c <ferror@plt+0x8b7c>  // b.any
  40af4c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40af50:	add	x0, x0, #0x3d8
  40af54:	str	wzr, [x0]
  40af58:	b	40af84 <ferror@plt+0x8ba4>
  40af5c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40af60:	add	x0, x0, #0x3d8
  40af64:	ldr	w1, [x0]
  40af68:	mov	w0, #0x1ffff               	// #131071
  40af6c:	cmp	w1, w0
  40af70:	b.ls	40af84 <ferror@plt+0x8ba4>  // b.plast
  40af74:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40af78:	add	x0, x0, #0x3d8
  40af7c:	mov	w1, #0x1ffff               	// #131071
  40af80:	str	w1, [x0]
  40af84:	ldr	x0, [sp, #32]
  40af88:	ldr	w1, [x0, #24]
  40af8c:	ldr	w0, [sp, #88]
  40af90:	add	w1, w1, w0
  40af94:	ldr	w0, [sp, #92]
  40af98:	sub	w0, w1, w0
  40af9c:	mov	w1, w0
  40afa0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40afa4:	add	x0, x0, #0x3dc
  40afa8:	str	w1, [x0]
  40afac:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40afb0:	add	x0, x0, #0x3dc
  40afb4:	ldr	w0, [x0]
  40afb8:	cmp	w0, #0x0
  40afbc:	b.ne	40afd0 <ferror@plt+0x8bf0>  // b.any
  40afc0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40afc4:	add	x0, x0, #0x3dc
  40afc8:	str	wzr, [x0]
  40afcc:	b	40aff8 <ferror@plt+0x8c18>
  40afd0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40afd4:	add	x0, x0, #0x3dc
  40afd8:	ldr	w1, [x0]
  40afdc:	mov	w0, #0x1ffff               	// #131071
  40afe0:	cmp	w1, w0
  40afe4:	b.ls	40aff8 <ferror@plt+0x8c18>  // b.plast
  40afe8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40afec:	add	x0, x0, #0x3dc
  40aff0:	mov	w1, #0x1ffff               	// #131071
  40aff4:	str	w1, [x0]
  40aff8:	ldr	x0, [sp, #40]
  40affc:	cmp	x0, #0x0
  40b000:	cset	w0, ne  // ne = any
  40b004:	and	w0, w0, #0xff
  40b008:	and	x0, x0, #0xff
  40b00c:	cmp	x0, #0x0
  40b010:	b.eq	40b050 <ferror@plt+0x8c70>  // b.none
  40b014:	ldr	x0, [sp, #32]
  40b018:	ldr	x0, [x0, #16]
  40b01c:	cmp	x0, #0x0
  40b020:	cset	w0, ne  // ne = any
  40b024:	and	w0, w0, #0xff
  40b028:	and	x0, x0, #0xff
  40b02c:	cmp	x0, #0x0
  40b030:	b.eq	40b050 <ferror@plt+0x8c70>  // b.none
  40b034:	ldr	x0, [sp, #32]
  40b038:	ldr	x2, [x0, #16]
  40b03c:	ldr	x1, [sp, #40]
  40b040:	ldr	x0, [sp, #48]
  40b044:	blr	x2
  40b048:	str	w0, [sp, #84]
  40b04c:	b	40b074 <ferror@plt+0x8c94>
  40b050:	ldr	x0, [sp, #32]
  40b054:	ldr	x0, [x0, #8]
  40b058:	mov	x3, x0
  40b05c:	adrp	x0, 413000 <ferror@plt+0x10c20>
  40b060:	add	x2, x0, #0xeb8
  40b064:	mov	x1, #0x20000               	// #131072
  40b068:	ldr	x0, [sp, #48]
  40b06c:	bl	401fb0 <snprintf@plt>
  40b070:	str	w0, [sp, #84]
  40b074:	ldr	w0, [sp, #84]
  40b078:	cmp	w0, #0x0
  40b07c:	b.ge	40b090 <ferror@plt+0x8cb0>  // b.tcont
  40b080:	str	wzr, [sp, #84]
  40b084:	ldr	x0, [sp, #48]
  40b088:	strb	wzr, [x0]
  40b08c:	b	40b0b8 <ferror@plt+0x8cd8>
  40b090:	ldr	w1, [sp, #84]
  40b094:	mov	w0, #0x1ffff               	// #131071
  40b098:	cmp	w1, w0
  40b09c:	b.le	40b0b8 <ferror@plt+0x8cd8>
  40b0a0:	mov	w0, #0x1ffff               	// #131071
  40b0a4:	str	w0, [sp, #84]
  40b0a8:	ldr	x1, [sp, #48]
  40b0ac:	mov	x0, #0x1ffff               	// #131071
  40b0b0:	add	x0, x1, x0
  40b0b4:	strb	wzr, [x0]
  40b0b8:	ldr	x0, [sp, #32]
  40b0bc:	ldr	w0, [x0, #36]
  40b0c0:	and	w0, w0, #0xf
  40b0c4:	cmp	w0, #0x6
  40b0c8:	b.eq	40b160 <ferror@plt+0x8d80>  // b.none
  40b0cc:	cmp	w0, #0x6
  40b0d0:	b.gt	40b298 <ferror@plt+0x8eb8>
  40b0d4:	cmp	w0, #0x5
  40b0d8:	b.eq	40b1f4 <ferror@plt+0x8e14>  // b.none
  40b0dc:	cmp	w0, #0x5
  40b0e0:	b.gt	40b298 <ferror@plt+0x8eb8>
  40b0e4:	cmp	w0, #0x4
  40b0e8:	b.eq	40b264 <ferror@plt+0x8e84>  // b.none
  40b0ec:	cmp	w0, #0x4
  40b0f0:	b.gt	40b298 <ferror@plt+0x8eb8>
  40b0f4:	cmp	w0, #0x3
  40b0f8:	b.eq	40b138 <ferror@plt+0x8d58>  // b.none
  40b0fc:	cmp	w0, #0x3
  40b100:	b.gt	40b298 <ferror@plt+0x8eb8>
  40b104:	cmp	w0, #0x2
  40b108:	b.eq	40b130 <ferror@plt+0x8d50>  // b.none
  40b10c:	cmp	w0, #0x2
  40b110:	b.gt	40b298 <ferror@plt+0x8eb8>
  40b114:	cmp	w0, #0x0
  40b118:	b.eq	40b128 <ferror@plt+0x8d48>  // b.none
  40b11c:	cmp	w0, #0x1
  40b120:	b.eq	40b1b4 <ferror@plt+0x8dd4>  // b.none
  40b124:	b	40b298 <ferror@plt+0x8eb8>
  40b128:	str	wzr, [sp, #80]
  40b12c:	b	40b2dc <ferror@plt+0x8efc>
  40b130:	str	wzr, [sp, #80]
  40b134:	b	40b2dc <ferror@plt+0x8efc>
  40b138:	ldr	x0, [sp, #32]
  40b13c:	ldr	w1, [x0, #24]
  40b140:	ldr	w0, [sp, #84]
  40b144:	sub	w0, w1, w0
  40b148:	str	w0, [sp, #80]
  40b14c:	ldr	w0, [sp, #80]
  40b150:	cmp	w0, #0x0
  40b154:	b.ge	40b2c0 <ferror@plt+0x8ee0>  // b.tcont
  40b158:	str	wzr, [sp, #80]
  40b15c:	b	40b2c0 <ferror@plt+0x8ee0>
  40b160:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b164:	add	x0, x0, #0x4f0
  40b168:	ldr	w0, [x0]
  40b16c:	cmp	w0, #0x0
  40b170:	b.eq	40b190 <ferror@plt+0x8db0>  // b.none
  40b174:	mov	w1, #0x10                  	// #16
  40b178:	ldr	w0, [sp, #84]
  40b17c:	sub	w0, w1, w0
  40b180:	str	w0, [sp, #80]
  40b184:	mov	w0, #0x7                   	// #7
  40b188:	str	w0, [sp, #68]
  40b18c:	b	40b1a0 <ferror@plt+0x8dc0>
  40b190:	mov	w1, #0x9                   	// #9
  40b194:	ldr	w0, [sp, #84]
  40b198:	sub	w0, w1, w0
  40b19c:	str	w0, [sp, #80]
  40b1a0:	ldr	w0, [sp, #80]
  40b1a4:	cmp	w0, #0x0
  40b1a8:	b.ge	40b2c8 <ferror@plt+0x8ee8>  // b.tcont
  40b1ac:	str	wzr, [sp, #80]
  40b1b0:	b	40b2c8 <ferror@plt+0x8ee8>
  40b1b4:	ldr	x0, [sp, #32]
  40b1b8:	ldr	w1, [x0, #24]
  40b1bc:	ldr	w0, [sp, #84]
  40b1c0:	sub	w0, w1, w0
  40b1c4:	str	w0, [sp, #80]
  40b1c8:	ldr	w0, [sp, #80]
  40b1cc:	cmp	w0, #0x0
  40b1d0:	b.ge	40b1d8 <ferror@plt+0x8df8>  // b.tcont
  40b1d4:	str	wzr, [sp, #80]
  40b1d8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b1dc:	add	x0, x0, #0x3d0
  40b1e0:	ldr	w0, [x0]
  40b1e4:	cmp	w0, #0x0
  40b1e8:	b.ne	40b2d0 <ferror@plt+0x8ef0>  // b.any
  40b1ec:	str	wzr, [sp, #80]
  40b1f0:	b	40b2d0 <ferror@plt+0x8ef0>
  40b1f4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b1f8:	add	x0, x0, #0x3d4
  40b1fc:	ldr	w0, [x0]
  40b200:	cmp	w0, #0x0
  40b204:	b.eq	40b230 <ferror@plt+0x8e50>  // b.none
  40b208:	ldr	x0, [sp, #32]
  40b20c:	ldr	w1, [x0, #24]
  40b210:	ldr	w0, [sp, #84]
  40b214:	sub	w0, w1, w0
  40b218:	str	w0, [sp, #80]
  40b21c:	ldr	w0, [sp, #80]
  40b220:	cmp	w0, #0x0
  40b224:	b.ge	40b2d8 <ferror@plt+0x8ef8>  // b.tcont
  40b228:	str	wzr, [sp, #80]
  40b22c:	b	40b2d8 <ferror@plt+0x8ef8>
  40b230:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b234:	add	x0, x0, #0x500
  40b238:	ldr	w1, [x0]
  40b23c:	ldr	w0, [sp, #88]
  40b240:	sub	w1, w1, w0
  40b244:	ldr	w0, [sp, #64]
  40b248:	cmp	w1, w0
  40b24c:	b.ne	40b25c <ferror@plt+0x8e7c>  // b.any
  40b250:	ldr	x0, [sp, #48]
  40b254:	add	x0, x0, #0x1
  40b258:	strb	wzr, [x0]
  40b25c:	str	wzr, [sp, #80]
  40b260:	b	40b2dc <ferror@plt+0x8efc>
  40b264:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b268:	add	x0, x0, #0x500
  40b26c:	ldr	w1, [x0]
  40b270:	ldr	w0, [sp, #88]
  40b274:	sub	w1, w1, w0
  40b278:	ldr	w0, [sp, #64]
  40b27c:	cmp	w1, w0
  40b280:	b.ne	40b290 <ferror@plt+0x8eb0>  // b.any
  40b284:	ldr	x0, [sp, #48]
  40b288:	add	x0, x0, #0x1
  40b28c:	strb	wzr, [x0]
  40b290:	str	wzr, [sp, #80]
  40b294:	b	40b2dc <ferror@plt+0x8efc>
  40b298:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b29c:	add	x0, x0, #0x3f8
  40b2a0:	ldr	x19, [x0]
  40b2a4:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b2a8:	add	x0, x0, #0xd0
  40b2ac:	bl	402370 <gettext@plt>
  40b2b0:	mov	x1, x0
  40b2b4:	mov	x0, x19
  40b2b8:	bl	4023a0 <fprintf@plt>
  40b2bc:	b	40b2dc <ferror@plt+0x8efc>
  40b2c0:	nop
  40b2c4:	b	40b2dc <ferror@plt+0x8efc>
  40b2c8:	nop
  40b2cc:	b	40b2dc <ferror@plt+0x8efc>
  40b2d0:	nop
  40b2d4:	b	40b2dc <ferror@plt+0x8efc>
  40b2d8:	nop
  40b2dc:	ldr	w1, [sp, #92]
  40b2e0:	ldr	w0, [sp, #88]
  40b2e4:	sub	w0, w1, w0
  40b2e8:	ldr	w1, [sp, #80]
  40b2ec:	add	w0, w1, w0
  40b2f0:	str	w0, [sp, #76]
  40b2f4:	ldr	w0, [sp, #76]
  40b2f8:	cmp	w0, #0x0
  40b2fc:	b.gt	40b308 <ferror@plt+0x8f28>
  40b300:	ldr	w0, [sp, #72]
  40b304:	str	w0, [sp, #76]
  40b308:	ldr	w0, [sp, #76]
  40b30c:	cmp	w0, #0x90
  40b310:	cset	w0, gt
  40b314:	and	w0, w0, #0xff
  40b318:	and	x0, x0, #0xff
  40b31c:	cmp	x0, #0x0
  40b320:	b.eq	40b32c <ferror@plt+0x8f4c>  // b.none
  40b324:	mov	w0, #0x90                  	// #144
  40b328:	str	w0, [sp, #76]
  40b32c:	ldr	x1, [sp, #48]
  40b330:	mov	x0, #0x1ffff               	// #131071
  40b334:	add	x0, x1, x0
  40b338:	strb	wzr, [x0]
  40b33c:	ldr	x0, [sp, #48]
  40b340:	bl	401e60 <strlen@plt>
  40b344:	str	w0, [sp, #60]
  40b348:	ldr	x0, [sp, #32]
  40b34c:	ldr	x0, [x0]
  40b350:	cmp	x0, #0x0
  40b354:	cset	w0, eq  // eq = none
  40b358:	and	w0, w0, #0xff
  40b35c:	and	x0, x0, #0xff
  40b360:	cmp	x0, #0x0
  40b364:	b.eq	40b3c0 <ferror@plt+0x8fe0>  // b.none
  40b368:	ldrsw	x0, [sp, #60]
  40b36c:	ldr	x1, [sp, #48]
  40b370:	add	x0, x1, x0
  40b374:	mov	w1, #0xa                   	// #10
  40b378:	strb	w1, [x0]
  40b37c:	ldrsw	x0, [sp, #76]
  40b380:	neg	x0, x0
  40b384:	ldr	x1, [sp, #48]
  40b388:	add	x4, x1, x0
  40b38c:	ldr	w1, [sp, #76]
  40b390:	ldr	w0, [sp, #60]
  40b394:	add	w0, w1, w0
  40b398:	add	w0, w0, #0x1
  40b39c:	sxtw	x1, w0
  40b3a0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b3a4:	add	x0, x0, #0x400
  40b3a8:	ldr	x0, [x0]
  40b3ac:	mov	x3, x0
  40b3b0:	mov	x2, #0x1                   	// #1
  40b3b4:	mov	x0, x4
  40b3b8:	bl	402260 <fwrite@plt>
  40b3bc:	b	40b48c <ferror@plt+0x90ac>
  40b3c0:	ldrsw	x0, [sp, #76]
  40b3c4:	neg	x0, x0
  40b3c8:	ldr	x1, [sp, #48]
  40b3cc:	add	x4, x1, x0
  40b3d0:	ldr	w1, [sp, #76]
  40b3d4:	ldr	w0, [sp, #60]
  40b3d8:	add	w0, w1, w0
  40b3dc:	sxtw	x1, w0
  40b3e0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b3e4:	add	x0, x0, #0x400
  40b3e8:	ldr	x0, [x0]
  40b3ec:	mov	x3, x0
  40b3f0:	mov	x2, #0x1                   	// #1
  40b3f4:	mov	x0, x4
  40b3f8:	bl	402260 <fwrite@plt>
  40b3fc:	ldr	w1, [sp, #76]
  40b400:	ldr	w0, [sp, #84]
  40b404:	add	w0, w1, w0
  40b408:	ldr	w1, [sp, #88]
  40b40c:	add	w0, w1, w0
  40b410:	str	w0, [sp, #88]
  40b414:	ldr	x0, [sp, #32]
  40b418:	ldr	w0, [x0, #24]
  40b41c:	ldr	w1, [sp, #92]
  40b420:	add	w0, w1, w0
  40b424:	str	w0, [sp, #92]
  40b428:	ldr	w1, [sp, #92]
  40b42c:	ldr	w0, [sp, #68]
  40b430:	add	w0, w1, w0
  40b434:	str	w0, [sp, #92]
  40b438:	ldr	x0, [sp, #32]
  40b43c:	ldr	x0, [x0, #16]
  40b440:	cmp	x0, #0x0
  40b444:	b.eq	40b474 <ferror@plt+0x9094>  // b.none
  40b448:	ldr	x0, [sp, #32]
  40b44c:	ldr	x0, [x0]
  40b450:	ldr	x0, [x0, #16]
  40b454:	cmp	x0, #0x0
  40b458:	b.eq	40b474 <ferror@plt+0x9094>  // b.none
  40b45c:	ldr	w0, [sp, #92]
  40b460:	add	w0, w0, #0x1
  40b464:	str	w0, [sp, #92]
  40b468:	mov	w0, #0x1                   	// #1
  40b46c:	str	w0, [sp, #72]
  40b470:	b	40b478 <ferror@plt+0x9098>
  40b474:	str	wzr, [sp, #72]
  40b478:	ldr	x0, [sp, #32]
  40b47c:	ldr	x0, [x0]
  40b480:	str	x0, [sp, #32]
  40b484:	b	40ae74 <ferror@plt+0x8a94>
  40b488:	nop
  40b48c:	ldr	x19, [sp, #16]
  40b490:	ldp	x29, x30, [sp], #96
  40b494:	ret
  40b498:	stp	x29, x30, [sp, #-32]!
  40b49c:	mov	x29, sp
  40b4a0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b4a4:	add	x0, x0, #0x374
  40b4a8:	ldr	w1, [x0]
  40b4ac:	mov	w0, #0x8f                  	// #143
  40b4b0:	movk	w0, #0x2, lsl #16
  40b4b4:	add	w1, w1, w0
  40b4b8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b4bc:	add	x0, x0, #0x374
  40b4c0:	ldr	w0, [x0]
  40b4c4:	sdiv	w0, w1, w0
  40b4c8:	str	w0, [sp, #28]
  40b4cc:	ldr	w0, [sp, #28]
  40b4d0:	add	w1, w0, #0x1
  40b4d4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b4d8:	add	x0, x0, #0x374
  40b4dc:	ldr	w0, [x0]
  40b4e0:	mul	w0, w1, w0
  40b4e4:	sxtw	x0, w0
  40b4e8:	mov	x5, #0x0                   	// #0
  40b4ec:	mov	w4, #0xffffffff            	// #-1
  40b4f0:	mov	w3, #0x22                  	// #34
  40b4f4:	mov	w2, #0x3                   	// #3
  40b4f8:	mov	x1, x0
  40b4fc:	mov	x0, #0x0                   	// #0
  40b500:	bl	4021f0 <mmap@plt>
  40b504:	str	x0, [sp, #16]
  40b508:	ldr	x0, [sp, #16]
  40b50c:	cmn	x0, #0x1
  40b510:	b.ne	40b534 <ferror@plt+0x9154>  // b.any
  40b514:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b518:	add	x0, x0, #0xe8
  40b51c:	bl	402370 <gettext@plt>
  40b520:	mov	x2, x0
  40b524:	mov	w1, #0x87e                 	// #2174
  40b528:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b52c:	add	x0, x0, #0x100
  40b530:	bl	404c88 <ferror@plt+0x28a8>
  40b534:	mov	x2, #0x90                  	// #144
  40b538:	mov	w1, #0x20                  	// #32
  40b53c:	ldr	x0, [sp, #16]
  40b540:	bl	402090 <memset@plt>
  40b544:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b548:	add	x0, x0, #0x374
  40b54c:	ldr	w0, [x0]
  40b550:	cmp	w0, #0x90
  40b554:	b.ne	40b578 <ferror@plt+0x9198>  // b.any
  40b558:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b55c:	add	x0, x0, #0x374
  40b560:	ldr	w0, [x0]
  40b564:	sxtw	x0, w0
  40b568:	mov	w2, #0x1                   	// #1
  40b56c:	mov	x1, x0
  40b570:	ldr	x0, [sp, #16]
  40b574:	bl	402360 <mprotect@plt>
  40b578:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b57c:	add	x0, x0, #0x374
  40b580:	ldr	w1, [x0]
  40b584:	ldr	w0, [sp, #28]
  40b588:	mul	w0, w1, w0
  40b58c:	sxtw	x0, w0
  40b590:	ldr	x1, [sp, #16]
  40b594:	add	x3, x1, x0
  40b598:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b59c:	add	x0, x0, #0x374
  40b5a0:	ldr	w0, [x0]
  40b5a4:	sxtw	x0, w0
  40b5a8:	mov	w2, #0x0                   	// #0
  40b5ac:	mov	x1, x0
  40b5b0:	mov	x0, x3
  40b5b4:	bl	402360 <mprotect@plt>
  40b5b8:	ldr	x0, [sp, #16]
  40b5bc:	add	x1, x0, #0x90
  40b5c0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b5c4:	add	x0, x0, #0x508
  40b5c8:	str	x1, [x0]
  40b5cc:	mov	x0, #0x0                   	// #0
  40b5d0:	bl	402010 <time@plt>
  40b5d4:	mov	x1, x0
  40b5d8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b5dc:	add	x0, x0, #0x4f8
  40b5e0:	str	x1, [x0]
  40b5e4:	bl	401ee0 <meminfo@plt>
  40b5e8:	bl	40aaac <ferror@plt+0x86cc>
  40b5ec:	nop
  40b5f0:	ldp	x29, x30, [sp], #32
  40b5f4:	ret
  40b5f8:	stp	x29, x30, [sp, #-32]!
  40b5fc:	mov	x29, sp
  40b600:	str	x19, [sp, #16]
  40b604:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b608:	add	x0, x0, #0x400
  40b60c:	ldr	x19, [x0]
  40b610:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b614:	add	x0, x0, #0x290
  40b618:	bl	402370 <gettext@plt>
  40b61c:	mov	x4, x0
  40b620:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b624:	add	x0, x0, #0x408
  40b628:	ldr	x1, [x0]
  40b62c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b630:	add	x3, x0, #0x2a0
  40b634:	mov	x2, x1
  40b638:	mov	x1, x4
  40b63c:	mov	x0, x19
  40b640:	bl	4023a0 <fprintf@plt>
  40b644:	nop
  40b648:	ldr	x19, [sp, #16]
  40b64c:	ldp	x29, x30, [sp], #32
  40b650:	ret
  40b654:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b658:	add	x0, x0, #0x548
  40b65c:	ldr	x0, [x0]
  40b660:	add	x0, x0, #0x1
  40b664:	ldrb	w0, [x0]
  40b668:	cmp	w0, #0x0
  40b66c:	b.eq	40b684 <ferror@plt+0x92a4>  // b.none
  40b670:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b674:	add	x0, x0, #0x548
  40b678:	ldr	x0, [x0]
  40b67c:	add	x0, x0, #0x1
  40b680:	b	40b734 <ferror@plt+0x9354>
  40b684:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b688:	add	x0, x0, #0x540
  40b68c:	ldr	w0, [x0]
  40b690:	add	w1, w0, #0x1
  40b694:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b698:	add	x0, x0, #0x534
  40b69c:	ldr	w0, [x0]
  40b6a0:	cmp	w1, w0
  40b6a4:	b.lt	40b6b0 <ferror@plt+0x92d0>  // b.tstop
  40b6a8:	mov	x0, #0x0                   	// #0
  40b6ac:	b	40b734 <ferror@plt+0x9354>
  40b6b0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b6b4:	add	x0, x0, #0x538
  40b6b8:	ldr	x1, [x0]
  40b6bc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b6c0:	add	x0, x0, #0x540
  40b6c4:	ldr	w0, [x0]
  40b6c8:	sxtw	x0, w0
  40b6cc:	add	x0, x0, #0x1
  40b6d0:	lsl	x0, x0, #3
  40b6d4:	add	x0, x1, x0
  40b6d8:	ldr	x0, [x0]
  40b6dc:	ldrb	w0, [x0]
  40b6e0:	cmp	w0, #0x0
  40b6e4:	b.ne	40b6f0 <ferror@plt+0x9310>  // b.any
  40b6e8:	mov	x0, #0x0                   	// #0
  40b6ec:	b	40b734 <ferror@plt+0x9354>
  40b6f0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b6f4:	add	x0, x0, #0x538
  40b6f8:	ldr	x1, [x0]
  40b6fc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b700:	add	x0, x0, #0x540
  40b704:	ldr	w0, [x0]
  40b708:	add	w2, w0, #0x1
  40b70c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b710:	add	x0, x0, #0x540
  40b714:	str	w2, [x0]
  40b718:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40b71c:	add	x0, x0, #0x540
  40b720:	ldr	w0, [x0]
  40b724:	sxtw	x0, w0
  40b728:	lsl	x0, x0, #3
  40b72c:	add	x0, x1, x0
  40b730:	ldr	x0, [x0]
  40b734:	ret
  40b738:	stp	x29, x30, [sp, #-48]!
  40b73c:	mov	x29, sp
  40b740:	str	x0, [sp, #24]
  40b744:	str	x1, [sp, #16]
  40b748:	add	x0, sp, #0x20
  40b74c:	mov	w2, #0x0                   	// #0
  40b750:	mov	x1, x0
  40b754:	ldr	x0, [sp, #24]
  40b758:	bl	401e50 <strtoul@plt>
  40b75c:	str	x0, [sp, #40]
  40b760:	ldr	x0, [sp, #32]
  40b764:	ldrb	w0, [x0]
  40b768:	cmp	w0, #0x0
  40b76c:	b.eq	40b780 <ferror@plt+0x93a0>  // b.none
  40b770:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b774:	add	x0, x0, #0x2b8
  40b778:	bl	402370 <gettext@plt>
  40b77c:	b	40b7d0 <ferror@plt+0x93f0>
  40b780:	ldr	x0, [sp, #40]
  40b784:	cmp	x0, #0x0
  40b788:	b.ne	40b79c <ferror@plt+0x93bc>  // b.any
  40b78c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b790:	add	x0, x0, #0x2d8
  40b794:	bl	402370 <gettext@plt>
  40b798:	b	40b7d0 <ferror@plt+0x93f0>
  40b79c:	ldr	x1, [sp, #40]
  40b7a0:	mov	x0, #0x7fffffff            	// #2147483647
  40b7a4:	cmp	x1, x0
  40b7a8:	b.ls	40b7bc <ferror@plt+0x93dc>  // b.plast
  40b7ac:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b7b0:	add	x0, x0, #0x2d8
  40b7b4:	bl	402370 <gettext@plt>
  40b7b8:	b	40b7d0 <ferror@plt+0x93f0>
  40b7bc:	ldr	x0, [sp, #40]
  40b7c0:	mov	w1, w0
  40b7c4:	ldr	x0, [sp, #16]
  40b7c8:	str	w1, [x0]
  40b7cc:	mov	x0, #0x0                   	// #0
  40b7d0:	ldp	x29, x30, [sp], #48
  40b7d4:	ret
  40b7d8:	stp	x29, x30, [sp, #-64]!
  40b7dc:	mov	x29, sp
  40b7e0:	str	x0, [sp, #24]
  40b7e4:	str	x1, [sp, #16]
  40b7e8:	add	x0, sp, #0x28
  40b7ec:	mov	w2, #0x0                   	// #0
  40b7f0:	mov	x1, x0
  40b7f4:	ldr	x0, [sp, #24]
  40b7f8:	bl	401e50 <strtoul@plt>
  40b7fc:	str	x0, [sp, #56]
  40b800:	ldr	x0, [sp, #40]
  40b804:	ldrb	w0, [x0]
  40b808:	cmp	w0, #0x0
  40b80c:	b.eq	40b868 <ferror@plt+0x9488>  // b.none
  40b810:	ldr	x0, [sp, #24]
  40b814:	bl	4020c0 <getpwnam@plt>
  40b818:	str	x0, [sp, #48]
  40b81c:	ldr	x0, [sp, #48]
  40b820:	cmp	x0, #0x0
  40b824:	b.ne	40b858 <ferror@plt+0x9478>  // b.any
  40b828:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b82c:	add	x0, x0, #0x36c
  40b830:	ldr	w0, [x0]
  40b834:	cmp	w0, #0x0
  40b838:	b.ne	40b84c <ferror@plt+0x946c>  // b.any
  40b83c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b840:	add	x0, x0, #0x2f0
  40b844:	bl	402370 <gettext@plt>
  40b848:	b	40b8b0 <ferror@plt+0x94d0>
  40b84c:	mov	x0, #0xffffffffffffffff    	// #-1
  40b850:	str	x0, [sp, #56]
  40b854:	b	40b868 <ferror@plt+0x9488>
  40b858:	ldr	x0, [sp, #48]
  40b85c:	ldr	w0, [x0, #16]
  40b860:	mov	w0, w0
  40b864:	str	x0, [sp, #56]
  40b868:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b86c:	add	x0, x0, #0x36c
  40b870:	ldr	w0, [x0]
  40b874:	cmp	w0, #0x0
  40b878:	b.ne	40b89c <ferror@plt+0x94bc>  // b.any
  40b87c:	ldr	x1, [sp, #56]
  40b880:	mov	x0, #0xfffffffe            	// #4294967294
  40b884:	cmp	x1, x0
  40b888:	b.ls	40b89c <ferror@plt+0x94bc>  // b.plast
  40b88c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b890:	add	x0, x0, #0x310
  40b894:	bl	402370 <gettext@plt>
  40b898:	b	40b8b0 <ferror@plt+0x94d0>
  40b89c:	ldr	x0, [sp, #56]
  40b8a0:	mov	w1, w0
  40b8a4:	ldr	x0, [sp, #16]
  40b8a8:	str	w1, [x0]
  40b8ac:	mov	x0, #0x0                   	// #0
  40b8b0:	ldp	x29, x30, [sp], #64
  40b8b4:	ret
  40b8b8:	stp	x29, x30, [sp, #-64]!
  40b8bc:	mov	x29, sp
  40b8c0:	str	x0, [sp, #24]
  40b8c4:	str	x1, [sp, #16]
  40b8c8:	add	x0, sp, #0x28
  40b8cc:	mov	w2, #0x0                   	// #0
  40b8d0:	mov	x1, x0
  40b8d4:	ldr	x0, [sp, #24]
  40b8d8:	bl	401e50 <strtoul@plt>
  40b8dc:	str	x0, [sp, #56]
  40b8e0:	ldr	x0, [sp, #40]
  40b8e4:	ldrb	w0, [x0]
  40b8e8:	cmp	w0, #0x0
  40b8ec:	b.eq	40b948 <ferror@plt+0x9568>  // b.none
  40b8f0:	ldr	x0, [sp, #24]
  40b8f4:	bl	401f00 <getgrnam@plt>
  40b8f8:	str	x0, [sp, #48]
  40b8fc:	ldr	x0, [sp, #48]
  40b900:	cmp	x0, #0x0
  40b904:	b.ne	40b938 <ferror@plt+0x9558>  // b.any
  40b908:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b90c:	add	x0, x0, #0x36c
  40b910:	ldr	w0, [x0]
  40b914:	cmp	w0, #0x0
  40b918:	b.ne	40b92c <ferror@plt+0x954c>  // b.any
  40b91c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b920:	add	x0, x0, #0x328
  40b924:	bl	402370 <gettext@plt>
  40b928:	b	40b990 <ferror@plt+0x95b0>
  40b92c:	mov	x0, #0xffffffffffffffff    	// #-1
  40b930:	str	x0, [sp, #56]
  40b934:	b	40b948 <ferror@plt+0x9568>
  40b938:	ldr	x0, [sp, #48]
  40b93c:	ldr	w0, [x0, #16]
  40b940:	mov	w0, w0
  40b944:	str	x0, [sp, #56]
  40b948:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40b94c:	add	x0, x0, #0x36c
  40b950:	ldr	w0, [x0]
  40b954:	cmp	w0, #0x0
  40b958:	b.ne	40b97c <ferror@plt+0x959c>  // b.any
  40b95c:	ldr	x1, [sp, #56]
  40b960:	mov	x0, #0xfffffffe            	// #4294967294
  40b964:	cmp	x1, x0
  40b968:	b.ls	40b97c <ferror@plt+0x959c>  // b.plast
  40b96c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40b970:	add	x0, x0, #0x348
  40b974:	bl	402370 <gettext@plt>
  40b978:	b	40b990 <ferror@plt+0x95b0>
  40b97c:	ldr	x0, [sp, #56]
  40b980:	mov	w1, w0
  40b984:	ldr	x0, [sp, #16]
  40b988:	str	w1, [x0]
  40b98c:	mov	x0, #0x0                   	// #0
  40b990:	ldp	x29, x30, [sp], #64
  40b994:	ret
  40b998:	stp	x29, x30, [sp, #-32]!
  40b99c:	mov	x29, sp
  40b9a0:	str	x0, [sp, #24]
  40b9a4:	str	x1, [sp, #16]
  40b9a8:	ldr	x0, [sp, #16]
  40b9ac:	mov	x2, #0x40                  	// #64
  40b9b0:	ldr	x1, [sp, #24]
  40b9b4:	bl	4022f0 <strncpy@plt>
  40b9b8:	ldr	x0, [sp, #16]
  40b9bc:	strb	wzr, [x0, #63]
  40b9c0:	mov	x0, #0x0                   	// #0
  40b9c4:	ldp	x29, x30, [sp], #32
  40b9c8:	ret
  40b9cc:	mov	x12, #0x10a0                	// #4256
  40b9d0:	sub	sp, sp, x12
  40b9d4:	stp	x29, x30, [sp]
  40b9d8:	mov	x29, sp
  40b9dc:	str	x0, [sp, #24]
  40b9e0:	str	x1, [sp, #16]
  40b9e4:	ldr	x0, [sp, #24]
  40b9e8:	ldrb	w0, [x0]
  40b9ec:	cmp	w0, #0x2f
  40b9f0:	b.ne	40ba20 <ferror@plt+0x9640>  // b.any
  40b9f4:	add	x0, sp, #0x1, lsl #12
  40b9f8:	add	x0, x0, #0x20
  40b9fc:	mov	x1, x0
  40ba00:	ldr	x0, [sp, #24]
  40ba04:	bl	4126f0 <ferror@plt+0x10310>
  40ba08:	cmp	w0, #0x0
  40ba0c:	b.ge	40bbc4 <ferror@plt+0x97e4>  // b.tcont
  40ba10:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40ba14:	add	x0, x0, #0x360
  40ba18:	bl	402370 <gettext@plt>
  40ba1c:	b	40bc20 <ferror@plt+0x9840>
  40ba20:	add	x4, sp, #0x20
  40ba24:	ldr	x3, [sp, #24]
  40ba28:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40ba2c:	add	x2, x0, #0x378
  40ba30:	mov	x1, #0x1000                	// #4096
  40ba34:	mov	x0, x4
  40ba38:	bl	401fb0 <snprintf@plt>
  40ba3c:	add	x1, sp, #0x1, lsl #12
  40ba40:	add	x1, x1, #0x20
  40ba44:	add	x0, sp, #0x20
  40ba48:	bl	4126f0 <ferror@plt+0x10310>
  40ba4c:	cmp	w0, #0x0
  40ba50:	b.ge	40bbcc <ferror@plt+0x97ec>  // b.tcont
  40ba54:	add	x4, sp, #0x20
  40ba58:	ldr	x3, [sp, #24]
  40ba5c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40ba60:	add	x2, x0, #0x388
  40ba64:	mov	x1, #0x1000                	// #4096
  40ba68:	mov	x0, x4
  40ba6c:	bl	401fb0 <snprintf@plt>
  40ba70:	add	x1, sp, #0x1, lsl #12
  40ba74:	add	x1, x1, #0x20
  40ba78:	add	x0, sp, #0x20
  40ba7c:	bl	4126f0 <ferror@plt+0x10310>
  40ba80:	cmp	w0, #0x0
  40ba84:	b.ge	40bbd4 <ferror@plt+0x97f4>  // b.tcont
  40ba88:	add	x4, sp, #0x20
  40ba8c:	ldr	x3, [sp, #24]
  40ba90:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40ba94:	add	x2, x0, #0x390
  40ba98:	mov	x1, #0x1000                	// #4096
  40ba9c:	mov	x0, x4
  40baa0:	bl	401fb0 <snprintf@plt>
  40baa4:	add	x1, sp, #0x1, lsl #12
  40baa8:	add	x1, x1, #0x20
  40baac:	add	x0, sp, #0x20
  40bab0:	bl	4126f0 <ferror@plt+0x10310>
  40bab4:	cmp	w0, #0x0
  40bab8:	b.ge	40bbdc <ferror@plt+0x97fc>  // b.tcont
  40babc:	add	x4, sp, #0x20
  40bac0:	ldr	x3, [sp, #24]
  40bac4:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40bac8:	add	x2, x0, #0x3a0
  40bacc:	mov	x1, #0x1000                	// #4096
  40bad0:	mov	x0, x4
  40bad4:	bl	401fb0 <snprintf@plt>
  40bad8:	add	x1, sp, #0x1, lsl #12
  40badc:	add	x1, x1, #0x20
  40bae0:	add	x0, sp, #0x20
  40bae4:	bl	4126f0 <ferror@plt+0x10310>
  40bae8:	cmp	w0, #0x0
  40baec:	b.ge	40bbe4 <ferror@plt+0x9804>  // b.tcont
  40baf0:	add	x4, sp, #0x20
  40baf4:	ldr	x3, [sp, #24]
  40baf8:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40bafc:	add	x2, x0, #0x3b0
  40bb00:	mov	x1, #0x1000                	// #4096
  40bb04:	mov	x0, x4
  40bb08:	bl	401fb0 <snprintf@plt>
  40bb0c:	add	x1, sp, #0x1, lsl #12
  40bb10:	add	x1, x1, #0x20
  40bb14:	add	x0, sp, #0x20
  40bb18:	bl	4126f0 <ferror@plt+0x10310>
  40bb1c:	cmp	w0, #0x0
  40bb20:	b.ge	40bbec <ferror@plt+0x980c>  // b.tcont
  40bb24:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40bb28:	add	x1, x0, #0x3c0
  40bb2c:	ldr	x0, [sp, #24]
  40bb30:	bl	4021d0 <strcmp@plt>
  40bb34:	cmp	w0, #0x0
  40bb38:	b.ne	40bb4c <ferror@plt+0x976c>  // b.any
  40bb3c:	ldr	x0, [sp, #16]
  40bb40:	str	xzr, [x0]
  40bb44:	mov	x0, #0x0                   	// #0
  40bb48:	b	40bc20 <ferror@plt+0x9840>
  40bb4c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40bb50:	add	x1, x0, #0x3c8
  40bb54:	ldr	x0, [sp, #24]
  40bb58:	bl	4021d0 <strcmp@plt>
  40bb5c:	cmp	w0, #0x0
  40bb60:	b.ne	40bb74 <ferror@plt+0x9794>  // b.any
  40bb64:	ldr	x0, [sp, #16]
  40bb68:	str	xzr, [x0]
  40bb6c:	mov	x0, #0x0                   	// #0
  40bb70:	b	40bc20 <ferror@plt+0x9840>
  40bb74:	ldr	x0, [sp, #24]
  40bb78:	add	x0, x0, #0x1
  40bb7c:	ldrb	w0, [x0]
  40bb80:	cmp	w0, #0x0
  40bb84:	b.ne	40bbb4 <ferror@plt+0x97d4>  // b.any
  40bb88:	add	x0, sp, #0x1, lsl #12
  40bb8c:	add	x0, x0, #0x20
  40bb90:	mov	x1, x0
  40bb94:	ldr	x0, [sp, #24]
  40bb98:	bl	4126f0 <ferror@plt+0x10310>
  40bb9c:	cmp	w0, #0x0
  40bba0:	b.lt	40bbb4 <ferror@plt+0x97d4>  // b.tstop
  40bba4:	ldr	x0, [sp, #16]
  40bba8:	str	xzr, [x0]
  40bbac:	mov	x0, #0x0                   	// #0
  40bbb0:	b	40bc20 <ferror@plt+0x9840>
  40bbb4:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40bbb8:	add	x0, x0, #0x360
  40bbbc:	bl	402370 <gettext@plt>
  40bbc0:	b	40bc20 <ferror@plt+0x9840>
  40bbc4:	nop
  40bbc8:	b	40bbf0 <ferror@plt+0x9810>
  40bbcc:	nop
  40bbd0:	b	40bbf0 <ferror@plt+0x9810>
  40bbd4:	nop
  40bbd8:	b	40bbf0 <ferror@plt+0x9810>
  40bbdc:	nop
  40bbe0:	b	40bbf0 <ferror@plt+0x9810>
  40bbe4:	nop
  40bbe8:	b	40bbf0 <ferror@plt+0x9810>
  40bbec:	nop
  40bbf0:	ldr	w0, [sp, #4144]
  40bbf4:	and	w0, w0, #0xf000
  40bbf8:	cmp	w0, #0x2, lsl #12
  40bbfc:	b.eq	40bc10 <ferror@plt+0x9830>  // b.none
  40bc00:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40bc04:	add	x0, x0, #0x3d0
  40bc08:	bl	402370 <gettext@plt>
  40bc0c:	b	40bc20 <ferror@plt+0x9840>
  40bc10:	ldr	x1, [sp, #4160]
  40bc14:	ldr	x0, [sp, #16]
  40bc18:	str	x1, [x0]
  40bc1c:	mov	x0, #0x0                   	// #0
  40bc20:	ldp	x29, x30, [sp]
  40bc24:	mov	x12, #0x10a0                	// #4256
  40bc28:	add	sp, sp, x12
  40bc2c:	ret
  40bc30:	stp	x29, x30, [sp, #-80]!
  40bc34:	mov	x29, sp
  40bc38:	str	x0, [sp, #24]
  40bc3c:	str	x1, [sp, #16]
  40bc40:	mov	x0, #0x18                  	// #24
  40bc44:	bl	402020 <malloc@plt>
  40bc48:	str	x0, [sp, #48]
  40bc4c:	ldr	x0, [sp, #24]
  40bc50:	bl	401e60 <strlen@plt>
  40bc54:	lsl	x0, x0, #6
  40bc58:	bl	402020 <malloc@plt>
  40bc5c:	mov	x1, x0
  40bc60:	ldr	x0, [sp, #48]
  40bc64:	str	x1, [x0, #8]
  40bc68:	ldr	x0, [sp, #48]
  40bc6c:	str	wzr, [x0, #16]
  40bc70:	ldr	x0, [sp, #24]
  40bc74:	bl	402120 <strdup@plt>
  40bc78:	str	x0, [sp, #40]
  40bc7c:	mov	w0, #0x1                   	// #1
  40bc80:	str	w0, [sp, #64]
  40bc84:	str	wzr, [sp, #68]
  40bc88:	ldr	x0, [sp, #40]
  40bc8c:	str	x0, [sp, #72]
  40bc90:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40bc94:	add	x0, x0, #0x3f0
  40bc98:	bl	402370 <gettext@plt>
  40bc9c:	str	x0, [sp, #56]
  40bca0:	ldr	x0, [sp, #72]
  40bca4:	ldrb	w0, [x0]
  40bca8:	cmp	w0, #0x2c
  40bcac:	cset	w1, hi  // hi = pmore
  40bcb0:	and	w1, w1, #0xff
  40bcb4:	cmp	w1, #0x0
  40bcb8:	b.ne	40bcfc <ferror@plt+0x991c>  // b.any
  40bcbc:	mov	x1, #0x1                   	// #1
  40bcc0:	lsl	x1, x1, x0
  40bcc4:	mov	x0, #0x201                 	// #513
  40bcc8:	movk	x0, #0x1001, lsl #32
  40bccc:	and	x0, x1, x0
  40bcd0:	cmp	x0, #0x0
  40bcd4:	cset	w0, ne  // ne = any
  40bcd8:	and	w0, w0, #0xff
  40bcdc:	cmp	w0, #0x0
  40bce0:	b.eq	40bcfc <ferror@plt+0x991c>  // b.none
  40bce4:	ldr	w0, [sp, #64]
  40bce8:	cmp	w0, #0x0
  40bcec:	b.ne	40be08 <ferror@plt+0x9a28>  // b.any
  40bcf0:	mov	w0, #0x1                   	// #1
  40bcf4:	str	w0, [sp, #64]
  40bcf8:	b	40bd18 <ferror@plt+0x9938>
  40bcfc:	ldr	w0, [sp, #64]
  40bd00:	cmp	w0, #0x0
  40bd04:	b.eq	40bd14 <ferror@plt+0x9934>  // b.none
  40bd08:	ldr	w0, [sp, #68]
  40bd0c:	add	w0, w0, #0x1
  40bd10:	str	w0, [sp, #68]
  40bd14:	str	wzr, [sp, #64]
  40bd18:	ldr	x0, [sp, #72]
  40bd1c:	add	x0, x0, #0x1
  40bd20:	str	x0, [sp, #72]
  40bd24:	ldr	x0, [sp, #72]
  40bd28:	ldrb	w0, [x0]
  40bd2c:	cmp	w0, #0x0
  40bd30:	b.ne	40bca0 <ferror@plt+0x98c0>  // b.any
  40bd34:	ldr	w0, [sp, #64]
  40bd38:	cmp	w0, #0x0
  40bd3c:	b.ne	40be10 <ferror@plt+0x9a30>  // b.any
  40bd40:	ldr	x0, [sp, #48]
  40bd44:	ldr	w1, [sp, #68]
  40bd48:	str	w1, [x0, #16]
  40bd4c:	ldr	x0, [sp, #40]
  40bd50:	str	x0, [sp, #72]
  40bd54:	b	40bdc0 <ferror@plt+0x99e0>
  40bd58:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40bd5c:	add	x1, x0, #0x400
  40bd60:	ldr	x0, [sp, #72]
  40bd64:	bl	4020b0 <strpbrk@plt>
  40bd68:	str	x0, [sp, #32]
  40bd6c:	ldr	x0, [sp, #32]
  40bd70:	cmp	x0, #0x0
  40bd74:	b.eq	40bd80 <ferror@plt+0x99a0>  // b.none
  40bd78:	ldr	x0, [sp, #32]
  40bd7c:	strb	wzr, [x0]
  40bd80:	ldr	x0, [sp, #48]
  40bd84:	ldr	x1, [x0, #8]
  40bd88:	ldrsw	x0, [sp, #68]
  40bd8c:	lsl	x0, x0, #6
  40bd90:	add	x0, x1, x0
  40bd94:	ldr	x2, [sp, #16]
  40bd98:	mov	x1, x0
  40bd9c:	ldr	x0, [sp, #72]
  40bda0:	blr	x2
  40bda4:	str	x0, [sp, #56]
  40bda8:	ldr	x0, [sp, #56]
  40bdac:	cmp	x0, #0x0
  40bdb0:	b.ne	40be18 <ferror@plt+0x9a38>  // b.any
  40bdb4:	ldr	x0, [sp, #32]
  40bdb8:	add	x0, x0, #0x1
  40bdbc:	str	x0, [sp, #72]
  40bdc0:	ldr	w0, [sp, #68]
  40bdc4:	sub	w1, w0, #0x1
  40bdc8:	str	w1, [sp, #68]
  40bdcc:	cmp	w0, #0x0
  40bdd0:	b.ne	40bd58 <ferror@plt+0x9978>  // b.any
  40bdd4:	ldr	x0, [sp, #40]
  40bdd8:	bl	402210 <free@plt>
  40bddc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40bde0:	add	x0, x0, #0x390
  40bde4:	ldr	x1, [x0]
  40bde8:	ldr	x0, [sp, #48]
  40bdec:	str	x1, [x0]
  40bdf0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40bdf4:	add	x0, x0, #0x390
  40bdf8:	ldr	x1, [sp, #48]
  40bdfc:	str	x1, [x0]
  40be00:	mov	x0, #0x0                   	// #0
  40be04:	b	40be3c <ferror@plt+0x9a5c>
  40be08:	nop
  40be0c:	b	40be1c <ferror@plt+0x9a3c>
  40be10:	nop
  40be14:	b	40be1c <ferror@plt+0x9a3c>
  40be18:	nop
  40be1c:	ldr	x0, [sp, #40]
  40be20:	bl	402210 <free@plt>
  40be24:	ldr	x0, [sp, #48]
  40be28:	ldr	x0, [x0, #8]
  40be2c:	bl	402210 <free@plt>
  40be30:	ldr	x0, [sp, #48]
  40be34:	bl	402210 <free@plt>
  40be38:	ldr	x0, [sp, #56]
  40be3c:	ldp	x29, x30, [sp], #80
  40be40:	ret
  40be44:	stp	x29, x30, [sp, #-32]!
  40be48:	mov	x29, sp
  40be4c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40be50:	add	x0, x0, #0x538
  40be54:	ldr	x1, [x0]
  40be58:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40be5c:	add	x0, x0, #0x540
  40be60:	ldr	w0, [x0]
  40be64:	sxtw	x0, w0
  40be68:	lsl	x0, x0, #3
  40be6c:	add	x0, x1, x0
  40be70:	ldr	x1, [x0]
  40be74:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40be78:	add	x0, x0, #0x548
  40be7c:	str	x1, [x0]
  40be80:	b	40c6dc <ferror@plt+0xa2fc>
  40be84:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40be88:	add	x0, x0, #0x548
  40be8c:	ldr	x0, [x0]
  40be90:	ldrb	w0, [x0]
  40be94:	cmp	w0, #0x79
  40be98:	b.hi	40c6cc <ferror@plt+0xa2ec>  // b.pmore
  40be9c:	adrp	x1, 419000 <ferror@plt+0x16c20>
  40bea0:	add	x1, x1, #0x6e0
  40bea4:	ldr	w0, [x1, w0, uxtw #2]
  40bea8:	adr	x1, 40beb4 <ferror@plt+0x9ad4>
  40beac:	add	x0, x1, w0, sxtw #2
  40beb0:	br	x0
  40beb4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40beb8:	add	x0, x0, #0x300
  40bebc:	mov	w1, #0x1                   	// #1
  40bec0:	str	w1, [x0]
  40bec4:	b	40c6dc <ferror@plt+0xa2fc>
  40bec8:	bl	40b654 <ferror@plt+0x9274>
  40becc:	str	x0, [sp, #24]
  40bed0:	ldr	x0, [sp, #24]
  40bed4:	cmp	x0, #0x0
  40bed8:	b.ne	40beec <ferror@plt+0x9b0c>  // b.any
  40bedc:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40bee0:	add	x0, x0, #0x408
  40bee4:	bl	402370 <gettext@plt>
  40bee8:	b	40c714 <ferror@plt+0xa334>
  40beec:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40bef0:	add	x1, x0, #0x998
  40bef4:	ldr	x0, [sp, #24]
  40bef8:	bl	40bc30 <ferror@plt+0x9850>
  40befc:	str	x0, [sp, #16]
  40bf00:	ldr	x0, [sp, #16]
  40bf04:	cmp	x0, #0x0
  40bf08:	b.eq	40bf14 <ferror@plt+0x9b34>  // b.none
  40bf0c:	ldr	x0, [sp, #16]
  40bf10:	b	40c714 <ferror@plt+0xa334>
  40bf14:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40bf18:	add	x0, x0, #0x390
  40bf1c:	ldr	x0, [x0]
  40bf20:	mov	w1, #0xd                   	// #13
  40bf24:	str	w1, [x0, #20]
  40bf28:	mov	x0, #0x0                   	// #0
  40bf2c:	b	40c714 <ferror@plt+0xa334>
  40bf30:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40bf34:	add	x0, x0, #0x358
  40bf38:	ldr	w0, [x0]
  40bf3c:	orr	w1, w0, #0x80
  40bf40:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40bf44:	add	x0, x0, #0x358
  40bf48:	str	w1, [x0]
  40bf4c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40bf50:	add	x0, x0, #0x34c
  40bf54:	ldr	w0, [x0]
  40bf58:	orr	w1, w0, #0x1
  40bf5c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40bf60:	add	x0, x0, #0x34c
  40bf64:	str	w1, [x0]
  40bf68:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40bf6c:	add	x0, x0, #0x3cc
  40bf70:	mov	w1, #0x1                   	// #1
  40bf74:	str	w1, [x0]
  40bf78:	b	40c6dc <ferror@plt+0xa2fc>
  40bf7c:	bl	40b654 <ferror@plt+0x9274>
  40bf80:	str	x0, [sp, #24]
  40bf84:	ldr	x0, [sp, #24]
  40bf88:	cmp	x0, #0x0
  40bf8c:	b.ne	40bfa0 <ferror@plt+0x9bc0>  // b.any
  40bf90:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40bf94:	add	x0, x0, #0x430
  40bf98:	bl	402370 <gettext@plt>
  40bf9c:	b	40c714 <ferror@plt+0xa334>
  40bfa0:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40bfa4:	add	x1, x0, #0x8b8
  40bfa8:	ldr	x0, [sp, #24]
  40bfac:	bl	40bc30 <ferror@plt+0x9850>
  40bfb0:	str	x0, [sp, #16]
  40bfb4:	ldr	x0, [sp, #16]
  40bfb8:	cmp	x0, #0x0
  40bfbc:	b.eq	40bfc8 <ferror@plt+0x9be8>  // b.none
  40bfc0:	ldr	x0, [sp, #16]
  40bfc4:	b	40c714 <ferror@plt+0xa334>
  40bfc8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40bfcc:	add	x0, x0, #0x390
  40bfd0:	ldr	x0, [x0]
  40bfd4:	mov	w1, #0x5                   	// #5
  40bfd8:	str	w1, [x0, #20]
  40bfdc:	mov	x0, #0x0                   	// #0
  40bfe0:	b	40c714 <ferror@plt+0xa334>
  40bfe4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40bfe8:	add	x0, x0, #0x348
  40bfec:	mov	w1, #0x75                  	// #117
  40bff0:	str	w1, [x0]
  40bff4:	b	40c6dc <ferror@plt+0xa2fc>
  40bff8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40bffc:	add	x0, x0, #0x3c8
  40c000:	ldr	w0, [x0]
  40c004:	orr	w1, w0, #0x10
  40c008:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c00c:	add	x0, x0, #0x3c8
  40c010:	str	w1, [x0]
  40c014:	b	40c6dc <ferror@plt+0xa2fc>
  40c018:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c01c:	add	x0, x0, #0x358
  40c020:	ldr	w0, [x0]
  40c024:	orr	w1, w0, #0x20
  40c028:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c02c:	add	x0, x0, #0x358
  40c030:	str	w1, [x0]
  40c034:	b	40c6dc <ferror@plt+0xa2fc>
  40c038:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c03c:	add	x0, x0, #0x36c
  40c040:	mov	w1, #0x1                   	// #1
  40c044:	str	w1, [x0]
  40c048:	b	40c6dc <ferror@plt+0xa2fc>
  40c04c:	bl	40b654 <ferror@plt+0x9274>
  40c050:	str	x0, [sp, #24]
  40c054:	ldr	x0, [sp, #24]
  40c058:	cmp	x0, #0x0
  40c05c:	b.ne	40c070 <ferror@plt+0x9c90>  // b.any
  40c060:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c064:	add	x0, x0, #0x458
  40c068:	bl	402370 <gettext@plt>
  40c06c:	b	40c714 <ferror@plt+0xa334>
  40c070:	mov	w1, #0x1                   	// #1
  40c074:	ldr	x0, [sp, #24]
  40c078:	bl	410434 <ferror@plt+0xe054>
  40c07c:	mov	x0, #0x0                   	// #0
  40c080:	b	40c714 <ferror@plt+0xa334>
  40c084:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c088:	add	x0, x0, #0x358
  40c08c:	ldr	w0, [x0]
  40c090:	orr	w1, w0, #0x10
  40c094:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c098:	add	x0, x0, #0x358
  40c09c:	str	w1, [x0]
  40c0a0:	b	40c6dc <ferror@plt+0xa2fc>
  40c0a4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c0a8:	add	x0, x0, #0x3c8
  40c0ac:	ldr	w0, [x0]
  40c0b0:	orr	w1, w0, #0x8
  40c0b4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c0b8:	add	x0, x0, #0x3c8
  40c0bc:	str	w1, [x0]
  40c0c0:	b	40c6dc <ferror@plt+0xa2fc>
  40c0c4:	bl	40b654 <ferror@plt+0x9274>
  40c0c8:	str	x0, [sp, #24]
  40c0cc:	ldr	x0, [sp, #24]
  40c0d0:	cmp	x0, #0x0
  40c0d4:	b.ne	40c0e8 <ferror@plt+0x9d08>  // b.any
  40c0d8:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c0dc:	add	x0, x0, #0x488
  40c0e0:	bl	402370 <gettext@plt>
  40c0e4:	b	40c714 <ferror@plt+0xa334>
  40c0e8:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40c0ec:	add	x1, x0, #0x7d8
  40c0f0:	ldr	x0, [sp, #24]
  40c0f4:	bl	40bc30 <ferror@plt+0x9850>
  40c0f8:	str	x0, [sp, #16]
  40c0fc:	ldr	x0, [sp, #16]
  40c100:	cmp	x0, #0x0
  40c104:	b.eq	40c110 <ferror@plt+0x9d30>  // b.none
  40c108:	ldr	x0, [sp, #16]
  40c10c:	b	40c714 <ferror@plt+0xa334>
  40c110:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c114:	add	x0, x0, #0x390
  40c118:	ldr	x0, [x0]
  40c11c:	mov	w1, #0x1                   	// #1
  40c120:	str	w1, [x0, #20]
  40c124:	mov	x0, #0x0                   	// #0
  40c128:	b	40c714 <ferror@plt+0xa334>
  40c12c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c130:	add	x0, x0, #0x534
  40c134:	ldr	w0, [x0]
  40c138:	cmp	w0, #0x2
  40c13c:	b.ne	40c16c <ferror@plt+0x9d8c>  // b.any
  40c140:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c144:	add	x0, x0, #0x538
  40c148:	ldr	x0, [x0]
  40c14c:	add	x0, x0, #0x8
  40c150:	ldr	x2, [x0]
  40c154:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c158:	add	x1, x0, #0x4b0
  40c15c:	mov	x0, x2
  40c160:	bl	4021d0 <strcmp@plt>
  40c164:	cmp	w0, #0x0
  40c168:	b.eq	40c17c <ferror@plt+0x9d9c>  // b.none
  40c16c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c170:	add	x0, x0, #0x4b8
  40c174:	bl	402370 <gettext@plt>
  40c178:	b	40c714 <ferror@plt+0xa334>
  40c17c:	bl	40b5f8 <ferror@plt+0x9218>
  40c180:	mov	w0, #0x0                   	// #0
  40c184:	bl	401e80 <exit@plt>
  40c188:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c18c:	add	x0, x0, #0x358
  40c190:	ldr	w0, [x0]
  40c194:	orr	w1, w0, #0x20
  40c198:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c19c:	add	x0, x0, #0x358
  40c1a0:	str	w1, [x0]
  40c1a4:	b	40c6dc <ferror@plt+0xa2fc>
  40c1a8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c1ac:	add	x0, x0, #0x398
  40c1b0:	ldr	w0, [x0]
  40c1b4:	orr	w1, w0, #0x8
  40c1b8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c1bc:	add	x0, x0, #0x398
  40c1c0:	str	w1, [x0]
  40c1c4:	b	40c6dc <ferror@plt+0xa2fc>
  40c1c8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c1cc:	add	x0, x0, #0x358
  40c1d0:	ldr	w0, [x0]
  40c1d4:	orr	w1, w0, #0x1
  40c1d8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c1dc:	add	x0, x0, #0x358
  40c1e0:	str	w1, [x0]
  40c1e4:	b	40c6dc <ferror@plt+0xa2fc>
  40c1e8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c1ec:	add	x0, x0, #0x398
  40c1f0:	ldr	w0, [x0]
  40c1f4:	orr	w1, w0, #0x4
  40c1f8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c1fc:	add	x0, x0, #0x398
  40c200:	str	w1, [x0]
  40c204:	b	40c6dc <ferror@plt+0xa2fc>
  40c208:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c20c:	add	x0, x0, #0x300
  40c210:	mov	w1, #0x1                   	// #1
  40c214:	str	w1, [x0]
  40c218:	b	40c6dc <ferror@plt+0xa2fc>
  40c21c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c220:	add	x0, x0, #0x34c
  40c224:	ldr	w0, [x0]
  40c228:	orr	w1, w0, #0x1
  40c22c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c230:	add	x0, x0, #0x34c
  40c234:	str	w1, [x0]
  40c238:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c23c:	add	x0, x0, #0x3cc
  40c240:	mov	w1, #0x1                   	// #1
  40c244:	str	w1, [x0]
  40c248:	b	40c6dc <ferror@plt+0xa2fc>
  40c24c:	bl	40b654 <ferror@plt+0x9274>
  40c250:	str	x0, [sp, #24]
  40c254:	ldr	x0, [sp, #24]
  40c258:	cmp	x0, #0x0
  40c25c:	b.ne	40c270 <ferror@plt+0x9e90>  // b.any
  40c260:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c264:	add	x0, x0, #0x4d8
  40c268:	bl	402370 <gettext@plt>
  40c26c:	b	40c714 <ferror@plt+0xa334>
  40c270:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40c274:	add	x1, x0, #0x738
  40c278:	ldr	x0, [sp, #24]
  40c27c:	bl	40bc30 <ferror@plt+0x9850>
  40c280:	str	x0, [sp, #16]
  40c284:	ldr	x0, [sp, #16]
  40c288:	cmp	x0, #0x0
  40c28c:	b.ne	40c2ac <ferror@plt+0x9ecc>  // b.any
  40c290:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c294:	add	x0, x0, #0x390
  40c298:	ldr	x0, [x0]
  40c29c:	mov	w1, #0xc                   	// #12
  40c2a0:	str	w1, [x0, #20]
  40c2a4:	mov	x0, #0x0                   	// #0
  40c2a8:	b	40c714 <ferror@plt+0xa334>
  40c2ac:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40c2b0:	add	x1, x0, #0x8b8
  40c2b4:	ldr	x0, [sp, #24]
  40c2b8:	bl	40bc30 <ferror@plt+0x9850>
  40c2bc:	str	x0, [sp, #16]
  40c2c0:	ldr	x0, [sp, #16]
  40c2c4:	cmp	x0, #0x0
  40c2c8:	b.ne	40c2e8 <ferror@plt+0x9f08>  // b.any
  40c2cc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c2d0:	add	x0, x0, #0x390
  40c2d4:	ldr	x0, [x0]
  40c2d8:	mov	w1, #0x6                   	// #6
  40c2dc:	str	w1, [x0, #20]
  40c2e0:	mov	x0, #0x0                   	// #0
  40c2e4:	b	40c714 <ferror@plt+0xa334>
  40c2e8:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c2ec:	add	x0, x0, #0x518
  40c2f0:	bl	402370 <gettext@plt>
  40c2f4:	b	40c714 <ferror@plt+0xa334>
  40c2f8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c2fc:	add	x0, x0, #0x3b8
  40c300:	ldr	x0, [x0]
  40c304:	cmp	x0, #0x0
  40c308:	b.eq	40c32c <ferror@plt+0x9f4c>  // b.none
  40c30c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c310:	add	x0, x0, #0x34c
  40c314:	ldr	w0, [x0]
  40c318:	orr	w1, w0, #0x2
  40c31c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c320:	add	x0, x0, #0x34c
  40c324:	str	w1, [x0]
  40c328:	b	40c6dc <ferror@plt+0xa2fc>
  40c32c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c330:	add	x0, x0, #0x358
  40c334:	ldr	w0, [x0]
  40c338:	orr	w1, w0, #0x2
  40c33c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c340:	add	x0, x0, #0x358
  40c344:	str	w1, [x0]
  40c348:	b	40c6dc <ferror@plt+0xa2fc>
  40c34c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c350:	add	x0, x0, #0x34c
  40c354:	ldr	w0, [x0]
  40c358:	orr	w1, w0, #0x4
  40c35c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c360:	add	x0, x0, #0x34c
  40c364:	str	w1, [x0]
  40c368:	b	40c6dc <ferror@plt+0xa2fc>
  40c36c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c370:	add	x0, x0, #0x3c8
  40c374:	ldr	w0, [x0]
  40c378:	orr	w1, w0, #0x4
  40c37c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c380:	add	x0, x0, #0x3c8
  40c384:	str	w1, [x0]
  40c388:	b	40c6dc <ferror@plt+0xa2fc>
  40c38c:	bl	40b654 <ferror@plt+0x9274>
  40c390:	str	x0, [sp, #24]
  40c394:	ldr	x0, [sp, #24]
  40c398:	cmp	x0, #0x0
  40c39c:	b.ne	40c3b0 <ferror@plt+0x9fd0>  // b.any
  40c3a0:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c3a4:	add	x0, x0, #0x558
  40c3a8:	bl	402370 <gettext@plt>
  40c3ac:	b	40c714 <ferror@plt+0xa334>
  40c3b0:	mov	w1, #0x2                   	// #2
  40c3b4:	ldr	x0, [sp, #24]
  40c3b8:	bl	410434 <ferror@plt+0xe054>
  40c3bc:	mov	x0, #0x0                   	// #0
  40c3c0:	b	40c714 <ferror@plt+0xa334>
  40c3c4:	bl	40b654 <ferror@plt+0x9274>
  40c3c8:	str	x0, [sp, #24]
  40c3cc:	ldr	x0, [sp, #24]
  40c3d0:	cmp	x0, #0x0
  40c3d4:	b.ne	40c3e8 <ferror@plt+0xa008>  // b.any
  40c3d8:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c3dc:	add	x0, x0, #0x580
  40c3e0:	bl	402370 <gettext@plt>
  40c3e4:	b	40c714 <ferror@plt+0xa334>
  40c3e8:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40c3ec:	add	x1, x0, #0x738
  40c3f0:	ldr	x0, [sp, #24]
  40c3f4:	bl	40bc30 <ferror@plt+0x9850>
  40c3f8:	str	x0, [sp, #16]
  40c3fc:	ldr	x0, [sp, #16]
  40c400:	cmp	x0, #0x0
  40c404:	b.eq	40c410 <ferror@plt+0xa030>  // b.none
  40c408:	ldr	x0, [sp, #16]
  40c40c:	b	40c714 <ferror@plt+0xa334>
  40c410:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c414:	add	x0, x0, #0x390
  40c418:	ldr	x0, [x0]
  40c41c:	mov	w1, #0xa                   	// #10
  40c420:	str	w1, [x0, #20]
  40c424:	mov	x0, #0x0                   	// #0
  40c428:	b	40c714 <ferror@plt+0xa334>
  40c42c:	bl	40b654 <ferror@plt+0x9274>
  40c430:	str	x0, [sp, #24]
  40c434:	ldr	x0, [sp, #24]
  40c438:	cmp	x0, #0x0
  40c43c:	b.ne	40c44c <ferror@plt+0xa06c>  // b.any
  40c440:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c444:	add	x0, x0, #0x5a8
  40c448:	b	40c714 <ferror@plt+0xa334>
  40c44c:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40c450:	add	x1, x0, #0x738
  40c454:	ldr	x0, [sp, #24]
  40c458:	bl	40bc30 <ferror@plt+0x9850>
  40c45c:	str	x0, [sp, #16]
  40c460:	ldr	x0, [sp, #16]
  40c464:	cmp	x0, #0x0
  40c468:	b.eq	40c474 <ferror@plt+0xa094>  // b.none
  40c46c:	ldr	x0, [sp, #16]
  40c470:	b	40c714 <ferror@plt+0xa334>
  40c474:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c478:	add	x0, x0, #0x390
  40c47c:	ldr	x0, [x0]
  40c480:	mov	w1, #0xf                   	// #15
  40c484:	str	w1, [x0, #20]
  40c488:	mov	x0, #0x0                   	// #0
  40c48c:	b	40c714 <ferror@plt+0xa334>
  40c490:	bl	40b654 <ferror@plt+0x9274>
  40c494:	str	x0, [sp, #24]
  40c498:	ldr	x0, [sp, #24]
  40c49c:	cmp	x0, #0x0
  40c4a0:	b.ne	40c4b4 <ferror@plt+0xa0d4>  // b.any
  40c4a4:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c4a8:	add	x0, x0, #0x5d0
  40c4ac:	bl	402370 <gettext@plt>
  40c4b0:	b	40c714 <ferror@plt+0xa334>
  40c4b4:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40c4b8:	add	x1, x0, #0x738
  40c4bc:	ldr	x0, [sp, #24]
  40c4c0:	bl	40bc30 <ferror@plt+0x9850>
  40c4c4:	str	x0, [sp, #16]
  40c4c8:	ldr	x0, [sp, #16]
  40c4cc:	cmp	x0, #0x0
  40c4d0:	b.eq	40c4dc <ferror@plt+0xa0fc>  // b.none
  40c4d4:	ldr	x0, [sp, #16]
  40c4d8:	b	40c714 <ferror@plt+0xa334>
  40c4dc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c4e0:	add	x0, x0, #0x390
  40c4e4:	ldr	x0, [x0]
  40c4e8:	mov	w1, #0xc                   	// #12
  40c4ec:	str	w1, [x0, #20]
  40c4f0:	mov	x0, #0x0                   	// #0
  40c4f4:	b	40c714 <ferror@plt+0xa334>
  40c4f8:	bl	40b654 <ferror@plt+0x9274>
  40c4fc:	str	x0, [sp, #24]
  40c500:	ldr	x0, [sp, #24]
  40c504:	cmp	x0, #0x0
  40c508:	b.ne	40c51c <ferror@plt+0xa13c>  // b.any
  40c50c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c510:	add	x0, x0, #0x5f8
  40c514:	bl	402370 <gettext@plt>
  40c518:	b	40c714 <ferror@plt+0xa334>
  40c51c:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40c520:	add	x1, x0, #0x9cc
  40c524:	ldr	x0, [sp, #24]
  40c528:	bl	40bc30 <ferror@plt+0x9850>
  40c52c:	str	x0, [sp, #16]
  40c530:	ldr	x0, [sp, #16]
  40c534:	cmp	x0, #0x0
  40c538:	b.eq	40c544 <ferror@plt+0xa164>  // b.none
  40c53c:	ldr	x0, [sp, #16]
  40c540:	b	40c714 <ferror@plt+0xa334>
  40c544:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c548:	add	x0, x0, #0x390
  40c54c:	ldr	x0, [x0]
  40c550:	mov	w1, #0xb                   	// #11
  40c554:	str	w1, [x0, #20]
  40c558:	mov	x0, #0x0                   	// #0
  40c55c:	b	40c714 <ferror@plt+0xa334>
  40c560:	bl	40b654 <ferror@plt+0x9274>
  40c564:	str	x0, [sp, #24]
  40c568:	ldr	x0, [sp, #24]
  40c56c:	cmp	x0, #0x0
  40c570:	b.ne	40c584 <ferror@plt+0xa1a4>  // b.any
  40c574:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c578:	add	x0, x0, #0x628
  40c57c:	bl	402370 <gettext@plt>
  40c580:	b	40c714 <ferror@plt+0xa334>
  40c584:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40c588:	add	x1, x0, #0x7d8
  40c58c:	ldr	x0, [sp, #24]
  40c590:	bl	40bc30 <ferror@plt+0x9850>
  40c594:	str	x0, [sp, #16]
  40c598:	ldr	x0, [sp, #16]
  40c59c:	cmp	x0, #0x0
  40c5a0:	b.eq	40c5ac <ferror@plt+0xa1cc>  // b.none
  40c5a4:	ldr	x0, [sp, #16]
  40c5a8:	b	40c714 <ferror@plt+0xa334>
  40c5ac:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c5b0:	add	x0, x0, #0x390
  40c5b4:	ldr	x0, [x0]
  40c5b8:	mov	w1, #0x2                   	// #2
  40c5bc:	str	w1, [x0, #20]
  40c5c0:	mov	x0, #0x0                   	// #0
  40c5c4:	b	40c714 <ferror@plt+0xa334>
  40c5c8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c5cc:	add	x0, x0, #0x530
  40c5d0:	ldr	w0, [x0]
  40c5d4:	add	w1, w0, #0x1
  40c5d8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c5dc:	add	x0, x0, #0x530
  40c5e0:	str	w1, [x0]
  40c5e4:	b	40c6dc <ferror@plt+0xa2fc>
  40c5e8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c5ec:	add	x0, x0, #0x378
  40c5f0:	ldr	w0, [x0]
  40c5f4:	and	w0, w0, #0x800
  40c5f8:	cmp	w0, #0x0
  40c5fc:	b.eq	40c620 <ferror@plt+0xa240>  // b.none
  40c600:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c604:	add	x0, x0, #0x358
  40c608:	ldr	w0, [x0]
  40c60c:	orr	w1, w0, #0x4
  40c610:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c614:	add	x0, x0, #0x358
  40c618:	str	w1, [x0]
  40c61c:	b	40c6dc <ferror@plt+0xa2fc>
  40c620:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c624:	add	x0, x0, #0x378
  40c628:	ldr	w0, [x0]
  40c62c:	and	w0, w0, #0x400
  40c630:	cmp	w0, #0x0
  40c634:	b.eq	40c668 <ferror@plt+0xa288>  // b.none
  40c638:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c63c:	add	x0, x0, #0x530
  40c640:	ldr	w0, [x0]
  40c644:	add	w1, w0, #0x2
  40c648:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c64c:	add	x0, x0, #0x530
  40c650:	str	w1, [x0]
  40c654:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c658:	add	x0, x0, #0x3cc
  40c65c:	mov	w1, #0x1                   	// #1
  40c660:	str	w1, [x0]
  40c664:	b	40c6dc <ferror@plt+0xa2fc>
  40c668:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c66c:	add	x0, x0, #0x648
  40c670:	bl	402370 <gettext@plt>
  40c674:	b	40c714 <ferror@plt+0xa334>
  40c678:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c67c:	add	x0, x0, #0x358
  40c680:	ldr	w0, [x0]
  40c684:	orr	w1, w0, #0x4
  40c688:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c68c:	add	x0, x0, #0x358
  40c690:	str	w1, [x0]
  40c694:	b	40c6dc <ferror@plt+0xa2fc>
  40c698:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c69c:	add	x0, x0, #0x670
  40c6a0:	bl	402370 <gettext@plt>
  40c6a4:	b	40c714 <ferror@plt+0xa334>
  40c6a8:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c6ac:	add	x0, x0, #0x6a0
  40c6b0:	bl	402370 <gettext@plt>
  40c6b4:	mov	x2, x0
  40c6b8:	mov	w1, #0x1ef                 	// #495
  40c6bc:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c6c0:	add	x0, x0, #0x6b8
  40c6c4:	bl	404c88 <ferror@plt+0x28a8>
  40c6c8:	b	40c6dc <ferror@plt+0xa2fc>
  40c6cc:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c6d0:	add	x0, x0, #0x6c8
  40c6d4:	bl	402370 <gettext@plt>
  40c6d8:	b	40c714 <ferror@plt+0xa334>
  40c6dc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c6e0:	add	x0, x0, #0x548
  40c6e4:	ldr	x0, [x0]
  40c6e8:	add	x1, x0, #0x1
  40c6ec:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c6f0:	add	x0, x0, #0x548
  40c6f4:	str	x1, [x0]
  40c6f8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c6fc:	add	x0, x0, #0x548
  40c700:	ldr	x0, [x0]
  40c704:	ldrb	w0, [x0]
  40c708:	cmp	w0, #0x0
  40c70c:	b.ne	40be84 <ferror@plt+0x9aa4>  // b.any
  40c710:	mov	x0, #0x0                   	// #0
  40c714:	ldp	x29, x30, [sp], #32
  40c718:	ret
  40c71c:	stp	x29, x30, [sp, #-48]!
  40c720:	mov	x29, sp
  40c724:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c728:	add	x0, x0, #0x538
  40c72c:	ldr	x1, [x0]
  40c730:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c734:	add	x0, x0, #0x540
  40c738:	ldr	w0, [x0]
  40c73c:	sxtw	x0, w0
  40c740:	lsl	x0, x0, #3
  40c744:	add	x0, x1, x0
  40c748:	ldr	x1, [x0]
  40c74c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c750:	add	x0, x0, #0x548
  40c754:	str	x1, [x0]
  40c758:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c75c:	add	x0, x0, #0x548
  40c760:	ldr	x0, [x0]
  40c764:	ldrb	w0, [x0]
  40c768:	cmp	w0, #0x2d
  40c76c:	b.ne	40c794 <ferror@plt+0xa3b4>  // b.any
  40c770:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c774:	add	x0, x0, #0x550
  40c778:	ldr	w0, [x0]
  40c77c:	cmp	w0, #0x0
  40c780:	b.ne	40cfd8 <ferror@plt+0xabf8>  // b.any
  40c784:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c788:	add	x0, x0, #0x8c8
  40c78c:	bl	402370 <gettext@plt>
  40c790:	b	40d010 <ferror@plt+0xac30>
  40c794:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c798:	add	x0, x0, #0x548
  40c79c:	ldr	x0, [x0]
  40c7a0:	sub	x1, x0, #0x1
  40c7a4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c7a8:	add	x0, x0, #0x548
  40c7ac:	str	x1, [x0]
  40c7b0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c7b4:	add	x0, x0, #0x378
  40c7b8:	ldr	w0, [x0]
  40c7bc:	and	w0, w0, #0x10
  40c7c0:	cmp	w0, #0x0
  40c7c4:	b.eq	40c7ec <ferror@plt+0xa40c>  // b.none
  40c7c8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c7cc:	add	x0, x0, #0x550
  40c7d0:	ldr	w0, [x0]
  40c7d4:	cmp	w0, #0x0
  40c7d8:	b.ne	40cfd8 <ferror@plt+0xabf8>  // b.any
  40c7dc:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c7e0:	add	x0, x0, #0x8e8
  40c7e4:	bl	402370 <gettext@plt>
  40c7e8:	b	40d010 <ferror@plt+0xac30>
  40c7ec:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c7f0:	add	x0, x0, #0x550
  40c7f4:	ldr	w0, [x0]
  40c7f8:	cmp	w0, #0x0
  40c7fc:	b.eq	40cfd8 <ferror@plt+0xabf8>  // b.none
  40c800:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c804:	add	x0, x0, #0x908
  40c808:	bl	402370 <gettext@plt>
  40c80c:	b	40d010 <ferror@plt+0xac30>
  40c810:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c814:	add	x0, x0, #0x548
  40c818:	ldr	x0, [x0]
  40c81c:	ldrb	w0, [x0]
  40c820:	cmp	w0, #0x78
  40c824:	b.hi	40cfc8 <ferror@plt+0xabe8>  // b.pmore
  40c828:	adrp	x1, 419000 <ferror@plt+0x16c20>
  40c82c:	add	x1, x1, #0xb38
  40c830:	ldr	w0, [x1, w0, uxtw #2]
  40c834:	adr	x1, 40c840 <ferror@plt+0xa460>
  40c838:	add	x0, x1, w0, sxtw #2
  40c83c:	br	x0
  40c840:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c844:	add	x0, x0, #0x548
  40c848:	ldr	x0, [x0]
  40c84c:	str	x0, [sp, #40]
  40c850:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40c854:	add	x1, x0, #0x738
  40c858:	ldr	x0, [sp, #40]
  40c85c:	bl	40bc30 <ferror@plt+0x9850>
  40c860:	str	x0, [sp, #32]
  40c864:	ldr	x0, [sp, #32]
  40c868:	cmp	x0, #0x0
  40c86c:	b.eq	40c878 <ferror@plt+0xa498>  // b.none
  40c870:	ldr	x0, [sp, #32]
  40c874:	b	40d010 <ferror@plt+0xac30>
  40c878:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c87c:	add	x0, x0, #0x390
  40c880:	ldr	x0, [x0]
  40c884:	mov	w1, #0xa                   	// #10
  40c888:	str	w1, [x0, #20]
  40c88c:	mov	x0, #0x0                   	// #0
  40c890:	b	40d010 <ferror@plt+0xac30>
  40c894:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c898:	add	x0, x0, #0x3c8
  40c89c:	ldr	w0, [x0]
  40c8a0:	orr	w1, w0, #0x1
  40c8a4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c8a8:	add	x0, x0, #0x3c8
  40c8ac:	str	w1, [x0]
  40c8b0:	b	40cfd8 <ferror@plt+0xabf8>
  40c8b4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c8b8:	add	x0, x0, #0x534
  40c8bc:	ldr	w0, [x0]
  40c8c0:	cmp	w0, #0x2
  40c8c4:	b.ne	40c8f4 <ferror@plt+0xa514>  // b.any
  40c8c8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40c8cc:	add	x0, x0, #0x538
  40c8d0:	ldr	x0, [x0]
  40c8d4:	add	x0, x0, #0x8
  40c8d8:	ldr	x2, [x0]
  40c8dc:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c8e0:	add	x1, x0, #0x938
  40c8e4:	mov	x0, x2
  40c8e8:	bl	4021d0 <strcmp@plt>
  40c8ec:	cmp	w0, #0x0
  40c8f0:	b.eq	40c904 <ferror@plt+0xa524>  // b.none
  40c8f4:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c8f8:	add	x0, x0, #0x940
  40c8fc:	bl	402370 <gettext@plt>
  40c900:	b	40d010 <ferror@plt+0xac30>
  40c904:	bl	40a87c <ferror@plt+0x849c>
  40c908:	mov	w0, #0x0                   	// #0
  40c90c:	bl	401e80 <exit@plt>
  40c910:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c914:	add	x0, x0, #0x3c8
  40c918:	ldr	w0, [x0]
  40c91c:	orr	w1, w0, #0x2
  40c920:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c924:	add	x0, x0, #0x3c8
  40c928:	str	w1, [x0]
  40c92c:	b	40cfd8 <ferror@plt+0xabf8>
  40c930:	bl	40b654 <ferror@plt+0x9274>
  40c934:	str	x0, [sp, #40]
  40c938:	ldr	x0, [sp, #40]
  40c93c:	cmp	x0, #0x0
  40c940:	b.ne	40c954 <ferror@plt+0xa574>  // b.any
  40c944:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40c948:	add	x0, x0, #0x960
  40c94c:	bl	402370 <gettext@plt>
  40c950:	b	40d010 <ferror@plt+0xac30>
  40c954:	mov	w1, #0x3                   	// #3
  40c958:	ldr	x0, [sp, #40]
  40c95c:	bl	410434 <ferror@plt+0xe054>
  40c960:	mov	x0, #0x0                   	// #0
  40c964:	b	40d010 <ferror@plt+0xac30>
  40c968:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c96c:	add	x0, x0, #0x364
  40c970:	mov	w1, #0x1                   	// #1
  40c974:	str	w1, [x0]
  40c978:	b	40cfd8 <ferror@plt+0xabf8>
  40c97c:	mov	x0, #0x18                  	// #24
  40c980:	bl	402020 <malloc@plt>
  40c984:	str	x0, [sp, #16]
  40c988:	mov	x0, #0x40                  	// #64
  40c98c:	bl	402020 <malloc@plt>
  40c990:	mov	x1, x0
  40c994:	ldr	x0, [sp, #16]
  40c998:	str	x1, [x0, #8]
  40c99c:	ldr	x0, [sp, #16]
  40c9a0:	ldr	x0, [x0, #8]
  40c9a4:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  40c9a8:	add	x1, x1, #0x340
  40c9ac:	ldr	x1, [x1]
  40c9b0:	str	x1, [x0]
  40c9b4:	ldr	x0, [sp, #16]
  40c9b8:	mov	w1, #0xb                   	// #11
  40c9bc:	str	w1, [x0, #20]
  40c9c0:	ldr	x0, [sp, #16]
  40c9c4:	mov	w1, #0x1                   	// #1
  40c9c8:	str	w1, [x0, #16]
  40c9cc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c9d0:	add	x0, x0, #0x390
  40c9d4:	ldr	x1, [x0]
  40c9d8:	ldr	x0, [sp, #16]
  40c9dc:	str	x1, [x0]
  40c9e0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40c9e4:	add	x0, x0, #0x390
  40c9e8:	ldr	x1, [sp, #16]
  40c9ec:	str	x1, [x0]
  40c9f0:	b	40cfd8 <ferror@plt+0xabf8>
  40c9f4:	bl	40b654 <ferror@plt+0x9274>
  40c9f8:	str	x0, [sp, #40]
  40c9fc:	ldr	x0, [sp, #40]
  40ca00:	cmp	x0, #0x0
  40ca04:	b.ne	40ca18 <ferror@plt+0xa638>  // b.any
  40ca08:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40ca0c:	add	x0, x0, #0x990
  40ca10:	bl	402370 <gettext@plt>
  40ca14:	b	40d010 <ferror@plt+0xac30>
  40ca18:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40ca1c:	add	x1, x0, #0x7d8
  40ca20:	ldr	x0, [sp, #40]
  40ca24:	bl	40bc30 <ferror@plt+0x9850>
  40ca28:	str	x0, [sp, #32]
  40ca2c:	ldr	x0, [sp, #32]
  40ca30:	cmp	x0, #0x0
  40ca34:	b.eq	40ca40 <ferror@plt+0xa660>  // b.none
  40ca38:	ldr	x0, [sp, #32]
  40ca3c:	b	40d010 <ferror@plt+0xac30>
  40ca40:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ca44:	add	x0, x0, #0x390
  40ca48:	ldr	x0, [x0]
  40ca4c:	mov	w1, #0x2                   	// #2
  40ca50:	str	w1, [x0, #20]
  40ca54:	mov	x0, #0x0                   	// #0
  40ca58:	b	40d010 <ferror@plt+0xac30>
  40ca5c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40ca60:	add	x0, x0, #0x534
  40ca64:	ldr	w0, [x0]
  40ca68:	cmp	w0, #0x2
  40ca6c:	b.ne	40ca9c <ferror@plt+0xa6bc>  // b.any
  40ca70:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40ca74:	add	x0, x0, #0x538
  40ca78:	ldr	x0, [x0]
  40ca7c:	add	x0, x0, #0x8
  40ca80:	ldr	x2, [x0]
  40ca84:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40ca88:	add	x1, x0, #0x9b0
  40ca8c:	mov	x0, x2
  40ca90:	bl	4021d0 <strcmp@plt>
  40ca94:	cmp	w0, #0x0
  40ca98:	b.eq	40caac <ferror@plt+0xa6cc>  // b.none
  40ca9c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40caa0:	add	x0, x0, #0x9b8
  40caa4:	bl	402370 <gettext@plt>
  40caa8:	b	40d010 <ferror@plt+0xac30>
  40caac:	bl	40b5f8 <ferror@plt+0x9218>
  40cab0:	mov	w0, #0x0                   	// #0
  40cab4:	bl	401e80 <exit@plt>
  40cab8:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40cabc:	add	x0, x0, #0x9d8
  40cac0:	bl	402370 <gettext@plt>
  40cac4:	b	40d010 <ferror@plt+0xac30>
  40cac8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cacc:	add	x0, x0, #0x34c
  40cad0:	ldr	w0, [x0]
  40cad4:	orr	w1, w0, #0x100
  40cad8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cadc:	add	x0, x0, #0x34c
  40cae0:	str	w1, [x0]
  40cae4:	b	40cfd8 <ferror@plt+0xabf8>
  40cae8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40caec:	add	x0, x0, #0x358
  40caf0:	ldr	w0, [x0]
  40caf4:	orr	w1, w0, #0x20
  40caf8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cafc:	add	x0, x0, #0x358
  40cb00:	str	w1, [x0]
  40cb04:	b	40cfd8 <ferror@plt+0xabf8>
  40cb08:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cb0c:	add	x0, x0, #0x398
  40cb10:	ldr	w0, [x0]
  40cb14:	orr	w1, w0, #0x10
  40cb18:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cb1c:	add	x0, x0, #0x398
  40cb20:	str	w1, [x0]
  40cb24:	b	40cfd8 <ferror@plt+0xabf8>
  40cb28:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cb2c:	add	x0, x0, #0x330
  40cb30:	mov	w1, #0x1                   	// #1
  40cb34:	str	w1, [x0]
  40cb38:	b	40cfd8 <ferror@plt+0xabf8>
  40cb3c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cb40:	add	x0, x0, #0x334
  40cb44:	mov	w1, #0x1                   	// #1
  40cb48:	str	w1, [x0]
  40cb4c:	b	40cfd8 <ferror@plt+0xabf8>
  40cb50:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cb54:	add	x0, x0, #0x348
  40cb58:	mov	w1, #0x62                  	// #98
  40cb5c:	str	w1, [x0]
  40cb60:	b	40cfd8 <ferror@plt+0xabf8>
  40cb64:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cb68:	add	x0, x0, #0x398
  40cb6c:	ldr	w0, [x0]
  40cb70:	orr	w1, w0, #0x2
  40cb74:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cb78:	add	x0, x0, #0x398
  40cb7c:	str	w1, [x0]
  40cb80:	b	40cfd8 <ferror@plt+0xabf8>
  40cb84:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cb88:	add	x0, x0, #0x360
  40cb8c:	ldr	w0, [x0]
  40cb90:	cmp	w0, #0x0
  40cb94:	b.eq	40cba8 <ferror@plt+0xa7c8>  // b.none
  40cb98:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40cb9c:	add	x0, x0, #0xa10
  40cba0:	bl	402370 <gettext@plt>
  40cba4:	b	40d010 <ferror@plt+0xac30>
  40cba8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cbac:	add	x0, x0, #0x378
  40cbb0:	ldr	w0, [x0]
  40cbb4:	and	w0, w0, #0x2
  40cbb8:	cmp	w0, #0x0
  40cbbc:	b.eq	40cbd4 <ferror@plt+0xa7f4>  // b.none
  40cbc0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cbc4:	add	x0, x0, #0x360
  40cbc8:	mov	w1, #0x2                   	// #2
  40cbcc:	str	w1, [x0]
  40cbd0:	b	40cfd8 <ferror@plt+0xabf8>
  40cbd4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cbd8:	add	x0, x0, #0x360
  40cbdc:	mov	w1, #0x1                   	// #1
  40cbe0:	str	w1, [x0]
  40cbe4:	b	40cfd8 <ferror@plt+0xabf8>
  40cbe8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cbec:	add	x0, x0, #0x34c
  40cbf0:	ldr	w0, [x0]
  40cbf4:	orr	w1, w0, #0x8
  40cbf8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cbfc:	add	x0, x0, #0x34c
  40cc00:	str	w1, [x0]
  40cc04:	b	40cfd8 <ferror@plt+0xabf8>
  40cc08:	bl	40b654 <ferror@plt+0x9274>
  40cc0c:	str	x0, [sp, #40]
  40cc10:	ldr	x0, [sp, #40]
  40cc14:	cmp	x0, #0x0
  40cc18:	b.ne	40cc2c <ferror@plt+0xa84c>  // b.any
  40cc1c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40cc20:	add	x0, x0, #0xa40
  40cc24:	bl	402370 <gettext@plt>
  40cc28:	b	40d010 <ferror@plt+0xac30>
  40cc2c:	mov	w1, #0x6                   	// #6
  40cc30:	ldr	x0, [sp, #40]
  40cc34:	bl	410434 <ferror@plt+0xe054>
  40cc38:	mov	x0, #0x0                   	// #0
  40cc3c:	b	40d010 <ferror@plt+0xac30>
  40cc40:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cc44:	add	x0, x0, #0x34c
  40cc48:	ldr	w0, [x0]
  40cc4c:	orr	w1, w0, #0x10
  40cc50:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cc54:	add	x0, x0, #0x34c
  40cc58:	str	w1, [x0]
  40cc5c:	b	40cfd8 <ferror@plt+0xabf8>
  40cc60:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cc64:	add	x0, x0, #0x378
  40cc68:	ldr	w0, [x0]
  40cc6c:	and	w0, w0, #0x40
  40cc70:	cmp	w0, #0x0
  40cc74:	b.eq	40cc98 <ferror@plt+0xa8b8>  // b.none
  40cc78:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cc7c:	add	x0, x0, #0x34c
  40cc80:	ldr	w0, [x0]
  40cc84:	orr	w1, w0, #0x200
  40cc88:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cc8c:	add	x0, x0, #0x34c
  40cc90:	str	w1, [x0]
  40cc94:	b	40cfd8 <ferror@plt+0xabf8>
  40cc98:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cc9c:	add	x0, x0, #0x378
  40cca0:	ldr	w0, [x0]
  40cca4:	and	w0, w0, #0x4
  40cca8:	cmp	w0, #0x0
  40ccac:	b.eq	40ccc4 <ferror@plt+0xa8e4>  // b.none
  40ccb0:	mov	w1, #0x5                   	// #5
  40ccb4:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40ccb8:	add	x0, x0, #0xa68
  40ccbc:	bl	410434 <ferror@plt+0xe054>
  40ccc0:	b	40cfd8 <ferror@plt+0xabf8>
  40ccc4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ccc8:	add	x0, x0, #0x3c8
  40cccc:	ldr	w0, [x0]
  40ccd0:	orr	w1, w0, #0x2
  40ccd4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ccd8:	add	x0, x0, #0x3c8
  40ccdc:	str	w1, [x0]
  40cce0:	b	40cfd8 <ferror@plt+0xabf8>
  40cce4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cce8:	add	x0, x0, #0x3d4
  40ccec:	mov	w1, #0x1                   	// #1
  40ccf0:	str	w1, [x0]
  40ccf4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ccf8:	add	x0, x0, #0x3d0
  40ccfc:	mov	w1, #0x1                   	// #1
  40cd00:	str	w1, [x0]
  40cd04:	b	40cfd8 <ferror@plt+0xabf8>
  40cd08:	bl	40b654 <ferror@plt+0x9274>
  40cd0c:	str	x0, [sp, #40]
  40cd10:	ldr	x0, [sp, #40]
  40cd14:	cmp	x0, #0x0
  40cd18:	b.ne	40cd2c <ferror@plt+0xa94c>  // b.any
  40cd1c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40cd20:	add	x0, x0, #0xa70
  40cd24:	bl	402370 <gettext@plt>
  40cd28:	b	40d010 <ferror@plt+0xac30>
  40cd2c:	mov	w1, #0x4                   	// #4
  40cd30:	ldr	x0, [sp, #40]
  40cd34:	bl	410434 <ferror@plt+0xe054>
  40cd38:	mov	x0, #0x0                   	// #0
  40cd3c:	b	40d010 <ferror@plt+0xac30>
  40cd40:	bl	40b654 <ferror@plt+0x9274>
  40cd44:	str	x0, [sp, #40]
  40cd48:	ldr	x0, [sp, #40]
  40cd4c:	cmp	x0, #0x0
  40cd50:	b.ne	40cd64 <ferror@plt+0xa984>  // b.any
  40cd54:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40cd58:	add	x0, x0, #0xa98
  40cd5c:	bl	402370 <gettext@plt>
  40cd60:	b	40d010 <ferror@plt+0xac30>
  40cd64:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40cd68:	add	x1, x0, #0x738
  40cd6c:	ldr	x0, [sp, #40]
  40cd70:	bl	40bc30 <ferror@plt+0x9850>
  40cd74:	str	x0, [sp, #32]
  40cd78:	ldr	x0, [sp, #32]
  40cd7c:	cmp	x0, #0x0
  40cd80:	b.eq	40cd8c <ferror@plt+0xa9ac>  // b.none
  40cd84:	ldr	x0, [sp, #32]
  40cd88:	b	40d010 <ferror@plt+0xac30>
  40cd8c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cd90:	add	x0, x0, #0x390
  40cd94:	ldr	x0, [x0]
  40cd98:	mov	w1, #0xa                   	// #10
  40cd9c:	str	w1, [x0, #20]
  40cda0:	mov	x0, #0x0                   	// #0
  40cda4:	b	40d010 <ferror@plt+0xac30>
  40cda8:	bl	40b654 <ferror@plt+0x9274>
  40cdac:	str	x0, [sp, #40]
  40cdb0:	ldr	x0, [sp, #40]
  40cdb4:	cmp	x0, #0x0
  40cdb8:	b.ne	40cdc8 <ferror@plt+0xa9e8>  // b.any
  40cdbc:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40cdc0:	add	x0, x0, #0xac0
  40cdc4:	b	40d010 <ferror@plt+0xac30>
  40cdc8:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40cdcc:	add	x1, x0, #0x738
  40cdd0:	ldr	x0, [sp, #40]
  40cdd4:	bl	40bc30 <ferror@plt+0x9850>
  40cdd8:	str	x0, [sp, #32]
  40cddc:	ldr	x0, [sp, #32]
  40cde0:	cmp	x0, #0x0
  40cde4:	b.eq	40cdf0 <ferror@plt+0xaa10>  // b.none
  40cde8:	ldr	x0, [sp, #32]
  40cdec:	b	40d010 <ferror@plt+0xac30>
  40cdf0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cdf4:	add	x0, x0, #0x390
  40cdf8:	ldr	x0, [x0]
  40cdfc:	mov	w1, #0xf                   	// #15
  40ce00:	str	w1, [x0, #20]
  40ce04:	mov	x0, #0x0                   	// #0
  40ce08:	b	40d010 <ferror@plt+0xac30>
  40ce0c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ce10:	add	x0, x0, #0x370
  40ce14:	mov	w1, #0x1                   	// #1
  40ce18:	str	w1, [x0]
  40ce1c:	b	40cfd8 <ferror@plt+0xabf8>
  40ce20:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ce24:	add	x0, x0, #0x34c
  40ce28:	ldr	w0, [x0]
  40ce2c:	orr	w1, w0, #0x20
  40ce30:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40ce34:	add	x0, x0, #0x34c
  40ce38:	str	w1, [x0]
  40ce3c:	b	40cfd8 <ferror@plt+0xabf8>
  40ce40:	bl	40b654 <ferror@plt+0x9274>
  40ce44:	str	x0, [sp, #40]
  40ce48:	ldr	x0, [sp, #40]
  40ce4c:	cmp	x0, #0x0
  40ce50:	b.ne	40ced0 <ferror@plt+0xaaf0>  // b.any
  40ce54:	mov	x0, #0x18                  	// #24
  40ce58:	bl	402020 <malloc@plt>
  40ce5c:	str	x0, [sp, #24]
  40ce60:	mov	x0, #0x40                  	// #64
  40ce64:	bl	402020 <malloc@plt>
  40ce68:	mov	x1, x0
  40ce6c:	ldr	x0, [sp, #24]
  40ce70:	str	x1, [x0, #8]
  40ce74:	ldr	x0, [sp, #24]
  40ce78:	ldr	x0, [x0, #8]
  40ce7c:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  40ce80:	add	x1, x1, #0x340
  40ce84:	ldr	x1, [x1]
  40ce88:	str	x1, [x0]
  40ce8c:	ldr	x0, [sp, #24]
  40ce90:	mov	w1, #0xb                   	// #11
  40ce94:	str	w1, [x0, #20]
  40ce98:	ldr	x0, [sp, #24]
  40ce9c:	mov	w1, #0x1                   	// #1
  40cea0:	str	w1, [x0, #16]
  40cea4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cea8:	add	x0, x0, #0x390
  40ceac:	ldr	x1, [x0]
  40ceb0:	ldr	x0, [sp, #24]
  40ceb4:	str	x1, [x0]
  40ceb8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cebc:	add	x0, x0, #0x390
  40cec0:	ldr	x1, [sp, #24]
  40cec4:	str	x1, [x0]
  40cec8:	mov	x0, #0x0                   	// #0
  40cecc:	b	40d010 <ferror@plt+0xac30>
  40ced0:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40ced4:	add	x1, x0, #0x9cc
  40ced8:	ldr	x0, [sp, #40]
  40cedc:	bl	40bc30 <ferror@plt+0x9850>
  40cee0:	str	x0, [sp, #32]
  40cee4:	ldr	x0, [sp, #32]
  40cee8:	cmp	x0, #0x0
  40ceec:	b.eq	40cef8 <ferror@plt+0xab18>  // b.none
  40cef0:	ldr	x0, [sp, #32]
  40cef4:	b	40d010 <ferror@plt+0xac30>
  40cef8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cefc:	add	x0, x0, #0x390
  40cf00:	ldr	x0, [x0]
  40cf04:	mov	w1, #0xb                   	// #11
  40cf08:	str	w1, [x0, #20]
  40cf0c:	mov	x0, #0x0                   	// #0
  40cf10:	b	40d010 <ferror@plt+0xac30>
  40cf14:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cf18:	add	x0, x0, #0x34c
  40cf1c:	ldr	w0, [x0]
  40cf20:	orr	w1, w0, #0x40
  40cf24:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cf28:	add	x0, x0, #0x34c
  40cf2c:	str	w1, [x0]
  40cf30:	b	40cfd8 <ferror@plt+0xabf8>
  40cf34:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cf38:	add	x0, x0, #0x34c
  40cf3c:	ldr	w0, [x0]
  40cf40:	orr	w1, w0, #0x80
  40cf44:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cf48:	add	x0, x0, #0x34c
  40cf4c:	str	w1, [x0]
  40cf50:	b	40cfd8 <ferror@plt+0xabf8>
  40cf54:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40cf58:	add	x0, x0, #0x530
  40cf5c:	ldr	w0, [x0]
  40cf60:	add	w1, w0, #0x1
  40cf64:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40cf68:	add	x0, x0, #0x530
  40cf6c:	str	w1, [x0]
  40cf70:	b	40cfd8 <ferror@plt+0xabf8>
  40cf74:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cf78:	add	x0, x0, #0x398
  40cf7c:	ldr	w0, [x0]
  40cf80:	orr	w1, w0, #0x1
  40cf84:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40cf88:	add	x0, x0, #0x398
  40cf8c:	str	w1, [x0]
  40cf90:	b	40cfd8 <ferror@plt+0xabf8>
  40cf94:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40cf98:	add	x0, x0, #0xae8
  40cf9c:	bl	402370 <gettext@plt>
  40cfa0:	b	40d010 <ferror@plt+0xac30>
  40cfa4:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40cfa8:	add	x0, x0, #0x6a0
  40cfac:	bl	402370 <gettext@plt>
  40cfb0:	mov	x2, x0
  40cfb4:	mov	w1, #0x2e6                 	// #742
  40cfb8:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40cfbc:	add	x0, x0, #0x6b8
  40cfc0:	bl	404c88 <ferror@plt+0x28a8>
  40cfc4:	b	40cfd8 <ferror@plt+0xabf8>
  40cfc8:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40cfcc:	add	x0, x0, #0xb18
  40cfd0:	bl	402370 <gettext@plt>
  40cfd4:	b	40d010 <ferror@plt+0xac30>
  40cfd8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40cfdc:	add	x0, x0, #0x548
  40cfe0:	ldr	x0, [x0]
  40cfe4:	add	x1, x0, #0x1
  40cfe8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40cfec:	add	x0, x0, #0x548
  40cff0:	str	x1, [x0]
  40cff4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40cff8:	add	x0, x0, #0x548
  40cffc:	ldr	x0, [x0]
  40d000:	ldrb	w0, [x0]
  40d004:	cmp	w0, #0x0
  40d008:	b.ne	40c810 <ferror@plt+0xa430>  // b.any
  40d00c:	mov	x0, #0x0                   	// #0
  40d010:	ldp	x29, x30, [sp], #48
  40d014:	ret
  40d018:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d01c:	add	x0, x0, #0x548
  40d020:	ldr	x0, [x0]
  40d024:	ldrb	w0, [x0]
  40d028:	cmp	w0, #0x3d
  40d02c:	b.eq	40d050 <ferror@plt+0xac70>  // b.none
  40d030:	cmp	w0, #0x3d
  40d034:	b.gt	40d048 <ferror@plt+0xac68>
  40d038:	cmp	w0, #0x0
  40d03c:	b.eq	40d09c <ferror@plt+0xacbc>  // b.none
  40d040:	cmp	w0, #0x3a
  40d044:	b.eq	40d050 <ferror@plt+0xac70>  // b.none
  40d048:	mov	x0, #0x0                   	// #0
  40d04c:	b	40d14c <ferror@plt+0xad6c>
  40d050:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d054:	add	x0, x0, #0x548
  40d058:	ldr	x0, [x0]
  40d05c:	add	x1, x0, #0x1
  40d060:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d064:	add	x0, x0, #0x548
  40d068:	str	x1, [x0]
  40d06c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d070:	add	x0, x0, #0x548
  40d074:	ldr	x0, [x0]
  40d078:	ldrb	w0, [x0]
  40d07c:	cmp	w0, #0x0
  40d080:	b.eq	40d094 <ferror@plt+0xacb4>  // b.none
  40d084:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d088:	add	x0, x0, #0x548
  40d08c:	ldr	x0, [x0]
  40d090:	b	40d14c <ferror@plt+0xad6c>
  40d094:	mov	x0, #0x0                   	// #0
  40d098:	b	40d14c <ferror@plt+0xad6c>
  40d09c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d0a0:	add	x0, x0, #0x540
  40d0a4:	ldr	w0, [x0]
  40d0a8:	add	w1, w0, #0x1
  40d0ac:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d0b0:	add	x0, x0, #0x534
  40d0b4:	ldr	w0, [x0]
  40d0b8:	cmp	w1, w0
  40d0bc:	b.lt	40d0c8 <ferror@plt+0xace8>  // b.tstop
  40d0c0:	mov	x0, #0x0                   	// #0
  40d0c4:	b	40d14c <ferror@plt+0xad6c>
  40d0c8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d0cc:	add	x0, x0, #0x538
  40d0d0:	ldr	x1, [x0]
  40d0d4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d0d8:	add	x0, x0, #0x540
  40d0dc:	ldr	w0, [x0]
  40d0e0:	sxtw	x0, w0
  40d0e4:	add	x0, x0, #0x1
  40d0e8:	lsl	x0, x0, #3
  40d0ec:	add	x0, x1, x0
  40d0f0:	ldr	x0, [x0]
  40d0f4:	ldrb	w0, [x0]
  40d0f8:	cmp	w0, #0x0
  40d0fc:	b.ne	40d108 <ferror@plt+0xad28>  // b.any
  40d100:	mov	x0, #0x0                   	// #0
  40d104:	b	40d14c <ferror@plt+0xad6c>
  40d108:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d10c:	add	x0, x0, #0x538
  40d110:	ldr	x1, [x0]
  40d114:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d118:	add	x0, x0, #0x540
  40d11c:	ldr	w0, [x0]
  40d120:	add	w2, w0, #0x1
  40d124:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d128:	add	x0, x0, #0x540
  40d12c:	str	w2, [x0]
  40d130:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d134:	add	x0, x0, #0x540
  40d138:	ldr	w0, [x0]
  40d13c:	sxtw	x0, w0
  40d140:	lsl	x0, x0, #3
  40d144:	add	x0, x1, x0
  40d148:	ldr	x0, [x0]
  40d14c:	ret
  40d150:	stp	x29, x30, [sp, #-32]!
  40d154:	mov	x29, sp
  40d158:	str	x0, [sp, #24]
  40d15c:	str	x1, [sp, #16]
  40d160:	ldr	x0, [sp, #24]
  40d164:	ldr	x2, [x0]
  40d168:	ldr	x0, [sp, #16]
  40d16c:	ldr	x0, [x0]
  40d170:	mov	x1, x0
  40d174:	mov	x0, x2
  40d178:	bl	4021d0 <strcmp@plt>
  40d17c:	ldp	x29, x30, [sp], #32
  40d180:	ret
  40d184:	stp	x29, x30, [sp, #-128]!
  40d188:	mov	x29, sp
  40d18c:	add	x0, sp, #0x30
  40d190:	str	x0, [sp, #32]
  40d194:	str	xzr, [sp, #40]
  40d198:	mov	w0, #0x22                  	// #34
  40d19c:	str	w0, [sp, #124]
  40d1a0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d1a4:	add	x0, x0, #0x538
  40d1a8:	ldr	x1, [x0]
  40d1ac:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d1b0:	add	x0, x0, #0x540
  40d1b4:	ldr	w0, [x0]
  40d1b8:	sxtw	x0, w0
  40d1bc:	lsl	x0, x0, #3
  40d1c0:	add	x0, x1, x0
  40d1c4:	ldr	x0, [x0]
  40d1c8:	add	x0, x0, #0x2
  40d1cc:	str	x0, [sp, #112]
  40d1d0:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d1d4:	add	x1, x0, #0xd20
  40d1d8:	ldr	x0, [sp, #112]
  40d1dc:	bl	402300 <strcspn@plt>
  40d1e0:	str	x0, [sp, #104]
  40d1e4:	ldr	x0, [sp, #104]
  40d1e8:	cmp	x0, #0xf
  40d1ec:	b.ls	40d200 <ferror@plt+0xae20>  // b.plast
  40d1f0:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d1f4:	add	x0, x0, #0xd28
  40d1f8:	bl	402370 <gettext@plt>
  40d1fc:	b	40da88 <ferror@plt+0xb6a8>
  40d200:	add	x0, sp, #0x30
  40d204:	ldr	x2, [sp, #104]
  40d208:	ldr	x1, [sp, #112]
  40d20c:	bl	4022f0 <strncpy@plt>
  40d210:	ldr	x0, [sp, #104]
  40d214:	add	x1, sp, #0x30
  40d218:	strb	wzr, [x1, x0]
  40d21c:	ldr	x1, [sp, #112]
  40d220:	ldr	x0, [sp, #104]
  40d224:	add	x1, x1, x0
  40d228:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d22c:	add	x0, x0, #0x548
  40d230:	str	x1, [x0]
  40d234:	ldrsw	x1, [sp, #124]
  40d238:	add	x5, sp, #0x20
  40d23c:	adrp	x0, 40d000 <ferror@plt+0xac20>
  40d240:	add	x4, x0, #0x150
  40d244:	mov	x3, #0x10                  	// #16
  40d248:	mov	x2, x1
  40d24c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40d250:	add	x1, x0, #0x360
  40d254:	mov	x0, x5
  40d258:	bl	4020f0 <bsearch@plt>
  40d25c:	str	x0, [sp, #96]
  40d260:	ldr	x0, [sp, #96]
  40d264:	cmp	x0, #0x0
  40d268:	b.ne	40d298 <ferror@plt+0xaeb8>  // b.any
  40d26c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d270:	add	x0, x0, #0x5d8
  40d274:	ldr	x1, [x0]
  40d278:	add	x0, sp, #0x30
  40d27c:	bl	4021d0 <strcmp@plt>
  40d280:	cmp	w0, #0x0
  40d284:	b.eq	40d65c <ferror@plt+0xb27c>  // b.none
  40d288:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d28c:	add	x0, x0, #0xd28
  40d290:	bl	402370 <gettext@plt>
  40d294:	b	40da88 <ferror@plt+0xb6a8>
  40d298:	ldr	x0, [sp, #96]
  40d29c:	ldr	x0, [x0, #8]
  40d2a0:	nop
  40d2a4:	br	x0
  40d2a8:	bl	40d018 <ferror@plt+0xac38>
  40d2ac:	str	x0, [sp, #88]
  40d2b0:	ldr	x0, [sp, #88]
  40d2b4:	cmp	x0, #0x0
  40d2b8:	b.ne	40d2cc <ferror@plt+0xaeec>  // b.any
  40d2bc:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d2c0:	add	x0, x0, #0xd40
  40d2c4:	bl	402370 <gettext@plt>
  40d2c8:	b	40da88 <ferror@plt+0xb6a8>
  40d2cc:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40d2d0:	add	x1, x0, #0x8b8
  40d2d4:	ldr	x0, [sp, #88]
  40d2d8:	bl	40bc30 <ferror@plt+0x9850>
  40d2dc:	str	x0, [sp, #80]
  40d2e0:	ldr	x0, [sp, #80]
  40d2e4:	cmp	x0, #0x0
  40d2e8:	b.eq	40d2f4 <ferror@plt+0xaf14>  // b.none
  40d2ec:	ldr	x0, [sp, #80]
  40d2f0:	b	40da88 <ferror@plt+0xb6a8>
  40d2f4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d2f8:	add	x0, x0, #0x390
  40d2fc:	ldr	x0, [x0]
  40d300:	mov	w1, #0x5                   	// #5
  40d304:	str	w1, [x0, #20]
  40d308:	mov	x0, #0x0                   	// #0
  40d30c:	b	40da88 <ferror@plt+0xb6a8>
  40d310:	bl	40d018 <ferror@plt+0xac38>
  40d314:	str	x0, [sp, #88]
  40d318:	ldr	x0, [sp, #88]
  40d31c:	cmp	x0, #0x0
  40d320:	b.ne	40d334 <ferror@plt+0xaf54>  // b.any
  40d324:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d328:	add	x0, x0, #0xd68
  40d32c:	bl	402370 <gettext@plt>
  40d330:	b	40da88 <ferror@plt+0xb6a8>
  40d334:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40d338:	add	x1, x0, #0x7d8
  40d33c:	ldr	x0, [sp, #88]
  40d340:	bl	40bc30 <ferror@plt+0x9850>
  40d344:	str	x0, [sp, #80]
  40d348:	ldr	x0, [sp, #80]
  40d34c:	cmp	x0, #0x0
  40d350:	b.eq	40d35c <ferror@plt+0xaf7c>  // b.none
  40d354:	ldr	x0, [sp, #80]
  40d358:	b	40da88 <ferror@plt+0xb6a8>
  40d35c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d360:	add	x0, x0, #0x390
  40d364:	ldr	x0, [x0]
  40d368:	mov	w1, #0x1                   	// #1
  40d36c:	str	w1, [x0, #20]
  40d370:	mov	x0, #0x0                   	// #0
  40d374:	b	40da88 <ferror@plt+0xb6a8>
  40d378:	b	40d37c <ferror@plt+0xaf9c>
  40d37c:	bl	40d018 <ferror@plt+0xac38>
  40d380:	str	x0, [sp, #88]
  40d384:	ldr	x0, [sp, #88]
  40d388:	cmp	x0, #0x0
  40d38c:	b.eq	40d404 <ferror@plt+0xb024>  // b.none
  40d390:	ldr	x0, [sp, #88]
  40d394:	ldrb	w0, [x0]
  40d398:	cmp	w0, #0x0
  40d39c:	b.eq	40d404 <ferror@plt+0xb024>  // b.none
  40d3a0:	add	x0, sp, #0x18
  40d3a4:	mov	w2, #0x0                   	// #0
  40d3a8:	mov	x1, x0
  40d3ac:	ldr	x0, [sp, #88]
  40d3b0:	bl	402200 <strtol@plt>
  40d3b4:	str	x0, [sp, #64]
  40d3b8:	ldr	x0, [sp, #24]
  40d3bc:	ldrb	w0, [x0]
  40d3c0:	cmp	w0, #0x0
  40d3c4:	b.ne	40d404 <ferror@plt+0xb024>  // b.any
  40d3c8:	ldr	x0, [sp, #64]
  40d3cc:	cmp	x0, #0x0
  40d3d0:	b.le	40d404 <ferror@plt+0xb024>
  40d3d4:	ldr	x1, [sp, #64]
  40d3d8:	mov	x0, #0x93ff                	// #37887
  40d3dc:	movk	x0, #0x7735, lsl #16
  40d3e0:	cmp	x1, x0
  40d3e4:	b.gt	40d404 <ferror@plt+0xb024>
  40d3e8:	ldr	x0, [sp, #64]
  40d3ec:	mov	w1, w0
  40d3f0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d3f4:	add	x0, x0, #0x380
  40d3f8:	str	w1, [x0]
  40d3fc:	mov	x0, #0x0                   	// #0
  40d400:	b	40da88 <ferror@plt+0xb6a8>
  40d404:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d408:	add	x0, x0, #0xd90
  40d40c:	bl	402370 <gettext@plt>
  40d410:	b	40da88 <ferror@plt+0xb6a8>
  40d414:	ldr	x1, [sp, #112]
  40d418:	ldr	x0, [sp, #104]
  40d41c:	add	x0, x1, x0
  40d420:	ldrb	w0, [x0]
  40d424:	cmp	w0, #0x0
  40d428:	b.eq	40d43c <ferror@plt+0xb05c>  // b.none
  40d42c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d430:	add	x0, x0, #0xdd0
  40d434:	bl	402370 <gettext@plt>
  40d438:	b	40da88 <ferror@plt+0xb6a8>
  40d43c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d440:	add	x0, x0, #0x364
  40d444:	mov	w1, #0x1                   	// #1
  40d448:	str	w1, [x0]
  40d44c:	mov	x0, #0x0                   	// #0
  40d450:	b	40da88 <ferror@plt+0xb6a8>
  40d454:	ldr	x1, [sp, #112]
  40d458:	ldr	x0, [sp, #104]
  40d45c:	add	x0, x1, x0
  40d460:	ldrb	w0, [x0]
  40d464:	cmp	w0, #0x0
  40d468:	b.eq	40d47c <ferror@plt+0xb09c>  // b.none
  40d46c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d470:	add	x0, x0, #0xe00
  40d474:	bl	402370 <gettext@plt>
  40d478:	b	40da88 <ferror@plt+0xb6a8>
  40d47c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d480:	add	x0, x0, #0x36c
  40d484:	mov	w1, #0x1                   	// #1
  40d488:	str	w1, [x0]
  40d48c:	mov	x0, #0x0                   	// #0
  40d490:	b	40da88 <ferror@plt+0xb6a8>
  40d494:	b	40d4ac <ferror@plt+0xb0cc>
  40d498:	b	40d4ac <ferror@plt+0xb0cc>
  40d49c:	b	40d4ac <ferror@plt+0xb0cc>
  40d4a0:	b	40d4ac <ferror@plt+0xb0cc>
  40d4a4:	b	40d4ac <ferror@plt+0xb0cc>
  40d4a8:	b	40d4ac <ferror@plt+0xb0cc>
  40d4ac:	ldr	x1, [sp, #112]
  40d4b0:	ldr	x0, [sp, #104]
  40d4b4:	add	x0, x1, x0
  40d4b8:	ldrb	w0, [x0]
  40d4bc:	cmp	w0, #0x0
  40d4c0:	b.eq	40d4d4 <ferror@plt+0xb0f4>  // b.none
  40d4c4:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d4c8:	add	x0, x0, #0xe30
  40d4cc:	bl	402370 <gettext@plt>
  40d4d0:	b	40da88 <ferror@plt+0xb6a8>
  40d4d4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d4d8:	add	x0, x0, #0x360
  40d4dc:	ldr	w0, [x0]
  40d4e0:	cmp	w0, #0x0
  40d4e4:	b.eq	40d4f8 <ferror@plt+0xb118>  // b.none
  40d4e8:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d4ec:	add	x0, x0, #0xa10
  40d4f0:	bl	402370 <gettext@plt>
  40d4f4:	b	40da88 <ferror@plt+0xb6a8>
  40d4f8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d4fc:	add	x0, x0, #0x360
  40d500:	mov	w1, #0x1                   	// #1
  40d504:	str	w1, [x0]
  40d508:	mov	x0, #0x0                   	// #0
  40d50c:	b	40da88 <ferror@plt+0xb6a8>
  40d510:	b	40d518 <ferror@plt+0xb138>
  40d514:	b	40d518 <ferror@plt+0xb138>
  40d518:	ldr	x1, [sp, #112]
  40d51c:	ldr	x0, [sp, #104]
  40d520:	add	x0, x1, x0
  40d524:	ldrb	w0, [x0]
  40d528:	cmp	w0, #0x0
  40d52c:	b.eq	40d540 <ferror@plt+0xb160>  // b.none
  40d530:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d534:	add	x0, x0, #0xe60
  40d538:	bl	402370 <gettext@plt>
  40d53c:	b	40da88 <ferror@plt+0xb6a8>
  40d540:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d544:	add	x0, x0, #0x360
  40d548:	ldr	w0, [x0]
  40d54c:	cmp	w0, #0x0
  40d550:	b.eq	40d564 <ferror@plt+0xb184>  // b.none
  40d554:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d558:	add	x0, x0, #0xa10
  40d55c:	bl	402370 <gettext@plt>
  40d560:	b	40da88 <ferror@plt+0xb6a8>
  40d564:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d568:	add	x0, x0, #0x360
  40d56c:	mov	w1, #0x2                   	// #2
  40d570:	str	w1, [x0]
  40d574:	mov	x0, #0x0                   	// #0
  40d578:	b	40da88 <ferror@plt+0xb6a8>
  40d57c:	ldr	x1, [sp, #112]
  40d580:	ldr	x0, [sp, #104]
  40d584:	add	x0, x1, x0
  40d588:	ldrb	w0, [x0]
  40d58c:	cmp	w0, #0x0
  40d590:	b.eq	40d5a4 <ferror@plt+0xb1c4>  // b.none
  40d594:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d598:	add	x0, x0, #0xe90
  40d59c:	bl	402370 <gettext@plt>
  40d5a0:	b	40da88 <ferror@plt+0xb6a8>
  40d5a4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d5a8:	add	x0, x0, #0x348
  40d5ac:	mov	w1, #0x67                  	// #103
  40d5b0:	str	w1, [x0]
  40d5b4:	mov	x0, #0x0                   	// #0
  40d5b8:	b	40da88 <ferror@plt+0xb6a8>
  40d5bc:	bl	40d018 <ferror@plt+0xac38>
  40d5c0:	str	x0, [sp, #88]
  40d5c4:	ldr	x0, [sp, #88]
  40d5c8:	cmp	x0, #0x0
  40d5cc:	b.ne	40d5e0 <ferror@plt+0xb200>  // b.any
  40d5d0:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d5d4:	add	x0, x0, #0xec0
  40d5d8:	bl	402370 <gettext@plt>
  40d5dc:	b	40da88 <ferror@plt+0xb6a8>
  40d5e0:	mov	w1, #0x7                   	// #7
  40d5e4:	ldr	x0, [sp, #88]
  40d5e8:	bl	410434 <ferror@plt+0xe054>
  40d5ec:	mov	x0, #0x0                   	// #0
  40d5f0:	b	40da88 <ferror@plt+0xb6a8>
  40d5f4:	bl	40d018 <ferror@plt+0xac38>
  40d5f8:	str	x0, [sp, #88]
  40d5fc:	ldr	x0, [sp, #88]
  40d600:	cmp	x0, #0x0
  40d604:	b.ne	40d618 <ferror@plt+0xb238>  // b.any
  40d608:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d60c:	add	x0, x0, #0xef0
  40d610:	bl	402370 <gettext@plt>
  40d614:	b	40da88 <ferror@plt+0xb6a8>
  40d618:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40d61c:	add	x1, x0, #0x8b8
  40d620:	ldr	x0, [sp, #88]
  40d624:	bl	40bc30 <ferror@plt+0x9850>
  40d628:	str	x0, [sp, #80]
  40d62c:	ldr	x0, [sp, #80]
  40d630:	cmp	x0, #0x0
  40d634:	b.eq	40d640 <ferror@plt+0xb260>  // b.none
  40d638:	ldr	x0, [sp, #80]
  40d63c:	b	40da88 <ferror@plt+0xb6a8>
  40d640:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d644:	add	x0, x0, #0x390
  40d648:	ldr	x0, [x0]
  40d64c:	mov	w1, #0x6                   	// #6
  40d650:	str	w1, [x0, #20]
  40d654:	mov	x0, #0x0                   	// #0
  40d658:	b	40da88 <ferror@plt+0xb6a8>
  40d65c:	nop
  40d660:	bl	40d018 <ferror@plt+0xac38>
  40d664:	str	x0, [sp, #88]
  40d668:	mov	w1, #0x0                   	// #0
  40d66c:	ldr	x0, [sp, #88]
  40d670:	bl	404edc <ferror@plt+0x2afc>
  40d674:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d678:	add	x0, x0, #0x534
  40d67c:	ldr	w0, [x0]
  40d680:	cmp	w0, #0x2
  40d684:	b.ne	40d6b4 <ferror@plt+0xb2d4>  // b.any
  40d688:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40d68c:	add	x0, x0, #0x538
  40d690:	ldr	x0, [x0]
  40d694:	add	x0, x0, #0x8
  40d698:	ldr	x2, [x0]
  40d69c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d6a0:	add	x1, x0, #0xf20
  40d6a4:	mov	x0, x2
  40d6a8:	bl	4021d0 <strcmp@plt>
  40d6ac:	cmp	w0, #0x0
  40d6b0:	b.eq	40d6c4 <ferror@plt+0xb2e4>  // b.none
  40d6b4:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d6b8:	add	x0, x0, #0xf28
  40d6bc:	bl	402370 <gettext@plt>
  40d6c0:	b	40da88 <ferror@plt+0xb6a8>
  40d6c4:	bl	4048b0 <ferror@plt+0x24d0>
  40d6c8:	mov	w0, #0x0                   	// #0
  40d6cc:	bl	401e80 <exit@plt>
  40d6d0:	bl	40d018 <ferror@plt+0xac38>
  40d6d4:	str	x0, [sp, #88]
  40d6d8:	ldr	x0, [sp, #88]
  40d6dc:	cmp	x0, #0x0
  40d6e0:	b.ne	40d6f4 <ferror@plt+0xb314>  // b.any
  40d6e4:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d6e8:	add	x0, x0, #0xf48
  40d6ec:	bl	402370 <gettext@plt>
  40d6f0:	b	40da88 <ferror@plt+0xb6a8>
  40d6f4:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40d6f8:	add	x1, x0, #0x738
  40d6fc:	ldr	x0, [sp, #88]
  40d700:	bl	40bc30 <ferror@plt+0x9850>
  40d704:	str	x0, [sp, #80]
  40d708:	ldr	x0, [sp, #80]
  40d70c:	cmp	x0, #0x0
  40d710:	b.eq	40d71c <ferror@plt+0xb33c>  // b.none
  40d714:	ldr	x0, [sp, #80]
  40d718:	b	40da88 <ferror@plt+0xb6a8>
  40d71c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d720:	add	x0, x0, #0x390
  40d724:	ldr	x0, [x0]
  40d728:	mov	w1, #0xa                   	// #10
  40d72c:	str	w1, [x0, #20]
  40d730:	mov	x0, #0x0                   	// #0
  40d734:	b	40da88 <ferror@plt+0xb6a8>
  40d738:	bl	40d018 <ferror@plt+0xac38>
  40d73c:	str	x0, [sp, #88]
  40d740:	ldr	x0, [sp, #88]
  40d744:	cmp	x0, #0x0
  40d748:	b.ne	40d758 <ferror@plt+0xb378>  // b.any
  40d74c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d750:	add	x0, x0, #0xf70
  40d754:	b	40da88 <ferror@plt+0xb6a8>
  40d758:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40d75c:	add	x1, x0, #0x738
  40d760:	ldr	x0, [sp, #88]
  40d764:	bl	40bc30 <ferror@plt+0x9850>
  40d768:	str	x0, [sp, #80]
  40d76c:	ldr	x0, [sp, #80]
  40d770:	cmp	x0, #0x0
  40d774:	b.eq	40d780 <ferror@plt+0xb3a0>  // b.none
  40d778:	ldr	x0, [sp, #80]
  40d77c:	b	40da88 <ferror@plt+0xb6a8>
  40d780:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d784:	add	x0, x0, #0x390
  40d788:	ldr	x0, [x0]
  40d78c:	mov	w1, #0xf                   	// #15
  40d790:	str	w1, [x0, #20]
  40d794:	mov	x0, #0x0                   	// #0
  40d798:	b	40da88 <ferror@plt+0xb6a8>
  40d79c:	bl	40d018 <ferror@plt+0xac38>
  40d7a0:	str	x0, [sp, #88]
  40d7a4:	ldr	x0, [sp, #88]
  40d7a8:	cmp	x0, #0x0
  40d7ac:	b.ne	40d7c0 <ferror@plt+0xb3e0>  // b.any
  40d7b0:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d7b4:	add	x0, x0, #0xfa0
  40d7b8:	bl	402370 <gettext@plt>
  40d7bc:	b	40da88 <ferror@plt+0xb6a8>
  40d7c0:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40d7c4:	add	x1, x0, #0x738
  40d7c8:	ldr	x0, [sp, #88]
  40d7cc:	bl	40bc30 <ferror@plt+0x9850>
  40d7d0:	str	x0, [sp, #80]
  40d7d4:	ldr	x0, [sp, #80]
  40d7d8:	cmp	x0, #0x0
  40d7dc:	b.eq	40d7e8 <ferror@plt+0xb408>  // b.none
  40d7e0:	ldr	x0, [sp, #80]
  40d7e4:	b	40da88 <ferror@plt+0xb6a8>
  40d7e8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d7ec:	add	x0, x0, #0x390
  40d7f0:	ldr	x0, [x0]
  40d7f4:	mov	w1, #0xe                   	// #14
  40d7f8:	str	w1, [x0, #20]
  40d7fc:	mov	x0, #0x0                   	// #0
  40d800:	b	40da88 <ferror@plt+0xb6a8>
  40d804:	bl	40d018 <ferror@plt+0xac38>
  40d808:	str	x0, [sp, #88]
  40d80c:	ldr	x0, [sp, #88]
  40d810:	cmp	x0, #0x0
  40d814:	b.eq	40d88c <ferror@plt+0xb4ac>  // b.none
  40d818:	ldr	x0, [sp, #88]
  40d81c:	ldrb	w0, [x0]
  40d820:	cmp	w0, #0x0
  40d824:	b.eq	40d88c <ferror@plt+0xb4ac>  // b.none
  40d828:	add	x0, sp, #0x10
  40d82c:	mov	w2, #0x0                   	// #0
  40d830:	mov	x1, x0
  40d834:	ldr	x0, [sp, #88]
  40d838:	bl	402200 <strtol@plt>
  40d83c:	str	x0, [sp, #72]
  40d840:	ldr	x0, [sp, #16]
  40d844:	ldrb	w0, [x0]
  40d848:	cmp	w0, #0x0
  40d84c:	b.ne	40d88c <ferror@plt+0xb4ac>  // b.any
  40d850:	ldr	x0, [sp, #72]
  40d854:	cmp	x0, #0x0
  40d858:	b.le	40d88c <ferror@plt+0xb4ac>
  40d85c:	ldr	x1, [sp, #72]
  40d860:	mov	x0, #0x93ff                	// #37887
  40d864:	movk	x0, #0x7735, lsl #16
  40d868:	cmp	x1, x0
  40d86c:	b.gt	40d88c <ferror@plt+0xb4ac>
  40d870:	ldr	x0, [sp, #72]
  40d874:	mov	w1, w0
  40d878:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d87c:	add	x0, x0, #0x384
  40d880:	str	w1, [x0]
  40d884:	mov	x0, #0x0                   	// #0
  40d888:	b	40da88 <ferror@plt+0xb6a8>
  40d88c:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d890:	add	x0, x0, #0xfc8
  40d894:	bl	402370 <gettext@plt>
  40d898:	b	40da88 <ferror@plt+0xb6a8>
  40d89c:	bl	40d018 <ferror@plt+0xac38>
  40d8a0:	str	x0, [sp, #88]
  40d8a4:	ldr	x0, [sp, #88]
  40d8a8:	cmp	x0, #0x0
  40d8ac:	b.ne	40d8c0 <ferror@plt+0xb4e0>  // b.any
  40d8b0:	adrp	x0, 419000 <ferror@plt+0x16c20>
  40d8b4:	add	x0, x0, #0xff8
  40d8b8:	bl	402370 <gettext@plt>
  40d8bc:	b	40da88 <ferror@plt+0xb6a8>
  40d8c0:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40d8c4:	add	x1, x0, #0x738
  40d8c8:	ldr	x0, [sp, #88]
  40d8cc:	bl	40bc30 <ferror@plt+0x9850>
  40d8d0:	str	x0, [sp, #80]
  40d8d4:	ldr	x0, [sp, #80]
  40d8d8:	cmp	x0, #0x0
  40d8dc:	b.eq	40d8e8 <ferror@plt+0xb508>  // b.none
  40d8e0:	ldr	x0, [sp, #80]
  40d8e4:	b	40da88 <ferror@plt+0xb6a8>
  40d8e8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d8ec:	add	x0, x0, #0x390
  40d8f0:	ldr	x0, [x0]
  40d8f4:	mov	w1, #0xc                   	// #12
  40d8f8:	str	w1, [x0, #20]
  40d8fc:	mov	x0, #0x0                   	// #0
  40d900:	b	40da88 <ferror@plt+0xb6a8>
  40d904:	bl	40d018 <ferror@plt+0xac38>
  40d908:	str	x0, [sp, #88]
  40d90c:	ldr	x0, [sp, #88]
  40d910:	cmp	x0, #0x0
  40d914:	b.ne	40d928 <ferror@plt+0xb548>  // b.any
  40d918:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40d91c:	add	x0, x0, #0x20
  40d920:	bl	402370 <gettext@plt>
  40d924:	b	40da88 <ferror@plt+0xb6a8>
  40d928:	mov	w1, #0x6                   	// #6
  40d92c:	ldr	x0, [sp, #88]
  40d930:	bl	410434 <ferror@plt+0xe054>
  40d934:	mov	x0, #0x0                   	// #0
  40d938:	b	40da88 <ferror@plt+0xb6a8>
  40d93c:	bl	40d018 <ferror@plt+0xac38>
  40d940:	str	x0, [sp, #88]
  40d944:	ldr	x0, [sp, #88]
  40d948:	cmp	x0, #0x0
  40d94c:	b.ne	40d960 <ferror@plt+0xb580>  // b.any
  40d950:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40d954:	add	x0, x0, #0x50
  40d958:	bl	402370 <gettext@plt>
  40d95c:	b	40da88 <ferror@plt+0xb6a8>
  40d960:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40d964:	add	x1, x0, #0x9cc
  40d968:	ldr	x0, [sp, #88]
  40d96c:	bl	40bc30 <ferror@plt+0x9850>
  40d970:	str	x0, [sp, #80]
  40d974:	ldr	x0, [sp, #80]
  40d978:	cmp	x0, #0x0
  40d97c:	b.eq	40d988 <ferror@plt+0xb5a8>  // b.none
  40d980:	ldr	x0, [sp, #80]
  40d984:	b	40da88 <ferror@plt+0xb6a8>
  40d988:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d98c:	add	x0, x0, #0x390
  40d990:	ldr	x0, [x0]
  40d994:	mov	w1, #0xb                   	// #11
  40d998:	str	w1, [x0, #20]
  40d99c:	mov	x0, #0x0                   	// #0
  40d9a0:	b	40da88 <ferror@plt+0xb6a8>
  40d9a4:	bl	40d018 <ferror@plt+0xac38>
  40d9a8:	str	x0, [sp, #88]
  40d9ac:	ldr	x0, [sp, #88]
  40d9b0:	cmp	x0, #0x0
  40d9b4:	b.ne	40d9c8 <ferror@plt+0xb5e8>  // b.any
  40d9b8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40d9bc:	add	x0, x0, #0x70
  40d9c0:	bl	402370 <gettext@plt>
  40d9c4:	b	40da88 <ferror@plt+0xb6a8>
  40d9c8:	adrp	x0, 40b000 <ferror@plt+0x8c20>
  40d9cc:	add	x1, x0, #0x7d8
  40d9d0:	ldr	x0, [sp, #88]
  40d9d4:	bl	40bc30 <ferror@plt+0x9850>
  40d9d8:	str	x0, [sp, #80]
  40d9dc:	ldr	x0, [sp, #80]
  40d9e0:	cmp	x0, #0x0
  40d9e4:	b.eq	40d9f0 <ferror@plt+0xb610>  // b.none
  40d9e8:	ldr	x0, [sp, #80]
  40d9ec:	b	40da88 <ferror@plt+0xb6a8>
  40d9f0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40d9f4:	add	x0, x0, #0x390
  40d9f8:	ldr	x0, [x0]
  40d9fc:	mov	w1, #0x2                   	// #2
  40da00:	str	w1, [x0, #20]
  40da04:	mov	x0, #0x0                   	// #0
  40da08:	b	40da88 <ferror@plt+0xb6a8>
  40da0c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40da10:	add	x0, x0, #0x534
  40da14:	ldr	w0, [x0]
  40da18:	cmp	w0, #0x2
  40da1c:	b.ne	40da4c <ferror@plt+0xb66c>  // b.any
  40da20:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40da24:	add	x0, x0, #0x538
  40da28:	ldr	x0, [x0]
  40da2c:	add	x0, x0, #0x8
  40da30:	ldr	x2, [x0]
  40da34:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40da38:	add	x1, x0, #0xa0
  40da3c:	mov	x0, x2
  40da40:	bl	4021d0 <strcmp@plt>
  40da44:	cmp	w0, #0x0
  40da48:	b.eq	40da5c <ferror@plt+0xb67c>  // b.none
  40da4c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40da50:	add	x0, x0, #0xb0
  40da54:	bl	402370 <gettext@plt>
  40da58:	b	40da88 <ferror@plt+0xb6a8>
  40da5c:	bl	40b5f8 <ferror@plt+0x9218>
  40da60:	mov	w0, #0x0                   	// #0
  40da64:	bl	401e80 <exit@plt>
  40da68:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40da6c:	add	x0, x0, #0x34c
  40da70:	ldr	w0, [x0]
  40da74:	orr	w1, w0, #0x400
  40da78:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40da7c:	add	x0, x0, #0x34c
  40da80:	str	w1, [x0]
  40da84:	mov	x0, #0x0                   	// #0
  40da88:	ldp	x29, x30, [sp], #128
  40da8c:	ret
  40da90:	stp	x29, x30, [sp, #-80]!
  40da94:	mov	x29, sp
  40da98:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40da9c:	add	x0, x0, #0x534
  40daa0:	ldr	w1, [x0]
  40daa4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40daa8:	add	x0, x0, #0x540
  40daac:	ldr	w0, [x0]
  40dab0:	sub	w0, w1, w0
  40dab4:	str	w0, [sp, #60]
  40dab8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40dabc:	add	x0, x0, #0x538
  40dac0:	ldr	x1, [x0]
  40dac4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40dac8:	add	x0, x0, #0x540
  40dacc:	ldr	w0, [x0]
  40dad0:	sxtw	x0, w0
  40dad4:	lsl	x0, x0, #3
  40dad8:	add	x0, x1, x0
  40dadc:	str	x0, [sp, #72]
  40dae0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40dae4:	add	x0, x0, #0x534
  40dae8:	ldr	w0, [x0]
  40daec:	sub	w1, w0, #0x1
  40daf0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40daf4:	add	x0, x0, #0x540
  40daf8:	str	w1, [x0]
  40dafc:	mov	x0, #0x18                  	// #24
  40db00:	bl	402020 <malloc@plt>
  40db04:	str	x0, [sp, #48]
  40db08:	ldrsw	x0, [sp, #60]
  40db0c:	lsl	x0, x0, #6
  40db10:	bl	402020 <malloc@plt>
  40db14:	mov	x1, x0
  40db18:	ldr	x0, [sp, #48]
  40db1c:	str	x1, [x0, #8]
  40db20:	ldr	x0, [sp, #48]
  40db24:	str	wzr, [x0, #16]
  40db28:	mov	x0, #0x18                  	// #24
  40db2c:	bl	402020 <malloc@plt>
  40db30:	str	x0, [sp, #40]
  40db34:	ldrsw	x0, [sp, #60]
  40db38:	lsl	x0, x0, #6
  40db3c:	bl	402020 <malloc@plt>
  40db40:	mov	x1, x0
  40db44:	ldr	x0, [sp, #40]
  40db48:	str	x1, [x0, #8]
  40db4c:	ldr	x0, [sp, #40]
  40db50:	str	wzr, [x0, #16]
  40db54:	mov	x0, #0x18                  	// #24
  40db58:	bl	402020 <malloc@plt>
  40db5c:	str	x0, [sp, #32]
  40db60:	ldrsw	x0, [sp, #60]
  40db64:	lsl	x0, x0, #6
  40db68:	bl	402020 <malloc@plt>
  40db6c:	mov	x1, x0
  40db70:	ldr	x0, [sp, #32]
  40db74:	str	x1, [x0, #8]
  40db78:	ldr	x0, [sp, #32]
  40db7c:	str	wzr, [x0, #16]
  40db80:	b	40dc90 <ferror@plt+0xb8b0>
  40db84:	ldr	x0, [sp, #72]
  40db88:	add	x1, x0, #0x8
  40db8c:	str	x1, [sp, #72]
  40db90:	ldr	x0, [x0]
  40db94:	str	x0, [sp, #24]
  40db98:	ldr	x0, [sp, #24]
  40db9c:	ldrb	w0, [x0]
  40dba0:	cmp	w0, #0x2b
  40dba4:	b.eq	40dc34 <ferror@plt+0xb854>  // b.none
  40dba8:	cmp	w0, #0x2d
  40dbac:	b.eq	40dbec <ferror@plt+0xb80c>  // b.none
  40dbb0:	ldr	x0, [sp, #48]
  40dbb4:	ldr	x1, [x0, #8]
  40dbb8:	ldr	x0, [sp, #48]
  40dbbc:	ldr	w0, [x0, #16]
  40dbc0:	add	w3, w0, #0x1
  40dbc4:	ldr	x2, [sp, #48]
  40dbc8:	str	w3, [x2, #16]
  40dbcc:	sxtw	x0, w0
  40dbd0:	lsl	x0, x0, #6
  40dbd4:	add	x0, x1, x0
  40dbd8:	mov	x1, x0
  40dbdc:	ldr	x0, [sp, #24]
  40dbe0:	bl	40b738 <ferror@plt+0x9358>
  40dbe4:	str	x0, [sp, #64]
  40dbe8:	b	40dc7c <ferror@plt+0xb89c>
  40dbec:	ldr	x0, [sp, #24]
  40dbf0:	add	x0, x0, #0x1
  40dbf4:	str	x0, [sp, #24]
  40dbf8:	ldr	x0, [sp, #40]
  40dbfc:	ldr	x1, [x0, #8]
  40dc00:	ldr	x0, [sp, #40]
  40dc04:	ldr	w0, [x0, #16]
  40dc08:	add	w3, w0, #0x1
  40dc0c:	ldr	x2, [sp, #40]
  40dc10:	str	w3, [x2, #16]
  40dc14:	sxtw	x0, w0
  40dc18:	lsl	x0, x0, #6
  40dc1c:	add	x0, x1, x0
  40dc20:	mov	x1, x0
  40dc24:	ldr	x0, [sp, #24]
  40dc28:	bl	40b738 <ferror@plt+0x9358>
  40dc2c:	str	x0, [sp, #64]
  40dc30:	b	40dc7c <ferror@plt+0xb89c>
  40dc34:	ldr	x0, [sp, #24]
  40dc38:	add	x0, x0, #0x1
  40dc3c:	str	x0, [sp, #24]
  40dc40:	ldr	x0, [sp, #32]
  40dc44:	ldr	x1, [x0, #8]
  40dc48:	ldr	x0, [sp, #32]
  40dc4c:	ldr	w0, [x0, #16]
  40dc50:	add	w3, w0, #0x1
  40dc54:	ldr	x2, [sp, #32]
  40dc58:	str	w3, [x2, #16]
  40dc5c:	sxtw	x0, w0
  40dc60:	lsl	x0, x0, #6
  40dc64:	add	x0, x1, x0
  40dc68:	mov	x1, x0
  40dc6c:	ldr	x0, [sp, #24]
  40dc70:	bl	40b738 <ferror@plt+0x9358>
  40dc74:	str	x0, [sp, #64]
  40dc78:	nop
  40dc7c:	ldr	x0, [sp, #64]
  40dc80:	cmp	x0, #0x0
  40dc84:	b.eq	40dc90 <ferror@plt+0xb8b0>  // b.none
  40dc88:	ldr	x0, [sp, #64]
  40dc8c:	b	40dd80 <ferror@plt+0xb9a0>
  40dc90:	ldr	w0, [sp, #60]
  40dc94:	sub	w1, w0, #0x1
  40dc98:	str	w1, [sp, #60]
  40dc9c:	cmp	w0, #0x0
  40dca0:	b.ne	40db84 <ferror@plt+0xb7a4>  // b.any
  40dca4:	ldr	x0, [sp, #48]
  40dca8:	ldr	w0, [x0, #16]
  40dcac:	cmp	w0, #0x0
  40dcb0:	b.eq	40dcec <ferror@plt+0xb90c>  // b.none
  40dcb4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40dcb8:	add	x0, x0, #0x390
  40dcbc:	ldr	x1, [x0]
  40dcc0:	ldr	x0, [sp, #48]
  40dcc4:	str	x1, [x0]
  40dcc8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40dccc:	add	x0, x0, #0x390
  40dcd0:	ldr	x1, [sp, #48]
  40dcd4:	str	x1, [x0]
  40dcd8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40dcdc:	add	x0, x0, #0x390
  40dce0:	ldr	x0, [x0]
  40dce4:	mov	w1, #0xa                   	// #10
  40dce8:	str	w1, [x0, #20]
  40dcec:	ldr	x0, [sp, #40]
  40dcf0:	ldr	w0, [x0, #16]
  40dcf4:	cmp	w0, #0x0
  40dcf8:	b.eq	40dd34 <ferror@plt+0xb954>  // b.none
  40dcfc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40dd00:	add	x0, x0, #0x390
  40dd04:	ldr	x1, [x0]
  40dd08:	ldr	x0, [sp, #40]
  40dd0c:	str	x1, [x0]
  40dd10:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40dd14:	add	x0, x0, #0x390
  40dd18:	ldr	x1, [sp, #40]
  40dd1c:	str	x1, [x0]
  40dd20:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40dd24:	add	x0, x0, #0x390
  40dd28:	ldr	x0, [x0]
  40dd2c:	mov	w1, #0x9                   	// #9
  40dd30:	str	w1, [x0, #20]
  40dd34:	ldr	x0, [sp, #32]
  40dd38:	ldr	w0, [x0, #16]
  40dd3c:	cmp	w0, #0x0
  40dd40:	b.eq	40dd7c <ferror@plt+0xb99c>  // b.none
  40dd44:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40dd48:	add	x0, x0, #0x390
  40dd4c:	ldr	x1, [x0]
  40dd50:	ldr	x0, [sp, #32]
  40dd54:	str	x1, [x0]
  40dd58:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40dd5c:	add	x0, x0, #0x390
  40dd60:	ldr	x1, [sp, #32]
  40dd64:	str	x1, [x0]
  40dd68:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40dd6c:	add	x0, x0, #0x390
  40dd70:	ldr	x0, [x0]
  40dd74:	mov	w1, #0xc                   	// #12
  40dd78:	str	w1, [x0, #20]
  40dd7c:	mov	x0, #0x0                   	// #0
  40dd80:	ldp	x29, x30, [sp], #80
  40dd84:	ret
  40dd88:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40dd8c:	add	x0, x0, #0x530
  40dd90:	str	wzr, [x0]
  40dd94:	nop
  40dd98:	ret
  40dd9c:	sub	sp, sp, #0x20
  40dda0:	str	x0, [sp, #8]
  40dda4:	ldr	x0, [sp, #8]
  40dda8:	ldrb	w0, [x0]
  40ddac:	str	w0, [sp, #28]
  40ddb0:	ldr	w0, [sp, #28]
  40ddb4:	cmp	w0, #0x60
  40ddb8:	b.le	40ddd0 <ferror@plt+0xb9f0>
  40ddbc:	ldr	w0, [sp, #28]
  40ddc0:	cmp	w0, #0x7a
  40ddc4:	b.gt	40ddd0 <ferror@plt+0xb9f0>
  40ddc8:	mov	w0, #0x5                   	// #5
  40ddcc:	b	40df24 <ferror@plt+0xbb44>
  40ddd0:	ldr	w0, [sp, #28]
  40ddd4:	cmp	w0, #0x40
  40ddd8:	b.le	40ddf0 <ferror@plt+0xba10>
  40dddc:	ldr	w0, [sp, #28]
  40dde0:	cmp	w0, #0x5a
  40dde4:	b.gt	40ddf0 <ferror@plt+0xba10>
  40dde8:	mov	w0, #0x5                   	// #5
  40ddec:	b	40df24 <ferror@plt+0xbb44>
  40ddf0:	ldr	w0, [sp, #28]
  40ddf4:	cmp	w0, #0x2f
  40ddf8:	b.le	40de10 <ferror@plt+0xba30>
  40ddfc:	ldr	w0, [sp, #28]
  40de00:	cmp	w0, #0x39
  40de04:	b.gt	40de10 <ferror@plt+0xba30>
  40de08:	mov	w0, #0x4                   	// #4
  40de0c:	b	40df24 <ferror@plt+0xbb44>
  40de10:	ldr	w0, [sp, #28]
  40de14:	cmp	w0, #0x2b
  40de18:	b.ne	40de24 <ferror@plt+0xba44>  // b.any
  40de1c:	mov	w0, #0x7                   	// #7
  40de20:	b	40df24 <ferror@plt+0xbb44>
  40de24:	ldr	w0, [sp, #28]
  40de28:	cmp	w0, #0x2d
  40de2c:	b.eq	40de38 <ferror@plt+0xba58>  // b.none
  40de30:	mov	w0, #0x6                   	// #6
  40de34:	b	40df24 <ferror@plt+0xbb44>
  40de38:	ldr	x0, [sp, #8]
  40de3c:	add	x0, x0, #0x1
  40de40:	ldrb	w0, [x0]
  40de44:	str	w0, [sp, #28]
  40de48:	ldr	w0, [sp, #28]
  40de4c:	cmp	w0, #0x60
  40de50:	b.le	40de68 <ferror@plt+0xba88>
  40de54:	ldr	w0, [sp, #28]
  40de58:	cmp	w0, #0x7a
  40de5c:	b.gt	40de68 <ferror@plt+0xba88>
  40de60:	mov	w0, #0x3                   	// #3
  40de64:	b	40df24 <ferror@plt+0xbb44>
  40de68:	ldr	w0, [sp, #28]
  40de6c:	cmp	w0, #0x40
  40de70:	b.le	40de88 <ferror@plt+0xbaa8>
  40de74:	ldr	w0, [sp, #28]
  40de78:	cmp	w0, #0x5a
  40de7c:	b.gt	40de88 <ferror@plt+0xbaa8>
  40de80:	mov	w0, #0x3                   	// #3
  40de84:	b	40df24 <ferror@plt+0xbb44>
  40de88:	ldr	w0, [sp, #28]
  40de8c:	cmp	w0, #0x2f
  40de90:	b.le	40dea8 <ferror@plt+0xbac8>
  40de94:	ldr	w0, [sp, #28]
  40de98:	cmp	w0, #0x39
  40de9c:	b.gt	40dea8 <ferror@plt+0xbac8>
  40dea0:	mov	w0, #0x2                   	// #2
  40dea4:	b	40df24 <ferror@plt+0xbb44>
  40dea8:	ldr	w0, [sp, #28]
  40deac:	cmp	w0, #0x2d
  40deb0:	b.eq	40debc <ferror@plt+0xbadc>  // b.none
  40deb4:	mov	w0, #0x6                   	// #6
  40deb8:	b	40df24 <ferror@plt+0xbb44>
  40debc:	ldr	x0, [sp, #8]
  40dec0:	add	x0, x0, #0x2
  40dec4:	ldrb	w0, [x0]
  40dec8:	str	w0, [sp, #28]
  40decc:	ldr	w0, [sp, #28]
  40ded0:	cmp	w0, #0x60
  40ded4:	b.le	40deec <ferror@plt+0xbb0c>
  40ded8:	ldr	w0, [sp, #28]
  40dedc:	cmp	w0, #0x7a
  40dee0:	b.gt	40deec <ferror@plt+0xbb0c>
  40dee4:	mov	w0, #0x0                   	// #0
  40dee8:	b	40df24 <ferror@plt+0xbb44>
  40deec:	ldr	w0, [sp, #28]
  40def0:	cmp	w0, #0x40
  40def4:	b.le	40df0c <ferror@plt+0xbb2c>
  40def8:	ldr	w0, [sp, #28]
  40defc:	cmp	w0, #0x5a
  40df00:	b.gt	40df0c <ferror@plt+0xbb2c>
  40df04:	mov	w0, #0x0                   	// #0
  40df08:	b	40df24 <ferror@plt+0xbb44>
  40df0c:	ldr	w0, [sp, #28]
  40df10:	cmp	w0, #0x0
  40df14:	b.ne	40df20 <ferror@plt+0xbb40>  // b.any
  40df18:	mov	w0, #0x1                   	// #1
  40df1c:	b	40df24 <ferror@plt+0xbb44>
  40df20:	mov	w0, #0x6                   	// #6
  40df24:	add	sp, sp, #0x20
  40df28:	ret
  40df2c:	stp	x29, x30, [sp, #-32]!
  40df30:	mov	x29, sp
  40df34:	str	xzr, [sp, #24]
  40df38:	b	40e124 <ferror@plt+0xbd44>
  40df3c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40df40:	add	x0, x0, #0x538
  40df44:	ldr	x1, [x0]
  40df48:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40df4c:	add	x0, x0, #0x540
  40df50:	ldr	w0, [x0]
  40df54:	sxtw	x0, w0
  40df58:	lsl	x0, x0, #3
  40df5c:	add	x0, x1, x0
  40df60:	ldr	x0, [x0]
  40df64:	bl	40dd9c <ferror@plt+0xb9bc>
  40df68:	str	w0, [sp, #20]
  40df6c:	ldr	w0, [sp, #20]
  40df70:	cmp	w0, #0x7
  40df74:	b.eq	40e09c <ferror@plt+0xbcbc>  // b.none
  40df78:	ldr	w0, [sp, #20]
  40df7c:	cmp	w0, #0x7
  40df80:	b.gt	40e0c8 <ferror@plt+0xbce8>
  40df84:	ldr	w0, [sp, #20]
  40df88:	cmp	w0, #0x6
  40df8c:	b.eq	40e0b8 <ferror@plt+0xbcd8>  // b.none
  40df90:	ldr	w0, [sp, #20]
  40df94:	cmp	w0, #0x6
  40df98:	b.gt	40e0c8 <ferror@plt+0xbce8>
  40df9c:	ldr	w0, [sp, #20]
  40dfa0:	cmp	w0, #0x5
  40dfa4:	b.eq	40e044 <ferror@plt+0xbc64>  // b.none
  40dfa8:	ldr	w0, [sp, #20]
  40dfac:	cmp	w0, #0x5
  40dfb0:	b.gt	40e0c8 <ferror@plt+0xbce8>
  40dfb4:	ldr	w0, [sp, #20]
  40dfb8:	cmp	w0, #0x4
  40dfbc:	b.eq	40e09c <ferror@plt+0xbcbc>  // b.none
  40dfc0:	ldr	w0, [sp, #20]
  40dfc4:	cmp	w0, #0x4
  40dfc8:	b.gt	40e0c8 <ferror@plt+0xbce8>
  40dfcc:	ldr	w0, [sp, #20]
  40dfd0:	cmp	w0, #0x3
  40dfd4:	b.eq	40e024 <ferror@plt+0xbc44>  // b.none
  40dfd8:	ldr	w0, [sp, #20]
  40dfdc:	cmp	w0, #0x3
  40dfe0:	b.gt	40e0c8 <ferror@plt+0xbce8>
  40dfe4:	ldr	w0, [sp, #20]
  40dfe8:	cmp	w0, #0x2
  40dfec:	b.eq	40e09c <ferror@plt+0xbcbc>  // b.none
  40dff0:	ldr	w0, [sp, #20]
  40dff4:	cmp	w0, #0x2
  40dff8:	b.gt	40e0c8 <ferror@plt+0xbce8>
  40dffc:	ldr	w0, [sp, #20]
  40e000:	cmp	w0, #0x0
  40e004:	b.eq	40e018 <ferror@plt+0xbc38>  // b.none
  40e008:	ldr	w0, [sp, #20]
  40e00c:	cmp	w0, #0x1
  40e010:	b.eq	40e0b8 <ferror@plt+0xbcd8>  // b.none
  40e014:	b	40e0c8 <ferror@plt+0xbce8>
  40e018:	bl	40d184 <ferror@plt+0xada4>
  40e01c:	str	x0, [sp, #24]
  40e020:	b	40e110 <ferror@plt+0xbd30>
  40e024:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e028:	add	x0, x0, #0x550
  40e02c:	ldr	w0, [x0]
  40e030:	cmp	w0, #0x0
  40e034:	b.ne	40e080 <ferror@plt+0xbca0>  // b.any
  40e038:	bl	40be44 <ferror@plt+0x9a64>
  40e03c:	str	x0, [sp, #24]
  40e040:	b	40e110 <ferror@plt+0xbd30>
  40e044:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e048:	add	x0, x0, #0x550
  40e04c:	ldr	w0, [x0]
  40e050:	cmp	w0, #0x0
  40e054:	b.eq	40e080 <ferror@plt+0xbca0>  // b.none
  40e058:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e05c:	add	x0, x0, #0x378
  40e060:	ldr	w0, [x0]
  40e064:	and	w0, w0, #0x10
  40e068:	cmp	w0, #0x0
  40e06c:	b.ne	40e080 <ferror@plt+0xbca0>  // b.any
  40e070:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40e074:	add	x0, x0, #0xd8
  40e078:	bl	402370 <gettext@plt>
  40e07c:	b	40e164 <ferror@plt+0xbd84>
  40e080:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e084:	add	x0, x0, #0x37c
  40e088:	mov	w1, #0x1                   	// #1
  40e08c:	str	w1, [x0]
  40e090:	bl	40c71c <ferror@plt+0xa33c>
  40e094:	str	x0, [sp, #24]
  40e098:	b	40e110 <ferror@plt+0xbd30>
  40e09c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e0a0:	add	x0, x0, #0x37c
  40e0a4:	mov	w1, #0x1                   	// #1
  40e0a8:	str	w1, [x0]
  40e0ac:	bl	40da90 <ferror@plt+0xb6b0>
  40e0b0:	str	x0, [sp, #24]
  40e0b4:	b	40e110 <ferror@plt+0xbd30>
  40e0b8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40e0bc:	add	x0, x0, #0xe0
  40e0c0:	bl	402370 <gettext@plt>
  40e0c4:	b	40e164 <ferror@plt+0xbd84>
  40e0c8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e0cc:	add	x0, x0, #0x538
  40e0d0:	ldr	x1, [x0]
  40e0d4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e0d8:	add	x0, x0, #0x540
  40e0dc:	ldr	w0, [x0]
  40e0e0:	sxtw	x0, w0
  40e0e4:	lsl	x0, x0, #3
  40e0e8:	add	x0, x1, x0
  40e0ec:	ldr	x0, [x0]
  40e0f0:	mov	x1, x0
  40e0f4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40e0f8:	add	x0, x0, #0xf0
  40e0fc:	bl	402320 <printf@plt>
  40e100:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40e104:	add	x0, x0, #0x110
  40e108:	bl	402370 <gettext@plt>
  40e10c:	b	40e164 <ferror@plt+0xbd84>
  40e110:	ldr	x0, [sp, #24]
  40e114:	cmp	x0, #0x0
  40e118:	b.eq	40e124 <ferror@plt+0xbd44>  // b.none
  40e11c:	ldr	x0, [sp, #24]
  40e120:	b	40e164 <ferror@plt+0xbd84>
  40e124:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e128:	add	x0, x0, #0x540
  40e12c:	ldr	w0, [x0]
  40e130:	add	w1, w0, #0x1
  40e134:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e138:	add	x0, x0, #0x540
  40e13c:	str	w1, [x0]
  40e140:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e144:	add	x0, x0, #0x540
  40e148:	ldr	w1, [x0]
  40e14c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e150:	add	x0, x0, #0x534
  40e154:	ldr	w0, [x0]
  40e158:	cmp	w1, w0
  40e15c:	b.lt	40df3c <ferror@plt+0xbb5c>  // b.tstop
  40e160:	mov	x0, #0x0                   	// #0
  40e164:	ldp	x29, x30, [sp], #32
  40e168:	ret
  40e16c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e170:	add	x0, x0, #0x530
  40e174:	ldr	w0, [x0]
  40e178:	cmp	w0, #0x0
  40e17c:	b.eq	40e1a4 <ferror@plt+0xbdc4>  // b.none
  40e180:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e184:	add	x0, x0, #0x380
  40e188:	ldr	w0, [x0]
  40e18c:	cmp	w0, #0x83
  40e190:	b.gt	40e1a4 <ferror@plt+0xbdc4>
  40e194:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e198:	add	x0, x0, #0x380
  40e19c:	mov	w1, #0x84                  	// #132
  40e1a0:	str	w1, [x0]
  40e1a4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e1a8:	add	x0, x0, #0x530
  40e1ac:	ldr	w0, [x0]
  40e1b0:	cmp	w0, #0x1
  40e1b4:	b.le	40e1c8 <ferror@plt+0xbde8>
  40e1b8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e1bc:	add	x0, x0, #0x380
  40e1c0:	mov	w1, #0x20000               	// #131072
  40e1c4:	str	w1, [x0]
  40e1c8:	nop
  40e1cc:	ret
  40e1d0:	stp	x29, x30, [sp, #-16]!
  40e1d4:	mov	x29, sp
  40e1d8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e1dc:	add	x0, x0, #0x3c8
  40e1e0:	ldr	w0, [x0]
  40e1e4:	cmp	w0, #0x0
  40e1e8:	b.ne	40e204 <ferror@plt+0xbe24>  // b.any
  40e1ec:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e1f0:	add	x0, x0, #0x3c8
  40e1f4:	mov	w1, #0x100                 	// #256
  40e1f8:	str	w1, [x0]
  40e1fc:	mov	x0, #0x0                   	// #0
  40e200:	b	40e3c4 <ferror@plt+0xbfe4>
  40e204:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e208:	add	x0, x0, #0x348
  40e20c:	ldr	w0, [x0]
  40e210:	cmp	w0, #0x0
  40e214:	b.eq	40e228 <ferror@plt+0xbe48>  // b.none
  40e218:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40e21c:	add	x0, x0, #0x120
  40e220:	bl	402370 <gettext@plt>
  40e224:	b	40e3c4 <ferror@plt+0xbfe4>
  40e228:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e22c:	add	x0, x0, #0x3c8
  40e230:	ldr	w0, [x0]
  40e234:	and	w0, w0, #0x1
  40e238:	cmp	w0, #0x0
  40e23c:	b.eq	40e268 <ferror@plt+0xbe88>  // b.none
  40e240:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e244:	add	x0, x0, #0x3c8
  40e248:	ldr	w0, [x0]
  40e24c:	and	w0, w0, #0x6
  40e250:	cmp	w0, #0x0
  40e254:	b.eq	40e268 <ferror@plt+0xbe88>  // b.none
  40e258:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40e25c:	add	x0, x0, #0x150
  40e260:	bl	402370 <gettext@plt>
  40e264:	b	40e3c4 <ferror@plt+0xbfe4>
  40e268:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e26c:	add	x0, x0, #0x3c8
  40e270:	ldr	w0, [x0]
  40e274:	and	w0, w0, #0x2
  40e278:	cmp	w0, #0x0
  40e27c:	b.eq	40e2a8 <ferror@plt+0xbec8>  // b.none
  40e280:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e284:	add	x0, x0, #0x3c8
  40e288:	ldr	w0, [x0]
  40e28c:	and	w0, w0, #0x4
  40e290:	cmp	w0, #0x0
  40e294:	b.eq	40e2a8 <ferror@plt+0xbec8>  // b.none
  40e298:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40e29c:	add	x0, x0, #0x180
  40e2a0:	bl	402370 <gettext@plt>
  40e2a4:	b	40e3c4 <ferror@plt+0xbfe4>
  40e2a8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e2ac:	add	x0, x0, #0x3c8
  40e2b0:	ldr	w0, [x0]
  40e2b4:	and	w0, w0, #0x10
  40e2b8:	cmp	w0, #0x0
  40e2bc:	b.eq	40e2e8 <ferror@plt+0xbf08>  // b.none
  40e2c0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e2c4:	add	x0, x0, #0x3c8
  40e2c8:	ldr	w0, [x0]
  40e2cc:	and	w0, w0, #0x8
  40e2d0:	cmp	w0, #0x0
  40e2d4:	b.eq	40e2e8 <ferror@plt+0xbf08>  // b.none
  40e2d8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40e2dc:	add	x0, x0, #0x1b0
  40e2e0:	bl	402370 <gettext@plt>
  40e2e4:	b	40e3c4 <ferror@plt+0xbfe4>
  40e2e8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e2ec:	add	x0, x0, #0x3c8
  40e2f0:	ldr	w0, [x0]
  40e2f4:	and	w0, w0, #0x1
  40e2f8:	cmp	w0, #0x0
  40e2fc:	b.eq	40e320 <ferror@plt+0xbf40>  // b.none
  40e300:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e304:	add	x0, x0, #0x3c8
  40e308:	ldr	w1, [x0]
  40e30c:	mov	w0, #0x900                 	// #2304
  40e310:	orr	w1, w1, w0
  40e314:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e318:	add	x0, x0, #0x3c8
  40e31c:	str	w1, [x0]
  40e320:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e324:	add	x0, x0, #0x3c8
  40e328:	ldr	w0, [x0]
  40e32c:	and	w0, w0, #0x6
  40e330:	cmp	w0, #0x0
  40e334:	b.eq	40e354 <ferror@plt+0xbf74>  // b.none
  40e338:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e33c:	add	x0, x0, #0x3c8
  40e340:	ldr	w0, [x0]
  40e344:	orr	w1, w0, #0x700
  40e348:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e34c:	add	x0, x0, #0x3c8
  40e350:	str	w1, [x0]
  40e354:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e358:	add	x0, x0, #0x3c8
  40e35c:	ldr	w0, [x0]
  40e360:	and	w0, w0, #0x18
  40e364:	cmp	w0, #0x0
  40e368:	b.eq	40e3c0 <ferror@plt+0xbfe0>  // b.none
  40e36c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e370:	add	x0, x0, #0x3c8
  40e374:	ldr	w0, [x0]
  40e378:	and	w0, w0, #0x7
  40e37c:	cmp	w0, #0x0
  40e380:	b.eq	40e3a4 <ferror@plt+0xbfc4>  // b.none
  40e384:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e388:	add	x0, x0, #0x3c8
  40e38c:	ldr	w0, [x0]
  40e390:	orr	w1, w0, #0x4000
  40e394:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e398:	add	x0, x0, #0x3c8
  40e39c:	str	w1, [x0]
  40e3a0:	b	40e3c0 <ferror@plt+0xbfe0>
  40e3a4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e3a8:	add	x0, x0, #0x3c8
  40e3ac:	ldr	w0, [x0]
  40e3b0:	orr	w1, w0, #0x200
  40e3b4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e3b8:	add	x0, x0, #0x3c8
  40e3bc:	str	w1, [x0]
  40e3c0:	mov	x0, #0x0                   	// #0
  40e3c4:	ldp	x29, x30, [sp], #16
  40e3c8:	ret
  40e3cc:	stp	x29, x30, [sp, #-64]!
  40e3d0:	mov	x29, sp
  40e3d4:	str	x19, [sp, #16]
  40e3d8:	str	w0, [sp, #44]
  40e3dc:	str	x1, [sp, #32]
  40e3e0:	str	xzr, [sp, #56]
  40e3e4:	str	xzr, [sp, #48]
  40e3e8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e3ec:	add	x0, x0, #0x534
  40e3f0:	ldr	w1, [sp, #44]
  40e3f4:	str	w1, [x0]
  40e3f8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e3fc:	add	x0, x0, #0x538
  40e400:	ldr	x1, [sp, #32]
  40e404:	str	x1, [x0]
  40e408:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e40c:	add	x0, x0, #0x540
  40e410:	str	wzr, [x0]
  40e414:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e418:	add	x0, x0, #0x378
  40e41c:	ldr	w0, [x0]
  40e420:	and	w0, w0, #0x10
  40e424:	cmp	w0, #0x0
  40e428:	b.ne	40e488 <ferror@plt+0xc0a8>  // b.any
  40e42c:	bl	40df2c <ferror@plt+0xbb4c>
  40e430:	str	x0, [sp, #56]
  40e434:	ldr	x0, [sp, #56]
  40e438:	cmp	x0, #0x0
  40e43c:	b.ne	40e490 <ferror@plt+0xc0b0>  // b.any
  40e440:	bl	40e1d0 <ferror@plt+0xbdf0>
  40e444:	str	x0, [sp, #56]
  40e448:	ldr	x0, [sp, #56]
  40e44c:	cmp	x0, #0x0
  40e450:	b.ne	40e498 <ferror@plt+0xc0b8>  // b.any
  40e454:	bl	4114a4 <ferror@plt+0xf0c4>
  40e458:	str	x0, [sp, #56]
  40e45c:	ldr	x0, [sp, #56]
  40e460:	cmp	x0, #0x0
  40e464:	b.ne	40e4a0 <ferror@plt+0xc0c0>  // b.any
  40e468:	bl	40e648 <ferror@plt+0xc268>
  40e46c:	str	x0, [sp, #56]
  40e470:	ldr	x0, [sp, #56]
  40e474:	cmp	x0, #0x0
  40e478:	b.ne	40e4a8 <ferror@plt+0xc0c8>  // b.any
  40e47c:	bl	40e16c <ferror@plt+0xbd8c>
  40e480:	mov	w0, #0x0                   	// #0
  40e484:	b	40e63c <ferror@plt+0xc25c>
  40e488:	nop
  40e48c:	b	40e4ac <ferror@plt+0xc0cc>
  40e490:	nop
  40e494:	b	40e4ac <ferror@plt+0xc0cc>
  40e498:	nop
  40e49c:	b	40e4ac <ferror@plt+0xc0cc>
  40e4a0:	nop
  40e4a4:	b	40e4ac <ferror@plt+0xc0cc>
  40e4a8:	nop
  40e4ac:	bl	404710 <ferror@plt+0x2330>
  40e4b0:	bl	40dd88 <ferror@plt+0xb9a8>
  40e4b4:	bl	41060c <ferror@plt+0xe22c>
  40e4b8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e4bc:	add	x0, x0, #0x34c
  40e4c0:	str	wzr, [x0]
  40e4c4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e4c8:	add	x0, x0, #0x534
  40e4cc:	ldr	w1, [sp, #44]
  40e4d0:	str	w1, [x0]
  40e4d4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e4d8:	add	x0, x0, #0x538
  40e4dc:	ldr	x1, [sp, #32]
  40e4e0:	str	x1, [x0]
  40e4e4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e4e8:	add	x0, x0, #0x540
  40e4ec:	str	wzr, [x0]
  40e4f0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e4f4:	add	x0, x0, #0x550
  40e4f8:	mov	w1, #0x1                   	// #1
  40e4fc:	str	w1, [x0]
  40e500:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e504:	add	x0, x0, #0x37c
  40e508:	mov	w1, #0x1                   	// #1
  40e50c:	str	w1, [x0]
  40e510:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e514:	add	x0, x0, #0x378
  40e518:	ldr	w1, [x0]
  40e51c:	mov	w0, #0x44                  	// #68
  40e520:	and	w0, w1, w0
  40e524:	cmp	w0, #0x0
  40e528:	b.ne	40e548 <ferror@plt+0xc168>  // b.any
  40e52c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e530:	add	x0, x0, #0x378
  40e534:	ldr	w0, [x0]
  40e538:	orr	w1, w0, #0x40
  40e53c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e540:	add	x0, x0, #0x378
  40e544:	str	w1, [x0]
  40e548:	bl	40df2c <ferror@plt+0xbb4c>
  40e54c:	str	x0, [sp, #48]
  40e550:	ldr	x0, [sp, #48]
  40e554:	cmp	x0, #0x0
  40e558:	b.ne	40e5a4 <ferror@plt+0xc1c4>  // b.any
  40e55c:	bl	40e1d0 <ferror@plt+0xbdf0>
  40e560:	str	x0, [sp, #48]
  40e564:	ldr	x0, [sp, #48]
  40e568:	cmp	x0, #0x0
  40e56c:	b.ne	40e5ac <ferror@plt+0xc1cc>  // b.any
  40e570:	bl	4114a4 <ferror@plt+0xf0c4>
  40e574:	str	x0, [sp, #48]
  40e578:	ldr	x0, [sp, #48]
  40e57c:	cmp	x0, #0x0
  40e580:	b.ne	40e5b4 <ferror@plt+0xc1d4>  // b.any
  40e584:	bl	40e648 <ferror@plt+0xc268>
  40e588:	str	x0, [sp, #48]
  40e58c:	ldr	x0, [sp, #48]
  40e590:	cmp	x0, #0x0
  40e594:	b.ne	40e5bc <ferror@plt+0xc1dc>  // b.any
  40e598:	bl	40e16c <ferror@plt+0xbd8c>
  40e59c:	mov	w0, #0x0                   	// #0
  40e5a0:	b	40e63c <ferror@plt+0xc25c>
  40e5a4:	nop
  40e5a8:	b	40e5c0 <ferror@plt+0xc1e0>
  40e5ac:	nop
  40e5b0:	b	40e5c0 <ferror@plt+0xc1e0>
  40e5b4:	nop
  40e5b8:	b	40e5c0 <ferror@plt+0xc1e0>
  40e5bc:	nop
  40e5c0:	bl	40dd88 <ferror@plt+0xb9a8>
  40e5c4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e5c8:	add	x0, x0, #0x378
  40e5cc:	ldr	w0, [x0]
  40e5d0:	and	w0, w0, #0x10
  40e5d4:	cmp	w0, #0x0
  40e5d8:	b.eq	40e608 <ferror@plt+0xc228>  // b.none
  40e5dc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e5e0:	add	x0, x0, #0x3f8
  40e5e4:	ldr	x19, [x0]
  40e5e8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40e5ec:	add	x0, x0, #0x1e0
  40e5f0:	bl	402370 <gettext@plt>
  40e5f4:	ldr	x2, [sp, #48]
  40e5f8:	mov	x1, x0
  40e5fc:	mov	x0, x19
  40e600:	bl	4023a0 <fprintf@plt>
  40e604:	b	40e630 <ferror@plt+0xc250>
  40e608:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e60c:	add	x0, x0, #0x3f8
  40e610:	ldr	x19, [x0]
  40e614:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40e618:	add	x0, x0, #0x1e0
  40e61c:	bl	402370 <gettext@plt>
  40e620:	ldr	x2, [sp, #56]
  40e624:	mov	x1, x0
  40e628:	mov	x0, x19
  40e62c:	bl	4023a0 <fprintf@plt>
  40e630:	mov	w1, #0x1                   	// #1
  40e634:	mov	x0, #0x0                   	// #0
  40e638:	bl	404edc <ferror@plt+0x2afc>
  40e63c:	ldr	x19, [sp, #16]
  40e640:	ldp	x29, x30, [sp], #64
  40e644:	ret
  40e648:	stp	x29, x30, [sp, #-32]!
  40e64c:	mov	x29, sp
  40e650:	str	wzr, [sp, #28]
  40e654:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e658:	add	x0, x0, #0x398
  40e65c:	ldr	w0, [x0]
  40e660:	cmp	w0, #0x0
  40e664:	b.ne	40e694 <ferror@plt+0xc2b4>  // b.any
  40e668:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e66c:	add	x0, x0, #0x37c
  40e670:	ldr	w0, [x0]
  40e674:	cmp	w0, #0x0
  40e678:	b.ne	40e694 <ferror@plt+0xc2b4>  // b.any
  40e67c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e680:	add	x0, x0, #0x558
  40e684:	mov	x1, #0xaa00                	// #43520
  40e688:	str	x1, [x0]
  40e68c:	mov	x0, #0x0                   	// #0
  40e690:	b	40e8dc <ferror@plt+0xc4fc>
  40e694:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e698:	add	x0, x0, #0x378
  40e69c:	ldr	w0, [x0]
  40e6a0:	and	w0, w0, #0x80
  40e6a4:	cmp	w0, #0x0
  40e6a8:	b.ne	40e6dc <ferror@plt+0xc2fc>  // b.any
  40e6ac:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e6b0:	add	x0, x0, #0x398
  40e6b4:	ldr	w0, [x0]
  40e6b8:	and	w0, w0, #0xc
  40e6bc:	cmp	w0, #0x0
  40e6c0:	b.ne	40e6dc <ferror@plt+0xc2fc>  // b.any
  40e6c4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e6c8:	add	x0, x0, #0x398
  40e6cc:	ldr	w0, [x0]
  40e6d0:	orr	w0, w0, #0x2
  40e6d4:	str	w0, [sp, #28]
  40e6d8:	b	40e6ec <ferror@plt+0xc30c>
  40e6dc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e6e0:	add	x0, x0, #0x398
  40e6e4:	ldr	w0, [x0]
  40e6e8:	str	w0, [sp, #28]
  40e6ec:	ldr	w0, [sp, #28]
  40e6f0:	cmp	w0, #0x13
  40e6f4:	b.eq	40e8a8 <ferror@plt+0xc4c8>  // b.none
  40e6f8:	ldr	w0, [sp, #28]
  40e6fc:	cmp	w0, #0x13
  40e700:	b.gt	40e8c8 <ferror@plt+0xc4e8>
  40e704:	ldr	w0, [sp, #28]
  40e708:	cmp	w0, #0x12
  40e70c:	b.eq	40e880 <ferror@plt+0xc4a0>  // b.none
  40e710:	ldr	w0, [sp, #28]
  40e714:	cmp	w0, #0x12
  40e718:	b.gt	40e8c8 <ferror@plt+0xc4e8>
  40e71c:	ldr	w0, [sp, #28]
  40e720:	cmp	w0, #0x11
  40e724:	b.eq	40e858 <ferror@plt+0xc478>  // b.none
  40e728:	ldr	w0, [sp, #28]
  40e72c:	cmp	w0, #0x11
  40e730:	b.gt	40e8c8 <ferror@plt+0xc4e8>
  40e734:	ldr	w0, [sp, #28]
  40e738:	cmp	w0, #0x10
  40e73c:	b.eq	40e830 <ferror@plt+0xc450>  // b.none
  40e740:	ldr	w0, [sp, #28]
  40e744:	cmp	w0, #0x10
  40e748:	b.gt	40e8c8 <ferror@plt+0xc4e8>
  40e74c:	ldr	w0, [sp, #28]
  40e750:	cmp	w0, #0xc
  40e754:	b.eq	40e7e0 <ferror@plt+0xc400>  // b.none
  40e758:	ldr	w0, [sp, #28]
  40e75c:	cmp	w0, #0xc
  40e760:	b.gt	40e8c8 <ferror@plt+0xc4e8>
  40e764:	ldr	w0, [sp, #28]
  40e768:	cmp	w0, #0x8
  40e76c:	b.eq	40e7f4 <ferror@plt+0xc414>  // b.none
  40e770:	ldr	w0, [sp, #28]
  40e774:	cmp	w0, #0x8
  40e778:	b.gt	40e8c8 <ferror@plt+0xc4e8>
  40e77c:	ldr	w0, [sp, #28]
  40e780:	cmp	w0, #0x4
  40e784:	b.eq	40e808 <ferror@plt+0xc428>  // b.none
  40e788:	ldr	w0, [sp, #28]
  40e78c:	cmp	w0, #0x4
  40e790:	b.gt	40e8c8 <ferror@plt+0xc4e8>
  40e794:	ldr	w0, [sp, #28]
  40e798:	cmp	w0, #0x3
  40e79c:	b.eq	40e894 <ferror@plt+0xc4b4>  // b.none
  40e7a0:	ldr	w0, [sp, #28]
  40e7a4:	cmp	w0, #0x3
  40e7a8:	b.gt	40e8c8 <ferror@plt+0xc4e8>
  40e7ac:	ldr	w0, [sp, #28]
  40e7b0:	cmp	w0, #0x2
  40e7b4:	b.eq	40e86c <ferror@plt+0xc48c>  // b.none
  40e7b8:	ldr	w0, [sp, #28]
  40e7bc:	cmp	w0, #0x2
  40e7c0:	b.gt	40e8c8 <ferror@plt+0xc4e8>
  40e7c4:	ldr	w0, [sp, #28]
  40e7c8:	cmp	w0, #0x0
  40e7cc:	b.eq	40e81c <ferror@plt+0xc43c>  // b.none
  40e7d0:	ldr	w0, [sp, #28]
  40e7d4:	cmp	w0, #0x1
  40e7d8:	b.eq	40e844 <ferror@plt+0xc464>  // b.none
  40e7dc:	b	40e8c8 <ferror@plt+0xc4e8>
  40e7e0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e7e4:	add	x0, x0, #0x558
  40e7e8:	mov	x1, #0x3f3f                	// #16191
  40e7ec:	str	x1, [x0]
  40e7f0:	b	40e8d8 <ferror@plt+0xc4f8>
  40e7f4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e7f8:	add	x0, x0, #0x558
  40e7fc:	mov	x1, #0x303                 	// #771
  40e800:	str	x1, [x0]
  40e804:	b	40e8d8 <ferror@plt+0xc4f8>
  40e808:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e80c:	add	x0, x0, #0x558
  40e810:	mov	x1, #0x3333                	// #13107
  40e814:	str	x1, [x0]
  40e818:	b	40e8d8 <ferror@plt+0xc4f8>
  40e81c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e820:	add	x0, x0, #0x558
  40e824:	mov	x1, #0x202                 	// #514
  40e828:	str	x1, [x0]
  40e82c:	b	40e8d8 <ferror@plt+0xc4f8>
  40e830:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e834:	add	x0, x0, #0x558
  40e838:	mov	x1, #0x303                 	// #771
  40e83c:	str	x1, [x0]
  40e840:	b	40e8d8 <ferror@plt+0xc4f8>
  40e844:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e848:	add	x0, x0, #0x558
  40e84c:	mov	x1, #0x2222                	// #8738
  40e850:	str	x1, [x0]
  40e854:	b	40e8d8 <ferror@plt+0xc4f8>
  40e858:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e85c:	add	x0, x0, #0x558
  40e860:	mov	x1, #0x3333                	// #13107
  40e864:	str	x1, [x0]
  40e868:	b	40e8d8 <ferror@plt+0xc4f8>
  40e86c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e870:	add	x0, x0, #0x558
  40e874:	mov	x1, #0xa0a                 	// #2570
  40e878:	str	x1, [x0]
  40e87c:	b	40e8d8 <ferror@plt+0xc4f8>
  40e880:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e884:	add	x0, x0, #0x558
  40e888:	mov	x1, #0xf0f                 	// #3855
  40e88c:	str	x1, [x0]
  40e890:	b	40e8d8 <ferror@plt+0xc4f8>
  40e894:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e898:	add	x0, x0, #0x558
  40e89c:	mov	x1, #0xaaaa                	// #43690
  40e8a0:	str	x1, [x0]
  40e8a4:	b	40e8d8 <ferror@plt+0xc4f8>
  40e8a8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e8ac:	add	x0, x0, #0x300
  40e8b0:	mov	w1, #0x1                   	// #1
  40e8b4:	str	w1, [x0]
  40e8b8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e8bc:	add	x0, x0, #0x398
  40e8c0:	str	wzr, [x0]
  40e8c4:	b	40e8d8 <ferror@plt+0xc4f8>
  40e8c8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40e8cc:	add	x0, x0, #0x580
  40e8d0:	bl	402370 <gettext@plt>
  40e8d4:	b	40e8dc <ferror@plt+0xc4fc>
  40e8d8:	mov	x0, #0x0                   	// #0
  40e8dc:	ldp	x29, x30, [sp], #32
  40e8e0:	ret
  40e8e4:	sub	sp, sp, #0x20
  40e8e8:	str	x0, [sp, #8]
  40e8ec:	ldr	x0, [sp, #8]
  40e8f0:	ldr	w0, [x0, #876]
  40e8f4:	adrp	x1, 42e000 <ferror@plt+0x2bc20>
  40e8f8:	add	x1, x1, #0x338
  40e8fc:	ldr	w1, [x1]
  40e900:	cmp	w0, w1
  40e904:	cset	w0, eq  // eq = none
  40e908:	and	w0, w0, #0xff
  40e90c:	mov	w2, w0
  40e910:	ldr	x0, [sp, #8]
  40e914:	ldr	w1, [x0, #860]
  40e918:	ldr	x0, [sp, #8]
  40e91c:	ldr	w0, [x0, #868]
  40e920:	cmp	w1, w0
  40e924:	b.ne	40e930 <ferror@plt+0xc550>  // b.any
  40e928:	mov	w0, #0x2                   	// #2
  40e92c:	b	40e934 <ferror@plt+0xc554>
  40e930:	mov	w0, #0x0                   	// #0
  40e934:	orr	w1, w0, w2
  40e938:	ldr	x0, [sp, #8]
  40e93c:	ldr	w0, [x0, #872]
  40e940:	cmp	w0, #0x0
  40e944:	b.ne	40e950 <ferror@plt+0xc570>  // b.any
  40e948:	mov	w0, #0x4                   	// #4
  40e94c:	b	40e954 <ferror@plt+0xc574>
  40e950:	mov	w0, #0x0                   	// #0
  40e954:	orr	w1, w0, w1
  40e958:	ldr	x0, [sp, #8]
  40e95c:	ldr	w0, [x0, #872]
  40e960:	adrp	x2, 42e000 <ferror@plt+0x2bc20>
  40e964:	add	x2, x2, #0x340
  40e968:	ldr	x2, [x2]
  40e96c:	cmp	w0, w2
  40e970:	b.ne	40e97c <ferror@plt+0xc59c>  // b.any
  40e974:	mov	w0, #0x8                   	// #8
  40e978:	b	40e980 <ferror@plt+0xc5a0>
  40e97c:	mov	w0, #0x0                   	// #0
  40e980:	orr	w0, w0, w1
  40e984:	str	w0, [sp, #28]
  40e988:	ldr	w0, [sp, #28]
  40e98c:	mov	w1, #0x1                   	// #1
  40e990:	lsl	w0, w1, w0
  40e994:	mov	w1, w0
  40e998:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40e99c:	add	x0, x0, #0x558
  40e9a0:	ldr	x0, [x0]
  40e9a4:	and	w0, w1, w0
  40e9a8:	add	sp, sp, #0x20
  40e9ac:	ret
  40e9b0:	stp	x29, x30, [sp, #-48]!
  40e9b4:	mov	x29, sp
  40e9b8:	str	x0, [sp, #24]
  40e9bc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40e9c0:	add	x0, x0, #0x390
  40e9c4:	ldr	x0, [x0]
  40e9c8:	str	x0, [sp, #40]
  40e9cc:	ldr	x0, [sp, #40]
  40e9d0:	cmp	x0, #0x0
  40e9d4:	b.ne	40f028 <ferror@plt+0xcc48>  // b.any
  40e9d8:	mov	w0, #0x0                   	// #0
  40e9dc:	b	40f038 <ferror@plt+0xcc58>
  40e9e0:	ldr	x0, [sp, #40]
  40e9e4:	ldr	w0, [x0, #20]
  40e9e8:	cmp	w0, #0xf
  40e9ec:	b.eq	40ee5c <ferror@plt+0xca7c>  // b.none
  40e9f0:	cmp	w0, #0xf
  40e9f4:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40e9f8:	cmp	w0, #0xe
  40e9fc:	b.eq	40eeb4 <ferror@plt+0xcad4>  // b.none
  40ea00:	cmp	w0, #0xe
  40ea04:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40ea08:	cmp	w0, #0xd
  40ea0c:	b.eq	40efbc <ferror@plt+0xcbdc>  // b.none
  40ea10:	cmp	w0, #0xd
  40ea14:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40ea18:	cmp	w0, #0xc
  40ea1c:	b.eq	40ef64 <ferror@plt+0xcb84>  // b.none
  40ea20:	cmp	w0, #0xc
  40ea24:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40ea28:	cmp	w0, #0xb
  40ea2c:	b.eq	40ef0c <ferror@plt+0xcb2c>  // b.none
  40ea30:	cmp	w0, #0xb
  40ea34:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40ea38:	cmp	w0, #0xa
  40ea3c:	b.eq	40ee04 <ferror@plt+0xca24>  // b.none
  40ea40:	cmp	w0, #0xa
  40ea44:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40ea48:	cmp	w0, #0x9
  40ea4c:	b.eq	40edac <ferror@plt+0xc9cc>  // b.none
  40ea50:	cmp	w0, #0x9
  40ea54:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40ea58:	cmp	w0, #0x8
  40ea5c:	b.eq	40ed54 <ferror@plt+0xc974>  // b.none
  40ea60:	cmp	w0, #0x8
  40ea64:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40ea68:	cmp	w0, #0x7
  40ea6c:	b.eq	40ecfc <ferror@plt+0xc91c>  // b.none
  40ea70:	cmp	w0, #0x7
  40ea74:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40ea78:	cmp	w0, #0x6
  40ea7c:	b.eq	40eca4 <ferror@plt+0xc8c4>  // b.none
  40ea80:	cmp	w0, #0x6
  40ea84:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40ea88:	cmp	w0, #0x5
  40ea8c:	b.eq	40ec4c <ferror@plt+0xc86c>  // b.none
  40ea90:	cmp	w0, #0x5
  40ea94:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40ea98:	cmp	w0, #0x4
  40ea9c:	b.eq	40ebf4 <ferror@plt+0xc814>  // b.none
  40eaa0:	cmp	w0, #0x4
  40eaa4:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40eaa8:	cmp	w0, #0x3
  40eaac:	b.eq	40eb9c <ferror@plt+0xc7bc>  // b.none
  40eab0:	cmp	w0, #0x3
  40eab4:	b.gt	40eac8 <ferror@plt+0xc6e8>
  40eab8:	cmp	w0, #0x1
  40eabc:	b.eq	40eaec <ferror@plt+0xc70c>  // b.none
  40eac0:	cmp	w0, #0x2
  40eac4:	b.eq	40eb44 <ferror@plt+0xc764>  // b.none
  40eac8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40eacc:	add	x0, x0, #0x5a8
  40ead0:	bl	402370 <gettext@plt>
  40ead4:	mov	x2, x0
  40ead8:	mov	w1, #0x5f                  	// #95
  40eadc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40eae0:	add	x0, x0, #0x5c0
  40eae4:	bl	404c88 <ferror@plt+0x28a8>
  40eae8:	b	40f01c <ferror@plt+0xcc3c>
  40eaec:	ldr	x0, [sp, #40]
  40eaf0:	ldr	w0, [x0, #16]
  40eaf4:	str	w0, [sp, #36]
  40eaf8:	b	40eb2c <ferror@plt+0xc74c>
  40eafc:	ldr	x0, [sp, #24]
  40eb00:	ldr	w0, [x0, #884]
  40eb04:	ldr	x1, [sp, #40]
  40eb08:	ldr	x2, [x1, #8]
  40eb0c:	ldrsw	x1, [sp, #36]
  40eb10:	lsl	x1, x1, #6
  40eb14:	add	x1, x2, x1
  40eb18:	ldr	w1, [x1]
  40eb1c:	cmp	w0, w1
  40eb20:	b.ne	40eb2c <ferror@plt+0xc74c>  // b.any
  40eb24:	mov	w0, #0x1                   	// #1
  40eb28:	b	40f038 <ferror@plt+0xcc58>
  40eb2c:	ldr	w0, [sp, #36]
  40eb30:	sub	w1, w0, #0x1
  40eb34:	str	w1, [sp, #36]
  40eb38:	cmp	w0, #0x0
  40eb3c:	b.ne	40eafc <ferror@plt+0xc71c>  // b.any
  40eb40:	b	40f01c <ferror@plt+0xcc3c>
  40eb44:	ldr	x0, [sp, #40]
  40eb48:	ldr	w0, [x0, #16]
  40eb4c:	str	w0, [sp, #36]
  40eb50:	b	40eb84 <ferror@plt+0xc7a4>
  40eb54:	ldr	x0, [sp, #24]
  40eb58:	ldr	w0, [x0, #876]
  40eb5c:	ldr	x1, [sp, #40]
  40eb60:	ldr	x2, [x1, #8]
  40eb64:	ldrsw	x1, [sp, #36]
  40eb68:	lsl	x1, x1, #6
  40eb6c:	add	x1, x2, x1
  40eb70:	ldr	w1, [x1]
  40eb74:	cmp	w0, w1
  40eb78:	b.ne	40eb84 <ferror@plt+0xc7a4>  // b.any
  40eb7c:	mov	w0, #0x1                   	// #1
  40eb80:	b	40f038 <ferror@plt+0xcc58>
  40eb84:	ldr	w0, [sp, #36]
  40eb88:	sub	w1, w0, #0x1
  40eb8c:	str	w1, [sp, #36]
  40eb90:	cmp	w0, #0x0
  40eb94:	b.ne	40eb54 <ferror@plt+0xc774>  // b.any
  40eb98:	b	40f01c <ferror@plt+0xcc3c>
  40eb9c:	ldr	x0, [sp, #40]
  40eba0:	ldr	w0, [x0, #16]
  40eba4:	str	w0, [sp, #36]
  40eba8:	b	40ebdc <ferror@plt+0xc7fc>
  40ebac:	ldr	x0, [sp, #24]
  40ebb0:	ldr	w0, [x0, #892]
  40ebb4:	ldr	x1, [sp, #40]
  40ebb8:	ldr	x2, [x1, #8]
  40ebbc:	ldrsw	x1, [sp, #36]
  40ebc0:	lsl	x1, x1, #6
  40ebc4:	add	x1, x2, x1
  40ebc8:	ldr	w1, [x1]
  40ebcc:	cmp	w0, w1
  40ebd0:	b.ne	40ebdc <ferror@plt+0xc7fc>  // b.any
  40ebd4:	mov	w0, #0x1                   	// #1
  40ebd8:	b	40f038 <ferror@plt+0xcc58>
  40ebdc:	ldr	w0, [sp, #36]
  40ebe0:	sub	w1, w0, #0x1
  40ebe4:	str	w1, [sp, #36]
  40ebe8:	cmp	w0, #0x0
  40ebec:	b.ne	40ebac <ferror@plt+0xc7cc>  // b.any
  40ebf0:	b	40f01c <ferror@plt+0xcc3c>
  40ebf4:	ldr	x0, [sp, #40]
  40ebf8:	ldr	w0, [x0, #16]
  40ebfc:	str	w0, [sp, #36]
  40ec00:	b	40ec34 <ferror@plt+0xc854>
  40ec04:	ldr	x0, [sp, #24]
  40ec08:	ldr	w0, [x0, #900]
  40ec0c:	ldr	x1, [sp, #40]
  40ec10:	ldr	x2, [x1, #8]
  40ec14:	ldrsw	x1, [sp, #36]
  40ec18:	lsl	x1, x1, #6
  40ec1c:	add	x1, x2, x1
  40ec20:	ldr	w1, [x1]
  40ec24:	cmp	w0, w1
  40ec28:	b.ne	40ec34 <ferror@plt+0xc854>  // b.any
  40ec2c:	mov	w0, #0x1                   	// #1
  40ec30:	b	40f038 <ferror@plt+0xcc58>
  40ec34:	ldr	w0, [sp, #36]
  40ec38:	sub	w1, w0, #0x1
  40ec3c:	str	w1, [sp, #36]
  40ec40:	cmp	w0, #0x0
  40ec44:	b.ne	40ec04 <ferror@plt+0xc824>  // b.any
  40ec48:	b	40f01c <ferror@plt+0xcc3c>
  40ec4c:	ldr	x0, [sp, #40]
  40ec50:	ldr	w0, [x0, #16]
  40ec54:	str	w0, [sp, #36]
  40ec58:	b	40ec8c <ferror@plt+0xc8ac>
  40ec5c:	ldr	x0, [sp, #24]
  40ec60:	ldr	w0, [x0, #888]
  40ec64:	ldr	x1, [sp, #40]
  40ec68:	ldr	x2, [x1, #8]
  40ec6c:	ldrsw	x1, [sp, #36]
  40ec70:	lsl	x1, x1, #6
  40ec74:	add	x1, x2, x1
  40ec78:	ldr	w1, [x1]
  40ec7c:	cmp	w0, w1
  40ec80:	b.ne	40ec8c <ferror@plt+0xc8ac>  // b.any
  40ec84:	mov	w0, #0x1                   	// #1
  40ec88:	b	40f038 <ferror@plt+0xcc58>
  40ec8c:	ldr	w0, [sp, #36]
  40ec90:	sub	w1, w0, #0x1
  40ec94:	str	w1, [sp, #36]
  40ec98:	cmp	w0, #0x0
  40ec9c:	b.ne	40ec5c <ferror@plt+0xc87c>  // b.any
  40eca0:	b	40f01c <ferror@plt+0xcc3c>
  40eca4:	ldr	x0, [sp, #40]
  40eca8:	ldr	w0, [x0, #16]
  40ecac:	str	w0, [sp, #36]
  40ecb0:	b	40ece4 <ferror@plt+0xc904>
  40ecb4:	ldr	x0, [sp, #24]
  40ecb8:	ldr	w0, [x0, #880]
  40ecbc:	ldr	x1, [sp, #40]
  40ecc0:	ldr	x2, [x1, #8]
  40ecc4:	ldrsw	x1, [sp, #36]
  40ecc8:	lsl	x1, x1, #6
  40eccc:	add	x1, x2, x1
  40ecd0:	ldr	w1, [x1]
  40ecd4:	cmp	w0, w1
  40ecd8:	b.ne	40ece4 <ferror@plt+0xc904>  // b.any
  40ecdc:	mov	w0, #0x1                   	// #1
  40ece0:	b	40f038 <ferror@plt+0xcc58>
  40ece4:	ldr	w0, [sp, #36]
  40ece8:	sub	w1, w0, #0x1
  40ecec:	str	w1, [sp, #36]
  40ecf0:	cmp	w0, #0x0
  40ecf4:	b.ne	40ecb4 <ferror@plt+0xc8d4>  // b.any
  40ecf8:	b	40f01c <ferror@plt+0xcc3c>
  40ecfc:	ldr	x0, [sp, #40]
  40ed00:	ldr	w0, [x0, #16]
  40ed04:	str	w0, [sp, #36]
  40ed08:	b	40ed3c <ferror@plt+0xc95c>
  40ed0c:	ldr	x0, [sp, #24]
  40ed10:	ldr	w0, [x0, #896]
  40ed14:	ldr	x1, [sp, #40]
  40ed18:	ldr	x2, [x1, #8]
  40ed1c:	ldrsw	x1, [sp, #36]
  40ed20:	lsl	x1, x1, #6
  40ed24:	add	x1, x2, x1
  40ed28:	ldr	w1, [x1]
  40ed2c:	cmp	w0, w1
  40ed30:	b.ne	40ed3c <ferror@plt+0xc95c>  // b.any
  40ed34:	mov	w0, #0x1                   	// #1
  40ed38:	b	40f038 <ferror@plt+0xcc58>
  40ed3c:	ldr	w0, [sp, #36]
  40ed40:	sub	w1, w0, #0x1
  40ed44:	str	w1, [sp, #36]
  40ed48:	cmp	w0, #0x0
  40ed4c:	b.ne	40ed0c <ferror@plt+0xc92c>  // b.any
  40ed50:	b	40f01c <ferror@plt+0xcc3c>
  40ed54:	ldr	x0, [sp, #40]
  40ed58:	ldr	w0, [x0, #16]
  40ed5c:	str	w0, [sp, #36]
  40ed60:	b	40ed94 <ferror@plt+0xc9b4>
  40ed64:	ldr	x0, [sp, #24]
  40ed68:	ldr	w0, [x0, #904]
  40ed6c:	ldr	x1, [sp, #40]
  40ed70:	ldr	x2, [x1, #8]
  40ed74:	ldrsw	x1, [sp, #36]
  40ed78:	lsl	x1, x1, #6
  40ed7c:	add	x1, x2, x1
  40ed80:	ldr	w1, [x1]
  40ed84:	cmp	w0, w1
  40ed88:	b.ne	40ed94 <ferror@plt+0xc9b4>  // b.any
  40ed8c:	mov	w0, #0x1                   	// #1
  40ed90:	b	40f038 <ferror@plt+0xcc58>
  40ed94:	ldr	w0, [sp, #36]
  40ed98:	sub	w1, w0, #0x1
  40ed9c:	str	w1, [sp, #36]
  40eda0:	cmp	w0, #0x0
  40eda4:	b.ne	40ed64 <ferror@plt+0xc984>  // b.any
  40eda8:	b	40f01c <ferror@plt+0xcc3c>
  40edac:	ldr	x0, [sp, #40]
  40edb0:	ldr	w0, [x0, #16]
  40edb4:	str	w0, [sp, #36]
  40edb8:	b	40edec <ferror@plt+0xca0c>
  40edbc:	ldr	x0, [sp, #24]
  40edc0:	ldr	w1, [x0, #856]
  40edc4:	ldr	x0, [sp, #40]
  40edc8:	ldr	x2, [x0, #8]
  40edcc:	ldrsw	x0, [sp, #36]
  40edd0:	lsl	x0, x0, #6
  40edd4:	add	x0, x2, x0
  40edd8:	ldr	w0, [x0]
  40eddc:	cmp	w1, w0
  40ede0:	b.ne	40edec <ferror@plt+0xca0c>  // b.any
  40ede4:	mov	w0, #0x1                   	// #1
  40ede8:	b	40f038 <ferror@plt+0xcc58>
  40edec:	ldr	w0, [sp, #36]
  40edf0:	sub	w1, w0, #0x1
  40edf4:	str	w1, [sp, #36]
  40edf8:	cmp	w0, #0x0
  40edfc:	b.ne	40edbc <ferror@plt+0xc9dc>  // b.any
  40ee00:	b	40f01c <ferror@plt+0xcc3c>
  40ee04:	ldr	x0, [sp, #40]
  40ee08:	ldr	w0, [x0, #16]
  40ee0c:	str	w0, [sp, #36]
  40ee10:	b	40ee44 <ferror@plt+0xca64>
  40ee14:	ldr	x0, [sp, #24]
  40ee18:	ldr	w1, [x0, #868]
  40ee1c:	ldr	x0, [sp, #40]
  40ee20:	ldr	x2, [x0, #8]
  40ee24:	ldrsw	x0, [sp, #36]
  40ee28:	lsl	x0, x0, #6
  40ee2c:	add	x0, x2, x0
  40ee30:	ldr	w0, [x0]
  40ee34:	cmp	w1, w0
  40ee38:	b.ne	40ee44 <ferror@plt+0xca64>  // b.any
  40ee3c:	mov	w0, #0x1                   	// #1
  40ee40:	b	40f038 <ferror@plt+0xcc58>
  40ee44:	ldr	w0, [sp, #36]
  40ee48:	sub	w1, w0, #0x1
  40ee4c:	str	w1, [sp, #36]
  40ee50:	cmp	w0, #0x0
  40ee54:	b.ne	40ee14 <ferror@plt+0xca34>  // b.any
  40ee58:	b	40f01c <ferror@plt+0xcc3c>
  40ee5c:	ldr	x0, [sp, #40]
  40ee60:	ldr	w0, [x0, #16]
  40ee64:	str	w0, [sp, #36]
  40ee68:	b	40ee9c <ferror@plt+0xcabc>
  40ee6c:	ldr	x0, [sp, #24]
  40ee70:	ldr	w1, [x0, #868]
  40ee74:	ldr	x0, [sp, #40]
  40ee78:	ldr	x2, [x0, #8]
  40ee7c:	ldrsw	x0, [sp, #36]
  40ee80:	lsl	x0, x0, #6
  40ee84:	add	x0, x2, x0
  40ee88:	ldr	w0, [x0]
  40ee8c:	cmp	w1, w0
  40ee90:	b.ne	40ee9c <ferror@plt+0xcabc>  // b.any
  40ee94:	mov	w0, #0x1                   	// #1
  40ee98:	b	40f038 <ferror@plt+0xcc58>
  40ee9c:	ldr	w0, [sp, #36]
  40eea0:	sub	w1, w0, #0x1
  40eea4:	str	w1, [sp, #36]
  40eea8:	cmp	w0, #0x0
  40eeac:	b.ne	40ee6c <ferror@plt+0xca8c>  // b.any
  40eeb0:	b	40f01c <ferror@plt+0xcc3c>
  40eeb4:	ldr	x0, [sp, #40]
  40eeb8:	ldr	w0, [x0, #16]
  40eebc:	str	w0, [sp, #36]
  40eec0:	b	40eef4 <ferror@plt+0xcb14>
  40eec4:	ldr	x0, [sp, #24]
  40eec8:	ldr	w1, [x0, #4]
  40eecc:	ldr	x0, [sp, #40]
  40eed0:	ldr	x2, [x0, #8]
  40eed4:	ldrsw	x0, [sp, #36]
  40eed8:	lsl	x0, x0, #6
  40eedc:	add	x0, x2, x0
  40eee0:	ldr	w0, [x0]
  40eee4:	cmp	w1, w0
  40eee8:	b.ne	40eef4 <ferror@plt+0xcb14>  // b.any
  40eeec:	mov	w0, #0x1                   	// #1
  40eef0:	b	40f038 <ferror@plt+0xcc58>
  40eef4:	ldr	w0, [sp, #36]
  40eef8:	sub	w1, w0, #0x1
  40eefc:	str	w1, [sp, #36]
  40ef00:	cmp	w0, #0x0
  40ef04:	b.ne	40eec4 <ferror@plt+0xcae4>  // b.any
  40ef08:	b	40f01c <ferror@plt+0xcc3c>
  40ef0c:	ldr	x0, [sp, #40]
  40ef10:	ldr	w0, [x0, #16]
  40ef14:	str	w0, [sp, #36]
  40ef18:	b	40ef4c <ferror@plt+0xcb6c>
  40ef1c:	ldr	x0, [sp, #24]
  40ef20:	ldr	w0, [x0, #872]
  40ef24:	ldr	x1, [sp, #40]
  40ef28:	ldr	x2, [x1, #8]
  40ef2c:	ldrsw	x1, [sp, #36]
  40ef30:	lsl	x1, x1, #6
  40ef34:	add	x1, x2, x1
  40ef38:	ldr	x1, [x1]
  40ef3c:	cmp	w0, w1
  40ef40:	b.ne	40ef4c <ferror@plt+0xcb6c>  // b.any
  40ef44:	mov	w0, #0x1                   	// #1
  40ef48:	b	40f038 <ferror@plt+0xcc58>
  40ef4c:	ldr	w0, [sp, #36]
  40ef50:	sub	w1, w0, #0x1
  40ef54:	str	w1, [sp, #36]
  40ef58:	cmp	w0, #0x0
  40ef5c:	b.ne	40ef1c <ferror@plt+0xcb3c>  // b.any
  40ef60:	b	40f01c <ferror@plt+0xcc3c>
  40ef64:	ldr	x0, [sp, #40]
  40ef68:	ldr	w0, [x0, #16]
  40ef6c:	str	w0, [sp, #36]
  40ef70:	b	40efa4 <ferror@plt+0xcbc4>
  40ef74:	ldr	x0, [sp, #24]
  40ef78:	ldr	w1, [x0, #860]
  40ef7c:	ldr	x0, [sp, #40]
  40ef80:	ldr	x2, [x0, #8]
  40ef84:	ldrsw	x0, [sp, #36]
  40ef88:	lsl	x0, x0, #6
  40ef8c:	add	x0, x2, x0
  40ef90:	ldr	w0, [x0]
  40ef94:	cmp	w1, w0
  40ef98:	b.ne	40efa4 <ferror@plt+0xcbc4>  // b.any
  40ef9c:	mov	w0, #0x1                   	// #1
  40efa0:	b	40f038 <ferror@plt+0xcc58>
  40efa4:	ldr	w0, [sp, #36]
  40efa8:	sub	w1, w0, #0x1
  40efac:	str	w1, [sp, #36]
  40efb0:	cmp	w0, #0x0
  40efb4:	b.ne	40ef74 <ferror@plt+0xcb94>  // b.any
  40efb8:	b	40f01c <ferror@plt+0xcc3c>
  40efbc:	ldr	x0, [sp, #40]
  40efc0:	ldr	w0, [x0, #16]
  40efc4:	str	w0, [sp, #36]
  40efc8:	b	40f008 <ferror@plt+0xcc28>
  40efcc:	ldr	x0, [sp, #24]
  40efd0:	add	x3, x0, #0x308
  40efd4:	ldr	x0, [sp, #40]
  40efd8:	ldr	x1, [x0, #8]
  40efdc:	ldrsw	x0, [sp, #36]
  40efe0:	lsl	x0, x0, #6
  40efe4:	add	x0, x1, x0
  40efe8:	mov	x2, #0x3f                  	// #63
  40efec:	mov	x1, x0
  40eff0:	mov	x0, x3
  40eff4:	bl	402060 <strncmp@plt>
  40eff8:	cmp	w0, #0x0
  40effc:	b.ne	40f008 <ferror@plt+0xcc28>  // b.any
  40f000:	mov	w0, #0x1                   	// #1
  40f004:	b	40f038 <ferror@plt+0xcc58>
  40f008:	ldr	w0, [sp, #36]
  40f00c:	sub	w1, w0, #0x1
  40f010:	str	w1, [sp, #36]
  40f014:	cmp	w0, #0x0
  40f018:	b.ne	40efcc <ferror@plt+0xcbec>  // b.any
  40f01c:	ldr	x0, [sp, #40]
  40f020:	ldr	x0, [x0]
  40f024:	str	x0, [sp, #40]
  40f028:	ldr	x0, [sp, #40]
  40f02c:	cmp	x0, #0x0
  40f030:	b.ne	40e9e0 <ferror@plt+0xc600>  // b.any
  40f034:	mov	w0, #0x0                   	// #0
  40f038:	ldp	x29, x30, [sp], #48
  40f03c:	ret
  40f040:	stp	x29, x30, [sp, #-48]!
  40f044:	mov	x29, sp
  40f048:	str	x0, [sp, #24]
  40f04c:	mov	w0, #0x1                   	// #1
  40f050:	str	w0, [sp, #44]
  40f054:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40f058:	add	x0, x0, #0x300
  40f05c:	ldr	w0, [x0]
  40f060:	cmp	w0, #0x0
  40f064:	b.ne	40f0b8 <ferror@plt+0xccd8>  // b.any
  40f068:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40f06c:	add	x0, x0, #0x398
  40f070:	ldr	w0, [x0]
  40f074:	cmp	w0, #0x0
  40f078:	b.ne	40f090 <ferror@plt+0xccb0>  // b.any
  40f07c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40f080:	add	x0, x0, #0x390
  40f084:	ldr	x0, [x0]
  40f088:	cmp	x0, #0x0
  40f08c:	b.ne	40f0a0 <ferror@plt+0xccc0>  // b.any
  40f090:	ldr	x0, [sp, #24]
  40f094:	bl	40e8e4 <ferror@plt+0xc504>
  40f098:	cmp	w0, #0x0
  40f09c:	b.ne	40f0c0 <ferror@plt+0xcce0>  // b.any
  40f0a0:	ldr	x0, [sp, #24]
  40f0a4:	bl	40e9b0 <ferror@plt+0xc5d0>
  40f0a8:	cmp	w0, #0x0
  40f0ac:	b.ne	40f0c8 <ferror@plt+0xcce8>  // b.any
  40f0b0:	str	wzr, [sp, #44]
  40f0b4:	b	40f0cc <ferror@plt+0xccec>
  40f0b8:	nop
  40f0bc:	b	40f0cc <ferror@plt+0xccec>
  40f0c0:	nop
  40f0c4:	b	40f0cc <ferror@plt+0xccec>
  40f0c8:	nop
  40f0cc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40f0d0:	add	x0, x0, #0x370
  40f0d4:	ldr	w0, [x0]
  40f0d8:	cmp	w0, #0x0
  40f0dc:	b.eq	40f104 <ferror@plt+0xcd24>  // b.none
  40f0e0:	ldr	x0, [sp, #24]
  40f0e4:	ldrb	w0, [x0, #28]
  40f0e8:	cmp	w0, #0x52
  40f0ec:	b.eq	40f104 <ferror@plt+0xcd24>  // b.none
  40f0f0:	ldr	x0, [sp, #24]
  40f0f4:	ldrb	w0, [x0, #28]
  40f0f8:	cmp	w0, #0x44
  40f0fc:	b.eq	40f104 <ferror@plt+0xcd24>  // b.none
  40f100:	str	wzr, [sp, #44]
  40f104:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40f108:	add	x0, x0, #0x36c
  40f10c:	ldr	w0, [x0]
  40f110:	cmp	w0, #0x0
  40f114:	b.eq	40f12c <ferror@plt+0xcd4c>  // b.none
  40f118:	ldr	w0, [sp, #44]
  40f11c:	cmp	w0, #0x0
  40f120:	cset	w0, eq  // eq = none
  40f124:	and	w0, w0, #0xff
  40f128:	b	40f130 <ferror@plt+0xcd50>
  40f12c:	ldr	w0, [sp, #44]
  40f130:	ldp	x29, x30, [sp], #48
  40f134:	ret
  40f138:	stp	x29, x30, [sp, #-128]!
  40f13c:	mov	x29, sp
  40f140:	str	x0, [sp, #24]
  40f144:	str	x1, [sp, #16]
  40f148:	ldr	x0, [sp, #24]
  40f14c:	bl	40aa1c <ferror@plt+0x863c>
  40f150:	str	x0, [sp, #96]
  40f154:	ldr	x0, [sp, #96]
  40f158:	cmp	x0, #0x0
  40f15c:	b.eq	40f280 <ferror@plt+0xcea0>  // b.none
  40f160:	mov	x0, #0x30                  	// #48
  40f164:	bl	402020 <malloc@plt>
  40f168:	str	x0, [sp, #64]
  40f16c:	ldr	x0, [sp, #96]
  40f170:	ldr	w0, [x0, #44]
  40f174:	and	w0, w0, #0x10
  40f178:	cmp	w0, #0x0
  40f17c:	b.eq	40f1b4 <ferror@plt+0xcdd4>  // b.none
  40f180:	bl	402250 <get_pid_digits@plt>
  40f184:	str	w0, [sp, #124]
  40f188:	ldr	x0, [sp, #96]
  40f18c:	ldr	x0, [x0, #8]
  40f190:	bl	401e60 <strlen@plt>
  40f194:	str	w0, [sp, #60]
  40f198:	ldr	w1, [sp, #60]
  40f19c:	ldr	w0, [sp, #124]
  40f1a0:	cmp	w1, w0
  40f1a4:	b.le	40f1c0 <ferror@plt+0xcde0>
  40f1a8:	ldr	w0, [sp, #60]
  40f1ac:	str	w0, [sp, #124]
  40f1b0:	b	40f1c0 <ferror@plt+0xcde0>
  40f1b4:	ldr	x0, [sp, #96]
  40f1b8:	ldr	w0, [x0, #32]
  40f1bc:	str	w0, [sp, #124]
  40f1c0:	ldr	x0, [sp, #16]
  40f1c4:	cmp	x0, #0x0
  40f1c8:	b.eq	40f20c <ferror@plt+0xce2c>  // b.none
  40f1cc:	ldr	x0, [sp, #16]
  40f1d0:	bl	401e60 <strlen@plt>
  40f1d4:	str	w0, [sp, #60]
  40f1d8:	ldr	w0, [sp, #124]
  40f1dc:	ldr	w2, [sp, #60]
  40f1e0:	ldr	w1, [sp, #60]
  40f1e4:	cmp	w2, w0
  40f1e8:	csel	w1, w1, w0, ge  // ge = tcont
  40f1ec:	ldr	x0, [sp, #64]
  40f1f0:	str	w1, [x0, #24]
  40f1f4:	ldr	x0, [sp, #16]
  40f1f8:	bl	402120 <strdup@plt>
  40f1fc:	mov	x1, x0
  40f200:	ldr	x0, [sp, #64]
  40f204:	str	x1, [x0, #8]
  40f208:	b	40f230 <ferror@plt+0xce50>
  40f20c:	ldr	x0, [sp, #64]
  40f210:	ldr	w1, [sp, #124]
  40f214:	str	w1, [x0, #24]
  40f218:	ldr	x0, [sp, #96]
  40f21c:	ldr	x0, [x0, #8]
  40f220:	bl	402120 <strdup@plt>
  40f224:	mov	x1, x0
  40f228:	ldr	x0, [sp, #64]
  40f22c:	str	x1, [x0, #8]
  40f230:	ldr	x0, [sp, #96]
  40f234:	ldr	x1, [x0, #16]
  40f238:	ldr	x0, [sp, #64]
  40f23c:	str	x1, [x0, #16]
  40f240:	ldr	x0, [sp, #96]
  40f244:	ldr	w1, [x0, #36]
  40f248:	ldr	x0, [sp, #64]
  40f24c:	str	w1, [x0, #28]
  40f250:	ldr	x0, [sp, #96]
  40f254:	ldr	w1, [x0, #40]
  40f258:	ldr	x0, [sp, #64]
  40f25c:	str	w1, [x0, #32]
  40f260:	ldr	x0, [sp, #96]
  40f264:	ldr	w1, [x0, #44]
  40f268:	ldr	x0, [sp, #64]
  40f26c:	str	w1, [x0, #36]
  40f270:	ldr	x0, [sp, #64]
  40f274:	str	xzr, [x0]
  40f278:	ldr	x0, [sp, #64]
  40f27c:	b	40f34c <ferror@plt+0xcf6c>
  40f280:	ldr	x0, [sp, #24]
  40f284:	bl	40aa64 <ferror@plt+0x8684>
  40f288:	str	x0, [sp, #88]
  40f28c:	ldr	x0, [sp, #88]
  40f290:	cmp	x0, #0x0
  40f294:	b.eq	40f348 <ferror@plt+0xcf68>  // b.none
  40f298:	str	xzr, [sp, #112]
  40f29c:	ldr	x0, [sp, #88]
  40f2a0:	ldr	x0, [x0, #8]
  40f2a4:	str	x0, [sp, #104]
  40f2a8:	b	40f330 <ferror@plt+0xcf50>
  40f2ac:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f2b0:	add	x1, x0, #0x5d0
  40f2b4:	ldr	x0, [sp, #104]
  40f2b8:	bl	402300 <strcspn@plt>
  40f2bc:	str	w0, [sp, #84]
  40f2c0:	ldrsw	x1, [sp, #84]
  40f2c4:	add	x0, sp, #0x28
  40f2c8:	mov	x2, x1
  40f2cc:	ldr	x1, [sp, #104]
  40f2d0:	bl	4022f0 <strncpy@plt>
  40f2d4:	ldrsw	x0, [sp, #84]
  40f2d8:	add	x1, sp, #0x28
  40f2dc:	strb	wzr, [x1, x0]
  40f2e0:	add	x0, sp, #0x28
  40f2e4:	ldr	x1, [sp, #16]
  40f2e8:	bl	40f138 <ferror@plt+0xcd58>
  40f2ec:	str	x0, [sp, #72]
  40f2f0:	ldr	x0, [sp, #72]
  40f2f4:	ldr	x1, [sp, #112]
  40f2f8:	str	x1, [x0]
  40f2fc:	ldr	x0, [sp, #72]
  40f300:	str	x0, [sp, #112]
  40f304:	ldrsw	x0, [sp, #84]
  40f308:	ldr	x1, [sp, #104]
  40f30c:	add	x0, x1, x0
  40f310:	str	x0, [sp, #104]
  40f314:	ldr	x0, [sp, #104]
  40f318:	ldrb	w0, [x0]
  40f31c:	cmp	w0, #0x0
  40f320:	b.eq	40f330 <ferror@plt+0xcf50>  // b.none
  40f324:	ldr	x0, [sp, #104]
  40f328:	add	x0, x0, #0x1
  40f32c:	str	x0, [sp, #104]
  40f330:	ldr	x0, [sp, #104]
  40f334:	ldrb	w0, [x0]
  40f338:	cmp	w0, #0x0
  40f33c:	b.ne	40f2ac <ferror@plt+0xcecc>  // b.any
  40f340:	ldr	x0, [sp, #112]
  40f344:	b	40f34c <ferror@plt+0xcf6c>
  40f348:	mov	x0, #0x0                   	// #0
  40f34c:	ldp	x29, x30, [sp], #128
  40f350:	ret
  40f354:	stp	x29, x30, [sp, #-64]!
  40f358:	mov	x29, sp
  40f35c:	str	x0, [sp, #24]
  40f360:	str	w1, [sp, #20]
  40f364:	ldr	w0, [sp, #20]
  40f368:	cmp	w0, #0x62
  40f36c:	b.ne	40f37c <ferror@plt+0xcf9c>  // b.any
  40f370:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f374:	add	x0, x0, #0x5d8
  40f378:	b	40f384 <ferror@plt+0xcfa4>
  40f37c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f380:	add	x0, x0, #0x5e0
  40f384:	str	x0, [sp, #48]
  40f388:	mov	x1, #0x0                   	// #0
  40f38c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f390:	add	x0, x0, #0x5f0
  40f394:	bl	40f138 <ferror@plt+0xcd58>
  40f398:	str	x0, [sp, #40]
  40f39c:	ldr	x0, [sp, #40]
  40f3a0:	cmp	x0, #0x0
  40f3a4:	b.ne	40f3c8 <ferror@plt+0xcfe8>  // b.any
  40f3a8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f3ac:	add	x0, x0, #0x5f8
  40f3b0:	bl	402370 <gettext@plt>
  40f3b4:	mov	x2, x0
  40f3b8:	mov	w1, #0x6b                  	// #107
  40f3bc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f3c0:	add	x0, x0, #0x620
  40f3c4:	bl	404c88 <ferror@plt+0x28a8>
  40f3c8:	ldr	x0, [sp, #24]
  40f3cc:	ldr	x0, [x0, #8]
  40f3d0:	str	x0, [sp, #56]
  40f3d4:	b	40f3e4 <ferror@plt+0xd004>
  40f3d8:	ldr	x0, [sp, #56]
  40f3dc:	ldr	x0, [x0]
  40f3e0:	str	x0, [sp, #56]
  40f3e4:	ldr	x0, [sp, #56]
  40f3e8:	ldr	x0, [x0]
  40f3ec:	cmp	x0, #0x0
  40f3f0:	b.ne	40f3d8 <ferror@plt+0xcff8>  // b.any
  40f3f4:	ldr	x0, [sp, #56]
  40f3f8:	ldr	x1, [sp, #40]
  40f3fc:	str	x1, [x0]
  40f400:	mov	x1, #0x0                   	// #0
  40f404:	ldr	x0, [sp, #48]
  40f408:	bl	40f138 <ferror@plt+0xcd58>
  40f40c:	str	x0, [sp, #40]
  40f410:	ldr	x0, [sp, #40]
  40f414:	cmp	x0, #0x0
  40f418:	b.ne	40f43c <ferror@plt+0xd05c>  // b.any
  40f41c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f420:	add	x0, x0, #0x5f8
  40f424:	bl	402370 <gettext@plt>
  40f428:	mov	x2, x0
  40f42c:	mov	w1, #0x70                  	// #112
  40f430:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f434:	add	x0, x0, #0x620
  40f438:	bl	404c88 <ferror@plt+0x28a8>
  40f43c:	ldr	x0, [sp, #40]
  40f440:	str	x0, [sp, #56]
  40f444:	b	40f454 <ferror@plt+0xd074>
  40f448:	ldr	x0, [sp, #56]
  40f44c:	ldr	x0, [x0]
  40f450:	str	x0, [sp, #56]
  40f454:	ldr	x0, [sp, #56]
  40f458:	ldr	x0, [x0]
  40f45c:	cmp	x0, #0x0
  40f460:	b.ne	40f448 <ferror@plt+0xd068>  // b.any
  40f464:	ldr	x0, [sp, #24]
  40f468:	ldr	x1, [x0, #8]
  40f46c:	ldr	x0, [sp, #56]
  40f470:	str	x1, [x0]
  40f474:	ldr	x0, [sp, #24]
  40f478:	ldr	x1, [sp, #40]
  40f47c:	str	x1, [x0, #8]
  40f480:	nop
  40f484:	ldp	x29, x30, [sp], #64
  40f488:	ret
  40f48c:	stp	x29, x30, [sp, #-96]!
  40f490:	mov	x29, sp
  40f494:	str	x0, [sp, #24]
  40f498:	str	wzr, [sp, #84]
  40f49c:	ldr	x0, [sp, #24]
  40f4a0:	ldr	x0, [x0, #24]
  40f4a4:	str	x0, [sp, #88]
  40f4a8:	ldr	x0, [sp, #88]
  40f4ac:	add	x1, x0, #0x1
  40f4b0:	str	x1, [sp, #88]
  40f4b4:	ldrb	w0, [x0]
  40f4b8:	str	w0, [sp, #52]
  40f4bc:	ldr	w0, [sp, #52]
  40f4c0:	cmp	w0, #0x25
  40f4c4:	b.eq	40f510 <ferror@plt+0xd130>  // b.none
  40f4c8:	ldr	w0, [sp, #52]
  40f4cc:	cmp	w0, #0x0
  40f4d0:	b.eq	40f55c <ferror@plt+0xd17c>  // b.none
  40f4d4:	ldr	w0, [sp, #84]
  40f4d8:	add	w0, w0, #0x1
  40f4dc:	str	w0, [sp, #84]
  40f4e0:	ldr	x0, [sp, #88]
  40f4e4:	add	x1, x0, #0x1
  40f4e8:	str	x1, [sp, #88]
  40f4ec:	ldrb	w0, [x0]
  40f4f0:	str	w0, [sp, #52]
  40f4f4:	ldr	w0, [sp, #52]
  40f4f8:	cmp	w0, #0x25
  40f4fc:	b.eq	40f518 <ferror@plt+0xd138>  // b.none
  40f500:	ldr	w0, [sp, #52]
  40f504:	cmp	w0, #0x0
  40f508:	b.eq	40f564 <ferror@plt+0xd184>  // b.none
  40f50c:	b	40f4e0 <ferror@plt+0xd100>
  40f510:	nop
  40f514:	b	40f51c <ferror@plt+0xd13c>
  40f518:	nop
  40f51c:	ldr	w0, [sp, #84]
  40f520:	add	w0, w0, #0x1
  40f524:	str	w0, [sp, #84]
  40f528:	ldr	x0, [sp, #88]
  40f52c:	add	x1, x0, #0x1
  40f530:	str	x1, [sp, #88]
  40f534:	ldrb	w0, [x0]
  40f538:	str	w0, [sp, #52]
  40f53c:	ldr	w0, [sp, #52]
  40f540:	cmp	w0, #0x0
  40f544:	b.eq	40f54c <ferror@plt+0xd16c>  // b.none
  40f548:	b	40f4a8 <ferror@plt+0xd0c8>
  40f54c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f550:	add	x0, x0, #0x630
  40f554:	bl	402370 <gettext@plt>
  40f558:	b	40f780 <ferror@plt+0xd3a0>
  40f55c:	nop
  40f560:	b	40f568 <ferror@plt+0xd188>
  40f564:	nop
  40f568:	ldr	x0, [sp, #24]
  40f56c:	ldr	x0, [x0, #24]
  40f570:	bl	402120 <strdup@plt>
  40f574:	str	x0, [sp, #40]
  40f578:	ldr	x0, [sp, #24]
  40f57c:	ldr	x0, [x0, #24]
  40f580:	str	x0, [sp, #88]
  40f584:	b	40f750 <ferror@plt+0xd370>
  40f588:	ldr	x0, [sp, #88]
  40f58c:	ldrb	w0, [x0]
  40f590:	cmp	w0, #0x25
  40f594:	b.ne	40f638 <ferror@plt+0xd258>  // b.any
  40f598:	ldr	x0, [sp, #88]
  40f59c:	add	x0, x0, #0x1
  40f5a0:	str	x0, [sp, #88]
  40f5a4:	ldr	x0, [sp, #88]
  40f5a8:	ldrb	w0, [x0]
  40f5ac:	cmp	w0, #0x25
  40f5b0:	b.eq	40f660 <ferror@plt+0xd280>  // b.none
  40f5b4:	ldr	x0, [sp, #88]
  40f5b8:	ldrb	w0, [x0]
  40f5bc:	bl	40a9c0 <ferror@plt+0x85e0>
  40f5c0:	str	x0, [sp, #32]
  40f5c4:	ldr	x0, [sp, #88]
  40f5c8:	add	x0, x0, #0x1
  40f5cc:	str	x0, [sp, #88]
  40f5d0:	ldr	x0, [sp, #32]
  40f5d4:	cmp	x0, #0x0
  40f5d8:	b.ne	40f5f4 <ferror@plt+0xd214>  // b.any
  40f5dc:	ldr	x0, [sp, #40]
  40f5e0:	bl	402210 <free@plt>
  40f5e4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f5e8:	add	x0, x0, #0x650
  40f5ec:	bl	402370 <gettext@plt>
  40f5f0:	b	40f780 <ferror@plt+0xd3a0>
  40f5f4:	ldr	x0, [sp, #32]
  40f5f8:	ldr	x2, [x0, #8]
  40f5fc:	ldr	x0, [sp, #32]
  40f600:	ldr	x0, [x0, #16]
  40f604:	mov	x1, x0
  40f608:	mov	x0, x2
  40f60c:	bl	40f138 <ferror@plt+0xcd58>
  40f610:	str	x0, [sp, #72]
  40f614:	ldr	x0, [sp, #72]
  40f618:	cmp	x0, #0x0
  40f61c:	b.ne	40f70c <ferror@plt+0xd32c>  // b.any
  40f620:	ldr	x0, [sp, #40]
  40f624:	bl	402210 <free@plt>
  40f628:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f62c:	add	x0, x0, #0x670
  40f630:	bl	402370 <gettext@plt>
  40f634:	b	40f780 <ferror@plt+0xd3a0>
  40f638:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f63c:	add	x1, x0, #0x698
  40f640:	ldr	x0, [sp, #88]
  40f644:	bl	402300 <strcspn@plt>
  40f648:	str	x0, [sp, #56]
  40f64c:	ldr	x2, [sp, #56]
  40f650:	ldr	x1, [sp, #88]
  40f654:	ldr	x0, [sp, #40]
  40f658:	bl	401e20 <memcpy@plt>
  40f65c:	b	40f678 <ferror@plt+0xd298>
  40f660:	nop
  40f664:	mov	x0, #0x1                   	// #1
  40f668:	str	x0, [sp, #56]
  40f66c:	ldr	x0, [sp, #40]
  40f670:	mov	w1, #0x25                  	// #37
  40f674:	strb	w1, [x0]
  40f678:	ldr	x1, [sp, #40]
  40f67c:	ldr	x0, [sp, #56]
  40f680:	add	x0, x1, x0
  40f684:	strb	wzr, [x0]
  40f688:	ldr	x1, [sp, #88]
  40f68c:	ldr	x0, [sp, #56]
  40f690:	add	x0, x1, x0
  40f694:	str	x0, [sp, #88]
  40f698:	mov	x0, #0x30                  	// #48
  40f69c:	bl	402020 <malloc@plt>
  40f6a0:	str	x0, [sp, #72]
  40f6a4:	ldr	x3, [sp, #56]
  40f6a8:	mov	x2, #0x7fffffff            	// #2147483647
  40f6ac:	ldr	x1, [sp, #56]
  40f6b0:	mov	x0, #0x7fffffff            	// #2147483647
  40f6b4:	cmp	x3, x2
  40f6b8:	csel	x0, x1, x0, ls  // ls = plast
  40f6bc:	mov	w1, w0
  40f6c0:	ldr	x0, [sp, #72]
  40f6c4:	str	w1, [x0, #24]
  40f6c8:	ldr	x0, [sp, #40]
  40f6cc:	bl	402120 <strdup@plt>
  40f6d0:	mov	x1, x0
  40f6d4:	ldr	x0, [sp, #72]
  40f6d8:	str	x1, [x0, #8]
  40f6dc:	ldr	x0, [sp, #72]
  40f6e0:	str	xzr, [x0, #16]
  40f6e4:	ldr	x0, [sp, #72]
  40f6e8:	str	wzr, [x0, #28]
  40f6ec:	ldr	x0, [sp, #72]
  40f6f0:	mov	w1, #0x3                   	// #3
  40f6f4:	str	w1, [x0, #32]
  40f6f8:	ldr	x0, [sp, #72]
  40f6fc:	mov	w1, #0x40000000            	// #1073741824
  40f700:	str	w1, [x0, #36]
  40f704:	ldr	x0, [sp, #72]
  40f708:	str	xzr, [x0]
  40f70c:	ldr	x0, [sp, #72]
  40f710:	str	x0, [sp, #64]
  40f714:	b	40f724 <ferror@plt+0xd344>
  40f718:	ldr	x0, [sp, #64]
  40f71c:	ldr	x0, [x0]
  40f720:	str	x0, [sp, #64]
  40f724:	ldr	x0, [sp, #64]
  40f728:	ldr	x0, [x0]
  40f72c:	cmp	x0, #0x0
  40f730:	b.ne	40f718 <ferror@plt+0xd338>  // b.any
  40f734:	ldr	x0, [sp, #24]
  40f738:	ldr	x1, [x0, #8]
  40f73c:	ldr	x0, [sp, #64]
  40f740:	str	x1, [x0]
  40f744:	ldr	x0, [sp, #24]
  40f748:	ldr	x1, [sp, #72]
  40f74c:	str	x1, [x0, #8]
  40f750:	ldr	w0, [sp, #84]
  40f754:	sub	w1, w0, #0x1
  40f758:	str	w1, [sp, #84]
  40f75c:	cmp	w0, #0x0
  40f760:	b.ne	40f588 <ferror@plt+0xd1a8>  // b.any
  40f764:	ldr	x0, [sp, #40]
  40f768:	bl	402210 <free@plt>
  40f76c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40f770:	add	x0, x0, #0x570
  40f774:	mov	w1, #0x1                   	// #1
  40f778:	str	w1, [x0]
  40f77c:	mov	x0, #0x0                   	// #0
  40f780:	ldp	x29, x30, [sp], #96
  40f784:	ret
  40f788:	stp	x29, x30, [sp, #-128]!
  40f78c:	mov	x29, sp
  40f790:	str	x19, [sp, #16]
  40f794:	str	x0, [sp, #40]
  40f798:	ldr	x0, [sp, #40]
  40f79c:	ldr	x0, [x0, #24]
  40f7a0:	bl	402120 <strdup@plt>
  40f7a4:	str	x0, [sp, #72]
  40f7a8:	mov	w0, #0x1                   	// #1
  40f7ac:	str	w0, [sp, #104]
  40f7b0:	str	wzr, [sp, #108]
  40f7b4:	ldr	x0, [sp, #72]
  40f7b8:	str	x0, [sp, #120]
  40f7bc:	ldr	x0, [sp, #120]
  40f7c0:	ldrb	w0, [x0]
  40f7c4:	cmp	w0, #0x2c
  40f7c8:	cset	w1, hi  // hi = pmore
  40f7cc:	and	w1, w1, #0xff
  40f7d0:	cmp	w1, #0x0
  40f7d4:	b.ne	40f838 <ferror@plt+0xd458>  // b.any
  40f7d8:	mov	x1, #0x1                   	// #1
  40f7dc:	lsl	x1, x1, x0
  40f7e0:	mov	x0, #0x601                 	// #1537
  40f7e4:	movk	x0, #0x1001, lsl #32
  40f7e8:	and	x0, x1, x0
  40f7ec:	cmp	x0, #0x0
  40f7f0:	cset	w0, ne  // ne = any
  40f7f4:	and	w0, w0, #0xff
  40f7f8:	cmp	w0, #0x0
  40f7fc:	b.eq	40f838 <ferror@plt+0xd458>  // b.none
  40f800:	ldr	w0, [sp, #104]
  40f804:	cmp	w0, #0x0
  40f808:	b.eq	40f82c <ferror@plt+0xd44c>  // b.none
  40f80c:	ldr	x0, [sp, #72]
  40f810:	bl	402210 <free@plt>
  40f814:	nop
  40f818:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f81c:	add	x0, x0, #0x718
  40f820:	bl	402370 <gettext@plt>
  40f824:	str	x0, [sp, #112]
  40f828:	b	40fb84 <ferror@plt+0xd7a4>
  40f82c:	mov	w0, #0x1                   	// #1
  40f830:	str	w0, [sp, #104]
  40f834:	b	40f854 <ferror@plt+0xd474>
  40f838:	ldr	w0, [sp, #104]
  40f83c:	cmp	w0, #0x0
  40f840:	b.eq	40f850 <ferror@plt+0xd470>  // b.none
  40f844:	ldr	w0, [sp, #108]
  40f848:	add	w0, w0, #0x1
  40f84c:	str	w0, [sp, #108]
  40f850:	str	wzr, [sp, #104]
  40f854:	ldr	x0, [sp, #120]
  40f858:	add	x0, x0, #0x1
  40f85c:	str	x0, [sp, #120]
  40f860:	ldr	x0, [sp, #120]
  40f864:	ldrb	w0, [x0]
  40f868:	cmp	w0, #0x0
  40f86c:	b.ne	40f7bc <ferror@plt+0xd3dc>  // b.any
  40f870:	ldr	w0, [sp, #108]
  40f874:	cmp	w0, #0x0
  40f878:	b.ne	40f89c <ferror@plt+0xd4bc>  // b.any
  40f87c:	ldr	x0, [sp, #72]
  40f880:	bl	402210 <free@plt>
  40f884:	nop
  40f888:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f88c:	add	x0, x0, #0x700
  40f890:	bl	402370 <gettext@plt>
  40f894:	str	x0, [sp, #112]
  40f898:	b	40fb84 <ferror@plt+0xd7a4>
  40f89c:	ldr	w0, [sp, #104]
  40f8a0:	cmp	w0, #0x0
  40f8a4:	b.eq	40f8bc <ferror@plt+0xd4dc>  // b.none
  40f8a8:	ldr	x0, [sp, #120]
  40f8ac:	sub	x0, x0, #0x1
  40f8b0:	str	x0, [sp, #120]
  40f8b4:	ldr	x0, [sp, #120]
  40f8b8:	strb	wzr, [x0]
  40f8bc:	ldr	x0, [sp, #72]
  40f8c0:	str	x0, [sp, #120]
  40f8c4:	b	40fb50 <ferror@plt+0xd770>
  40f8c8:	ldr	x0, [sp, #120]
  40f8cc:	cmp	x0, #0x0
  40f8d0:	b.ne	40f8f4 <ferror@plt+0xd514>  // b.any
  40f8d4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f8d8:	add	x0, x0, #0x6a0
  40f8dc:	bl	402370 <gettext@plt>
  40f8e0:	mov	x2, x0
  40f8e4:	mov	w1, #0x107                 	// #263
  40f8e8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f8ec:	add	x0, x0, #0x620
  40f8f0:	bl	404c88 <ferror@plt+0x28a8>
  40f8f4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f8f8:	add	x1, x0, #0x6b8
  40f8fc:	ldr	x0, [sp, #120]
  40f900:	bl	4020b0 <strpbrk@plt>
  40f904:	str	x0, [sp, #64]
  40f908:	ldr	w0, [sp, #108]
  40f90c:	cmp	w0, #0x0
  40f910:	b.eq	40f928 <ferror@plt+0xd548>  // b.none
  40f914:	ldr	x0, [sp, #64]
  40f918:	cmp	x0, #0x0
  40f91c:	b.eq	40f928 <ferror@plt+0xd548>  // b.none
  40f920:	ldr	x0, [sp, #64]
  40f924:	strb	wzr, [x0]
  40f928:	mov	w1, #0x3d                  	// #61
  40f92c:	ldr	x0, [sp, #120]
  40f930:	bl	402240 <strchr@plt>
  40f934:	str	x0, [sp, #88]
  40f938:	ldr	x0, [sp, #88]
  40f93c:	cmp	x0, #0x0
  40f940:	b.eq	40f958 <ferror@plt+0xd578>  // b.none
  40f944:	ldr	x0, [sp, #88]
  40f948:	strb	wzr, [x0]
  40f94c:	ldr	x0, [sp, #88]
  40f950:	add	x0, x0, #0x1
  40f954:	str	x0, [sp, #88]
  40f958:	mov	w1, #0x3a                  	// #58
  40f95c:	ldr	x0, [sp, #120]
  40f960:	bl	402240 <strchr@plt>
  40f964:	str	x0, [sp, #80]
  40f968:	ldr	x0, [sp, #80]
  40f96c:	cmp	x0, #0x0
  40f970:	b.eq	40f9fc <ferror@plt+0xd61c>  // b.none
  40f974:	ldr	x0, [sp, #80]
  40f978:	strb	wzr, [x0]
  40f97c:	ldr	x0, [sp, #80]
  40f980:	add	x0, x0, #0x1
  40f984:	str	x0, [sp, #80]
  40f988:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f98c:	add	x1, x0, #0x6c0
  40f990:	ldr	x0, [sp, #80]
  40f994:	bl	402230 <strspn@plt>
  40f998:	mov	x19, x0
  40f99c:	ldr	x0, [sp, #80]
  40f9a0:	bl	401e60 <strlen@plt>
  40f9a4:	cmp	x19, x0
  40f9a8:	b.ne	40f9dc <ferror@plt+0xd5fc>  // b.any
  40f9ac:	ldr	x0, [sp, #80]
  40f9b0:	ldrb	w0, [x0]
  40f9b4:	cmp	w0, #0x30
  40f9b8:	b.eq	40f9dc <ferror@plt+0xd5fc>  // b.none
  40f9bc:	ldr	x0, [sp, #80]
  40f9c0:	ldrb	w0, [x0]
  40f9c4:	cmp	w0, #0x0
  40f9c8:	b.eq	40f9dc <ferror@plt+0xd5fc>  // b.none
  40f9cc:	ldr	x0, [sp, #80]
  40f9d0:	bl	401ff0 <atoi@plt>
  40f9d4:	cmp	w0, #0x0
  40f9d8:	b.gt	40f9fc <ferror@plt+0xd61c>
  40f9dc:	ldr	x0, [sp, #72]
  40f9e0:	bl	402210 <free@plt>
  40f9e4:	nop
  40f9e8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40f9ec:	add	x0, x0, #0x730
  40f9f0:	bl	402370 <gettext@plt>
  40f9f4:	str	x0, [sp, #112]
  40f9f8:	b	40fb84 <ferror@plt+0xd7a4>
  40f9fc:	ldr	x1, [sp, #88]
  40fa00:	ldr	x0, [sp, #120]
  40fa04:	bl	40f138 <ferror@plt+0xcd58>
  40fa08:	str	x0, [sp, #56]
  40fa0c:	ldr	x0, [sp, #56]
  40fa10:	cmp	x0, #0x0
  40fa14:	b.ne	40fa6c <ferror@plt+0xd68c>  // b.any
  40fa18:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40fa1c:	add	x0, x0, #0x578
  40fa20:	ldrb	w0, [x0]
  40fa24:	cmp	w0, #0x0
  40fa28:	b.ne	40fa50 <ferror@plt+0xd670>  // b.any
  40fa2c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40fa30:	add	x0, x0, #0x6d0
  40fa34:	bl	402370 <gettext@plt>
  40fa38:	ldr	x3, [sp, #120]
  40fa3c:	mov	x2, x0
  40fa40:	mov	x1, #0x50                  	// #80
  40fa44:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40fa48:	add	x0, x0, #0x578
  40fa4c:	bl	401fb0 <snprintf@plt>
  40fa50:	ldr	x0, [sp, #72]
  40fa54:	bl	402210 <free@plt>
  40fa58:	nop
  40fa5c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40fa60:	add	x0, x0, #0x578
  40fa64:	str	x0, [sp, #112]
  40fa68:	b	40fb84 <ferror@plt+0xd7a4>
  40fa6c:	ldr	x0, [sp, #80]
  40fa70:	cmp	x0, #0x0
  40fa74:	b.eq	40faec <ferror@plt+0xd70c>  // b.none
  40fa78:	ldr	x0, [sp, #56]
  40fa7c:	ldr	x0, [x0]
  40fa80:	cmp	x0, #0x0
  40fa84:	b.eq	40faa8 <ferror@plt+0xd6c8>  // b.none
  40fa88:	ldr	x0, [sp, #72]
  40fa8c:	bl	402210 <free@plt>
  40fa90:	nop
  40fa94:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40fa98:	add	x0, x0, #0x760
  40fa9c:	bl	402370 <gettext@plt>
  40faa0:	str	x0, [sp, #112]
  40faa4:	b	40fb84 <ferror@plt+0xd7a4>
  40faa8:	ldr	x0, [sp, #80]
  40faac:	bl	401ff0 <atoi@plt>
  40fab0:	mov	w1, w0
  40fab4:	ldr	x0, [sp, #56]
  40fab8:	str	w1, [x0, #24]
  40fabc:	ldr	x0, [sp, #56]
  40fac0:	ldr	w0, [x0, #24]
  40fac4:	cmp	w0, #0x0
  40fac8:	b.gt	40faec <ferror@plt+0xd70c>
  40facc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40fad0:	add	x0, x0, #0x6a0
  40fad4:	bl	402370 <gettext@plt>
  40fad8:	mov	x2, x0
  40fadc:	mov	w1, #0x12d                 	// #301
  40fae0:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40fae4:	add	x0, x0, #0x620
  40fae8:	bl	404c88 <ferror@plt+0x28a8>
  40faec:	ldr	x0, [sp, #56]
  40faf0:	str	x0, [sp, #96]
  40faf4:	b	40fb04 <ferror@plt+0xd724>
  40faf8:	ldr	x0, [sp, #96]
  40fafc:	ldr	x0, [x0]
  40fb00:	str	x0, [sp, #96]
  40fb04:	ldr	x0, [sp, #96]
  40fb08:	ldr	x0, [x0]
  40fb0c:	cmp	x0, #0x0
  40fb10:	b.ne	40faf8 <ferror@plt+0xd718>  // b.any
  40fb14:	ldr	x0, [sp, #40]
  40fb18:	ldr	x1, [x0, #8]
  40fb1c:	ldr	x0, [sp, #96]
  40fb20:	str	x1, [x0]
  40fb24:	ldr	x0, [sp, #40]
  40fb28:	ldr	x1, [sp, #56]
  40fb2c:	str	x1, [x0, #8]
  40fb30:	ldr	x0, [sp, #64]
  40fb34:	cmp	x0, #0x0
  40fb38:	b.eq	40fb48 <ferror@plt+0xd768>  // b.none
  40fb3c:	ldr	x0, [sp, #64]
  40fb40:	add	x0, x0, #0x1
  40fb44:	b	40fb4c <ferror@plt+0xd76c>
  40fb48:	mov	x0, #0x0                   	// #0
  40fb4c:	str	x0, [sp, #120]
  40fb50:	ldr	w0, [sp, #108]
  40fb54:	sub	w1, w0, #0x1
  40fb58:	str	w1, [sp, #108]
  40fb5c:	cmp	w0, #0x0
  40fb60:	b.ne	40f8c8 <ferror@plt+0xd4e8>  // b.any
  40fb64:	ldr	x0, [sp, #72]
  40fb68:	bl	402210 <free@plt>
  40fb6c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40fb70:	add	x0, x0, #0x570
  40fb74:	mov	w1, #0x1                   	// #1
  40fb78:	str	w1, [x0]
  40fb7c:	mov	x0, #0x0                   	// #0
  40fb80:	b	40fbac <ferror@plt+0xd7cc>
  40fb84:	ldr	x0, [sp, #40]
  40fb88:	ldr	x0, [x0, #24]
  40fb8c:	mov	w1, #0x25                  	// #37
  40fb90:	bl	402240 <strchr@plt>
  40fb94:	cmp	x0, #0x0
  40fb98:	b.eq	40fba8 <ferror@plt+0xd7c8>  // b.none
  40fb9c:	ldr	x0, [sp, #40]
  40fba0:	bl	40f48c <ferror@plt+0xd0ac>
  40fba4:	str	x0, [sp, #112]
  40fba8:	ldr	x0, [sp, #112]
  40fbac:	ldr	x19, [sp, #16]
  40fbb0:	ldp	x29, x30, [sp], #128
  40fbb4:	ret
  40fbb8:	stp	x29, x30, [sp, #-64]!
  40fbbc:	mov	x29, sp
  40fbc0:	str	x0, [sp, #24]
  40fbc4:	str	wzr, [sp, #60]
  40fbc8:	ldr	x0, [sp, #24]
  40fbcc:	ldrb	w0, [x0]
  40fbd0:	cmp	w0, #0x2d
  40fbd4:	b.ne	40fbf0 <ferror@plt+0xd810>  // b.any
  40fbd8:	mov	w0, #0x1                   	// #1
  40fbdc:	str	w0, [sp, #60]
  40fbe0:	ldr	x0, [sp, #24]
  40fbe4:	add	x0, x0, #0x1
  40fbe8:	str	x0, [sp, #24]
  40fbec:	b	40fc0c <ferror@plt+0xd82c>
  40fbf0:	ldr	x0, [sp, #24]
  40fbf4:	ldrb	w0, [x0]
  40fbf8:	cmp	w0, #0x2b
  40fbfc:	b.ne	40fc0c <ferror@plt+0xd82c>  // b.any
  40fc00:	ldr	x0, [sp, #24]
  40fc04:	add	x0, x0, #0x1
  40fc08:	str	x0, [sp, #24]
  40fc0c:	ldr	x0, [sp, #24]
  40fc10:	bl	40aa1c <ferror@plt+0x863c>
  40fc14:	str	x0, [sp, #48]
  40fc18:	ldr	x0, [sp, #48]
  40fc1c:	cmp	x0, #0x0
  40fc20:	b.eq	40fc6c <ferror@plt+0xd88c>  // b.none
  40fc24:	mov	x0, #0x20                  	// #32
  40fc28:	bl	402020 <malloc@plt>
  40fc2c:	str	x0, [sp, #40]
  40fc30:	ldr	x0, [sp, #48]
  40fc34:	ldr	x1, [x0, #24]
  40fc38:	ldr	x0, [sp, #40]
  40fc3c:	str	x1, [x0, #8]
  40fc40:	ldr	x0, [sp, #48]
  40fc44:	ldr	w1, [x0, #36]
  40fc48:	ldr	x0, [sp, #40]
  40fc4c:	str	w1, [x0, #24]
  40fc50:	ldr	x0, [sp, #40]
  40fc54:	ldr	w1, [sp, #60]
  40fc58:	str	w1, [x0, #16]
  40fc5c:	ldr	x0, [sp, #40]
  40fc60:	str	xzr, [x0]
  40fc64:	ldr	x0, [sp, #40]
  40fc68:	b	40fc70 <ferror@plt+0xd890>
  40fc6c:	mov	x0, #0x0                   	// #0
  40fc70:	ldp	x29, x30, [sp], #64
  40fc74:	ret
  40fc78:	stp	x29, x30, [sp, #-80]!
  40fc7c:	mov	x29, sp
  40fc80:	str	x0, [sp, #24]
  40fc84:	ldr	x0, [sp, #24]
  40fc88:	ldr	x0, [x0, #24]
  40fc8c:	bl	402120 <strdup@plt>
  40fc90:	str	x0, [sp, #48]
  40fc94:	mov	w0, #0x1                   	// #1
  40fc98:	str	w0, [sp, #64]
  40fc9c:	str	wzr, [sp, #68]
  40fca0:	ldr	x0, [sp, #48]
  40fca4:	str	x0, [sp, #72]
  40fca8:	ldr	x0, [sp, #72]
  40fcac:	ldrb	w0, [x0]
  40fcb0:	cmp	w0, #0x2c
  40fcb4:	cset	w1, hi  // hi = pmore
  40fcb8:	and	w1, w1, #0xff
  40fcbc:	cmp	w1, #0x0
  40fcc0:	b.ne	40fd1c <ferror@plt+0xd93c>  // b.any
  40fcc4:	mov	x1, #0x1                   	// #1
  40fcc8:	lsl	x1, x1, x0
  40fccc:	mov	x0, #0x601                 	// #1537
  40fcd0:	movk	x0, #0x1001, lsl #32
  40fcd4:	and	x0, x1, x0
  40fcd8:	cmp	x0, #0x0
  40fcdc:	cset	w0, ne  // ne = any
  40fce0:	and	w0, w0, #0xff
  40fce4:	cmp	w0, #0x0
  40fce8:	b.eq	40fd1c <ferror@plt+0xd93c>  // b.none
  40fcec:	ldr	w0, [sp, #64]
  40fcf0:	cmp	w0, #0x0
  40fcf4:	b.eq	40fd10 <ferror@plt+0xd930>  // b.none
  40fcf8:	ldr	x0, [sp, #48]
  40fcfc:	bl	402210 <free@plt>
  40fd00:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40fd04:	add	x0, x0, #0x7a0
  40fd08:	bl	402370 <gettext@plt>
  40fd0c:	b	40fe7c <ferror@plt+0xda9c>
  40fd10:	mov	w0, #0x1                   	// #1
  40fd14:	str	w0, [sp, #64]
  40fd18:	b	40fd38 <ferror@plt+0xd958>
  40fd1c:	ldr	w0, [sp, #64]
  40fd20:	cmp	w0, #0x0
  40fd24:	b.eq	40fd34 <ferror@plt+0xd954>  // b.none
  40fd28:	ldr	w0, [sp, #68]
  40fd2c:	add	w0, w0, #0x1
  40fd30:	str	w0, [sp, #68]
  40fd34:	str	wzr, [sp, #64]
  40fd38:	ldr	x0, [sp, #72]
  40fd3c:	add	x0, x0, #0x1
  40fd40:	str	x0, [sp, #72]
  40fd44:	ldr	x0, [sp, #72]
  40fd48:	ldrb	w0, [x0]
  40fd4c:	cmp	w0, #0x0
  40fd50:	b.ne	40fca8 <ferror@plt+0xd8c8>  // b.any
  40fd54:	ldr	w0, [sp, #68]
  40fd58:	cmp	w0, #0x0
  40fd5c:	b.ne	40fd78 <ferror@plt+0xd998>  // b.any
  40fd60:	ldr	x0, [sp, #48]
  40fd64:	bl	402210 <free@plt>
  40fd68:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40fd6c:	add	x0, x0, #0x7b8
  40fd70:	bl	402370 <gettext@plt>
  40fd74:	b	40fe7c <ferror@plt+0xda9c>
  40fd78:	ldr	w0, [sp, #64]
  40fd7c:	cmp	w0, #0x0
  40fd80:	b.eq	40fd98 <ferror@plt+0xd9b8>  // b.none
  40fd84:	ldr	x0, [sp, #72]
  40fd88:	sub	x0, x0, #0x1
  40fd8c:	str	x0, [sp, #72]
  40fd90:	ldr	x0, [sp, #72]
  40fd94:	strb	wzr, [x0]
  40fd98:	ldr	x0, [sp, #48]
  40fd9c:	str	x0, [sp, #72]
  40fda0:	b	40fe4c <ferror@plt+0xda6c>
  40fda4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40fda8:	add	x1, x0, #0x6b8
  40fdac:	ldr	x0, [sp, #72]
  40fdb0:	bl	4020b0 <strpbrk@plt>
  40fdb4:	str	x0, [sp, #40]
  40fdb8:	ldr	x0, [sp, #40]
  40fdbc:	cmp	x0, #0x0
  40fdc0:	b.eq	40fdcc <ferror@plt+0xd9ec>  // b.none
  40fdc4:	ldr	x0, [sp, #40]
  40fdc8:	strb	wzr, [x0]
  40fdcc:	ldr	x0, [sp, #72]
  40fdd0:	bl	40fbb8 <ferror@plt+0xd7d8>
  40fdd4:	str	x0, [sp, #32]
  40fdd8:	ldr	x0, [sp, #32]
  40fddc:	cmp	x0, #0x0
  40fde0:	b.ne	40fdfc <ferror@plt+0xda1c>  // b.any
  40fde4:	ldr	x0, [sp, #48]
  40fde8:	bl	402210 <free@plt>
  40fdec:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40fdf0:	add	x0, x0, #0x7c8
  40fdf4:	bl	402370 <gettext@plt>
  40fdf8:	b	40fe7c <ferror@plt+0xda9c>
  40fdfc:	ldr	x0, [sp, #32]
  40fe00:	str	x0, [sp, #56]
  40fe04:	b	40fe14 <ferror@plt+0xda34>
  40fe08:	ldr	x0, [sp, #56]
  40fe0c:	ldr	x0, [x0]
  40fe10:	str	x0, [sp, #56]
  40fe14:	ldr	x0, [sp, #56]
  40fe18:	ldr	x0, [x0]
  40fe1c:	cmp	x0, #0x0
  40fe20:	b.ne	40fe08 <ferror@plt+0xda28>  // b.any
  40fe24:	ldr	x0, [sp, #24]
  40fe28:	ldr	x1, [x0, #16]
  40fe2c:	ldr	x0, [sp, #56]
  40fe30:	str	x1, [x0]
  40fe34:	ldr	x0, [sp, #24]
  40fe38:	ldr	x1, [sp, #32]
  40fe3c:	str	x1, [x0, #16]
  40fe40:	ldr	x0, [sp, #40]
  40fe44:	add	x0, x0, #0x1
  40fe48:	str	x0, [sp, #72]
  40fe4c:	ldr	w0, [sp, #68]
  40fe50:	sub	w1, w0, #0x1
  40fe54:	str	w1, [sp, #68]
  40fe58:	cmp	w0, #0x0
  40fe5c:	b.ne	40fda4 <ferror@plt+0xd9c4>  // b.any
  40fe60:	ldr	x0, [sp, #48]
  40fe64:	bl	402210 <free@plt>
  40fe68:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  40fe6c:	add	x0, x0, #0x56c
  40fe70:	mov	w1, #0x1                   	// #1
  40fe74:	str	w1, [x0]
  40fe78:	mov	x0, #0x0                   	// #0
  40fe7c:	ldp	x29, x30, [sp], #80
  40fe80:	ret
  40fe84:	stp	x29, x30, [sp, #-368]!
  40fe88:	mov	x29, sp
  40fe8c:	str	x19, [sp, #16]
  40fe90:	str	x0, [sp, #40]
  40fe94:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40fe98:	add	x1, x0, #0x820
  40fe9c:	add	x0, sp, #0x138
  40fea0:	ldp	x2, x3, [x1]
  40fea4:	stp	x2, x3, [x0]
  40fea8:	ldr	x2, [x1, #16]
  40feac:	str	x2, [x0, #16]
  40feb0:	ldur	x1, [x1, #21]
  40feb4:	stur	x1, [x0, #21]
  40feb8:	add	x0, sp, #0x138
  40febc:	mov	x1, x0
  40fec0:	ldr	x0, [sp, #40]
  40fec4:	bl	402230 <strspn@plt>
  40fec8:	mov	x19, x0
  40fecc:	ldr	x0, [sp, #40]
  40fed0:	bl	401e60 <strlen@plt>
  40fed4:	cmp	x19, x0
  40fed8:	b.eq	40feec <ferror@plt+0xdb0c>  // b.none
  40fedc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40fee0:	add	x0, x0, #0x7e0
  40fee4:	bl	402370 <gettext@plt>
  40fee8:	b	41005c <ferror@plt+0xdc7c>
  40feec:	mov	w0, #0x100                 	// #256
  40fef0:	str	w0, [sp, #364]
  40fef4:	b	40ff04 <ferror@plt+0xdb24>
  40fef8:	ldrsw	x0, [sp, #364]
  40fefc:	add	x1, sp, #0x38
  40ff00:	strb	wzr, [x1, x0]
  40ff04:	ldr	w0, [sp, #364]
  40ff08:	sub	w1, w0, #0x1
  40ff0c:	str	w1, [sp, #364]
  40ff10:	cmp	w0, #0x0
  40ff14:	b.ne	40fef8 <ferror@plt+0xdb18>  // b.any
  40ff18:	ldr	x0, [sp, #40]
  40ff1c:	str	x0, [sp, #352]
  40ff20:	ldr	x0, [sp, #352]
  40ff24:	ldrb	w0, [x0]
  40ff28:	str	w0, [sp, #348]
  40ff2c:	ldr	w0, [sp, #348]
  40ff30:	cmp	w0, #0x0
  40ff34:	b.lt	40ff44 <ferror@plt+0xdb64>  // b.tstop
  40ff38:	ldr	w0, [sp, #348]
  40ff3c:	cmp	w0, #0xff
  40ff40:	b.ls	40ff54 <ferror@plt+0xdb74>  // b.plast
  40ff44:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40ff48:	add	x0, x0, #0x7e0
  40ff4c:	bl	402370 <gettext@plt>
  40ff50:	b	41005c <ferror@plt+0xdc7c>
  40ff54:	ldr	w0, [sp, #348]
  40ff58:	cmp	w0, #0x50
  40ff5c:	b.eq	40ffec <ferror@plt+0xdc0c>  // b.none
  40ff60:	ldr	w0, [sp, #348]
  40ff64:	cmp	w0, #0x50
  40ff68:	b.gt	410010 <ferror@plt+0xdc30>
  40ff6c:	ldr	w0, [sp, #348]
  40ff70:	cmp	w0, #0x2d
  40ff74:	b.eq	40ffa8 <ferror@plt+0xdbc8>  // b.none
  40ff78:	ldr	w0, [sp, #348]
  40ff7c:	cmp	w0, #0x2d
  40ff80:	b.gt	410010 <ferror@plt+0xdc30>
  40ff84:	ldr	w0, [sp, #348]
  40ff88:	cmp	w0, #0x0
  40ff8c:	b.eq	40ffa0 <ferror@plt+0xdbc0>  // b.none
  40ff90:	ldr	w0, [sp, #348]
  40ff94:	cmp	w0, #0x2b
  40ff98:	b.eq	40ffa8 <ferror@plt+0xdbc8>  // b.none
  40ff9c:	b	410010 <ferror@plt+0xdc30>
  40ffa0:	mov	x0, #0x0                   	// #0
  40ffa4:	b	41005c <ferror@plt+0xdc7c>
  40ffa8:	ldr	x0, [sp, #352]
  40ffac:	add	x0, x0, #0x1
  40ffb0:	ldrb	w0, [x0]
  40ffb4:	str	w0, [sp, #348]
  40ffb8:	ldr	w0, [sp, #348]
  40ffbc:	cmp	w0, #0x0
  40ffc0:	b.eq	40ffdc <ferror@plt+0xdbfc>  // b.none
  40ffc4:	ldr	w0, [sp, #348]
  40ffc8:	cmp	w0, #0x2b
  40ffcc:	b.eq	40ffdc <ferror@plt+0xdbfc>  // b.none
  40ffd0:	ldr	w0, [sp, #348]
  40ffd4:	cmp	w0, #0x2d
  40ffd8:	b.ne	410048 <ferror@plt+0xdc68>  // b.any
  40ffdc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  40ffe0:	add	x0, x0, #0x7e0
  40ffe4:	bl	402370 <gettext@plt>
  40ffe8:	b	41005c <ferror@plt+0xdc7c>
  40ffec:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  40fff0:	add	x0, x0, #0x348
  40fff4:	ldr	w0, [x0]
  40fff8:	cmp	w0, #0x0
  40fffc:	b.eq	410010 <ferror@plt+0xdc30>  // b.none
  410000:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410004:	add	x0, x0, #0x7f8
  410008:	bl	402370 <gettext@plt>
  41000c:	b	41005c <ferror@plt+0xdc7c>
  410010:	ldrsw	x0, [sp, #348]
  410014:	add	x1, sp, #0x38
  410018:	ldrb	w0, [x1, x0]
  41001c:	cmp	w0, #0x0
  410020:	b.eq	410034 <ferror@plt+0xdc54>  // b.none
  410024:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410028:	add	x0, x0, #0x7e0
  41002c:	bl	402370 <gettext@plt>
  410030:	b	41005c <ferror@plt+0xdc7c>
  410034:	ldrsw	x0, [sp, #348]
  410038:	add	x1, sp, #0x38
  41003c:	mov	w2, #0x1                   	// #1
  410040:	strb	w2, [x1, x0]
  410044:	b	41004c <ferror@plt+0xdc6c>
  410048:	nop
  41004c:	ldr	x0, [sp, #352]
  410050:	add	x0, x0, #0x1
  410054:	str	x0, [sp, #352]
  410058:	b	40ff20 <ferror@plt+0xdb40>
  41005c:	ldr	x19, [sp, #16]
  410060:	ldp	x29, x30, [sp], #368
  410064:	ret
  410068:	stp	x29, x30, [sp, #-80]!
  41006c:	mov	x29, sp
  410070:	str	x0, [sp, #24]
  410074:	str	wzr, [sp, #76]
  410078:	ldr	x0, [sp, #24]
  41007c:	ldr	x0, [x0, #24]
  410080:	str	x0, [sp, #64]
  410084:	ldr	x0, [sp, #64]
  410088:	ldrb	w0, [x0]
  41008c:	str	w0, [sp, #52]
  410090:	ldr	w0, [sp, #52]
  410094:	cmp	w0, #0x2d
  410098:	b.eq	4100e4 <ferror@plt+0xdd04>  // b.none
  41009c:	ldr	w0, [sp, #52]
  4100a0:	cmp	w0, #0x2d
  4100a4:	b.gt	4100f0 <ferror@plt+0xdd10>
  4100a8:	ldr	w0, [sp, #52]
  4100ac:	cmp	w0, #0x0
  4100b0:	b.eq	4100c4 <ferror@plt+0xdce4>  // b.none
  4100b4:	ldr	w0, [sp, #52]
  4100b8:	cmp	w0, #0x2b
  4100bc:	b.eq	4100dc <ferror@plt+0xdcfc>  // b.none
  4100c0:	b	4100f0 <ferror@plt+0xdd10>
  4100c4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4100c8:	add	x0, x0, #0x56c
  4100cc:	mov	w1, #0x1                   	// #1
  4100d0:	str	w1, [x0]
  4100d4:	mov	x0, #0x0                   	// #0
  4100d8:	b	4101ac <ferror@plt+0xddcc>
  4100dc:	str	wzr, [sp, #76]
  4100e0:	b	41019c <ferror@plt+0xddbc>
  4100e4:	mov	w0, #0x1                   	// #1
  4100e8:	str	w0, [sp, #76]
  4100ec:	b	41019c <ferror@plt+0xddbc>
  4100f0:	ldr	w0, [sp, #52]
  4100f4:	bl	40a964 <ferror@plt+0x8584>
  4100f8:	str	x0, [sp, #40]
  4100fc:	ldr	x0, [sp, #40]
  410100:	cmp	x0, #0x0
  410104:	b.ne	410118 <ferror@plt+0xdd38>  // b.any
  410108:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  41010c:	add	x0, x0, #0x7c8
  410110:	bl	402370 <gettext@plt>
  410114:	b	4101ac <ferror@plt+0xddcc>
  410118:	ldr	x0, [sp, #40]
  41011c:	ldr	x0, [x0, #8]
  410120:	bl	40fbb8 <ferror@plt+0xd7d8>
  410124:	str	x0, [sp, #32]
  410128:	ldr	x0, [sp, #32]
  41012c:	cmp	x0, #0x0
  410130:	b.ne	410144 <ferror@plt+0xdd64>  // b.any
  410134:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410138:	add	x0, x0, #0x7c8
  41013c:	bl	402370 <gettext@plt>
  410140:	b	4101ac <ferror@plt+0xddcc>
  410144:	ldr	x0, [sp, #32]
  410148:	ldr	w1, [sp, #76]
  41014c:	str	w1, [x0, #16]
  410150:	ldr	x0, [sp, #32]
  410154:	str	x0, [sp, #56]
  410158:	b	410168 <ferror@plt+0xdd88>
  41015c:	ldr	x0, [sp, #56]
  410160:	ldr	x0, [x0]
  410164:	str	x0, [sp, #56]
  410168:	ldr	x0, [sp, #56]
  41016c:	ldr	x0, [x0]
  410170:	cmp	x0, #0x0
  410174:	b.ne	41015c <ferror@plt+0xdd7c>  // b.any
  410178:	ldr	x0, [sp, #24]
  41017c:	ldr	x1, [x0, #16]
  410180:	ldr	x0, [sp, #56]
  410184:	str	x1, [x0]
  410188:	ldr	x0, [sp, #24]
  41018c:	ldr	x1, [sp, #32]
  410190:	str	x1, [x0, #16]
  410194:	str	wzr, [sp, #76]
  410198:	nop
  41019c:	ldr	x0, [sp, #64]
  4101a0:	add	x0, x0, #0x1
  4101a4:	str	x0, [sp, #64]
  4101a8:	b	410084 <ferror@plt+0xdca4>
  4101ac:	ldp	x29, x30, [sp], #80
  4101b0:	ret
  4101b4:	stp	x29, x30, [sp, #-48]!
  4101b8:	mov	x29, sp
  4101bc:	str	x0, [sp, #24]
  4101c0:	ldr	x0, [sp, #24]
  4101c4:	ldr	x0, [x0]
  4101c8:	cmp	x0, #0x0
  4101cc:	b.eq	4101f4 <ferror@plt+0xde14>  // b.none
  4101d0:	ldr	x0, [sp, #24]
  4101d4:	ldr	x0, [x0]
  4101d8:	bl	4101b4 <ferror@plt+0xddd4>
  4101dc:	str	x0, [sp, #40]
  4101e0:	ldr	x0, [sp, #40]
  4101e4:	cmp	x0, #0x0
  4101e8:	b.eq	4101f4 <ferror@plt+0xde14>  // b.none
  4101ec:	ldr	x0, [sp, #40]
  4101f0:	b	41042c <ferror@plt+0xe04c>
  4101f4:	ldr	x0, [sp, #24]
  4101f8:	ldr	w0, [x0, #32]
  4101fc:	cmp	w0, #0x7
  410200:	b.eq	41024c <ferror@plt+0xde6c>  // b.none
  410204:	cmp	w0, #0x7
  410208:	b.gt	4103f8 <ferror@plt+0xe018>
  41020c:	cmp	w0, #0x6
  410210:	b.gt	4103f8 <ferror@plt+0xe018>
  410214:	cmp	w0, #0x5
  410218:	b.ge	4103b0 <ferror@plt+0xdfd0>  // b.tcont
  41021c:	cmp	w0, #0x4
  410220:	b.eq	41024c <ferror@plt+0xde6c>  // b.none
  410224:	cmp	w0, #0x4
  410228:	b.gt	4103f8 <ferror@plt+0xe018>
  41022c:	cmp	w0, #0x3
  410230:	b.eq	4102dc <ferror@plt+0xdefc>  // b.none
  410234:	cmp	w0, #0x3
  410238:	b.gt	4103f8 <ferror@plt+0xe018>
  41023c:	cmp	w0, #0x1
  410240:	b.eq	410278 <ferror@plt+0xde98>  // b.none
  410244:	cmp	w0, #0x2
  410248:	b.ne	4103f8 <ferror@plt+0xe018>  // b.any
  41024c:	ldr	x0, [sp, #24]
  410250:	bl	40f788 <ferror@plt+0xd3a8>
  410254:	str	x0, [sp, #40]
  410258:	ldr	x0, [sp, #40]
  41025c:	cmp	x0, #0x0
  410260:	b.ne	41041c <ferror@plt+0xe03c>  // b.any
  410264:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  410268:	add	x0, x0, #0x570
  41026c:	mov	w1, #0x1                   	// #1
  410270:	str	w1, [x0]
  410274:	b	41041c <ferror@plt+0xe03c>
  410278:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  41027c:	add	x0, x0, #0x570
  410280:	ldr	w0, [x0]
  410284:	cmp	w0, #0x0
  410288:	b.eq	41029c <ferror@plt+0xdebc>  // b.none
  41028c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410290:	add	x0, x0, #0x840
  410294:	bl	402370 <gettext@plt>
  410298:	b	41042c <ferror@plt+0xe04c>
  41029c:	ldr	x0, [sp, #24]
  4102a0:	bl	40f788 <ferror@plt+0xd3a8>
  4102a4:	str	x0, [sp, #40]
  4102a8:	ldr	x0, [sp, #40]
  4102ac:	cmp	x0, #0x0
  4102b0:	b.eq	4102bc <ferror@plt+0xdedc>  // b.none
  4102b4:	ldr	x0, [sp, #40]
  4102b8:	b	41042c <ferror@plt+0xe04c>
  4102bc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4102c0:	add	x0, x0, #0x570
  4102c4:	mov	w1, #0x1                   	// #1
  4102c8:	str	w1, [x0]
  4102cc:	mov	w1, #0x75                  	// #117
  4102d0:	ldr	x0, [sp, #24]
  4102d4:	bl	40f354 <ferror@plt+0xcf74>
  4102d8:	b	410428 <ferror@plt+0xe048>
  4102dc:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4102e0:	add	x0, x0, #0x568
  4102e4:	ldr	w0, [x0]
  4102e8:	cmp	w0, #0x0
  4102ec:	b.ne	410304 <ferror@plt+0xdf24>  // b.any
  4102f0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4102f4:	add	x0, x0, #0x56c
  4102f8:	ldr	w0, [x0]
  4102fc:	cmp	w0, #0x0
  410300:	b.eq	410318 <ferror@plt+0xdf38>  // b.none
  410304:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410308:	add	x0, x0, #0x870
  41030c:	bl	402370 <gettext@plt>
  410310:	str	x0, [sp, #40]
  410314:	b	410328 <ferror@plt+0xdf48>
  410318:	ldr	x0, [sp, #24]
  41031c:	ldr	x0, [x0, #24]
  410320:	bl	40fe84 <ferror@plt+0xdaa4>
  410324:	str	x0, [sp, #40]
  410328:	ldr	x0, [sp, #40]
  41032c:	cmp	x0, #0x0
  410330:	b.ne	410354 <ferror@plt+0xdf74>  // b.any
  410334:	ldr	x0, [sp, #24]
  410338:	bl	410068 <ferror@plt+0xdc88>
  41033c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  410340:	add	x0, x0, #0x56c
  410344:	mov	w1, #0x1                   	// #1
  410348:	str	w1, [x0]
  41034c:	mov	x0, #0x0                   	// #0
  410350:	b	41042c <ferror@plt+0xe04c>
  410354:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  410358:	add	x0, x0, #0x570
  41035c:	ldr	w0, [x0]
  410360:	cmp	w0, #0x0
  410364:	b.eq	41037c <ferror@plt+0xdf9c>  // b.none
  410368:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  41036c:	add	x0, x0, #0x888
  410370:	bl	402370 <gettext@plt>
  410374:	str	x0, [sp, #40]
  410378:	b	410428 <ferror@plt+0xe048>
  41037c:	ldr	x0, [sp, #24]
  410380:	bl	40f788 <ferror@plt+0xd3a8>
  410384:	cmp	x0, #0x0
  410388:	b.ne	410424 <ferror@plt+0xe044>  // b.any
  41038c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  410390:	add	x0, x0, #0x570
  410394:	mov	w1, #0x1                   	// #1
  410398:	str	w1, [x0]
  41039c:	mov	w1, #0x62                  	// #98
  4103a0:	ldr	x0, [sp, #24]
  4103a4:	bl	40f354 <ferror@plt+0xcf74>
  4103a8:	mov	x0, #0x0                   	// #0
  4103ac:	b	41042c <ferror@plt+0xe04c>
  4103b0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4103b4:	add	x0, x0, #0x56c
  4103b8:	ldr	w0, [x0]
  4103bc:	cmp	w0, #0x0
  4103c0:	b.eq	4103d8 <ferror@plt+0xdff8>  // b.none
  4103c4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4103c8:	add	x0, x0, #0x870
  4103cc:	bl	402370 <gettext@plt>
  4103d0:	str	x0, [sp, #40]
  4103d4:	b	4103e4 <ferror@plt+0xe004>
  4103d8:	ldr	x0, [sp, #24]
  4103dc:	bl	40fc78 <ferror@plt+0xd898>
  4103e0:	str	x0, [sp, #40]
  4103e4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4103e8:	add	x0, x0, #0x56c
  4103ec:	mov	w1, #0x1                   	// #1
  4103f0:	str	w1, [x0]
  4103f4:	b	410428 <ferror@plt+0xe048>
  4103f8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4103fc:	add	x0, x0, #0x6a0
  410400:	bl	402370 <gettext@plt>
  410404:	mov	x2, x0
  410408:	mov	w1, #0x224                 	// #548
  41040c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410410:	add	x0, x0, #0x620
  410414:	bl	404c88 <ferror@plt+0x28a8>
  410418:	b	410428 <ferror@plt+0xe048>
  41041c:	nop
  410420:	b	410428 <ferror@plt+0xe048>
  410424:	nop
  410428:	ldr	x0, [sp, #40]
  41042c:	ldp	x29, x30, [sp], #48
  410430:	ret
  410434:	stp	x29, x30, [sp, #-80]!
  410438:	mov	x29, sp
  41043c:	str	x0, [sp, #24]
  410440:	str	w1, [sp, #20]
  410444:	mov	w0, #0x1                   	// #1
  410448:	str	w0, [sp, #76]
  41044c:	mov	x0, #0x28                  	// #40
  410450:	bl	402020 <malloc@plt>
  410454:	str	x0, [sp, #64]
  410458:	ldr	x0, [sp, #24]
  41045c:	bl	402120 <strdup@plt>
  410460:	mov	x1, x0
  410464:	ldr	x0, [sp, #64]
  410468:	str	x1, [x0, #24]
  41046c:	ldr	x0, [sp, #64]
  410470:	ldr	w1, [sp, #20]
  410474:	str	w1, [x0, #32]
  410478:	ldr	x0, [sp, #64]
  41047c:	str	xzr, [x0, #16]
  410480:	ldr	x0, [sp, #64]
  410484:	str	xzr, [x0, #8]
  410488:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  41048c:	add	x0, x0, #0x560
  410490:	ldr	x1, [x0]
  410494:	ldr	x0, [sp, #64]
  410498:	str	x1, [x0]
  41049c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4104a0:	add	x0, x0, #0x560
  4104a4:	ldr	x1, [sp, #64]
  4104a8:	str	x1, [x0]
  4104ac:	ldr	w0, [sp, #20]
  4104b0:	cmp	w0, #0x6
  4104b4:	b.ne	4104c8 <ferror@plt+0xe0e8>  // b.any
  4104b8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4104bc:	add	x0, x0, #0x568
  4104c0:	mov	w1, #0x1                   	// #1
  4104c4:	str	w1, [x0]
  4104c8:	ldr	w0, [sp, #20]
  4104cc:	cmp	w0, #0x2
  4104d0:	b.eq	4104dc <ferror@plt+0xe0fc>  // b.none
  4104d4:	mov	w0, #0x1                   	// #1
  4104d8:	b	410604 <ferror@plt+0xe224>
  4104dc:	ldr	x0, [sp, #24]
  4104e0:	ldrb	w0, [x0]
  4104e4:	cmp	w0, #0x3d
  4104e8:	b.eq	410534 <ferror@plt+0xe154>  // b.none
  4104ec:	cmp	w0, #0x3d
  4104f0:	b.gt	410550 <ferror@plt+0xe170>
  4104f4:	cmp	w0, #0x2c
  4104f8:	b.eq	410514 <ferror@plt+0xe134>  // b.none
  4104fc:	cmp	w0, #0x2c
  410500:	b.gt	410550 <ferror@plt+0xe170>
  410504:	cmp	w0, #0x0
  410508:	b.eq	410514 <ferror@plt+0xe134>  // b.none
  41050c:	cmp	w0, #0x20
  410510:	b.ne	410550 <ferror@plt+0xe170>  // b.any
  410514:	ldr	w0, [sp, #76]
  410518:	cmp	w0, #0x0
  41051c:	b.eq	410528 <ferror@plt+0xe148>  // b.none
  410520:	mov	w0, #0x1                   	// #1
  410524:	b	410604 <ferror@plt+0xe224>
  410528:	mov	w0, #0x1                   	// #1
  41052c:	str	w0, [sp, #76]
  410530:	b	4105e4 <ferror@plt+0xe204>
  410534:	ldr	w0, [sp, #76]
  410538:	cmp	w0, #0x0
  41053c:	b.eq	410548 <ferror@plt+0xe168>  // b.none
  410540:	mov	w0, #0x1                   	// #1
  410544:	b	410604 <ferror@plt+0xe224>
  410548:	mov	w0, #0x0                   	// #0
  41054c:	b	410604 <ferror@plt+0xe224>
  410550:	ldr	w0, [sp, #76]
  410554:	cmp	w0, #0x0
  410558:	b.eq	4105e0 <ferror@plt+0xe200>  // b.none
  41055c:	str	wzr, [sp, #76]
  410560:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410564:	add	x1, x0, #0x8b8
  410568:	ldr	x0, [sp, #24]
  41056c:	bl	402300 <strcspn@plt>
  410570:	str	w0, [sp, #60]
  410574:	ldr	w0, [sp, #60]
  410578:	cmp	w0, #0xf
  41057c:	b.le	410588 <ferror@plt+0xe1a8>
  410580:	mov	w0, #0x1                   	// #1
  410584:	b	410604 <ferror@plt+0xe224>
  410588:	ldrsw	x1, [sp, #60]
  41058c:	add	x0, sp, #0x20
  410590:	mov	x2, x1
  410594:	ldr	x1, [sp, #24]
  410598:	bl	4022f0 <strncpy@plt>
  41059c:	ldrsw	x0, [sp, #60]
  4105a0:	add	x1, sp, #0x20
  4105a4:	strb	wzr, [x1, x0]
  4105a8:	add	x0, sp, #0x20
  4105ac:	bl	40aa1c <ferror@plt+0x863c>
  4105b0:	str	x0, [sp, #48]
  4105b4:	ldr	x0, [sp, #48]
  4105b8:	cmp	x0, #0x0
  4105bc:	b.ne	4105c8 <ferror@plt+0xe1e8>  // b.any
  4105c0:	mov	w0, #0x1                   	// #1
  4105c4:	b	410604 <ferror@plt+0xe224>
  4105c8:	ldr	x0, [sp, #48]
  4105cc:	ldr	w0, [x0, #40]
  4105d0:	cmp	w0, #0x0
  4105d4:	b.eq	4105e4 <ferror@plt+0xe204>  // b.none
  4105d8:	mov	w0, #0x1                   	// #1
  4105dc:	b	410604 <ferror@plt+0xe224>
  4105e0:	nop
  4105e4:	ldr	x0, [sp, #24]
  4105e8:	add	x0, x0, #0x1
  4105ec:	str	x0, [sp, #24]
  4105f0:	ldr	x0, [sp, #24]
  4105f4:	ldrb	w0, [x0]
  4105f8:	cmp	w0, #0x0
  4105fc:	b.ne	4104dc <ferror@plt+0xe0fc>  // b.any
  410600:	mov	w0, #0x0                   	// #0
  410604:	ldp	x29, x30, [sp], #80
  410608:	ret
  41060c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  410610:	add	x0, x0, #0x560
  410614:	str	xzr, [x0]
  410618:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41061c:	add	x0, x0, #0x350
  410620:	str	xzr, [x0]
  410624:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410628:	add	x0, x0, #0x3a0
  41062c:	str	xzr, [x0]
  410630:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  410634:	add	x0, x0, #0x568
  410638:	str	wzr, [x0]
  41063c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  410640:	add	x0, x0, #0x56c
  410644:	str	wzr, [x0]
  410648:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  41064c:	add	x0, x0, #0x570
  410650:	str	wzr, [x0]
  410654:	nop
  410658:	ret
  41065c:	stp	x29, x30, [sp, #-48]!
  410660:	mov	x29, sp
  410664:	str	x0, [sp, #24]
  410668:	str	x1, [sp, #16]
  41066c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410670:	add	x0, x0, #0x350
  410674:	ldr	x0, [x0]
  410678:	ldr	x0, [x0, #8]
  41067c:	ldr	x1, [sp, #24]
  410680:	bl	4021d0 <strcmp@plt>
  410684:	cmp	w0, #0x0
  410688:	b.ne	4106c0 <ferror@plt+0xe2e0>  // b.any
  41068c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410690:	add	x0, x0, #0x350
  410694:	ldr	x0, [x0]
  410698:	ldr	x1, [x0]
  41069c:	ldr	x0, [sp, #16]
  4106a0:	str	x1, [x0]
  4106a4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4106a8:	add	x0, x0, #0x350
  4106ac:	ldr	x0, [x0]
  4106b0:	ldr	x1, [sp, #16]
  4106b4:	str	x1, [x0]
  4106b8:	mov	w0, #0x1                   	// #1
  4106bc:	b	41073c <ferror@plt+0xe35c>
  4106c0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4106c4:	add	x0, x0, #0x350
  4106c8:	ldr	x0, [x0]
  4106cc:	str	x0, [sp, #40]
  4106d0:	b	410728 <ferror@plt+0xe348>
  4106d4:	ldr	x0, [sp, #40]
  4106d8:	ldr	x0, [x0]
  4106dc:	ldr	x0, [x0, #8]
  4106e0:	ldr	x1, [sp, #24]
  4106e4:	bl	4021d0 <strcmp@plt>
  4106e8:	cmp	w0, #0x0
  4106ec:	b.ne	41071c <ferror@plt+0xe33c>  // b.any
  4106f0:	ldr	x0, [sp, #40]
  4106f4:	ldr	x0, [x0]
  4106f8:	ldr	x1, [x0]
  4106fc:	ldr	x0, [sp, #16]
  410700:	str	x1, [x0]
  410704:	ldr	x0, [sp, #40]
  410708:	ldr	x0, [x0]
  41070c:	ldr	x1, [sp, #16]
  410710:	str	x1, [x0]
  410714:	mov	w0, #0x1                   	// #1
  410718:	b	41073c <ferror@plt+0xe35c>
  41071c:	ldr	x0, [sp, #40]
  410720:	ldr	x0, [x0]
  410724:	str	x0, [sp, #40]
  410728:	ldr	x0, [sp, #40]
  41072c:	ldr	x0, [x0]
  410730:	cmp	x0, #0x0
  410734:	b.ne	4106d4 <ferror@plt+0xe2f4>  // b.any
  410738:	mov	w0, #0x0                   	// #0
  41073c:	ldp	x29, x30, [sp], #48
  410740:	ret
  410744:	stp	x29, x30, [sp, #-48]!
  410748:	mov	x29, sp
  41074c:	str	x0, [sp, #24]
  410750:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410754:	add	x0, x0, #0x350
  410758:	ldr	x0, [x0]
  41075c:	ldr	x0, [x0, #8]
  410760:	ldr	x1, [sp, #24]
  410764:	bl	4021d0 <strcmp@plt>
  410768:	cmp	w0, #0x0
  41076c:	b.ne	4107ac <ferror@plt+0xe3cc>  // b.any
  410770:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410774:	add	x0, x0, #0x350
  410778:	ldr	x0, [x0]
  41077c:	str	x0, [sp, #32]
  410780:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410784:	add	x0, x0, #0x350
  410788:	ldr	x0, [x0]
  41078c:	ldr	x1, [x0]
  410790:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410794:	add	x0, x0, #0x350
  410798:	str	x1, [x0]
  41079c:	ldr	x0, [sp, #32]
  4107a0:	bl	402210 <free@plt>
  4107a4:	mov	w0, #0x1                   	// #1
  4107a8:	b	41082c <ferror@plt+0xe44c>
  4107ac:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4107b0:	add	x0, x0, #0x350
  4107b4:	ldr	x0, [x0]
  4107b8:	str	x0, [sp, #40]
  4107bc:	b	410818 <ferror@plt+0xe438>
  4107c0:	ldr	x0, [sp, #40]
  4107c4:	ldr	x0, [x0]
  4107c8:	ldr	x0, [x0, #8]
  4107cc:	ldr	x1, [sp, #24]
  4107d0:	bl	4021d0 <strcmp@plt>
  4107d4:	cmp	w0, #0x0
  4107d8:	b.ne	41080c <ferror@plt+0xe42c>  // b.any
  4107dc:	ldr	x0, [sp, #40]
  4107e0:	ldr	x0, [x0]
  4107e4:	str	x0, [sp, #32]
  4107e8:	ldr	x0, [sp, #40]
  4107ec:	ldr	x0, [x0]
  4107f0:	ldr	x1, [x0]
  4107f4:	ldr	x0, [sp, #40]
  4107f8:	str	x1, [x0]
  4107fc:	ldr	x0, [sp, #32]
  410800:	bl	402210 <free@plt>
  410804:	mov	w0, #0x1                   	// #1
  410808:	b	41082c <ferror@plt+0xe44c>
  41080c:	ldr	x0, [sp, #40]
  410810:	ldr	x0, [x0]
  410814:	str	x0, [sp, #40]
  410818:	ldr	x0, [sp, #40]
  41081c:	ldr	x0, [x0]
  410820:	cmp	x0, #0x0
  410824:	b.ne	4107c0 <ferror@plt+0xe3e0>  // b.any
  410828:	mov	w0, #0x0                   	// #0
  41082c:	ldp	x29, x30, [sp], #48
  410830:	ret
  410834:	stp	x29, x30, [sp, #-32]!
  410838:	mov	x29, sp
  41083c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410840:	add	x0, x0, #0x358
  410844:	ldr	w0, [x0]
  410848:	and	w0, w0, #0x4
  41084c:	cmp	w0, #0x0
  410850:	b.eq	41087c <ferror@plt+0xe49c>  // b.none
  410854:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410858:	add	x0, x0, #0x34c
  41085c:	ldr	w0, [x0]
  410860:	and	w0, w0, #0x4
  410864:	cmp	w0, #0x0
  410868:	b.ne	41087c <ferror@plt+0xe49c>  // b.any
  41086c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410870:	add	x0, x0, #0x8c0
  410874:	bl	402370 <gettext@plt>
  410878:	b	41149c <ferror@plt+0xf0bc>
  41087c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410880:	add	x0, x0, #0x37c
  410884:	ldr	w0, [x0]
  410888:	cmp	w0, #0x0
  41088c:	b.eq	4109a4 <ferror@plt+0xe5c4>  // b.none
  410890:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410894:	add	x0, x0, #0x34c
  410898:	ldr	w0, [x0]
  41089c:	cmp	w0, #0x0
  4108a0:	b.eq	4108e0 <ferror@plt+0xe500>  // b.none
  4108a4:	mov	x1, #0x0                   	// #0
  4108a8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4108ac:	add	x0, x0, #0x8f0
  4108b0:	bl	40f138 <ferror@plt+0xcd58>
  4108b4:	str	x0, [sp, #24]
  4108b8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4108bc:	add	x0, x0, #0x350
  4108c0:	ldr	x1, [x0]
  4108c4:	ldr	x0, [sp, #24]
  4108c8:	str	x1, [x0]
  4108cc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4108d0:	add	x0, x0, #0x350
  4108d4:	ldr	x1, [sp, #24]
  4108d8:	str	x1, [x0]
  4108dc:	b	410918 <ferror@plt+0xe538>
  4108e0:	mov	x1, #0x0                   	// #0
  4108e4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4108e8:	add	x0, x0, #0x8f8
  4108ec:	bl	40f138 <ferror@plt+0xcd58>
  4108f0:	str	x0, [sp, #24]
  4108f4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4108f8:	add	x0, x0, #0x350
  4108fc:	ldr	x1, [x0]
  410900:	ldr	x0, [sp, #24]
  410904:	str	x1, [x0]
  410908:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41090c:	add	x0, x0, #0x350
  410910:	ldr	x1, [sp, #24]
  410914:	str	x1, [x0]
  410918:	mov	x1, #0x0                   	// #0
  41091c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410920:	add	x0, x0, #0x900
  410924:	bl	40f138 <ferror@plt+0xcd58>
  410928:	str	x0, [sp, #24]
  41092c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410930:	add	x0, x0, #0x350
  410934:	ldr	x1, [x0]
  410938:	ldr	x0, [sp, #24]
  41093c:	str	x1, [x0]
  410940:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410944:	add	x0, x0, #0x350
  410948:	ldr	x1, [sp, #24]
  41094c:	str	x1, [x0]
  410950:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410954:	add	x0, x0, #0x34c
  410958:	ldr	w0, [x0]
  41095c:	and	w0, w0, #0x4
  410960:	cmp	w0, #0x0
  410964:	b.ne	410a68 <ferror@plt+0xe688>  // b.any
  410968:	mov	x1, #0x0                   	// #0
  41096c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410970:	add	x0, x0, #0x908
  410974:	bl	40f138 <ferror@plt+0xcd58>
  410978:	str	x0, [sp, #24]
  41097c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410980:	add	x0, x0, #0x350
  410984:	ldr	x1, [x0]
  410988:	ldr	x0, [sp, #24]
  41098c:	str	x1, [x0]
  410990:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410994:	add	x0, x0, #0x350
  410998:	ldr	x1, [sp, #24]
  41099c:	str	x1, [x0]
  4109a0:	b	410a68 <ferror@plt+0xe688>
  4109a4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4109a8:	add	x0, x0, #0x34c
  4109ac:	ldr	w0, [x0]
  4109b0:	and	w0, w0, #0x1
  4109b4:	cmp	w0, #0x0
  4109b8:	b.eq	4109f8 <ferror@plt+0xe618>  // b.none
  4109bc:	mov	x1, #0x0                   	// #0
  4109c0:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4109c4:	add	x0, x0, #0x8f0
  4109c8:	bl	40f138 <ferror@plt+0xcd58>
  4109cc:	str	x0, [sp, #24]
  4109d0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4109d4:	add	x0, x0, #0x350
  4109d8:	ldr	x1, [x0]
  4109dc:	ldr	x0, [sp, #24]
  4109e0:	str	x1, [x0]
  4109e4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4109e8:	add	x0, x0, #0x350
  4109ec:	ldr	x1, [sp, #24]
  4109f0:	str	x1, [x0]
  4109f4:	b	410a30 <ferror@plt+0xe650>
  4109f8:	mov	x1, #0x0                   	// #0
  4109fc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410a00:	add	x0, x0, #0x910
  410a04:	bl	40f138 <ferror@plt+0xcd58>
  410a08:	str	x0, [sp, #24]
  410a0c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410a10:	add	x0, x0, #0x350
  410a14:	ldr	x1, [x0]
  410a18:	ldr	x0, [sp, #24]
  410a1c:	str	x1, [x0]
  410a20:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410a24:	add	x0, x0, #0x350
  410a28:	ldr	x1, [sp, #24]
  410a2c:	str	x1, [x0]
  410a30:	mov	x1, #0x0                   	// #0
  410a34:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410a38:	add	x0, x0, #0x918
  410a3c:	bl	40f138 <ferror@plt+0xcd58>
  410a40:	str	x0, [sp, #24]
  410a44:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410a48:	add	x0, x0, #0x350
  410a4c:	ldr	x1, [x0]
  410a50:	ldr	x0, [sp, #24]
  410a54:	str	x1, [x0]
  410a58:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410a5c:	add	x0, x0, #0x350
  410a60:	ldr	x1, [sp, #24]
  410a64:	str	x1, [x0]
  410a68:	mov	x1, #0x0                   	// #0
  410a6c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410a70:	add	x0, x0, #0x920
  410a74:	bl	40f138 <ferror@plt+0xcd58>
  410a78:	str	x0, [sp, #24]
  410a7c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410a80:	add	x0, x0, #0x350
  410a84:	ldr	x1, [x0]
  410a88:	ldr	x0, [sp, #24]
  410a8c:	str	x1, [x0]
  410a90:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410a94:	add	x0, x0, #0x350
  410a98:	ldr	x1, [sp, #24]
  410a9c:	str	x1, [x0]
  410aa0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410aa4:	add	x0, x0, #0x34c
  410aa8:	ldr	w0, [x0]
  410aac:	and	w0, w0, #0x1
  410ab0:	cmp	w0, #0x0
  410ab4:	b.eq	410af0 <ferror@plt+0xe710>  // b.none
  410ab8:	mov	x1, #0x0                   	// #0
  410abc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410ac0:	add	x0, x0, #0x928
  410ac4:	bl	40f138 <ferror@plt+0xcd58>
  410ac8:	str	x0, [sp, #24]
  410acc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410ad0:	add	x0, x0, #0x350
  410ad4:	ldr	x1, [x0]
  410ad8:	ldr	x0, [sp, #24]
  410adc:	str	x1, [x0]
  410ae0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410ae4:	add	x0, x0, #0x350
  410ae8:	ldr	x1, [sp, #24]
  410aec:	str	x1, [x0]
  410af0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410af4:	add	x0, x0, #0x358
  410af8:	ldr	w0, [x0]
  410afc:	and	w0, w0, #0x80
  410b00:	cmp	w0, #0x0
  410b04:	b.eq	410bc0 <ferror@plt+0xe7e0>  // b.none
  410b08:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410b0c:	add	x0, x0, #0x358
  410b10:	ldr	w0, [x0]
  410b14:	and	w0, w0, #0x10
  410b18:	cmp	w0, #0x0
  410b1c:	b.ne	410b58 <ferror@plt+0xe778>  // b.any
  410b20:	mov	x1, #0x0                   	// #0
  410b24:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410b28:	add	x0, x0, #0x930
  410b2c:	bl	40f138 <ferror@plt+0xcd58>
  410b30:	str	x0, [sp, #24]
  410b34:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410b38:	add	x0, x0, #0x350
  410b3c:	ldr	x1, [x0]
  410b40:	ldr	x0, [sp, #24]
  410b44:	str	x1, [x0]
  410b48:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410b4c:	add	x0, x0, #0x350
  410b50:	ldr	x1, [sp, #24]
  410b54:	str	x1, [x0]
  410b58:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410b5c:	add	x0, x0, #0x34c
  410b60:	ldr	w0, [x0]
  410b64:	and	w0, w0, #0x4
  410b68:	cmp	w0, #0x0
  410b6c:	b.eq	410b88 <ferror@plt+0xe7a8>  // b.none
  410b70:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410b74:	add	x0, x0, #0x358
  410b78:	ldr	w0, [x0]
  410b7c:	and	w0, w0, #0x4
  410b80:	cmp	w0, #0x0
  410b84:	b.ne	410bc0 <ferror@plt+0xe7e0>  // b.any
  410b88:	mov	x1, #0x0                   	// #0
  410b8c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410b90:	add	x0, x0, #0x938
  410b94:	bl	40f138 <ferror@plt+0xcd58>
  410b98:	str	x0, [sp, #24]
  410b9c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410ba0:	add	x0, x0, #0x350
  410ba4:	ldr	x1, [x0]
  410ba8:	ldr	x0, [sp, #24]
  410bac:	str	x1, [x0]
  410bb0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410bb4:	add	x0, x0, #0x350
  410bb8:	ldr	x1, [sp, #24]
  410bbc:	str	x1, [x0]
  410bc0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410bc4:	add	x0, x0, #0x34c
  410bc8:	ldr	w0, [x0]
  410bcc:	and	w0, w0, #0x4
  410bd0:	cmp	w0, #0x0
  410bd4:	b.eq	410c10 <ferror@plt+0xe830>  // b.none
  410bd8:	mov	x1, #0x0                   	// #0
  410bdc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410be0:	add	x0, x0, #0x940
  410be4:	bl	40f138 <ferror@plt+0xcd58>
  410be8:	str	x0, [sp, #24]
  410bec:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410bf0:	add	x0, x0, #0x350
  410bf4:	ldr	x1, [x0]
  410bf8:	ldr	x0, [sp, #24]
  410bfc:	str	x1, [x0]
  410c00:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410c04:	add	x0, x0, #0x350
  410c08:	ldr	x1, [sp, #24]
  410c0c:	str	x1, [x0]
  410c10:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410c14:	add	x0, x0, #0x34c
  410c18:	ldr	w0, [x0]
  410c1c:	and	w0, w0, #0x4
  410c20:	cmp	w0, #0x0
  410c24:	b.eq	410d0c <ferror@plt+0xe92c>  // b.none
  410c28:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410c2c:	add	x0, x0, #0x358
  410c30:	ldr	w0, [x0]
  410c34:	and	w0, w0, #0x4
  410c38:	cmp	w0, #0x0
  410c3c:	b.ne	410d0c <ferror@plt+0xe92c>  // b.any
  410c40:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410c44:	add	x0, x0, #0x378
  410c48:	ldr	w0, [x0]
  410c4c:	and	w0, w0, #0x8
  410c50:	cmp	w0, #0x0
  410c54:	b.eq	410d0c <ferror@plt+0xe92c>  // b.none
  410c58:	mov	x1, #0x0                   	// #0
  410c5c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410c60:	add	x0, x0, #0x948
  410c64:	bl	40f138 <ferror@plt+0xcd58>
  410c68:	str	x0, [sp, #24]
  410c6c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410c70:	add	x0, x0, #0x350
  410c74:	ldr	x1, [x0]
  410c78:	ldr	x0, [sp, #24]
  410c7c:	str	x1, [x0]
  410c80:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410c84:	add	x0, x0, #0x350
  410c88:	ldr	x1, [sp, #24]
  410c8c:	str	x1, [x0]
  410c90:	mov	x0, #0x30                  	// #48
  410c94:	bl	402020 <malloc@plt>
  410c98:	str	x0, [sp, #24]
  410c9c:	ldr	x0, [sp, #24]
  410ca0:	mov	w1, #0x1                   	// #1
  410ca4:	str	w1, [x0, #24]
  410ca8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410cac:	add	x0, x0, #0x950
  410cb0:	bl	402120 <strdup@plt>
  410cb4:	mov	x1, x0
  410cb8:	ldr	x0, [sp, #24]
  410cbc:	str	x1, [x0, #8]
  410cc0:	ldr	x0, [sp, #24]
  410cc4:	str	xzr, [x0, #16]
  410cc8:	ldr	x0, [sp, #24]
  410ccc:	str	wzr, [x0, #28]
  410cd0:	ldr	x0, [sp, #24]
  410cd4:	mov	w1, #0x3                   	// #3
  410cd8:	str	w1, [x0, #32]
  410cdc:	ldr	x0, [sp, #24]
  410ce0:	mov	w1, #0x40000000            	// #1073741824
  410ce4:	str	w1, [x0, #36]
  410ce8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410cec:	add	x0, x0, #0x350
  410cf0:	ldr	x1, [x0]
  410cf4:	ldr	x0, [sp, #24]
  410cf8:	str	x1, [x0]
  410cfc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410d00:	add	x0, x0, #0x350
  410d04:	ldr	x1, [sp, #24]
  410d08:	str	x1, [x0]
  410d0c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410d10:	add	x0, x0, #0x358
  410d14:	ldr	w0, [x0]
  410d18:	and	w0, w0, #0x80
  410d1c:	cmp	w0, #0x0
  410d20:	b.ne	410d3c <ferror@plt+0xe95c>  // b.any
  410d24:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410d28:	add	x0, x0, #0x34c
  410d2c:	ldr	w0, [x0]
  410d30:	and	w0, w0, #0x4
  410d34:	cmp	w0, #0x0
  410d38:	b.eq	410d74 <ferror@plt+0xe994>  // b.none
  410d3c:	mov	x1, #0x0                   	// #0
  410d40:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410d44:	add	x0, x0, #0x958
  410d48:	bl	40f138 <ferror@plt+0xcd58>
  410d4c:	str	x0, [sp, #24]
  410d50:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410d54:	add	x0, x0, #0x350
  410d58:	ldr	x1, [x0]
  410d5c:	ldr	x0, [sp, #24]
  410d60:	str	x1, [x0]
  410d64:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410d68:	add	x0, x0, #0x350
  410d6c:	ldr	x1, [sp, #24]
  410d70:	str	x1, [x0]
  410d74:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410d78:	add	x0, x0, #0x34c
  410d7c:	ldr	w0, [x0]
  410d80:	and	w0, w0, #0x4
  410d84:	cmp	w0, #0x0
  410d88:	b.eq	410e70 <ferror@plt+0xea90>  // b.none
  410d8c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410d90:	add	x0, x0, #0x358
  410d94:	ldr	w0, [x0]
  410d98:	and	w0, w0, #0x4
  410d9c:	cmp	w0, #0x0
  410da0:	b.eq	410de0 <ferror@plt+0xea00>  // b.none
  410da4:	mov	x1, #0x0                   	// #0
  410da8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410dac:	add	x0, x0, #0x938
  410db0:	bl	40f138 <ferror@plt+0xcd58>
  410db4:	str	x0, [sp, #24]
  410db8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410dbc:	add	x0, x0, #0x350
  410dc0:	ldr	x1, [x0]
  410dc4:	ldr	x0, [sp, #24]
  410dc8:	str	x1, [x0]
  410dcc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410dd0:	add	x0, x0, #0x350
  410dd4:	ldr	x1, [sp, #24]
  410dd8:	str	x1, [x0]
  410ddc:	b	410e70 <ferror@plt+0xea90>
  410de0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410de4:	add	x0, x0, #0x378
  410de8:	ldr	w1, [x0]
  410dec:	mov	w0, #0x108                 	// #264
  410df0:	and	w0, w1, w0
  410df4:	cmp	w0, #0x0
  410df8:	b.eq	410e38 <ferror@plt+0xea58>  // b.none
  410dfc:	mov	x1, #0x0                   	// #0
  410e00:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410e04:	add	x0, x0, #0x960
  410e08:	bl	40f138 <ferror@plt+0xcd58>
  410e0c:	str	x0, [sp, #24]
  410e10:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410e14:	add	x0, x0, #0x350
  410e18:	ldr	x1, [x0]
  410e1c:	ldr	x0, [sp, #24]
  410e20:	str	x1, [x0]
  410e24:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410e28:	add	x0, x0, #0x350
  410e2c:	ldr	x1, [sp, #24]
  410e30:	str	x1, [x0]
  410e34:	b	410e70 <ferror@plt+0xea90>
  410e38:	mov	x1, #0x0                   	// #0
  410e3c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410e40:	add	x0, x0, #0x968
  410e44:	bl	40f138 <ferror@plt+0xcd58>
  410e48:	str	x0, [sp, #24]
  410e4c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410e50:	add	x0, x0, #0x350
  410e54:	ldr	x1, [x0]
  410e58:	ldr	x0, [sp, #24]
  410e5c:	str	x1, [x0]
  410e60:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410e64:	add	x0, x0, #0x350
  410e68:	ldr	x1, [sp, #24]
  410e6c:	str	x1, [x0]
  410e70:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410e74:	add	x0, x0, #0x358
  410e78:	ldr	w0, [x0]
  410e7c:	and	w0, w0, #0x1
  410e80:	cmp	w0, #0x0
  410e84:	b.eq	410efc <ferror@plt+0xeb1c>  // b.none
  410e88:	mov	x1, #0x0                   	// #0
  410e8c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410e90:	add	x0, x0, #0x970
  410e94:	bl	40f138 <ferror@plt+0xcd58>
  410e98:	str	x0, [sp, #24]
  410e9c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410ea0:	add	x0, x0, #0x350
  410ea4:	ldr	x1, [x0]
  410ea8:	ldr	x0, [sp, #24]
  410eac:	str	x1, [x0]
  410eb0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410eb4:	add	x0, x0, #0x350
  410eb8:	ldr	x1, [sp, #24]
  410ebc:	str	x1, [x0]
  410ec0:	mov	x1, #0x0                   	// #0
  410ec4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410ec8:	add	x0, x0, #0x978
  410ecc:	bl	40f138 <ferror@plt+0xcd58>
  410ed0:	str	x0, [sp, #24]
  410ed4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410ed8:	add	x0, x0, #0x350
  410edc:	ldr	x1, [x0]
  410ee0:	ldr	x0, [sp, #24]
  410ee4:	str	x1, [x0]
  410ee8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410eec:	add	x0, x0, #0x350
  410ef0:	ldr	x1, [sp, #24]
  410ef4:	str	x1, [x0]
  410ef8:	b	410fd8 <ferror@plt+0xebf8>
  410efc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410f00:	add	x0, x0, #0x34c
  410f04:	ldr	w0, [x0]
  410f08:	and	w0, w0, #0x4
  410f0c:	cmp	w0, #0x0
  410f10:	b.eq	410fd8 <ferror@plt+0xebf8>  // b.none
  410f14:	mov	x1, #0x0                   	// #0
  410f18:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410f1c:	add	x0, x0, #0x980
  410f20:	bl	40f138 <ferror@plt+0xcd58>
  410f24:	str	x0, [sp, #24]
  410f28:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410f2c:	add	x0, x0, #0x350
  410f30:	ldr	x1, [x0]
  410f34:	ldr	x0, [sp, #24]
  410f38:	str	x1, [x0]
  410f3c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410f40:	add	x0, x0, #0x350
  410f44:	ldr	x1, [sp, #24]
  410f48:	str	x1, [x0]
  410f4c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410f50:	add	x0, x0, #0x378
  410f54:	ldr	w0, [x0]
  410f58:	and	w0, w0, #0x8
  410f5c:	cmp	w0, #0x0
  410f60:	b.eq	410fa0 <ferror@plt+0xebc0>  // b.none
  410f64:	mov	x1, #0x0                   	// #0
  410f68:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410f6c:	add	x0, x0, #0x988
  410f70:	bl	40f138 <ferror@plt+0xcd58>
  410f74:	str	x0, [sp, #24]
  410f78:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410f7c:	add	x0, x0, #0x350
  410f80:	ldr	x1, [x0]
  410f84:	ldr	x0, [sp, #24]
  410f88:	str	x1, [x0]
  410f8c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410f90:	add	x0, x0, #0x350
  410f94:	ldr	x1, [sp, #24]
  410f98:	str	x1, [x0]
  410f9c:	b	410fd8 <ferror@plt+0xebf8>
  410fa0:	mov	x1, #0x0                   	// #0
  410fa4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  410fa8:	add	x0, x0, #0x998
  410fac:	bl	40f138 <ferror@plt+0xcd58>
  410fb0:	str	x0, [sp, #24]
  410fb4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410fb8:	add	x0, x0, #0x350
  410fbc:	ldr	x1, [x0]
  410fc0:	ldr	x0, [sp, #24]
  410fc4:	str	x1, [x0]
  410fc8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410fcc:	add	x0, x0, #0x350
  410fd0:	ldr	x1, [sp, #24]
  410fd4:	str	x1, [x0]
  410fd8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410fdc:	add	x0, x0, #0x3c8
  410fe0:	ldr	w0, [x0]
  410fe4:	and	w0, w0, #0x10
  410fe8:	cmp	w0, #0x0
  410fec:	b.eq	411040 <ferror@plt+0xec60>  // b.none
  410ff0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  410ff4:	add	x0, x0, #0x34c
  410ff8:	ldr	w0, [x0]
  410ffc:	and	w0, w0, #0x1
  411000:	cmp	w0, #0x0
  411004:	b.eq	411040 <ferror@plt+0xec60>  // b.none
  411008:	mov	x1, #0x0                   	// #0
  41100c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411010:	add	x0, x0, #0x9a0
  411014:	bl	40f138 <ferror@plt+0xcd58>
  411018:	str	x0, [sp, #24]
  41101c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411020:	add	x0, x0, #0x350
  411024:	ldr	x1, [x0]
  411028:	ldr	x0, [sp, #24]
  41102c:	str	x1, [x0]
  411030:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411034:	add	x0, x0, #0x350
  411038:	ldr	x1, [sp, #24]
  41103c:	str	x1, [x0]
  411040:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411044:	add	x0, x0, #0x34c
  411048:	ldr	w1, [x0]
  41104c:	mov	w0, #0x5                   	// #5
  411050:	and	w0, w1, w0
  411054:	cmp	w0, #0x0
  411058:	b.eq	4110ac <ferror@plt+0xeccc>  // b.none
  41105c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411060:	add	x0, x0, #0x358
  411064:	ldr	w0, [x0]
  411068:	and	w0, w0, #0x1
  41106c:	cmp	w0, #0x0
  411070:	b.ne	4110ac <ferror@plt+0xeccc>  // b.any
  411074:	mov	x1, #0x0                   	// #0
  411078:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  41107c:	add	x0, x0, #0x9a8
  411080:	bl	40f138 <ferror@plt+0xcd58>
  411084:	str	x0, [sp, #24]
  411088:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41108c:	add	x0, x0, #0x350
  411090:	ldr	x1, [x0]
  411094:	ldr	x0, [sp, #24]
  411098:	str	x1, [x0]
  41109c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4110a0:	add	x0, x0, #0x350
  4110a4:	ldr	x1, [sp, #24]
  4110a8:	str	x1, [x0]
  4110ac:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4110b0:	add	x0, x0, #0x358
  4110b4:	ldr	w0, [x0]
  4110b8:	and	w0, w0, #0x10
  4110bc:	cmp	w0, #0x0
  4110c0:	b.eq	4110fc <ferror@plt+0xed1c>  // b.none
  4110c4:	mov	x1, #0x0                   	// #0
  4110c8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4110cc:	add	x0, x0, #0x930
  4110d0:	bl	40f138 <ferror@plt+0xcd58>
  4110d4:	str	x0, [sp, #24]
  4110d8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4110dc:	add	x0, x0, #0x350
  4110e0:	ldr	x1, [x0]
  4110e4:	ldr	x0, [sp, #24]
  4110e8:	str	x1, [x0]
  4110ec:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4110f0:	add	x0, x0, #0x350
  4110f4:	ldr	x1, [sp, #24]
  4110f8:	str	x1, [x0]
  4110fc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411100:	add	x0, x0, #0x3c8
  411104:	ldr	w0, [x0]
  411108:	and	w0, w0, #0x10
  41110c:	cmp	w0, #0x0
  411110:	b.eq	41114c <ferror@plt+0xed6c>  // b.none
  411114:	mov	x1, #0x0                   	// #0
  411118:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  41111c:	add	x0, x0, #0x9b0
  411120:	bl	40f138 <ferror@plt+0xcd58>
  411124:	str	x0, [sp, #24]
  411128:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41112c:	add	x0, x0, #0x350
  411130:	ldr	x1, [x0]
  411134:	ldr	x0, [sp, #24]
  411138:	str	x1, [x0]
  41113c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411140:	add	x0, x0, #0x350
  411144:	ldr	x1, [sp, #24]
  411148:	str	x1, [x0]
  41114c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411150:	add	x0, x0, #0x358
  411154:	ldr	w0, [x0]
  411158:	and	w0, w0, #0x2
  41115c:	cmp	w0, #0x0
  411160:	b.eq	4111d4 <ferror@plt+0xedf4>  // b.none
  411164:	mov	x1, #0x0                   	// #0
  411168:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  41116c:	add	x0, x0, #0x9b8
  411170:	bl	40f138 <ferror@plt+0xcd58>
  411174:	str	x0, [sp, #24]
  411178:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41117c:	add	x0, x0, #0x350
  411180:	ldr	x1, [x0]
  411184:	ldr	x0, [sp, #24]
  411188:	str	x1, [x0]
  41118c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411190:	add	x0, x0, #0x350
  411194:	ldr	x1, [sp, #24]
  411198:	str	x1, [x0]
  41119c:	mov	x1, #0x0                   	// #0
  4111a0:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4111a4:	add	x0, x0, #0x9c0
  4111a8:	bl	40f138 <ferror@plt+0xcd58>
  4111ac:	str	x0, [sp, #24]
  4111b0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4111b4:	add	x0, x0, #0x350
  4111b8:	ldr	x1, [x0]
  4111bc:	ldr	x0, [sp, #24]
  4111c0:	str	x1, [x0]
  4111c4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4111c8:	add	x0, x0, #0x350
  4111cc:	ldr	x1, [sp, #24]
  4111d0:	str	x1, [x0]
  4111d4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4111d8:	add	x0, x0, #0x34c
  4111dc:	ldr	w1, [x0]
  4111e0:	mov	w0, #0x5                   	// #5
  4111e4:	and	w0, w1, w0
  4111e8:	cmp	w0, #0x0
  4111ec:	b.eq	411228 <ferror@plt+0xee48>  // b.none
  4111f0:	mov	x1, #0x0                   	// #0
  4111f4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4111f8:	add	x0, x0, #0x9c8
  4111fc:	bl	40f138 <ferror@plt+0xcd58>
  411200:	str	x0, [sp, #24]
  411204:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411208:	add	x0, x0, #0x350
  41120c:	ldr	x1, [x0]
  411210:	ldr	x0, [sp, #24]
  411214:	str	x1, [x0]
  411218:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41121c:	add	x0, x0, #0x350
  411220:	ldr	x1, [sp, #24]
  411224:	str	x1, [x0]
  411228:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41122c:	add	x0, x0, #0x3c8
  411230:	ldr	w0, [x0]
  411234:	and	w0, w0, #0x8
  411238:	cmp	w0, #0x0
  41123c:	b.eq	411278 <ferror@plt+0xee98>  // b.none
  411240:	mov	x1, #0x0                   	// #0
  411244:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411248:	add	x0, x0, #0x9d0
  41124c:	bl	40f138 <ferror@plt+0xcd58>
  411250:	str	x0, [sp, #24]
  411254:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411258:	add	x0, x0, #0x350
  41125c:	ldr	x1, [x0]
  411260:	ldr	x0, [sp, #24]
  411264:	str	x1, [x0]
  411268:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41126c:	add	x0, x0, #0x350
  411270:	ldr	x1, [sp, #24]
  411274:	str	x1, [x0]
  411278:	mov	x1, #0x0                   	// #0
  41127c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411280:	add	x0, x0, #0x5f0
  411284:	bl	40f138 <ferror@plt+0xcd58>
  411288:	str	x0, [sp, #24]
  41128c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411290:	add	x0, x0, #0x350
  411294:	ldr	x1, [x0]
  411298:	ldr	x0, [sp, #24]
  41129c:	str	x1, [x0]
  4112a0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4112a4:	add	x0, x0, #0x350
  4112a8:	ldr	x1, [sp, #24]
  4112ac:	str	x1, [x0]
  4112b0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4112b4:	add	x0, x0, #0x34c
  4112b8:	ldr	w0, [x0]
  4112bc:	and	w0, w0, #0x1
  4112c0:	cmp	w0, #0x0
  4112c4:	b.eq	411358 <ferror@plt+0xef78>  // b.none
  4112c8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4112cc:	add	x0, x0, #0x378
  4112d0:	ldr	w0, [x0]
  4112d4:	and	w0, w0, #0x200
  4112d8:	cmp	w0, #0x0
  4112dc:	b.eq	41131c <ferror@plt+0xef3c>  // b.none
  4112e0:	mov	x1, #0x0                   	// #0
  4112e4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4112e8:	add	x0, x0, #0x9d8
  4112ec:	bl	40f138 <ferror@plt+0xcd58>
  4112f0:	str	x0, [sp, #24]
  4112f4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4112f8:	add	x0, x0, #0x350
  4112fc:	ldr	x1, [x0]
  411300:	ldr	x0, [sp, #24]
  411304:	str	x1, [x0]
  411308:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41130c:	add	x0, x0, #0x350
  411310:	ldr	x1, [sp, #24]
  411314:	str	x1, [x0]
  411318:	b	4113a8 <ferror@plt+0xefc8>
  41131c:	mov	x1, #0x0                   	// #0
  411320:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411324:	add	x0, x0, #0x9e0
  411328:	bl	40f138 <ferror@plt+0xcd58>
  41132c:	str	x0, [sp, #24]
  411330:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411334:	add	x0, x0, #0x350
  411338:	ldr	x1, [x0]
  41133c:	ldr	x0, [sp, #24]
  411340:	str	x1, [x0]
  411344:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411348:	add	x0, x0, #0x350
  41134c:	ldr	x1, [sp, #24]
  411350:	str	x1, [x0]
  411354:	b	4113a8 <ferror@plt+0xefc8>
  411358:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41135c:	add	x0, x0, #0x34c
  411360:	ldr	w0, [x0]
  411364:	and	w0, w0, #0x4
  411368:	cmp	w0, #0x0
  41136c:	b.eq	4113a8 <ferror@plt+0xefc8>  // b.none
  411370:	mov	x1, #0x0                   	// #0
  411374:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411378:	add	x0, x0, #0x9f0
  41137c:	bl	40f138 <ferror@plt+0xcd58>
  411380:	str	x0, [sp, #24]
  411384:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411388:	add	x0, x0, #0x350
  41138c:	ldr	x1, [x0]
  411390:	ldr	x0, [sp, #24]
  411394:	str	x1, [x0]
  411398:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41139c:	add	x0, x0, #0x350
  4113a0:	ldr	x1, [sp, #24]
  4113a4:	str	x1, [x0]
  4113a8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4113ac:	add	x0, x0, #0x34c
  4113b0:	ldr	w0, [x0]
  4113b4:	and	w0, w0, #0x4
  4113b8:	cmp	w0, #0x0
  4113bc:	b.eq	411448 <ferror@plt+0xf068>  // b.none
  4113c0:	mov	x1, #0x0                   	// #0
  4113c4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4113c8:	add	x0, x0, #0x9f8
  4113cc:	bl	40f138 <ferror@plt+0xcd58>
  4113d0:	str	x0, [sp, #24]
  4113d4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4113d8:	add	x0, x0, #0x350
  4113dc:	ldr	x1, [x0]
  4113e0:	ldr	x0, [sp, #24]
  4113e4:	str	x1, [x0]
  4113e8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4113ec:	add	x0, x0, #0x350
  4113f0:	ldr	x1, [sp, #24]
  4113f4:	str	x1, [x0]
  4113f8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4113fc:	add	x0, x0, #0x358
  411400:	ldr	w0, [x0]
  411404:	and	w0, w0, #0x4
  411408:	cmp	w0, #0x0
  41140c:	b.ne	411448 <ferror@plt+0xf068>  // b.any
  411410:	mov	x1, #0x0                   	// #0
  411414:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411418:	add	x0, x0, #0xa00
  41141c:	bl	40f138 <ferror@plt+0xcd58>
  411420:	str	x0, [sp, #24]
  411424:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411428:	add	x0, x0, #0x350
  41142c:	ldr	x1, [x0]
  411430:	ldr	x0, [sp, #24]
  411434:	str	x1, [x0]
  411438:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41143c:	add	x0, x0, #0x350
  411440:	ldr	x1, [sp, #24]
  411444:	str	x1, [x0]
  411448:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41144c:	add	x0, x0, #0x358
  411450:	ldr	w0, [x0]
  411454:	and	w0, w0, #0x20
  411458:	cmp	w0, #0x0
  41145c:	b.eq	411498 <ferror@plt+0xf0b8>  // b.none
  411460:	mov	x1, #0x0                   	// #0
  411464:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411468:	add	x0, x0, #0xa08
  41146c:	bl	40f138 <ferror@plt+0xcd58>
  411470:	str	x0, [sp, #24]
  411474:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411478:	add	x0, x0, #0x350
  41147c:	ldr	x1, [x0]
  411480:	ldr	x0, [sp, #24]
  411484:	str	x1, [x0]
  411488:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41148c:	add	x0, x0, #0x350
  411490:	ldr	x1, [sp, #24]
  411494:	str	x1, [x0]
  411498:	mov	x0, #0x0                   	// #0
  41149c:	ldp	x29, x30, [sp], #32
  4114a0:	ret
  4114a4:	stp	x29, x30, [sp, #-192]!
  4114a8:	mov	x29, sp
  4114ac:	str	x19, [sp, #16]
  4114b0:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4114b4:	add	x0, x0, #0x560
  4114b8:	ldr	x0, [x0]
  4114bc:	cmp	x0, #0x0
  4114c0:	b.eq	4114ec <ferror@plt+0xf10c>  // b.none
  4114c4:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4114c8:	add	x0, x0, #0x560
  4114cc:	ldr	x0, [x0]
  4114d0:	bl	4101b4 <ferror@plt+0xddd4>
  4114d4:	str	x0, [sp, #136]
  4114d8:	ldr	x0, [sp, #136]
  4114dc:	cmp	x0, #0x0
  4114e0:	b.eq	4114ec <ferror@plt+0xf10c>  // b.none
  4114e4:	ldr	x0, [sp, #136]
  4114e8:	b	411f68 <ferror@plt+0xfb88>
  4114ec:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4114f0:	add	x0, x0, #0x350
  4114f4:	ldr	x0, [x0]
  4114f8:	cmp	x0, #0x0
  4114fc:	b.eq	411520 <ferror@plt+0xf140>  // b.none
  411500:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411504:	add	x0, x0, #0xa10
  411508:	bl	402370 <gettext@plt>
  41150c:	mov	x2, x0
  411510:	mov	w1, #0x2f8                 	// #760
  411514:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411518:	add	x0, x0, #0x620
  41151c:	bl	404c88 <ferror@plt+0x28a8>
  411520:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  411524:	add	x0, x0, #0x560
  411528:	ldr	x0, [x0]
  41152c:	str	x0, [sp, #184]
  411530:	b	41159c <ferror@plt+0xf1bc>
  411534:	ldr	x0, [sp, #184]
  411538:	ldr	x0, [x0, #8]
  41153c:	str	x0, [sp, #176]
  411540:	ldr	x0, [sp, #184]
  411544:	str	xzr, [x0, #8]
  411548:	b	411584 <ferror@plt+0xf1a4>
  41154c:	ldr	x0, [sp, #176]
  411550:	str	x0, [sp, #80]
  411554:	ldr	x0, [sp, #176]
  411558:	ldr	x0, [x0]
  41155c:	str	x0, [sp, #176]
  411560:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411564:	add	x0, x0, #0x350
  411568:	ldr	x1, [x0]
  41156c:	ldr	x0, [sp, #80]
  411570:	str	x1, [x0]
  411574:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411578:	add	x0, x0, #0x350
  41157c:	ldr	x1, [sp, #80]
  411580:	str	x1, [x0]
  411584:	ldr	x0, [sp, #176]
  411588:	cmp	x0, #0x0
  41158c:	b.ne	41154c <ferror@plt+0xf16c>  // b.any
  411590:	ldr	x0, [sp, #184]
  411594:	ldr	x0, [x0]
  411598:	str	x0, [sp, #184]
  41159c:	ldr	x0, [sp, #184]
  4115a0:	cmp	x0, #0x0
  4115a4:	b.ne	411534 <ferror@plt+0xf154>  // b.any
  4115a8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  4115ac:	add	x0, x0, #0x560
  4115b0:	ldr	x0, [x0]
  4115b4:	str	x0, [sp, #184]
  4115b8:	b	411624 <ferror@plt+0xf244>
  4115bc:	ldr	x0, [sp, #184]
  4115c0:	ldr	x0, [x0, #16]
  4115c4:	str	x0, [sp, #168]
  4115c8:	ldr	x0, [sp, #184]
  4115cc:	str	xzr, [x0, #16]
  4115d0:	b	41160c <ferror@plt+0xf22c>
  4115d4:	ldr	x0, [sp, #168]
  4115d8:	str	x0, [sp, #88]
  4115dc:	ldr	x0, [sp, #168]
  4115e0:	ldr	x0, [x0]
  4115e4:	str	x0, [sp, #168]
  4115e8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4115ec:	add	x0, x0, #0x3a0
  4115f0:	ldr	x1, [x0]
  4115f4:	ldr	x0, [sp, #88]
  4115f8:	str	x1, [x0]
  4115fc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411600:	add	x0, x0, #0x3a0
  411604:	ldr	x1, [sp, #88]
  411608:	str	x1, [x0]
  41160c:	ldr	x0, [sp, #168]
  411610:	cmp	x0, #0x0
  411614:	b.ne	4115d4 <ferror@plt+0xf1f4>  // b.any
  411618:	ldr	x0, [sp, #184]
  41161c:	ldr	x0, [x0]
  411620:	str	x0, [sp, #184]
  411624:	ldr	x0, [sp, #184]
  411628:	cmp	x0, #0x0
  41162c:	b.ne	4115bc <ferror@plt+0xf1dc>  // b.any
  411630:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411634:	add	x0, x0, #0x3a0
  411638:	ldr	x0, [x0]
  41163c:	cmp	x0, #0x0
  411640:	b.eq	41166c <ferror@plt+0xf28c>  // b.none
  411644:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411648:	add	x0, x0, #0x3c8
  41164c:	ldr	w0, [x0]
  411650:	and	w0, w0, #0x1000
  411654:	cmp	w0, #0x0
  411658:	b.eq	41166c <ferror@plt+0xf28c>  // b.none
  41165c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411660:	add	x0, x0, #0xa30
  411664:	bl	402370 <gettext@plt>
  411668:	b	411f68 <ferror@plt+0xfb88>
  41166c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411670:	add	x0, x0, #0x34c
  411674:	ldr	w0, [x0]
  411678:	cmp	w0, #0x0
  41167c:	b.ne	4117a0 <ferror@plt+0xf3c0>  // b.any
  411680:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411684:	add	x0, x0, #0x358
  411688:	ldr	w0, [x0]
  41168c:	cmp	w0, #0x0
  411690:	b.ne	4117a0 <ferror@plt+0xf3c0>  // b.any
  411694:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411698:	add	x0, x0, #0x350
  41169c:	ldr	x0, [x0]
  4116a0:	cmp	x0, #0x0
  4116a4:	b.ne	4117a0 <ferror@plt+0xf3c0>  // b.any
  4116a8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4116ac:	add	x0, x0, #0xa60
  4116b0:	bl	402340 <getenv@plt>
  4116b4:	str	x0, [sp, #128]
  4116b8:	ldr	x0, [sp, #128]
  4116bc:	cmp	x0, #0x0
  4116c0:	b.eq	4117a0 <ferror@plt+0xf3c0>  // b.none
  4116c4:	ldr	x0, [sp, #128]
  4116c8:	ldrb	w0, [x0]
  4116cc:	cmp	w0, #0x0
  4116d0:	b.eq	4117a0 <ferror@plt+0xf3c0>  // b.none
  4116d4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4116d8:	add	x0, x0, #0x3c8
  4116dc:	ldr	w0, [x0]
  4116e0:	and	w0, w0, #0x4000
  4116e4:	cmp	w0, #0x0
  4116e8:	b.eq	4116fc <ferror@plt+0xf31c>  // b.none
  4116ec:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4116f0:	add	x0, x0, #0xa70
  4116f4:	bl	402370 <gettext@plt>
  4116f8:	b	411f68 <ferror@plt+0xfb88>
  4116fc:	ldr	x0, [sp, #128]
  411700:	str	x0, [sp, #64]
  411704:	str	xzr, [sp, #48]
  411708:	add	x0, sp, #0x28
  41170c:	bl	40f788 <ferror@plt+0xd3a8>
  411710:	str	x0, [sp, #120]
  411714:	ldr	x0, [sp, #120]
  411718:	cmp	x0, #0x0
  41171c:	b.ne	411778 <ferror@plt+0xf398>  // b.any
  411720:	ldr	x0, [sp, #48]
  411724:	str	x0, [sp, #160]
  411728:	b	411764 <ferror@plt+0xf384>
  41172c:	ldr	x0, [sp, #160]
  411730:	str	x0, [sp, #112]
  411734:	ldr	x0, [sp, #160]
  411738:	ldr	x0, [x0]
  41173c:	str	x0, [sp, #160]
  411740:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411744:	add	x0, x0, #0x350
  411748:	ldr	x1, [x0]
  41174c:	ldr	x0, [sp, #112]
  411750:	str	x1, [x0]
  411754:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411758:	add	x0, x0, #0x350
  41175c:	ldr	x1, [sp, #112]
  411760:	str	x1, [x0]
  411764:	ldr	x0, [sp, #160]
  411768:	cmp	x0, #0x0
  41176c:	b.ne	41172c <ferror@plt+0xf34c>  // b.any
  411770:	mov	x0, #0x0                   	// #0
  411774:	b	411f68 <ferror@plt+0xfb88>
  411778:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41177c:	add	x0, x0, #0x3f8
  411780:	ldr	x19, [x0]
  411784:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411788:	add	x0, x0, #0xac0
  41178c:	bl	402370 <gettext@plt>
  411790:	ldr	x2, [sp, #120]
  411794:	mov	x1, x0
  411798:	mov	x0, x19
  41179c:	bl	4023a0 <fprintf@plt>
  4117a0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4117a4:	add	x0, x0, #0x350
  4117a8:	ldr	x0, [x0]
  4117ac:	cmp	x0, #0x0
  4117b0:	b.eq	41182c <ferror@plt+0xf44c>  // b.none
  4117b4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4117b8:	add	x0, x0, #0x34c
  4117bc:	ldr	w0, [x0]
  4117c0:	cmp	w0, #0x0
  4117c4:	b.eq	4117d8 <ferror@plt+0xf3f8>  // b.none
  4117c8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4117cc:	add	x0, x0, #0xae8
  4117d0:	bl	402370 <gettext@plt>
  4117d4:	b	411f68 <ferror@plt+0xfb88>
  4117d8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4117dc:	add	x0, x0, #0x358
  4117e0:	ldr	w0, [x0]
  4117e4:	cmp	w0, #0x0
  4117e8:	b.eq	4117fc <ferror@plt+0xf41c>  // b.none
  4117ec:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4117f0:	add	x0, x0, #0xb08
  4117f4:	bl	402370 <gettext@plt>
  4117f8:	b	411f68 <ferror@plt+0xfb88>
  4117fc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411800:	add	x0, x0, #0x3c8
  411804:	ldr	w0, [x0]
  411808:	and	w0, w0, #0x4000
  41180c:	cmp	w0, #0x0
  411810:	b.eq	411824 <ferror@plt+0xf444>  // b.none
  411814:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411818:	add	x0, x0, #0xb40
  41181c:	bl	402370 <gettext@plt>
  411820:	b	411f68 <ferror@plt+0xfb88>
  411824:	mov	x0, #0x0                   	// #0
  411828:	b	411f68 <ferror@plt+0xfb88>
  41182c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411830:	add	x0, x0, #0x34c
  411834:	ldr	w0, [x0]
  411838:	cmp	w0, #0x400
  41183c:	b.eq	411a24 <ferror@plt+0xf644>  // b.none
  411840:	cmp	w0, #0x400
  411844:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  411848:	cmp	w0, #0x200
  41184c:	b.eq	411a14 <ferror@plt+0xf634>  // b.none
  411850:	cmp	w0, #0x200
  411854:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  411858:	cmp	w0, #0x100
  41185c:	b.eq	411a04 <ferror@plt+0xf624>  // b.none
  411860:	cmp	w0, #0x100
  411864:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  411868:	cmp	w0, #0x80
  41186c:	b.eq	4119f0 <ferror@plt+0xf610>  // b.none
  411870:	cmp	w0, #0x80
  411874:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  411878:	cmp	w0, #0x40
  41187c:	b.eq	4119dc <ferror@plt+0xf5fc>  // b.none
  411880:	cmp	w0, #0x40
  411884:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  411888:	cmp	w0, #0x20
  41188c:	b.eq	4119c8 <ferror@plt+0xf5e8>  // b.none
  411890:	cmp	w0, #0x20
  411894:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  411898:	cmp	w0, #0x10
  41189c:	b.eq	4119b4 <ferror@plt+0xf5d4>  // b.none
  4118a0:	cmp	w0, #0x10
  4118a4:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  4118a8:	cmp	w0, #0x8
  4118ac:	b.eq	4119a0 <ferror@plt+0xf5c0>  // b.none
  4118b0:	cmp	w0, #0x8
  4118b4:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  4118b8:	cmp	w0, #0x6
  4118bc:	b.eq	411980 <ferror@plt+0xf5a0>  // b.none
  4118c0:	cmp	w0, #0x6
  4118c4:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  4118c8:	cmp	w0, #0x5
  4118cc:	b.eq	411930 <ferror@plt+0xf550>  // b.none
  4118d0:	cmp	w0, #0x5
  4118d4:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  4118d8:	cmp	w0, #0x4
  4118dc:	b.eq	411958 <ferror@plt+0xf578>  // b.none
  4118e0:	cmp	w0, #0x4
  4118e4:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  4118e8:	cmp	w0, #0x3
  4118ec:	b.eq	411990 <ferror@plt+0xf5b0>  // b.none
  4118f0:	cmp	w0, #0x3
  4118f4:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  4118f8:	cmp	w0, #0x2
  4118fc:	b.eq	41196c <ferror@plt+0xf58c>  // b.none
  411900:	cmp	w0, #0x2
  411904:	b.hi	411918 <ferror@plt+0xf538>  // b.pmore
  411908:	cmp	w0, #0x0
  41190c:	b.eq	411928 <ferror@plt+0xf548>  // b.none
  411910:	cmp	w0, #0x1
  411914:	b.eq	411944 <ferror@plt+0xf564>  // b.none
  411918:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  41191c:	add	x0, x0, #0xae8
  411920:	bl	402370 <gettext@plt>
  411924:	b	411f68 <ferror@plt+0xfb88>
  411928:	str	xzr, [sp, #152]
  41192c:	b	411a34 <ferror@plt+0xf654>
  411930:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411934:	add	x0, x0, #0x3b0
  411938:	ldr	x0, [x0]
  41193c:	str	x0, [sp, #152]
  411940:	b	411a34 <ferror@plt+0xf654>
  411944:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411948:	add	x0, x0, #0x3a8
  41194c:	ldr	x0, [x0]
  411950:	str	x0, [sp, #152]
  411954:	b	411a34 <ferror@plt+0xf654>
  411958:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  41195c:	add	x0, x0, #0x3c0
  411960:	ldr	x0, [x0]
  411964:	str	x0, [sp, #152]
  411968:	b	411a34 <ferror@plt+0xf654>
  41196c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411970:	add	x0, x0, #0x3b8
  411974:	ldr	x0, [x0]
  411978:	str	x0, [sp, #152]
  41197c:	b	411a34 <ferror@plt+0xf654>
  411980:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411984:	add	x0, x0, #0xb70
  411988:	str	x0, [sp, #152]
  41198c:	b	411a34 <ferror@plt+0xf654>
  411990:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411994:	add	x0, x0, #0xb78
  411998:	str	x0, [sp, #152]
  41199c:	b	411a34 <ferror@plt+0xf654>
  4119a0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4119a4:	add	x0, x0, #0x308
  4119a8:	ldr	x0, [x0]
  4119ac:	str	x0, [sp, #152]
  4119b0:	b	411a34 <ferror@plt+0xf654>
  4119b4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4119b8:	add	x0, x0, #0x310
  4119bc:	ldr	x0, [x0]
  4119c0:	str	x0, [sp, #152]
  4119c4:	b	411a34 <ferror@plt+0xf654>
  4119c8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4119cc:	add	x0, x0, #0x318
  4119d0:	ldr	x0, [x0]
  4119d4:	str	x0, [sp, #152]
  4119d8:	b	411a34 <ferror@plt+0xf654>
  4119dc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4119e0:	add	x0, x0, #0x320
  4119e4:	ldr	x0, [x0]
  4119e8:	str	x0, [sp, #152]
  4119ec:	b	411a34 <ferror@plt+0xf654>
  4119f0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4119f4:	add	x0, x0, #0x328
  4119f8:	ldr	x0, [x0]
  4119fc:	str	x0, [sp, #152]
  411a00:	b	411a34 <ferror@plt+0xf654>
  411a04:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411a08:	add	x0, x0, #0xb80
  411a0c:	str	x0, [sp, #152]
  411a10:	b	411a34 <ferror@plt+0xf654>
  411a14:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411a18:	add	x0, x0, #0xb88
  411a1c:	str	x0, [sp, #152]
  411a20:	b	411a34 <ferror@plt+0xf654>
  411a24:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411a28:	add	x0, x0, #0xb90
  411a2c:	str	x0, [sp, #152]
  411a30:	nop
  411a34:	ldr	x0, [sp, #152]
  411a38:	cmp	x0, #0x0
  411a3c:	b.ne	411a48 <ferror@plt+0xf668>  // b.any
  411a40:	bl	410834 <ferror@plt+0xe454>
  411a44:	b	411f68 <ferror@plt+0xfb88>
  411a48:	mov	x1, #0x0                   	// #0
  411a4c:	ldr	x0, [sp, #152]
  411a50:	bl	40f138 <ferror@plt+0xcd58>
  411a54:	str	x0, [sp, #144]
  411a58:	b	411a94 <ferror@plt+0xf6b4>
  411a5c:	ldr	x0, [sp, #144]
  411a60:	str	x0, [sp, #96]
  411a64:	ldr	x0, [sp, #144]
  411a68:	ldr	x0, [x0]
  411a6c:	str	x0, [sp, #144]
  411a70:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411a74:	add	x0, x0, #0x350
  411a78:	ldr	x1, [x0]
  411a7c:	ldr	x0, [sp, #96]
  411a80:	str	x1, [x0]
  411a84:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411a88:	add	x0, x0, #0x350
  411a8c:	ldr	x1, [sp, #96]
  411a90:	str	x1, [x0]
  411a94:	ldr	x0, [sp, #144]
  411a98:	cmp	x0, #0x0
  411a9c:	b.ne	411a5c <ferror@plt+0xf67c>  // b.any
  411aa0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411aa4:	add	x0, x0, #0x358
  411aa8:	ldr	w0, [x0]
  411aac:	and	w0, w0, #0x2
  411ab0:	cmp	w0, #0x0
  411ab4:	b.eq	411b58 <ferror@plt+0xf778>  // b.none
  411ab8:	mov	x1, #0x0                   	// #0
  411abc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411ac0:	add	x0, x0, #0x9c0
  411ac4:	bl	40f138 <ferror@plt+0xcd58>
  411ac8:	str	x0, [sp, #104]
  411acc:	ldr	x1, [sp, #104]
  411ad0:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411ad4:	add	x0, x0, #0xba0
  411ad8:	bl	41065c <ferror@plt+0xe27c>
  411adc:	cmp	w0, #0x0
  411ae0:	b.ne	411b1c <ferror@plt+0xf73c>  // b.any
  411ae4:	ldr	x1, [sp, #104]
  411ae8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411aec:	add	x0, x0, #0xba8
  411af0:	bl	41065c <ferror@plt+0xe27c>
  411af4:	cmp	w0, #0x0
  411af8:	b.ne	411b1c <ferror@plt+0xf73c>  // b.any
  411afc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411b00:	add	x0, x0, #0xbb0
  411b04:	bl	402370 <gettext@plt>
  411b08:	mov	x2, x0
  411b0c:	mov	w1, #0x37a                 	// #890
  411b10:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411b14:	add	x0, x0, #0x620
  411b18:	bl	404c88 <ferror@plt+0x28a8>
  411b1c:	mov	x1, #0x0                   	// #0
  411b20:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411b24:	add	x0, x0, #0x9b8
  411b28:	bl	40f138 <ferror@plt+0xcd58>
  411b2c:	str	x0, [sp, #104]
  411b30:	ldr	x1, [sp, #104]
  411b34:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411b38:	add	x0, x0, #0xbe0
  411b3c:	bl	41065c <ferror@plt+0xe27c>
  411b40:	cmp	w0, #0x0
  411b44:	b.ne	411b58 <ferror@plt+0xf778>  // b.any
  411b48:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411b4c:	add	x0, x0, #0xbe8
  411b50:	bl	402370 <gettext@plt>
  411b54:	b	411f68 <ferror@plt+0xfb88>
  411b58:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411b5c:	add	x0, x0, #0x358
  411b60:	ldr	w0, [x0]
  411b64:	and	w0, w0, #0x4
  411b68:	cmp	w0, #0x0
  411b6c:	b.eq	411bb4 <ferror@plt+0xf7d4>  // b.none
  411b70:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411b74:	add	x0, x0, #0xbf8
  411b78:	bl	410744 <ferror@plt+0xe364>
  411b7c:	mov	x1, #0x0                   	// #0
  411b80:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411b84:	add	x0, x0, #0x938
  411b88:	bl	40f138 <ferror@plt+0xcd58>
  411b8c:	str	x0, [sp, #104]
  411b90:	ldr	x1, [sp, #104]
  411b94:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411b98:	add	x0, x0, #0xc00
  411b9c:	bl	41065c <ferror@plt+0xe27c>
  411ba0:	cmp	w0, #0x0
  411ba4:	b.eq	411bb4 <ferror@plt+0xf7d4>  // b.none
  411ba8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411bac:	add	x0, x0, #0xc00
  411bb0:	bl	410744 <ferror@plt+0xe364>
  411bb4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411bb8:	add	x0, x0, #0x358
  411bbc:	ldr	w0, [x0]
  411bc0:	and	w0, w0, #0x1
  411bc4:	cmp	w0, #0x0
  411bc8:	b.eq	411c9c <ferror@plt+0xf8bc>  // b.none
  411bcc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411bd0:	add	x0, x0, #0xc08
  411bd4:	bl	410744 <ferror@plt+0xe364>
  411bd8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411bdc:	add	x0, x0, #0xc10
  411be0:	bl	410744 <ferror@plt+0xe364>
  411be4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411be8:	add	x0, x0, #0xc18
  411bec:	bl	410744 <ferror@plt+0xe364>
  411bf0:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411bf4:	add	x0, x0, #0xc20
  411bf8:	bl	410744 <ferror@plt+0xe364>
  411bfc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411c00:	add	x0, x0, #0xc28
  411c04:	bl	410744 <ferror@plt+0xe364>
  411c08:	mov	x1, #0x0                   	// #0
  411c0c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411c10:	add	x0, x0, #0x978
  411c14:	bl	40f138 <ferror@plt+0xcd58>
  411c18:	str	x0, [sp, #104]
  411c1c:	ldr	x1, [sp, #104]
  411c20:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411c24:	add	x0, x0, #0xc30
  411c28:	bl	41065c <ferror@plt+0xe27c>
  411c2c:	cmp	w0, #0x0
  411c30:	b.ne	411c54 <ferror@plt+0xf874>  // b.any
  411c34:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411c38:	add	x0, x0, #0xc38
  411c3c:	bl	402370 <gettext@plt>
  411c40:	mov	x2, x0
  411c44:	mov	w1, #0x389                 	// #905
  411c48:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411c4c:	add	x0, x0, #0x620
  411c50:	bl	404c88 <ferror@plt+0x28a8>
  411c54:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411c58:	add	x0, x0, #0xc30
  411c5c:	bl	410744 <ferror@plt+0xe364>
  411c60:	mov	x1, #0x0                   	// #0
  411c64:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411c68:	add	x0, x0, #0x970
  411c6c:	bl	40f138 <ferror@plt+0xcd58>
  411c70:	str	x0, [sp, #104]
  411c74:	ldr	x1, [sp, #104]
  411c78:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411c7c:	add	x0, x0, #0xc60
  411c80:	bl	41065c <ferror@plt+0xe27c>
  411c84:	cmp	w0, #0x0
  411c88:	b.ne	411c9c <ferror@plt+0xf8bc>  // b.any
  411c8c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411c90:	add	x0, x0, #0xc68
  411c94:	bl	402370 <gettext@plt>
  411c98:	b	411f68 <ferror@plt+0xfb88>
  411c9c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411ca0:	add	x0, x0, #0x3c8
  411ca4:	ldr	w0, [x0]
  411ca8:	and	w0, w0, #0x8
  411cac:	cmp	w0, #0x0
  411cb0:	b.eq	411d08 <ferror@plt+0xf928>  // b.none
  411cb4:	mov	x1, #0x0                   	// #0
  411cb8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411cbc:	add	x0, x0, #0x9d0
  411cc0:	bl	40f138 <ferror@plt+0xcd58>
  411cc4:	str	x0, [sp, #104]
  411cc8:	ldr	x1, [sp, #104]
  411ccc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411cd0:	add	x0, x0, #0xba8
  411cd4:	bl	41065c <ferror@plt+0xe27c>
  411cd8:	cmp	w0, #0x0
  411cdc:	b.ne	411d08 <ferror@plt+0xf928>  // b.any
  411ce0:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411ce4:	add	x0, x0, #0x3c8
  411ce8:	ldr	w0, [x0]
  411cec:	and	w0, w0, #0x4000
  411cf0:	cmp	w0, #0x0
  411cf4:	b.eq	411d08 <ferror@plt+0xf928>  // b.none
  411cf8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411cfc:	add	x0, x0, #0xc78
  411d00:	bl	402370 <gettext@plt>
  411d04:	b	411f68 <ferror@plt+0xfb88>
  411d08:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411d0c:	add	x0, x0, #0x3c8
  411d10:	ldr	w0, [x0]
  411d14:	and	w0, w0, #0x10
  411d18:	cmp	w0, #0x0
  411d1c:	b.eq	411e44 <ferror@plt+0xfa64>  // b.none
  411d20:	mov	x1, #0x0                   	// #0
  411d24:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411d28:	add	x0, x0, #0x9b0
  411d2c:	bl	40f138 <ferror@plt+0xcd58>
  411d30:	str	x0, [sp, #104]
  411d34:	ldr	x1, [sp, #104]
  411d38:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411d3c:	add	x0, x0, #0xca8
  411d40:	bl	41065c <ferror@plt+0xe27c>
  411d44:	cmp	w0, #0x0
  411d48:	b.ne	411dec <ferror@plt+0xfa0c>  // b.any
  411d4c:	ldr	x1, [sp, #104]
  411d50:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411d54:	add	x0, x0, #0xcb0
  411d58:	bl	41065c <ferror@plt+0xe27c>
  411d5c:	cmp	w0, #0x0
  411d60:	b.ne	411df4 <ferror@plt+0xfa14>  // b.any
  411d64:	ldr	x1, [sp, #104]
  411d68:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411d6c:	add	x0, x0, #0xbe0
  411d70:	bl	41065c <ferror@plt+0xe27c>
  411d74:	cmp	w0, #0x0
  411d78:	b.ne	411dfc <ferror@plt+0xfa1c>  // b.any
  411d7c:	ldr	x1, [sp, #104]
  411d80:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411d84:	add	x0, x0, #0xcb8
  411d88:	bl	41065c <ferror@plt+0xe27c>
  411d8c:	cmp	w0, #0x0
  411d90:	b.ne	411e04 <ferror@plt+0xfa24>  // b.any
  411d94:	ldr	x1, [sp, #104]
  411d98:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411d9c:	add	x0, x0, #0xba0
  411da0:	bl	41065c <ferror@plt+0xe27c>
  411da4:	cmp	w0, #0x0
  411da8:	b.ne	411e0c <ferror@plt+0xfa2c>  // b.any
  411dac:	ldr	x1, [sp, #104]
  411db0:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411db4:	add	x0, x0, #0xba8
  411db8:	bl	41065c <ferror@plt+0xe27c>
  411dbc:	cmp	w0, #0x0
  411dc0:	b.ne	411e14 <ferror@plt+0xfa34>  // b.any
  411dc4:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411dc8:	add	x0, x0, #0x3c8
  411dcc:	ldr	w0, [x0]
  411dd0:	and	w0, w0, #0x4000
  411dd4:	cmp	w0, #0x0
  411dd8:	b.eq	411e1c <ferror@plt+0xfa3c>  // b.none
  411ddc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411de0:	add	x0, x0, #0xcc0
  411de4:	bl	402370 <gettext@plt>
  411de8:	b	411f68 <ferror@plt+0xfb88>
  411dec:	nop
  411df0:	b	411e20 <ferror@plt+0xfa40>
  411df4:	nop
  411df8:	b	411e20 <ferror@plt+0xfa40>
  411dfc:	nop
  411e00:	b	411e20 <ferror@plt+0xfa40>
  411e04:	nop
  411e08:	b	411e20 <ferror@plt+0xfa40>
  411e0c:	nop
  411e10:	b	411e20 <ferror@plt+0xfa40>
  411e14:	nop
  411e18:	b	411e20 <ferror@plt+0xfa40>
  411e1c:	nop
  411e20:	mov	x1, #0x0                   	// #0
  411e24:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411e28:	add	x0, x0, #0x9a0
  411e2c:	bl	40f138 <ferror@plt+0xcd58>
  411e30:	str	x0, [sp, #104]
  411e34:	ldr	x1, [sp, #104]
  411e38:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411e3c:	add	x0, x0, #0xc08
  411e40:	bl	41065c <ferror@plt+0xe27c>
  411e44:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411e48:	add	x0, x0, #0x358
  411e4c:	ldr	w0, [x0]
  411e50:	and	w0, w0, #0x20
  411e54:	cmp	w0, #0x0
  411e58:	b.eq	411e94 <ferror@plt+0xfab4>  // b.none
  411e5c:	mov	x1, #0x0                   	// #0
  411e60:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411e64:	add	x0, x0, #0xa08
  411e68:	bl	40f138 <ferror@plt+0xcd58>
  411e6c:	str	x0, [sp, #104]
  411e70:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411e74:	add	x0, x0, #0x350
  411e78:	ldr	x1, [x0]
  411e7c:	ldr	x0, [sp, #104]
  411e80:	str	x1, [x0]
  411e84:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411e88:	add	x0, x0, #0x350
  411e8c:	ldr	x1, [sp, #104]
  411e90:	str	x1, [x0]
  411e94:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411e98:	add	x0, x0, #0x378
  411e9c:	ldr	w0, [x0]
  411ea0:	and	w0, w0, #0x100
  411ea4:	cmp	w0, #0x0
  411ea8:	b.eq	411efc <ferror@plt+0xfb1c>  // b.none
  411eac:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411eb0:	add	x0, x0, #0x34c
  411eb4:	ldr	w0, [x0]
  411eb8:	and	w0, w0, #0x4
  411ebc:	cmp	w0, #0x0
  411ec0:	b.eq	411efc <ferror@plt+0xfb1c>  // b.none
  411ec4:	mov	x1, #0x0                   	// #0
  411ec8:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411ecc:	add	x0, x0, #0x960
  411ed0:	bl	40f138 <ferror@plt+0xcd58>
  411ed4:	str	x0, [sp, #104]
  411ed8:	ldr	x1, [sp, #104]
  411edc:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411ee0:	add	x0, x0, #0xc00
  411ee4:	bl	41065c <ferror@plt+0xe27c>
  411ee8:	cmp	w0, #0x0
  411eec:	b.eq	411efc <ferror@plt+0xfb1c>  // b.none
  411ef0:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411ef4:	add	x0, x0, #0xc00
  411ef8:	bl	410744 <ferror@plt+0xe364>
  411efc:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411f00:	add	x0, x0, #0x378
  411f04:	ldr	w0, [x0]
  411f08:	and	w0, w0, #0x200
  411f0c:	cmp	w0, #0x0
  411f10:	b.eq	411f64 <ferror@plt+0xfb84>  // b.none
  411f14:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  411f18:	add	x0, x0, #0x34c
  411f1c:	ldr	w0, [x0]
  411f20:	and	w0, w0, #0x1
  411f24:	cmp	w0, #0x0
  411f28:	b.eq	411f64 <ferror@plt+0xfb84>  // b.none
  411f2c:	mov	x1, #0x0                   	// #0
  411f30:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411f34:	add	x0, x0, #0x9d8
  411f38:	bl	40f138 <ferror@plt+0xcd58>
  411f3c:	str	x0, [sp, #104]
  411f40:	ldr	x1, [sp, #104]
  411f44:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411f48:	add	x0, x0, #0xd00
  411f4c:	bl	41065c <ferror@plt+0xe27c>
  411f50:	cmp	w0, #0x0
  411f54:	b.eq	411f64 <ferror@plt+0xfb84>  // b.none
  411f58:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411f5c:	add	x0, x0, #0xd00
  411f60:	bl	410744 <ferror@plt+0xe364>
  411f64:	mov	x0, #0x0                   	// #0
  411f68:	ldr	x19, [sp, #16]
  411f6c:	ldp	x29, x30, [sp], #192
  411f70:	ret
  411f74:	stp	x29, x30, [sp, #-32]!
  411f78:	mov	x29, sp
  411f7c:	str	x0, [sp, #24]
  411f80:	ldr	x0, [sp, #24]
  411f84:	ldr	x0, [x0]
  411f88:	ldr	x1, [sp, #24]
  411f8c:	bl	4021c0 <execvp@plt>
  411f90:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  411f94:	add	x0, x0, #0xd28
  411f98:	bl	401ec0 <perror@plt>
  411f9c:	mov	w0, #0x0                   	// #0
  411fa0:	bl	401e40 <_exit@plt>
  411fa4:	sub	sp, sp, #0x10
  411fa8:	str	w0, [sp, #12]
  411fac:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  411fb0:	add	x0, x0, #0x5c8
  411fb4:	mov	w1, #0x1                   	// #1
  411fb8:	str	w1, [x0]
  411fbc:	nop
  411fc0:	add	sp, sp, #0x10
  411fc4:	ret
  411fc8:	sub	sp, sp, #0x270
  411fcc:	stp	x29, x30, [sp]
  411fd0:	mov	x29, sp
  411fd4:	str	x0, [sp, #24]
  411fd8:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  411fdc:	add	x0, x0, #0x5c8
  411fe0:	str	wzr, [x0]
  411fe4:	adrp	x0, 411000 <ferror@plt+0xec20>
  411fe8:	add	x1, x0, #0xfa4
  411fec:	mov	w0, #0x11                  	// #17
  411ff0:	bl	401fd0 <signal@plt>
  411ff4:	add	x0, sp, #0x248
  411ff8:	bl	401f10 <pipe@plt>
  411ffc:	cmn	w0, #0x1
  412000:	b.eq	412014 <ferror@plt+0xfc34>  // b.none
  412004:	add	x0, sp, #0x240
  412008:	bl	401f10 <pipe@plt>
  41200c:	cmn	w0, #0x1
  412010:	b.ne	412028 <ferror@plt+0xfc48>  // b.any
  412014:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  412018:	add	x0, x0, #0xd38
  41201c:	bl	401ec0 <perror@plt>
  412020:	mov	w0, #0x0                   	// #0
  412024:	bl	401e40 <_exit@plt>
  412028:	bl	401f70 <fork@plt>
  41202c:	str	w0, [sp, #608]
  412030:	ldr	w0, [sp, #608]
  412034:	cmp	w0, #0x0
  412038:	b.ne	412090 <ferror@plt+0xfcb0>  // b.any
  41203c:	mov	w0, #0x0                   	// #0
  412040:	bl	402130 <close@plt>
  412044:	ldr	w0, [sp, #584]
  412048:	bl	401e90 <dup@plt>
  41204c:	mov	w0, #0x1                   	// #1
  412050:	bl	402130 <close@plt>
  412054:	ldr	w0, [sp, #580]
  412058:	bl	401e90 <dup@plt>
  41205c:	mov	w0, #0x2                   	// #2
  412060:	bl	402130 <close@plt>
  412064:	ldr	w0, [sp, #580]
  412068:	bl	401e90 <dup@plt>
  41206c:	ldr	x0, [sp, #24]
  412070:	ldr	x0, [x0]
  412074:	ldr	x1, [sp, #24]
  412078:	bl	4021c0 <execvp@plt>
  41207c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  412080:	add	x0, x0, #0xd28
  412084:	bl	401ec0 <perror@plt>
  412088:	mov	w0, #0x0                   	// #0
  41208c:	bl	401e40 <_exit@plt>
  412090:	ldr	w0, [sp, #608]
  412094:	cmn	w0, #0x1
  412098:	b.ne	4120b0 <ferror@plt+0xfcd0>  // b.any
  41209c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4120a0:	add	x0, x0, #0xd48
  4120a4:	bl	401ec0 <perror@plt>
  4120a8:	mov	w0, #0x0                   	// #0
  4120ac:	bl	401e40 <_exit@plt>
  4120b0:	add	x0, sp, #0x1c0
  4120b4:	str	x0, [sp, #600]
  4120b8:	str	wzr, [sp, #612]
  4120bc:	b	4120d8 <ferror@plt+0xfcf8>
  4120c0:	ldr	x0, [sp, #600]
  4120c4:	ldr	w1, [sp, #612]
  4120c8:	str	xzr, [x0, x1, lsl #3]
  4120cc:	ldr	w0, [sp, #612]
  4120d0:	add	w0, w0, #0x1
  4120d4:	str	w0, [sp, #612]
  4120d8:	ldr	w0, [sp, #612]
  4120dc:	cmp	w0, #0xf
  4120e0:	b.ls	4120c0 <ferror@plt+0xfce0>  // b.plast
  4120e4:	ldr	w0, [sp, #576]
  4120e8:	add	w1, w0, #0x3f
  4120ec:	cmp	w0, #0x0
  4120f0:	csel	w0, w1, w0, lt  // lt = tstop
  4120f4:	asr	w0, w0, #6
  4120f8:	mov	w3, w0
  4120fc:	sxtw	x0, w3
  412100:	lsl	x0, x0, #3
  412104:	add	x1, sp, #0x1c0
  412108:	ldr	x1, [x1, x0]
  41210c:	ldr	w0, [sp, #576]
  412110:	negs	w2, w0
  412114:	and	w0, w0, #0x3f
  412118:	and	w2, w2, #0x3f
  41211c:	csneg	w0, w0, w2, mi  // mi = first
  412120:	mov	x2, #0x1                   	// #1
  412124:	lsl	x0, x2, x0
  412128:	orr	x2, x1, x0
  41212c:	sxtw	x0, w3
  412130:	lsl	x0, x0, #3
  412134:	add	x1, sp, #0x1c0
  412138:	str	x2, [x1, x0]
  41213c:	ldr	w3, [sp, #588]
  412140:	mov	x2, #0xa                   	// #10
  412144:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  412148:	add	x1, x0, #0xd58
  41214c:	mov	w0, w3
  412150:	bl	402170 <write@plt>
  412154:	ldr	w3, [sp, #588]
  412158:	mov	x2, #0x8                   	// #8
  41215c:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  412160:	add	x1, x0, #0xd68
  412164:	mov	w0, w3
  412168:	bl	402170 <write@plt>
  41216c:	ldr	w3, [sp, #588]
  412170:	mov	x2, #0x5                   	// #5
  412174:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  412178:	add	x1, x0, #0xd78
  41217c:	mov	w0, w3
  412180:	bl	402170 <write@plt>
  412184:	str	wzr, [sp, #620]
  412188:	str	wzr, [sp, #616]
  41218c:	add	x0, sp, #0x140
  412190:	add	x1, sp, #0x1c0
  412194:	ldp	x2, x3, [x1]
  412198:	stp	x2, x3, [x0]
  41219c:	ldp	x2, x3, [x1, #16]
  4121a0:	stp	x2, x3, [x0, #16]
  4121a4:	ldp	x2, x3, [x1, #32]
  4121a8:	stp	x2, x3, [x0, #32]
  4121ac:	ldp	x2, x3, [x1, #48]
  4121b0:	stp	x2, x3, [x0, #48]
  4121b4:	ldp	x2, x3, [x1, #64]
  4121b8:	stp	x2, x3, [x0, #64]
  4121bc:	ldp	x2, x3, [x1, #80]
  4121c0:	stp	x2, x3, [x0, #80]
  4121c4:	ldp	x2, x3, [x1, #96]
  4121c8:	stp	x2, x3, [x0, #96]
  4121cc:	ldp	x2, x3, [x1, #112]
  4121d0:	stp	x2, x3, [x0, #112]
  4121d4:	mov	x0, #0x1                   	// #1
  4121d8:	str	x0, [sp, #304]
  4121dc:	str	xzr, [sp, #312]
  4121e0:	add	x1, sp, #0x130
  4121e4:	add	x0, sp, #0x140
  4121e8:	mov	x4, x1
  4121ec:	mov	x3, #0x0                   	// #0
  4121f0:	mov	x2, #0x0                   	// #0
  4121f4:	mov	x1, x0
  4121f8:	mov	w0, #0x400                 	// #1024
  4121fc:	bl	4022e0 <select@plt>
  412200:	str	w0, [sp, #596]
  412204:	ldr	w0, [sp, #596]
  412208:	cmn	w0, #0x1
  41220c:	b.eq	412364 <ferror@plt+0xff84>  // b.none
  412210:	ldr	w0, [sp, #596]
  412214:	cmp	w0, #0x0
  412218:	b.le	41234c <ferror@plt+0xff6c>
  41221c:	ldr	w0, [sp, #576]
  412220:	add	w1, w0, #0x3f
  412224:	cmp	w0, #0x0
  412228:	csel	w0, w1, w0, lt  // lt = tstop
  41222c:	asr	w0, w0, #6
  412230:	sxtw	x0, w0
  412234:	lsl	x0, x0, #3
  412238:	add	x1, sp, #0x140
  41223c:	ldr	x1, [x1, x0]
  412240:	ldr	w0, [sp, #576]
  412244:	negs	w2, w0
  412248:	and	w0, w0, #0x3f
  41224c:	and	w2, w2, #0x3f
  412250:	csneg	w0, w0, w2, mi  // mi = first
  412254:	mov	x2, #0x1                   	// #1
  412258:	lsl	x0, x2, x0
  41225c:	and	x0, x1, x0
  412260:	cmp	x0, #0x0
  412264:	b.eq	41234c <ferror@plt+0xff6c>  // b.none
  412268:	ldr	w0, [sp, #576]
  41226c:	add	x1, sp, #0x2f
  412270:	mov	x2, #0x1                   	// #1
  412274:	bl	4022c0 <read@plt>
  412278:	cmp	x0, #0x0
  41227c:	b.eq	412334 <ferror@plt+0xff54>  // b.none
  412280:	ldr	w0, [sp, #616]
  412284:	cmp	w0, #0x0
  412288:	b.eq	41229c <ferror@plt+0xfebc>  // b.none
  41228c:	ldr	w0, [sp, #616]
  412290:	cmp	w0, #0x1
  412294:	b.eq	4122d4 <ferror@plt+0xfef4>  // b.none
  412298:	b	412348 <ferror@plt+0xff68>
  41229c:	ldrb	w0, [sp, #47]
  4122a0:	cmp	w0, #0x23
  4122a4:	b.ne	41233c <ferror@plt+0xff5c>  // b.any
  4122a8:	mov	w0, #0x1                   	// #1
  4122ac:	str	w0, [sp, #616]
  4122b0:	str	wzr, [sp, #620]
  4122b4:	ldr	w0, [sp, #620]
  4122b8:	add	w1, w0, #0x1
  4122bc:	str	w1, [sp, #620]
  4122c0:	ldrb	w2, [sp, #47]
  4122c4:	sxtw	x0, w0
  4122c8:	add	x1, sp, #0x30
  4122cc:	strb	w2, [x1, x0]
  4122d0:	b	41233c <ferror@plt+0xff5c>
  4122d4:	ldr	w0, [sp, #620]
  4122d8:	add	w1, w0, #0x1
  4122dc:	str	w1, [sp, #620]
  4122e0:	ldrb	w2, [sp, #47]
  4122e4:	sxtw	x0, w0
  4122e8:	add	x1, sp, #0x30
  4122ec:	strb	w2, [x1, x0]
  4122f0:	ldrb	w0, [sp, #47]
  4122f4:	cmp	w0, #0xa
  4122f8:	b.eq	412308 <ferror@plt+0xff28>  // b.none
  4122fc:	ldrb	w0, [sp, #47]
  412300:	cmp	w0, #0xd
  412304:	b.ne	412344 <ferror@plt+0xff64>  // b.any
  412308:	ldrsw	x0, [sp, #620]
  41230c:	add	x1, sp, #0x30
  412310:	strb	wzr, [x1, x0]
  412314:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  412318:	add	x0, x0, #0x3f8
  41231c:	ldr	x1, [x0]
  412320:	add	x0, sp, #0x30
  412324:	bl	401e70 <fputs@plt>
  412328:	str	wzr, [sp, #616]
  41232c:	str	wzr, [sp, #620]
  412330:	b	412344 <ferror@plt+0xff64>
  412334:	nop
  412338:	b	412360 <ferror@plt+0xff80>
  41233c:	nop
  412340:	b	412360 <ferror@plt+0xff80>
  412344:	nop
  412348:	b	412360 <ferror@plt+0xff80>
  41234c:	adrp	x0, 42f000 <kb_main_total@@LIBPROCPS_0+0xbe8>
  412350:	add	x0, x0, #0x5c8
  412354:	ldr	w0, [x0]
  412358:	cmp	w0, #0x0
  41235c:	b.ne	41236c <ferror@plt+0xff8c>  // b.any
  412360:	b	41218c <ferror@plt+0xfdac>
  412364:	nop
  412368:	b	412370 <ferror@plt+0xff90>
  41236c:	nop
  412370:	ldr	w0, [sp, #584]
  412374:	bl	402130 <close@plt>
  412378:	ldr	w0, [sp, #588]
  41237c:	bl	402130 <close@plt>
  412380:	ldr	w0, [sp, #576]
  412384:	bl	402130 <close@plt>
  412388:	ldr	w0, [sp, #580]
  41238c:	bl	402130 <close@plt>
  412390:	mov	w0, #0x0                   	// #0
  412394:	bl	401e40 <_exit@plt>
  412398:	stp	x29, x30, [sp, #-96]!
  41239c:	mov	x29, sp
  4123a0:	str	w0, [sp, #28]
  4123a4:	str	x1, [sp, #16]
  4123a8:	add	x0, sp, #0x68
  4123ac:	sub	x0, x0, #0x40
  4123b0:	adrp	x1, 41a000 <ferror@plt+0x17c20>
  4123b4:	add	x1, x1, #0xd80
  4123b8:	str	x1, [x0]
  4123bc:	add	x0, sp, #0x68
  4123c0:	sub	x0, x0, #0x40
  4123c4:	str	xzr, [x0, #8]
  4123c8:	add	x0, sp, #0x68
  4123cc:	sub	x0, x0, #0x40
  4123d0:	str	xzr, [x0, #16]
  4123d4:	add	x0, sp, #0x68
  4123d8:	sub	x0, x0, #0x40
  4123dc:	str	xzr, [x0, #24]
  4123e0:	bl	402000 <getpid@plt>
  4123e4:	add	x4, sp, #0x48
  4123e8:	mov	w3, w0
  4123ec:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4123f0:	add	x2, x0, #0xd88
  4123f4:	mov	x1, #0x10                  	// #16
  4123f8:	mov	x0, x4
  4123fc:	bl	401fb0 <snprintf@plt>
  412400:	add	x0, sp, #0x68
  412404:	sub	x0, x0, #0x40
  412408:	ldr	x1, [sp, #16]
  41240c:	str	x1, [x0, #8]
  412410:	add	x0, sp, #0x68
  412414:	sub	x0, x0, #0x40
  412418:	add	x1, sp, #0x48
  41241c:	str	x1, [x0, #16]
  412420:	bl	401f70 <fork@plt>
  412424:	str	w0, [sp, #92]
  412428:	ldr	w0, [sp, #92]
  41242c:	cmp	w0, #0x0
  412430:	b.ne	4124b8 <ferror@plt+0x100d8>  // b.any
  412434:	ldr	w0, [sp, #28]
  412438:	cmp	w0, #0x0
  41243c:	b.eq	412450 <ferror@plt+0x10070>  // b.none
  412440:	ldr	w0, [sp, #28]
  412444:	cmp	w0, #0x1
  412448:	b.eq	412480 <ferror@plt+0x100a0>  // b.none
  41244c:	b	4124b0 <ferror@plt+0x100d0>
  412450:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  412454:	add	x0, x0, #0x3f8
  412458:	ldr	x0, [x0]
  41245c:	mov	x3, x0
  412460:	mov	x2, #0xb                   	// #11
  412464:	mov	x1, #0x1                   	// #1
  412468:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  41246c:	add	x0, x0, #0xd90
  412470:	bl	402260 <fwrite@plt>
  412474:	add	x0, sp, #0x28
  412478:	bl	411f74 <ferror@plt+0xfb94>
  41247c:	b	4124b0 <ferror@plt+0x100d0>
  412480:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  412484:	add	x0, x0, #0x3f8
  412488:	ldr	x0, [x0]
  41248c:	mov	x3, x0
  412490:	mov	x2, #0xc                   	// #12
  412494:	mov	x1, #0x1                   	// #1
  412498:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  41249c:	add	x0, x0, #0xda0
  4124a0:	bl	402260 <fwrite@plt>
  4124a4:	add	x0, sp, #0x28
  4124a8:	bl	411fc8 <ferror@plt+0xfbe8>
  4124ac:	nop
  4124b0:	mov	w0, #0x0                   	// #0
  4124b4:	bl	401e40 <_exit@plt>
  4124b8:	ldr	w0, [sp, #92]
  4124bc:	cmn	w0, #0x1
  4124c0:	b.ne	4124d4 <ferror@plt+0x100f4>  // b.any
  4124c4:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4124c8:	add	x0, x0, #0xd48
  4124cc:	bl	401ec0 <perror@plt>
  4124d0:	b	4124e8 <ferror@plt+0x10108>
  4124d4:	mov	w0, #0x1                   	// #1
  4124d8:	str	w0, [sp, #88]
  4124dc:	ldr	w0, [sp, #88]
  4124e0:	cmp	w0, #0x0
  4124e4:	b.ne	4124dc <ferror@plt+0x100fc>  // b.any
  4124e8:	ldp	x29, x30, [sp], #96
  4124ec:	ret
  4124f0:	stp	x29, x30, [sp, #-48]!
  4124f4:	mov	x29, sp
  4124f8:	str	x0, [sp, #24]
  4124fc:	ldr	x0, [sp, #24]
  412500:	bl	401f90 <__fpending@plt>
  412504:	cmp	x0, #0x0
  412508:	cset	w0, ne  // ne = any
  41250c:	and	w0, w0, #0xff
  412510:	str	w0, [sp, #44]
  412514:	ldr	x0, [sp, #24]
  412518:	bl	4023e0 <ferror@plt>
  41251c:	cmp	w0, #0x0
  412520:	cset	w0, ne  // ne = any
  412524:	and	w0, w0, #0xff
  412528:	str	w0, [sp, #40]
  41252c:	ldr	x0, [sp, #24]
  412530:	bl	401fe0 <fclose@plt>
  412534:	cmp	w0, #0x0
  412538:	cset	w0, ne  // ne = any
  41253c:	and	w0, w0, #0xff
  412540:	str	w0, [sp, #36]
  412544:	ldr	w0, [sp, #40]
  412548:	cmp	w0, #0x0
  41254c:	b.ne	412578 <ferror@plt+0x10198>  // b.any
  412550:	ldr	w0, [sp, #36]
  412554:	cmp	w0, #0x0
  412558:	b.eq	4125a4 <ferror@plt+0x101c4>  // b.none
  41255c:	ldr	w0, [sp, #44]
  412560:	cmp	w0, #0x0
  412564:	b.ne	412578 <ferror@plt+0x10198>  // b.any
  412568:	bl	402330 <__errno_location@plt>
  41256c:	ldr	w0, [x0]
  412570:	cmp	w0, #0x9
  412574:	b.eq	4125a4 <ferror@plt+0x101c4>  // b.none
  412578:	ldr	w0, [sp, #36]
  41257c:	cmp	w0, #0x0
  412580:	b.ne	41259c <ferror@plt+0x101bc>  // b.any
  412584:	bl	402330 <__errno_location@plt>
  412588:	ldr	w0, [x0]
  41258c:	cmp	w0, #0x20
  412590:	b.eq	41259c <ferror@plt+0x101bc>  // b.none
  412594:	bl	402330 <__errno_location@plt>
  412598:	str	wzr, [x0]
  41259c:	mov	w0, #0xffffffff            	// #-1
  4125a0:	b	4125a8 <ferror@plt+0x101c8>
  4125a4:	mov	w0, #0x0                   	// #0
  4125a8:	ldp	x29, x30, [sp], #48
  4125ac:	ret
  4125b0:	stp	x29, x30, [sp, #-48]!
  4125b4:	mov	x29, sp
  4125b8:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  4125bc:	add	x0, x0, #0x400
  4125c0:	ldr	x0, [x0]
  4125c4:	bl	4124f0 <ferror@plt+0x10110>
  4125c8:	cmp	w0, #0x0
  4125cc:	b.eq	41262c <ferror@plt+0x1024c>  // b.none
  4125d0:	bl	402330 <__errno_location@plt>
  4125d4:	ldr	w0, [x0]
  4125d8:	cmp	w0, #0x20
  4125dc:	b.eq	41262c <ferror@plt+0x1024c>  // b.none
  4125e0:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  4125e4:	add	x0, x0, #0xdb0
  4125e8:	bl	402370 <gettext@plt>
  4125ec:	str	x0, [sp, #40]
  4125f0:	bl	402330 <__errno_location@plt>
  4125f4:	ldr	w0, [x0]
  4125f8:	str	wzr, [sp, #36]
  4125fc:	str	w0, [sp, #32]
  412600:	adrp	x0, 41a000 <ferror@plt+0x17c20>
  412604:	add	x0, x0, #0xdc0
  412608:	str	x0, [sp, #24]
  41260c:	ldr	x3, [sp, #40]
  412610:	ldr	x2, [sp, #24]
  412614:	ldr	w1, [sp, #32]
  412618:	ldr	w0, [sp, #36]
  41261c:	bl	401ea0 <error@plt>
  412620:	nop
  412624:	mov	w0, #0x1                   	// #1
  412628:	bl	401e40 <_exit@plt>
  41262c:	adrp	x0, 42e000 <ferror@plt+0x2bc20>
  412630:	add	x0, x0, #0x3f8
  412634:	ldr	x0, [x0]
  412638:	bl	4124f0 <ferror@plt+0x10110>
  41263c:	cmp	w0, #0x0
  412640:	b.eq	41264c <ferror@plt+0x1026c>  // b.none
  412644:	mov	w0, #0x1                   	// #1
  412648:	bl	401e40 <_exit@plt>
  41264c:	nop
  412650:	ldp	x29, x30, [sp], #48
  412654:	ret
  412658:	stp	x29, x30, [sp, #-64]!
  41265c:	mov	x29, sp
  412660:	stp	x19, x20, [sp, #16]
  412664:	adrp	x20, 42d000 <ferror@plt+0x2ac20>
  412668:	add	x20, x20, #0xdd0
  41266c:	stp	x21, x22, [sp, #32]
  412670:	adrp	x21, 42d000 <ferror@plt+0x2ac20>
  412674:	add	x21, x21, #0xdc8
  412678:	sub	x20, x20, x21
  41267c:	mov	w22, w0
  412680:	stp	x23, x24, [sp, #48]
  412684:	mov	x23, x1
  412688:	mov	x24, x2
  41268c:	bl	401de8 <memcpy@plt-0x38>
  412690:	cmp	xzr, x20, asr #3
  412694:	b.eq	4126c0 <ferror@plt+0x102e0>  // b.none
  412698:	asr	x20, x20, #3
  41269c:	mov	x19, #0x0                   	// #0
  4126a0:	ldr	x3, [x21, x19, lsl #3]
  4126a4:	mov	x2, x24
  4126a8:	add	x19, x19, #0x1
  4126ac:	mov	x1, x23
  4126b0:	mov	w0, w22
  4126b4:	blr	x3
  4126b8:	cmp	x20, x19
  4126bc:	b.ne	4126a0 <ferror@plt+0x102c0>  // b.any
  4126c0:	ldp	x19, x20, [sp, #16]
  4126c4:	ldp	x21, x22, [sp, #32]
  4126c8:	ldp	x23, x24, [sp, #48]
  4126cc:	ldp	x29, x30, [sp], #64
  4126d0:	ret
  4126d4:	nop
  4126d8:	ret
  4126dc:	nop
  4126e0:	adrp	x2, 42e000 <ferror@plt+0x2bc20>
  4126e4:	mov	x1, #0x0                   	// #0
  4126e8:	ldr	x2, [x2, #752]
  4126ec:	b	401f30 <__cxa_atexit@plt>
  4126f0:	mov	x2, x1
  4126f4:	mov	x1, x0
  4126f8:	mov	w0, #0x0                   	// #0
  4126fc:	b	402350 <__xstat@plt>

Disassembly of section .fini:

0000000000412700 <.fini>:
  412700:	stp	x29, x30, [sp, #-16]!
  412704:	mov	x29, sp
  412708:	ldp	x29, x30, [sp], #16
  41270c:	ret
