<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<HEAD>
   <TITLE>Upcoming CS Seminars</TITLE>
   <META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
   <META NAME="GENERATOR" CONTENT="Mozilla/3.04Gold (X11; I; SunOS 5.7 sun4m) [Netscape]">
</HEAD>
<BODY TEXT="#000000" BGCOLOR="#FFFFFF" LINK="#0000FF">

<DL>
<P><B><FONT SIZE=+3><FONT COLOR="#FF0000">S</FONT><FONT FACE="Times New Roman,Times">eminario
<FONT COLOR="#FF0000">I</FONT>nterdipartimentale di <FONT COLOR="#FF0000">A</FONT>lgoritmica</FONT></FONT></B>
<BR>
&nbsp; <BR>
&nbsp; <BR>
&nbsp; </P>

<B>Luned&igrave 7 Aprile 2003&nbsp; ore 12:00</B></DT>
<br>  Exploiting Regularities for Boolean Function Synthesis
<br><A HREF="http://di.unipi.it/~ciriani">
Dr. Valentina Ciriani </A>
<br>Dipartimento di Informatica, Universit&agrave di Pisa

<p>
<p>
Dipartimento di Informatica (ex-Scienze dell'Informazione) - D(S)I
<br>via Salaria 113, piano terzo
<br>Aula Seminari

<P><B>Abstract:</B> 
<br>
A crucial task in the design of digital circuits is the efficient,
possibly minimal, implementation of boolean functions.  The standard
synthesis with Sum of Products (SOP) minimization procedures, leads to
two-level circuits.  Minimizing more-than-two level circuits is a much
harder task, but the size of the circuits can significantly decrease. In
many cases three-level logic is a good trade-off among circuit speed,
circuit size, and the time needed for the minimization procedure.
<p> 
Function ``regularities'' have been studied in different contexts. We
exploit the regularity of a given Boolean function, in order to decrease
the time needed for its logical synthesis in any minimization framework.
In particular, in this talk we present how to exploit function
regularities for exact minimization of three- and two-level logic
circuits.

</P>
<p><br>
<p><br>
<a href=http://www.dis.uniroma1.it/sia>
<img SRC="http://www.dis.uniroma1.it/sia/logo.gif" ALT="SIA" height=57 width=100></a>

&nbsp; <BR>
&nbsp; <BR>
&nbsp; <BR>
&nbsp;</P>
</DL>


