CELL: jukebox;

OUTPUTS: MUX, CAS, DRAM, RAS, DR0, DR1, tSRDY, RDWR, St0, St1, St2, St3, St4, St5;
INPUTS: DTR, A0, Clock, MCS1, MCS2, MCS0, PCS6, RESET, PCS5;

SYMBOLS:
PLA: CLKBA;
PLA: OE1;
BUF: DIR1;
PLA: SRDY;
PLA: POT;
PLA: DIOR;
PLA: OE2;
PLA: CS0;
BUF: DIOW;
PLA: DISPE;
PLA: CLKUD;
BUF: DATA;
PLA: DDIR;
PLA: DRW;
PLA: DISP;
BUF: CLKBA_OE;
BUF: OE1_OE;
BUF: DIR1_OE;
BUF: SRDY_OE;
BUF: POT_OE;
BUF: DIOR_OE;
BUF: OE2_OE;
BUF: CS0_OE;
BUF: DIOW_OE;
BUF: DISPE_OE;
BUF: CLKUD_OE;
BUF: DATA_OE;
BUF: DDIR_OE;
BUF: DRW_OE;
BUF: DISP_OE;
PLA: DR0_C;
PLA: DR1_C;
PLA: MUX_C;
PLA: CAS_C;
PLA: RAS_C;
PLA: DRAM_C;
PLA: St5_C;
PLA: St4_C;
PLA: St3_C;
PLA: St2_C;
PLA: St1_C;
PLA: St0_C;
PLA: tSRDY_C;
PLA: RDWR_C;
PLA: MUX_D;
PLA: CAS_D;
PLA: DRAM_D;
PLA: RAS_D;
PLA: DR0_D;
PLA: DR1_D;
PLA: tSRDY_D;
PLA: RDWR_D;
PLA: St0_D;
PLA: St1_D;
PLA: St2_D;
PLA: St3_D;
PLA: St4_D;
PLA: St5_D;
XTRI1: CLKBA_Z;
XTRI1: OE1_Z;
XTRI1: DIR1_Z;
XTRI1: SRDY_Z;
XTRI1: POT_Z;
XTRI1: DIOR_Z;
XTRI1: OE2_Z;
XTRI1: CS0_Z;
FD11: MUX;
BUF: MUX_Q;
FD11: CAS;
BUF: CAS_Q;
FD11: DRAM;
BUF: DRAM_Q;
XTRI1: DIOW_Z;
FD11: RAS;
BUF: RAS_Q;
XTRI1: DISPE_Z;
XTRI1: CLKUD_Z;
XTRI1: DATA_Z;
XTRI1: DDIR_Z;
XTRI1: DRW_Z;
XTRI1: DISP_Z;
FD11: DR0;
BUF: DR0_Q;
FD11: DR1;
BUF: DR1_Q;
FD11: tSRDY;
FD11: RDWR;
FD11: St0;
BUF: St0_Q;
FD11: St1;
BUF: St1_Q;
FD11: St2;
BUF: St2_Q;
FD11: St3;
BUF: St3_Q;
FD11: St4;
BUF: St4_Q;
FD11: St5;
BUF: St5_Q;
ENDSYMBOLS;

NETS:
DTR: .DTR, MUX_D.A1, DRAM_D.A1, RAS_D.A1, DR1_D.A1, RDWR_D.A8;
A0: .A0, CLKUD.A7, St0_D.A8, St1_D.A8, St2_D.A9, St3_D.A9
, St4_D.A9;
CLKBA_OE:  CLKBA_OE.Z0, CLKBA_Z.OE;
CLKBA_D:  CLKBA.Z0, CLKBA_Z.A0;
CLKBA: .CLKBA CLKBA_Z.XO0;
OE1_OE:  OE1_OE.Z0, OE1_Z.OE;
OE1_D:  OE1.Z0, OE1_Z.A0;
OE1: .OE1 OE1_Z.XO0;
DIR1_OE:  DIR1_OE.Z0, DIR1_Z.OE;
DIR1_D:  DIR1.Z0, DIR1_Z.A0;
DIR1: .DIR1 DIR1_Z.XO0;
SRDY_OE:  SRDY_OE.Z0, SRDY_Z.OE;
SRDY_D:  SRDY.Z0, SRDY_Z.A0;
SRDY: .SRDY SRDY_Z.XO0;
POT_OE:  POT_OE.Z0, POT_Z.OE;
POT_D:  POT.Z0, POT_Z.A0;
POT: .POT POT_Z.XO0;
Clock: .Clock, DR0_C.A0, DR1_C.A0, MUX_C.A0, CAS_C.A0, RAS_C.A0
, DRAM_C.A0, St5_C.A0, St4_C.A0, St3_C.A0, St2_C.A0
, St1_C.A0, St0_C.A0, tSRDY_C.A0, RDWR_C.A0;
DIOR_OE:  DIOR_OE.Z0, DIOR_Z.OE;
DIOR_D:  DIOR.Z0, DIOR_Z.A0;
DIOR: .DIOR DIOR_Z.XO0;
OE2_OE:  OE2_OE.Z0, OE2_Z.OE;
OE2_D:  OE2.Z0, OE2_Z.A0;
OE2: .OE2 OE2_Z.XO0;
CS0_OE:  CS0_OE.Z0, CS0_Z.OE;
CS0_D:  CS0.Z0, CS0_Z.A0;
CS0: .CS0 CS0_Z.XO0;
MUX_C:  MUX_C.Z0, MUX.CLK;
MUX_D: MUX_D.Z0, MUX.D0;
MUX_PIN: .MUXMUX.Q0, MUX_Q.A0;
MUX_Q: MUX_Q.Z0, SRDY.A2, MUX_D.A4, CAS_D.A3, DRAM_D.A4, RAS_D.A4
, DR0_D.A3, DR1_D.A4;
CAS_C:  CAS_C.Z0, CAS.CLK;
CAS_D: CAS_D.Z0, CAS.D0;
CAS_PIN: .CASCAS.Q0, CAS_Q.A0;
CAS_Q: CAS_Q.Z0, SRDY.A3, MUX_D.A5, CAS_D.A4, DRAM_D.A5, RAS_D.A5
, DR0_D.A4, DR1_D.A5;
DRAM_C:  DRAM_C.Z0, DRAM.CLK;
DRAM_D: DRAM_D.Z0, DRAM.D0;
DRAM_PIN: .DRAMDRAM.Q0, DRAM_Q.A0;
DRAM_Q: DRAM_Q.Z0, SRDY.A5, MUX_D.A7, CAS_D.A6, DRAM_D.A7, RAS_D.A7
, DR0_D.A6, DR1_D.A7;
DIOW_OE:  DIOW_OE.Z0, DIOW_Z.OE;
DIOW_D:  DIOW.Z0, DIOW_Z.A0;
DIOW: .DIOW DIOW_Z.XO0;
RAS_C:  RAS_C.Z0, RAS.CLK;
RAS_D: RAS_D.Z0, RAS.D0;
RAS_PIN: .RASRAS.Q0, RAS_Q.A0;
RAS_Q: RAS_Q.Z0, SRDY.A4, MUX_D.A6, CAS_D.A5, DRAM_D.A6, RAS_D.A6
, DR0_D.A5, DR1_D.A6;
DISPE_OE:  DISPE_OE.Z0, DISPE_Z.OE;
DISPE_D:  DISPE.Z0, DISPE_Z.A0;
DISPE: .DISPE DISPE_Z.XO0;
CLKUD_OE:  CLKUD_OE.Z0, CLKUD_Z.OE;
CLKUD_D:  CLKUD.Z0, CLKUD_Z.A0;
CLKUD: .CLKUD CLKUD_Z.XO0;
DATA_OE:  DATA_OE.Z0, DATA_Z.OE;
DATA_D:  DATA.Z0, DATA_Z.A0;
DATA: .DATA DATA_Z.XO0;
DDIR_OE:  DDIR_OE.Z0, DDIR_Z.OE;
DDIR_D:  DDIR.Z0, DDIR_Z.A0;
DDIR: .DDIR DDIR_Z.XO0;
DRW_OE:  DRW_OE.Z0, DRW_Z.OE;
DRW_D:  DRW.Z0, DRW_Z.A0;
DRW: .DRW DRW_Z.XO0;
DISP_OE:  DISP_OE.Z0, DISP_Z.OE;
DISP_D:  DISP.Z0, DISP_Z.A0;
DISP: .DISP DISP_Z.XO0;
MCS1: .MCS1, MUX_D.A8, CAS_D.A7, DRAM_D.A8, RAS_D.A8, DR1_D.A8;
MCS2: .MCS2, MUX_D.A9, DRAM_D.A9, RAS_D.A9, DR1_D.A9;
MCS0: .MCS0, St2_D.A8, St3_D.A8, St4_D.A8;
PCS6: .PCS6, CLKUD.A8, St0_D.A9, St1_D.A9, St2_D.A10, St3_D.A10;
RESET: .RESET, CLKUD.A6, MUX_D.A0, CAS_D.A0, DRAM_D.A0, RAS_D.A0
, DR0_D.A0, DR1_D.A0, RDWR_D.A6, St0_D.A6, St1_D.A6
, St2_D.A6, St3_D.A6, St4_D.A6, St5_D.A6;
PCS5: .PCS5, RDWR_D.A7, St0_D.A7, St1_D.A7, St2_D.A7, St3_D.A7
, St4_D.A7, St5_D.A7;
DR0_C:  DR0_C.Z0, DR0.CLK;
DR0_D: DR0_D.Z0, DR0.D0;
DR0_PIN: .DR0DR0.Q0, DR0_Q.A0;
DR0_Q: DR0_Q.Z0, SRDY.A0, MUX_D.A2, CAS_D.A1, DRAM_D.A2, RAS_D.A2
, DR0_D.A1, DR1_D.A2;
DR1_C:  DR1_C.Z0, DR1.CLK;
DR1_D: DR1_D.Z0, DR1.D0;
DR1_PIN: .DR1DR1.Q0, DR1_Q.A0;
DR1_Q: DR1_Q.Z0, SRDY.A1, MUX_D.A3, CAS_D.A2, DRAM_D.A3, RAS_D.A3
, DR0_D.A2, DR1_D.A3;
tSRDY_C:  tSRDY_C.Z0, tSRDY.CLK;
tSRDY_D: tSRDY_D.Z0, tSRDY.D0;
tSRDY_PIN: .tSRDYtSRDY.Q0;
RDWR_C:  RDWR_C.Z0, RDWR.CLK;
RDWR_D: RDWR_D.Z0, RDWR.D0;
RDWR_PIN: .RDWRRDWR.Q0, DDIR.A6, DRW.A6;
St0_C:  St0_C.Z0, St0.CLK;
St0_D: St0_D.Z0, St0.D0;
St0_PIN: .St0St0.Q0, St0_Q.A0;
St0_Q: St0_Q.Z0, CLKBA.A5, OE1.A5, POT.A5, DIOR.A4, OE2.A5
, CS0.A5, DISPE.A5, CLKUD.A5, DDIR.A5, DRW.A5
, DISP.A5, tSRDY_D.A5, RDWR_D.A5, St0_D.A5, St1_D.A5
, St2_D.A5, St3_D.A5, St4_D.A5, St5_D.A5;
St1_C:  St1_C.Z0, St1.CLK;
St1_D: St1_D.Z0, St1.D0;
St1_PIN: .St1St1.Q0, St1_Q.A0;
St1_Q: St1_Q.Z0, CLKBA.A4, OE1.A4, POT.A4, DIOR.A3, OE2.A4
, CS0.A4, DISPE.A4, CLKUD.A4, DDIR.A4, DRW.A4
, DISP.A4, tSRDY_D.A4, RDWR_D.A4, St0_D.A4, St1_D.A4
, St2_D.A4, St3_D.A4, St4_D.A4, St5_D.A4;
St2_C:  St2_C.Z0, St2.CLK;
St2_D: St2_D.Z0, St2.D0;
St2_PIN: .St2St2.Q0, St2_Q.A0;
St2_Q: St2_Q.Z0, CLKBA.A3, OE1.A3, POT.A3, DIOR.A2, OE2.A3
, CS0.A3, DISPE.A3, CLKUD.A3, DDIR.A3, DRW.A3
, DISP.A3, tSRDY_D.A3, RDWR_D.A3, St0_D.A3, St1_D.A3
, St2_D.A3, St3_D.A3, St4_D.A3, St5_D.A3;
St3_C:  St3_C.Z0, St3.CLK;
St3_D: St3_D.Z0, St3.D0;
St3_PIN: .St3St3.Q0, St3_Q.A0;
St3_Q: St3_Q.Z0, CLKBA.A2, OE1.A2, POT.A2, OE2.A2, CS0.A2
, DISPE.A2, CLKUD.A2, DDIR.A2, DRW.A2, DISP.A2
, tSRDY_D.A2, RDWR_D.A2, St0_D.A2, St1_D.A2, St2_D.A2
, St3_D.A2, St4_D.A2, St5_D.A2;
St4_C:  St4_C.Z0, St4.CLK;
St4_D: St4_D.Z0, St4.D0;
St4_PIN: .St4St4.Q0, St4_Q.A0;
St4_Q: St4_Q.Z0, CLKBA.A1, OE1.A1, POT.A1, DIOR.A1, OE2.A1
, CS0.A1, DISPE.A1, CLKUD.A1, DDIR.A1, DRW.A1
, DISP.A1, tSRDY_D.A1, RDWR_D.A1, St0_D.A1, St1_D.A1
, St2_D.A1, St3_D.A1, St4_D.A1, St5_D.A1;
St5_C:  St5_C.Z0, St5.CLK;
St5_D: St5_D.Z0, St5.D0;
St5_PIN: .St5St5.Q0, St5_Q.A0;
St5_Q: St5_Q.Z0, CLKBA.A0, OE1.A0, POT.A0, DIOR.A0, OE2.A0
, CS0.A0, DISPE.A0, CLKUD.A0, DDIR.A0, DRW.A0
, DISP.A0, tSRDY_D.A0, RDWR_D.A0, St0_D.A0, St1_D.A0
, St2_D.A0, St3_D.A0, St4_D.A0, St5_D.A0;
ENDNETS;

ENDCELL: jukebox;
