// Seed: 3101139292
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    output supply1 id_11,
    output tri id_12,
    input tri0 id_13,
    input wor id_14,
    output supply0 id_15,
    output tri0 id_16,
    output tri0 id_17,
    output tri0 id_18,
    input tri1 id_19,
    input tri id_20,
    input tri0 id_21,
    input supply1 id_22,
    output tri0 id_23,
    input supply0 id_24,
    output supply1 id_25,
    output wor id_26,
    input tri1 id_27,
    input supply1 id_28,
    output wand id_29,
    output tri1 id_30
);
  wire id_32;
  assign id_23 = id_7;
  assign id_11 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output wor id_2
);
  wire id_4;
  module_0(
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2
  );
endmodule
