; @origtpdbfilename enger-nonloop-ex_payet.trs
; @xtcfilename "./TRS_Standard/EEG_IJCAR_12/enger-nonloop-ex_payet.xml"
(format TRS)
(fun while 3)
(fun true 0)
(fun cond 3)
(fun gt 2)
(fun |0| 0)
(fun s 1)
(fun false 0)
(rule (while true x y) (cond (gt x |0|) x y))
(rule (cond true (s x) y) (while (gt y |0|) x y))
(rule (cond false x y) (while (gt (s y) |0|) (s y) (s y)))
(rule (gt (s x) |0|) true)
(rule (gt |0| x) false)
(rule (gt (s x) (s y)) (gt x y))
