Analysis & Synthesis report for LED_ON
Fri Feb 18 21:30:43 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Feb 18 21:30:43 2022           ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; LED_ON                                      ;
; Top-level Entity Name              ; LED_ON                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; LED_ON             ; LED_ON             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri Feb 18 21:29:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "hello_adc.qsys"
Info (12250): 2022.02.18.21:30:09 Progress: Loading VHDL-ING2/hello_adc.qsys
Info (12250): 2022.02.18.21:30:10 Progress: Reading input file
Info (12250): 2022.02.18.21:30:10 Progress: Adding adc_control_core [altera_modular_adc 18.1]
Warning (12251): Adc_control_core: Used altera_modular_adc 21.1 (instead of 18.1)
Info (12250): 2022.02.18.21:30:11 Progress: Parameterizing module adc_control_core
Info (12250): 2022.02.18.21:30:11 Progress: Adding altpll [altpll 18.1]
Warning (12251): Altpll: Used altpll 21.1 (instead of 18.1)
Info (12250): 2022.02.18.21:30:12 Progress: Parameterizing module altpll
Info (12250): 2022.02.18.21:30:12 Progress: Adding clk_50 [clock_source 18.1]
Warning (12251): Clk_50: Used clock_source 21.1 (instead of 18.1)
Info (12250): 2022.02.18.21:30:12 Progress: Parameterizing module clk_50
Info (12250): 2022.02.18.21:30:12 Progress: Adding clock_bridge [altera_clock_bridge 18.1]
Warning (12251): Clock_bridge: Used altera_clock_bridge 21.1 (instead of 18.1)
Info (12250): 2022.02.18.21:30:12 Progress: Parameterizing module clock_bridge
Info (12250): 2022.02.18.21:30:12 Progress: Building connections
Info (12250): 2022.02.18.21:30:12 Progress: Parameterizing connections
Info (12250): 2022.02.18.21:30:12 Progress: Validating
Info (12250): 2022.02.18.21:30:14 Progress: Done reading input file
Warning (12251): Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master
Info (12250): Hello_adc: Generating hello_adc "hello_adc" for QUARTUS_SYNTH
Info (12250): Adc_control_core: "hello_adc" instantiated altera_modular_adc "adc_control_core"
Warning (12251): Quartus Prime Generate HDL Interface was unsuccessful. 0 errors, 0 warnings
Error (12252):     Peak virtual memory: 0 megabytes
Error (12252):     Processing ended: Fri Feb 18 21:30:41 2022
Error (12252):     Elapsed time: 00:00:01
Error (12252):     Total CPU time (on all processors): 00:00:01
Error (12252): Altpll: File C:/users/crossover/Temp/alt9041_4734952109933667414.dir/0002_sopcgen/hello_adc_altpll.v written by generation callback did not contain a module called hello_adc_altpll
Info (12250): Altpll: "hello_adc" instantiated altpll "altpll"
Error (12252): Generation stopped, 3 or more modules remaining
Info (12250): Hello_adc: Done "hello_adc" with 5 modules, 3 files
Info (12249): Finished elaborating Platform Designer system entity "hello_adc.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file adc_sample_to_bcd.vhd
    Info (12022): Found design unit 1: adc_sample_to_BCD-A File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 19
    Info (12023): Found entity 1: adc_sample_to_BCD File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file led_on.vhd
    Info (12022): Found design unit 1: LED_ON-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/LED_ON.vhd Line: 24
    Info (12023): Found entity 1: LED_ON File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/LED_ON.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file afficheur.vhd
    Info (12022): Found design unit 1: afficheur-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/afficheur.vhd Line: 14
    Info (12023): Found entity 1: afficheur File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/afficheur.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhd
    Info (12022): Found design unit 1: clockM-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/clock.vhd Line: 15
    Info (12023): Found entity 1: clockM File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/clock.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clock_afficheur.vhd
    Info (12022): Found design unit 1: clock_afficheur-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/clock_afficheur.vhd Line: 16
    Info (12023): Found entity 1: clock_afficheur File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/clock_afficheur.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file etatfeu.vhd
    Info (12022): Found design unit 1: EtatFeu-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/EtatFeu.vhd Line: 16
    Info (12023): Found entity 1: EtatFeu File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/EtatFeu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file max_value.vhd
    Info (12022): Found design unit 1: max_value-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/max_value.vhd Line: 21
    Info (12023): Found entity 1: max_value File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/max_value.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file affichagetemps.vhd
    Info (12022): Found design unit 1: AffichageTemps-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 14
    Info (12023): Found entity 1: AffichageTemps File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-description File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/VGA.vhd Line: 33
    Info (12023): Found entity 1: VGA File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/VGA.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file registerled.vhd
    Info (12022): Found design unit 1: registerLED-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/RegisterLED.vhd Line: 17
    Info (12023): Found entity 1: RegisterLED File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/RegisterLED.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file button.vhd
    Info (12022): Found design unit 1: debounce-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/Button.vhd Line: 13
    Info (12023): Found entity 1: debounce File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/Button.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vga_display.vhd
    Info (12022): Found design unit 1: VGA_DISPLAY-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/VGA_display.vhd Line: 19
    Info (12023): Found entity 1: VGA_display File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/VGA_display.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sirene.vhd
    Info (12022): Found design unit 1: Sirene-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/Sirene.vhd Line: 18
    Info (12023): Found entity 1: Sirene File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/Sirene.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adc.vhd
    Info (12022): Found design unit 1: top_level_ADC-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/ADC.vhd Line: 13
    Info (12023): Found entity 1: top_level_ADC File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/ADC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file changementvaleur.vhd
    Info (12022): Found design unit 1: changementValeur-structural File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 17
    Info (12023): Found entity 1: changementValeur File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/hello_adc.v
    Info (12023): Found entity 1: hello_adc File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/hello_adc_adc_control_core.v
    Info (12023): Found entity 1: hello_adc_adc_control_core File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v Line: 9
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/hello_adc/submodules/hello_adc_altpll.v
    Info (12023): Found entity 1: hello_adc_altpll_dffpipe_l2c File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 38
    Info (12023): Found entity 2: hello_adc_altpll_stdsync_sv6 File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 99
    Info (12023): Found entity 3: hello_adc_altpll_altpll_5b92 File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 131
    Info (12023): Found entity 4: hello_adc_altpll File: C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 218
Info (12127): Elaborating entity "LED_ON" for the top level hierarchy
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 7 warnings
    Error: Peak virtual memory: 0 megabytes
    Error: Processing ended: Fri Feb 18 21:30:43 2022
    Error: Elapsed time: 00:00:58
    Error: Total CPU time (on all processors): 00:00:03


