\hypertarget{stm32f407xx__i2c__driver_8h}{}\doxysection{drivers/\+Inc/stm32f407xx\+\_\+i2c\+\_\+driver.h File Reference}
\label{stm32f407xx__i2c__driver_8h}\index{drivers/Inc/stm32f407xx\_i2c\_driver.h@{drivers/Inc/stm32f407xx\_i2c\_driver.h}}


This file contains definitions and functions prototypes for the STM32\+F407xx I2C driver.  


{\ttfamily \#include \char`\"{}stm32f407xx.\+h\char`\"{}}\newline
Include dependency graph for stm32f407xx\+\_\+i2c\+\_\+driver.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f407xx__i2c__driver_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f407xx__i2c__driver_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structI2C__Config__t}{I2\+C\+\_\+\+Config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Configuration structure for I2C peripheral. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structI2C__Handle__t}{I2\+C\+\_\+\+Handle\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Handle structure for I2C peripheral. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__Application__States_ga7eddd9fda3af4dfea01c6ff00677deae}{I2\+C\+\_\+\+READY}}~0
\item 
\#define \mbox{\hyperlink{group__I2C__Application__States_ga01d55fe91606ccfb294fb8b907e1897d}{I2\+C\+\_\+\+BUSY\+\_\+\+IN\+\_\+\+RX}}~1
\item 
\#define \mbox{\hyperlink{group__I2C__Application__States_gacb0f6517910181e5610b9568b740c7c0}{I2\+C\+\_\+\+BUSY\+\_\+\+IN\+\_\+\+TX}}~2
\item 
\#define \mbox{\hyperlink{group__I2C__SCL__Speed__Options_gabd848712ca5875045ae1a2e1549957ae}{I2\+C\+\_\+\+SC\+\_\+\+SPEED\+\_\+\+SM}}~100000
\item 
\#define \mbox{\hyperlink{group__I2C__SCL__Speed__Options_ga5b1b994fe1c1371f7484a4739748bb88}{I2\+C\+\_\+\+SC\+\_\+\+SPEED\+\_\+\+FM4K}}~400000
\item 
\#define \mbox{\hyperlink{group__I2C__SCL__Speed__Options_ga55a4b4c4c93eac1f8e6bb72ec698387a}{I2\+C\+\_\+\+SC\+\_\+\+SPEED\+\_\+\+FM2K}}~200000
\item 
\#define \mbox{\hyperlink{group__I2C__ACK__Control__Options_ga10fc5ad18d20e904fd65d00808438d46}{I2\+C\+\_\+\+ACK\+\_\+\+ENABLE}}~1
\item 
\#define \mbox{\hyperlink{group__I2C__ACK__Control__Options_ga468ef77366cf5396d2d918ef9e4c7d41}{I2\+C\+\_\+\+ACK\+\_\+\+DISABLE}}~0
\item 
\#define \mbox{\hyperlink{group__I2C__FM__Duty__Cycle__Options_ga2d9457f7d4d452bb369cd6ded2e5ff77}{I2\+C\+\_\+\+FM\+\_\+\+DUTY\+\_\+2}}~0
\item 
\#define \mbox{\hyperlink{group__I2C__FM__Duty__Cycle__Options_ga46a9e3120a5d0cf59bee8ae61c80c87f}{I2\+C\+\_\+\+FM\+\_\+\+DUTY\+\_\+16\+\_\+9}}~1
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_gae009ab84be03fcc438625b1c39376ad4}{I2\+C\+\_\+\+FLAG\+\_\+\+SB}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_ga5472d1196e934e0cc471aba8f66af416}{I2\+C\+\_\+\+FLAG\+\_\+\+ADDR}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_ga4dc3d44342007a5cd21c3baa0d938606}{I2\+C\+\_\+\+FLAG\+\_\+\+BTF}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_ga316c78cbf34b74da96d69f702a0d1444}{I2\+C\+\_\+\+FLAG\+\_\+\+ADD10}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_gacc7d993963e199a6ddba391dab8da896}{I2\+C\+\_\+\+FLAG\+\_\+\+STOPF}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_gab01e9ee6d6aa8f0bc649672d132b3aad}{I2\+C\+\_\+\+FLAG\+\_\+\+Rx\+NE}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga2fdbf4bb93995792145e8a2dedc8a4ea}{I2\+C\+\_\+\+SR1\+\_\+\+Rx\+NE}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_ga1d959d227b82e1ec2d2ea4b73c3982a8}{I2\+C\+\_\+\+FLAG\+\_\+\+TxE}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga48139cae20eb928299d34f7203abe678}{I2\+C\+\_\+\+SR1\+\_\+\+TxE}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_ga0454176b6ddd5c402abc3ef5953a21ad}{I2\+C\+\_\+\+FLAG\+\_\+\+BERR}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_gae1e67936f4780e42b8bbe04ac9c20a7b}{I2\+C\+\_\+\+FLAG\+\_\+\+ARLO}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_ga2f89dbba9b964e6ade1480705e7a97d4}{I2\+C\+\_\+\+FLAG\+\_\+\+AF}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_gab579673c8ac920db199aa7f18e547fb3}{I2\+C\+\_\+\+FLAG\+\_\+\+OVR}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_ga6c7addb6413f165f42bcc87506ea8467}{I2\+C\+\_\+\+FLAG\+\_\+\+PECERR}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_ga89c8d5d8ccc77a8619fafe9b39d1cc74}{I2\+C\+\_\+\+FLAG\+\_\+\+TIMEOUT}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}})
\item 
\#define \mbox{\hyperlink{group__I2C__Flags_ga4e1d7cd1574d03ba501c27483300c1be}{I2\+C\+\_\+\+FLAG\+\_\+\+SMBALERT}}~(1 $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}})
\item 
\#define \mbox{\hyperlink{group__I2C__Repeated__Start__Macros_ga063e82af62611c28230ffdca2a5ebe48}{I2\+C\+\_\+\+ENABLE\+\_\+\+SR}}~\mbox{\hyperlink{group__Generic__Macros_ga59da1d65e87a723efe808dbabb4fc205}{SET}}
\item 
\#define \mbox{\hyperlink{group__I2C__Repeated__Start__Macros_ga369a8615ff8fb1a5e373a48954ed1168}{I2\+C\+\_\+\+DISABLE\+\_\+\+SR}}~\mbox{\hyperlink{group__Generic__Macros_gab702106cf3b3e96750b6845ded4e0299}{RESET}}
\item 
\#define \mbox{\hyperlink{group__I2C__Application__Event__Macros_ga672a835c692b62b81b46031b568e89ad}{I2\+C\+\_\+\+EV\+\_\+\+TX\+\_\+\+CMPLT}}~0
\item 
\#define \mbox{\hyperlink{group__I2C__Application__Event__Macros_ga5be2e8f58fee3de816e7ea30bd984804}{I2\+C\+\_\+\+EV\+\_\+\+RX\+\_\+\+CMPLT}}~1
\item 
\#define \mbox{\hyperlink{group__I2C__Application__Event__Macros_ga25c0ad45f79abdab0b7aef414b2184f4}{I2\+C\+\_\+\+EV\+\_\+\+STOP}}~2
\item 
\#define \mbox{\hyperlink{group__I2C__Application__Event__Macros_gaa5e826d4552f8d0d63aba65d2bf1af5c}{I2\+C\+\_\+\+ERROR\+\_\+\+BERR}}~3
\item 
\#define \mbox{\hyperlink{group__I2C__Application__Event__Macros_gac8c62e934d1ddd21058ffe48010ecad3}{I2\+C\+\_\+\+ERROR\+\_\+\+ARLO}}~4
\item 
\#define \mbox{\hyperlink{group__I2C__Application__Event__Macros_ga4bb5ad4f16b4e391c5045a45c748ff5b}{I2\+C\+\_\+\+ERROR\+\_\+\+AF}}~5
\item 
\#define \mbox{\hyperlink{group__I2C__Application__Event__Macros_ga2ee1e5c11aa19a6c2c1ed5399e5088ad}{I2\+C\+\_\+\+ERROR\+\_\+\+OVR}}~6
\item 
\#define \mbox{\hyperlink{group__I2C__Application__Event__Macros_ga1b84d1553cbca47e052922088a0cc4e8}{I2\+C\+\_\+\+ERROR\+\_\+\+TIMEOUT}}~7
\item 
\#define \mbox{\hyperlink{group__I2C__Application__Event__Macros_gafcc5db49954c617320fdbb18ae1dfcf8}{I2\+C\+\_\+\+EV\+\_\+\+DATA\+\_\+\+REQ}}~8
\item 
\#define \mbox{\hyperlink{group__I2C__Application__Event__Macros_ga25d10f497599fa2bff8cb8ec4719be56}{I2\+C\+\_\+\+EV\+\_\+\+DATA\+\_\+\+RCV}}~9
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__I2C__APIS_ga08267d82acca332799ec1b49be4527bd}{I2\+C\+\_\+\+Peri\+Clock\+Control}} (\mbox{\hyperlink{structI2C__RegDef__t}{I2\+C\+\_\+\+Reg\+Def\+\_\+t}} $\ast$p\+I2\+Cx, uint8\+\_\+t Enor\+Di)
\begin{DoxyCompactList}\small\item\em Controls the peripheral clock of the I2C peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_gaf63c91db39ea9e0317d4f341569f479c}{I2\+C\+\_\+\+Init}} (\mbox{\hyperlink{structI2C__Handle__t}{I2\+C\+\_\+\+Handle\+\_\+t}} $\ast$p\+I2\+CHandle)
\begin{DoxyCompactList}\small\item\em Initializes the I2C peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_gad7b45b712f04f3c333ed5f6e621e805c}{I2\+C\+\_\+\+De\+Init}} (\mbox{\hyperlink{structI2C__RegDef__t}{I2\+C\+\_\+\+Reg\+Def\+\_\+t}} $\ast$p\+I2\+Cx)
\begin{DoxyCompactList}\small\item\em Deinitializes the I2C peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_gad61b8500a55c7cc07c88b373add94b5d}{I2\+C\+\_\+\+Master\+Send\+Data}} (\mbox{\hyperlink{structI2C__Handle__t}{I2\+C\+\_\+\+Handle\+\_\+t}} $\ast$p\+I2\+CHandle, uint8\+\_\+t $\ast$p\+Tx\+Buffer, uint32\+\_\+t Len, uint8\+\_\+t Slave\+Addr, uint8\+\_\+t SR)
\begin{DoxyCompactList}\small\item\em Sends data in master mode over the I2C bus. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_ga901c740473eedb002561554503b5934c}{I2\+C\+\_\+\+Master\+Receive\+Data}} (\mbox{\hyperlink{structI2C__Handle__t}{I2\+C\+\_\+\+Handle\+\_\+t}} $\ast$p\+I2\+CHandle, uint8\+\_\+t $\ast$p\+Rx\+Buffer, uint8\+\_\+t Len, uint8\+\_\+t Slave\+Addr, uint8\+\_\+t SR)
\begin{DoxyCompactList}\small\item\em Receives data in master mode over the I2C bus. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_gac5ce1afe81f1092b7c72d839f8f09bf5}{I2\+C\+\_\+\+Slave\+Send\+Data}} (\mbox{\hyperlink{structI2C__RegDef__t}{I2\+C\+\_\+\+Reg\+Def\+\_\+t}} $\ast$p\+I2\+Cx, uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Sends a single byte of data in slave mode over the I2C bus. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__I2C__APIS_gaae081cc85ae3dd0049ccd0b9ea0c7c8a}{I2\+C\+\_\+\+Slave\+Receive\+Data}} (\mbox{\hyperlink{structI2C__RegDef__t}{I2\+C\+\_\+\+Reg\+Def\+\_\+t}} $\ast$p\+I2\+Cx)
\begin{DoxyCompactList}\small\item\em Receives a single byte of data in slave mode over the I2C bus. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__I2C__APIS_gacdb4d953f6d07ab5a6c8c08dfabdee48}{I2\+C\+\_\+\+Master\+Send\+Data\+IT}} (\mbox{\hyperlink{structI2C__Handle__t}{I2\+C\+\_\+\+Handle\+\_\+t}} $\ast$p\+I2\+CHandle, uint8\+\_\+t $\ast$p\+Tx\+Buffer, uint32\+\_\+t Len, uint8\+\_\+t Slave\+Addr, uint8\+\_\+t SR)
\begin{DoxyCompactList}\small\item\em Sends data in master mode over the I2C bus with interrupt support. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__I2C__APIS_ga5768c250c2457da7c83002d882c45f57}{I2\+C\+\_\+\+Master\+Receive\+Data\+IT}} (\mbox{\hyperlink{structI2C__Handle__t}{I2\+C\+\_\+\+Handle\+\_\+t}} $\ast$p\+I2\+CHandle, uint8\+\_\+t $\ast$p\+Rx\+Buffer, uint8\+\_\+t Len, uint8\+\_\+t Slave\+Addr, uint8\+\_\+t SR)
\begin{DoxyCompactList}\small\item\em Receives data in master mode over the I2C bus with interrupt support. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_gaefdb1ceed9eb03827cacfb1ce6fb2878}{I2\+C\+\_\+\+Close\+Send\+Data}} (\mbox{\hyperlink{structI2C__Handle__t}{I2\+C\+\_\+\+Handle\+\_\+t}} $\ast$p\+I2\+CHandle)
\begin{DoxyCompactList}\small\item\em Closes the transmission process. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_ga2f6de176f474fcd828063b2941c69588}{I2\+C\+\_\+\+Close\+Receive\+Data}} (\mbox{\hyperlink{structI2C__Handle__t}{I2\+C\+\_\+\+Handle\+\_\+t}} $\ast$p\+I2\+CHandle)
\begin{DoxyCompactList}\small\item\em Closes the reception process. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_gaeae368db6ff5b65fb3a25cd5d4587fa8}{I2\+C\+\_\+\+IRQInterrupt\+Config}} (uint8\+\_\+t IRQNumber, uint8\+\_\+t Enor\+Di)
\begin{DoxyCompactList}\small\item\em Configures IRQ interrupt for the I2C peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_gaa228276d34ecb3d86e7eb5e809ffaacb}{I2\+C\+\_\+\+IRQPriority\+Config}} (uint8\+\_\+t IRQNumber, uint32\+\_\+t IRQPriority)
\begin{DoxyCompactList}\small\item\em Configures IRQ priority for the I2C peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_ga51a0cd15986bb82f4b644feca1909b77}{I2\+C\+\_\+\+EV\+\_\+\+IRQHandling}} (\mbox{\hyperlink{structI2C__Handle__t}{I2\+C\+\_\+\+Handle\+\_\+t}} $\ast$p\+I2\+CHandle)
\begin{DoxyCompactList}\small\item\em Handles I2C event interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_ga2852185351bf8b4e0ec9ab12a2b89ea7}{I2\+C\+\_\+\+ER\+\_\+\+IRQHandling}} (\mbox{\hyperlink{structI2C__Handle__t}{I2\+C\+\_\+\+Handle\+\_\+t}} $\ast$p\+I2\+CHandle)
\begin{DoxyCompactList}\small\item\em Handles I2C error interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_ga6edaa9f836224061ce79e048e6f4750d}{I2\+C\+\_\+\+Peripheral\+Control}} (\mbox{\hyperlink{structI2C__RegDef__t}{I2\+C\+\_\+\+Reg\+Def\+\_\+t}} $\ast$p\+I2\+Cx, uint8\+\_\+t Enor\+Di)
\begin{DoxyCompactList}\small\item\em Controls peripheral operation in master mode. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__I2C__APIS_gabb432c826524759f4e35fcba2cc9cbb9}{I2\+C\+\_\+\+Get\+Flag\+Status}} (\mbox{\hyperlink{structI2C__RegDef__t}{I2\+C\+\_\+\+Reg\+Def\+\_\+t}} $\ast$p\+I2\+Cx, uint32\+\_\+t Flag\+Name)
\begin{DoxyCompactList}\small\item\em Retrieves the flag status of the specified I2C flag. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_ga00ab5652c3c755fc9b4b2f1da778f234}{I2\+C\+\_\+\+Manage\+Acking}} (\mbox{\hyperlink{structI2C__RegDef__t}{I2\+C\+\_\+\+Reg\+Def\+\_\+t}} $\ast$p\+I2\+Cx, uint8\+\_\+t Enor\+Di)
\begin{DoxyCompactList}\small\item\em Manages ACKing during I2C communication. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_gab40caf460b3e6a1636099e498055dba0}{I2\+C\+\_\+\+Generate\+Stop\+Condition}} (\mbox{\hyperlink{structI2C__RegDef__t}{I2\+C\+\_\+\+Reg\+Def\+\_\+t}} $\ast$p\+I2\+Cx)
\begin{DoxyCompactList}\small\item\em Generates a stop condition on the I2C bus. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_ga062b25b8441b46bbb8668a68c63bfea6}{I2\+C\+\_\+\+Slave\+Enable\+Disable\+Callback\+Events}} (\mbox{\hyperlink{structI2C__RegDef__t}{I2\+C\+\_\+\+Reg\+Def\+\_\+t}} $\ast$p\+I2\+Cx, uint8\+\_\+t Enor\+Di)
\begin{DoxyCompactList}\small\item\em Enables or disables callback events for the I2C slave. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__I2C__APIS_ga94f8122013ed34e77c3a97fa4b2d4c9b}{I2\+C\+\_\+\+Application\+Event\+Callback}} (\mbox{\hyperlink{structI2C__Handle__t}{I2\+C\+\_\+\+Handle\+\_\+t}} $\ast$p\+I2\+CHandle, uint8\+\_\+t App\+Ev)
\begin{DoxyCompactList}\small\item\em Handles application events for the I2C communication. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains definitions and functions prototypes for the STM32\+F407xx I2C driver. 

\begin{DoxyAuthor}{Author}
Mohamed Ali Haoufa 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
0.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
2023-\/10-\/07
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Copyright (c) 2023 
\end{DoxyCopyright}
