Partition Merge report for vga_game
Sat Jun 09 17:59:22 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Sat Jun 09 17:59:22 2018           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; vga_game                                        ;
; Top-level Entity Name           ; TOP_SIFTACH                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 2,103 / 41,910 ( 5 % )                          ;
; Total registers                 ; 3126                                            ;
; Total pins                      ; 42 / 499 ( 8 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 21,760 / 5,662,720 ( < 1 % )                    ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 0 / 15 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                            ;
+----------------------------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------------------------------------------+
; Partition Name                                     ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                                                                  ;
+----------------------------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------------------------------------------+
; Top                                                ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                                                                     ;
; audio_codec_controller:audio_codec_controller_inst ; User-created   ; Source File              ; Source File            ; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst ;
; sld_hub:auto_hub                                   ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                                                                    ;
; sld_signaltap:auto_signaltap_0                     ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                      ;
; hard_block:auto_generated_inst                     ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst                                                      ;
+----------------------------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 88.72% (1266 / 1427)           ; 83.04% (1185 / 1427)          ;       ;
; sld_hub:auto_hub               ; Engaged                ; 96.48% (438 / 454)             ; 61.23% (278 / 454)            ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 33.20% (1355 / 4081)           ; 32.22% (1315 / 4081)          ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (23 / 23)              ; 100.00% (23 / 23)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                         ; Number of Changed Nodes ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |TOP_SIFTACH                                                                                                                                                                                                                                                                                                                   ; 199                     ;
; |TOP_SIFTACH|game_logic:inst44                                                                                                                                                                                                                                                                                                 ; 74                      ;
; |TOP_SIFTACH|one_sec_turbo:inst45                                                                                                                                                                                                                                                                                              ; 72                      ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                       ; 30                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                                 ; 861                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                    ; 515                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1                                  ; 203                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oe84:auto_generated                                                                                                                                                     ; 201                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                   ; 127                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                         ; 84                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                       ; 32                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated                                                                 ; 32                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                  ; 30                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                     ; 28                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|sld_alt_reduction:unary_100      ; 23                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|sld_alt_reduction:unary_198      ; 22                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|sld_alt_reduction:unary_296      ; 22                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|sld_alt_reduction:unary_394      ; 22                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                            ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                   ; 17                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|sld_alt_reduction:unary_1        ; 12                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                ; 10                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_112 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_115 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_118 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_121 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_110 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_111 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_114 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_117 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_120 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_126 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_129 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_132 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_135 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_138 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_141 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_144 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_147 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_150 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_153 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_156 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_159 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_162 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_165 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_168 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_171 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_174 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_177 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_180 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_183 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_186 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_189 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6po:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_f861:mgl_prim1|lpm_shiftreg:config_shiftreg_192 ; 3                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This list only includes the top 50 out of 452 changed logic entities


+---------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                           ;
+---------------------------------+---------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                          ; Previous Value ; Current Value      ;
+---------------------------------+---------------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; endOfFrame                      ; --             ; acq_trigger_in[0]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; endOfFrame                      ; --             ; acq_data_in[0]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[0]  ; --             ; acq_trigger_in[1]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[0]  ; --             ; acq_data_in[1]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[10] ; --             ; acq_trigger_in[2]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[10] ; --             ; acq_data_in[2]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[11] ; --             ; acq_trigger_in[3]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[11] ; --             ; acq_data_in[3]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[12] ; --             ; acq_trigger_in[4]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[12] ; --             ; acq_data_in[4]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[13] ; --             ; acq_trigger_in[5]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[13] ; --             ; acq_data_in[5]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[14] ; --             ; acq_trigger_in[6]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[14] ; --             ; acq_data_in[6]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[15] ; --             ; acq_trigger_in[7]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[15] ; --             ; acq_data_in[7]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[16] ; --             ; acq_trigger_in[8]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[16] ; --             ; acq_data_in[8]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[17] ; --             ; acq_trigger_in[9]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[17] ; --             ; acq_data_in[9]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[18] ; --             ; acq_trigger_in[10] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[18] ; --             ; acq_data_in[10]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[19] ; --             ; acq_trigger_in[11] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[19] ; --             ; acq_data_in[11]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[1]  ; --             ; acq_trigger_in[12] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[1]  ; --             ; acq_data_in[12]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[20] ; --             ; acq_trigger_in[13] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[20] ; --             ; acq_data_in[13]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[21] ; --             ; acq_trigger_in[14] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[21] ; --             ; acq_data_in[14]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[22] ; --             ; acq_trigger_in[15] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[22] ; --             ; acq_data_in[15]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[23] ; --             ; acq_trigger_in[16] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[23] ; --             ; acq_data_in[16]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[24] ; --             ; acq_trigger_in[17] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[24] ; --             ; acq_data_in[17]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[25] ; --             ; acq_trigger_in[18] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[25] ; --             ; acq_data_in[18]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[26] ; --             ; acq_trigger_in[19] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[26] ; --             ; acq_data_in[19]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[27] ; --             ; acq_trigger_in[20] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[27] ; --             ; acq_data_in[20]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[28] ; --             ; acq_trigger_in[21] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[28] ; --             ; acq_data_in[21]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[29] ; --             ; acq_trigger_in[22] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[29] ; --             ; acq_data_in[22]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[2]  ; --             ; acq_trigger_in[23] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[2]  ; --             ; acq_data_in[23]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[30] ; --             ; acq_trigger_in[24] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; object_1_move:inst21|StartY[30] ; --             ; acq_data_in[24]    ;
+---------------------------------+---------------------------------+----------------+--------------------+
This list only includes the top 50 out of 447 changed assignments


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                   ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50~input                      ; N/A     ;
; endOfFrame                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:inst|endOfFrame      ; N/A     ;
; endOfFrame                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:inst|endOfFrame      ; N/A     ;
; object_1_move:inst21|StartY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst21|StartY[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst22|StartY[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst23|StartY[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; object_1_move:inst24|StartY[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; random:inst46|random[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; resetN                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; resetN~input                        ; N/A     ;
; resetN                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; resetN~input                        ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                                                                                           ; Partition ; Type          ; Location           ; Status                                      ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; AUD_ADCDAT                                                                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- AUD_ADCDAT                                                                                              ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_ADCDAT~input    ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; AUD_ADCLRCK                                                                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- AUD_ADCLRCK                                                                                             ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_ADCLRCK~input   ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; AUD_BCLK                                                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- AUD_BCLK                                                                                                ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_BCLK~input      ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; AUD_DACDAT                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_DACDAT                                                                                              ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_DACDAT~output   ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; AUD_DACLRCK                                                                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- AUD_DACLRCK                                                                                             ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_DACLRCK~input   ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; AUD_I2C_SCLK                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_I2C_SCLK                                                                                            ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_I2C_SCLK~output ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; AUD_I2C_SDAT                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_I2C_SDAT                                                                                            ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- AUD_I2C_SDAT~output                                                                                     ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; AUD_XCK                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_XCK                                                                                                 ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_XCK~output      ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; CLOCK_50                                                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK_50                                                                                                ; Top       ; Input Pad     ; IOPAD_X32_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK_50~input                                                                                          ; Top       ; Input Buffer  ; IOIBUF_X32_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; KBD_CLK                                                                                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KBD_CLK                                                                                                 ; Top       ; Input Pad     ; IOPAD_X89_Y11_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- KBD_CLK~input                                                                                           ; Top       ; Input Buffer  ; IOIBUF_X89_Y11_N61 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; KBD_DAT                                                                                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KBD_DAT                                                                                                 ; Top       ; Input Pad     ; IOPAD_X89_Y9_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KBD_DAT~input                                                                                           ; Top       ; Input Buffer  ; IOIBUF_X89_Y9_N38  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; MICROPHON_ON                                                                                                   ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- MICROPHON_ON                                                                                            ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|MICROPHON_ON~input  ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_BLANK_N                                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_BLANK_N                                                                                             ; Top       ; Output Pad    ; IOPAD_X68_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_BLANK_N~output                                                                                      ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_B[0]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[0]                                                                                                ; Top       ; Output Pad    ; IOPAD_X62_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[0]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_B[1]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[1]                                                                                                ; Top       ; Output Pad    ; IOPAD_X62_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[1]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_B[2]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[2]                                                                                                ; Top       ; Output Pad    ; IOPAD_X54_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[2]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_B[3]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[3]                                                                                                ; Top       ; Output Pad    ; IOPAD_X60_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[3]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_B[4]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[4]                                                                                                ; Top       ; Output Pad    ; IOPAD_X58_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[4]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_B[5]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[5]                                                                                                ; Top       ; Output Pad    ; IOPAD_X58_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[5]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_B[6]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[6]                                                                                                ; Top       ; Output Pad    ; IOPAD_X54_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[6]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_B[7]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[7]                                                                                                ; Top       ; Output Pad    ; IOPAD_X54_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[7]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_CLK                                                                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_CLK                                                                                                 ; Top       ; Output Pad    ; IOPAD_X68_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_CLK~output                                                                                          ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_G[0]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[0]                                                                                                ; Top       ; Output Pad    ; IOPAD_X76_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[0]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_G[1]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[1]                                                                                                ; Top       ; Output Pad    ; IOPAD_X74_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[1]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_G[2]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[2]                                                                                                ; Top       ; Output Pad    ; IOPAD_X78_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[2]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_G[3]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[3]                                                                                                ; Top       ; Output Pad    ; IOPAD_X72_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[3]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_G[4]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[4]                                                                                                ; Top       ; Output Pad    ; IOPAD_X74_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[4]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_G[5]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[5]                                                                                                ; Top       ; Output Pad    ; IOPAD_X64_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[5]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_G[6]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[6]                                                                                                ; Top       ; Output Pad    ; IOPAD_X72_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[6]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_G[7]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[7]                                                                                                ; Top       ; Output Pad    ; IOPAD_X70_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[7]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_HS                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_HS                                                                                                  ; Top       ; Output Pad    ; IOPAD_X60_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_HS~output                                                                                           ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_R[0]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[0]                                                                                                ; Top       ; Output Pad    ; IOPAD_X82_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[0]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_R[1]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[1]                                                                                                ; Top       ; Output Pad    ; IOPAD_X82_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[1]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_R[2]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[2]                                                                                                ; Top       ; Output Pad    ; IOPAD_X80_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[2]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_R[3]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[3]                                                                                                ; Top       ; Output Pad    ; IOPAD_X80_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[3]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_R[4]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[4]                                                                                                ; Top       ; Output Pad    ; IOPAD_X84_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[4]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_R[5]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[5]                                                                                                ; Top       ; Output Pad    ; IOPAD_X86_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[5]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X86_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_R[6]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[6]                                                                                                ; Top       ; Output Pad    ; IOPAD_X84_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[6]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_R[7]                                                                                                       ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[7]                                                                                                ; Top       ; Output Pad    ; IOPAD_X76_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[7]~output                                                                                         ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_SYNC_N                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_SYNC_N                                                                                              ; Top       ; Output Pad    ; IOPAD_X70_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_SYNC_N~output                                                                                       ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; VGA_VS                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_VS                                                                                                  ; Top       ; Output Pad    ; IOPAD_X58_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_VS~output                                                                                           ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tck                                                                                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                                                     ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                               ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                                                                                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                                                     ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                               ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                                                     ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                              ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tms                                                                                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                                                     ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                               ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_clr                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ena                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_5_                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_6_                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_7_                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_5_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_6_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_7_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr                                             ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_tdi                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_tdo                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; jtag.bp.inst14_LPM_CONSTANT_component_ag_mgl_prim1_usr1                                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.endOfFrame                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_0_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_10_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_11_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_12_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_13_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_14_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_15_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_16_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_17_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_18_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_19_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_1_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_20_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_21_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_22_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_23_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_24_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_25_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_26_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_27_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_28_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_29_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_2_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_30_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_31_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_3_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_4_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_5_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_6_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_7_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_8_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst21_StartY_9_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_0_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_10_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_11_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_12_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_13_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_14_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_15_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_16_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_17_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_18_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_19_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_1_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_20_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_21_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_22_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_23_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_24_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_25_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_26_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_27_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_28_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_29_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_2_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_30_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_31_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_3_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_4_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_5_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_6_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_7_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_8_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst22_StartY_9_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_0_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_10_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_11_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_12_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_13_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_14_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_15_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_16_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_17_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_18_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_19_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_1_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_20_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_21_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_22_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_23_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_24_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_25_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_26_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_27_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_28_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_29_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_2_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_30_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_31_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_3_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_4_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_5_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_6_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_7_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_8_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst23_StartY_9_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_0_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_10_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_11_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_12_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_13_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_14_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_15_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_16_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_17_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_18_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_19_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_1_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_20_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_21_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_22_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_23_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_24_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_25_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_26_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_27_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_28_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_29_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_2_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_30_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_31_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_3_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_4_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_5_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_6_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_7_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_8_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst24_StartY_9_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_0_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_10_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_11_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_12_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_13_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_14_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_15_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_16_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_17_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_18_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_19_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_1_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_20_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_21_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_22_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_23_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_24_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_25_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_26_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_27_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_28_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_29_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_2_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_30_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_31_                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_3_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_4_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_5_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_6_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_7_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_8_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_random_9_                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                ;           ;               ;                    ;                                             ;
; resetN                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- resetN                                                                                                  ; Top       ; Input Pad     ; IOPAD_X22_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- resetN~input                                                                                            ; Top       ; Input Buffer  ; IOIBUF_X22_Y0_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                ;           ;               ;                    ;                                             ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1975           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1669           ;
;     -- 7 input functions                    ; 12             ;
;     -- 6 input functions                    ; 617            ;
;     -- 5 input functions                    ; 192            ;
;     -- 4 input functions                    ; 156            ;
;     -- <=3 input functions                  ; 692            ;
;                                             ;                ;
; Dedicated logic registers                   ; 3126           ;
;                                             ;                ;
; I/O pins                                    ; 42             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 21760          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; HSSI RX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA RX Deserializers                   ; 0 / 9 ( 0 % )  ;
; HSSI TX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA TX Serializers                     ; 0 / 9 ( 0 % )  ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1585           ;
; Total fan-out                               ; 20144          ;
; Average fan-out                             ; 3.75           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 16           ; 512          ; 1            ; 512   ; None ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 512          ; 1            ; 512   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oe84:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 128          ; 162          ; 128          ; 162          ; 20736 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sat Jun 09 17:59:16 2018
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off vga_game -c vga_game --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "audio_codec_controller:audio_codec_controller_inst"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 357 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (35026): Attempting to remove 137 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_I2C_SDAT~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|MICROPHON_LED~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|MICROPHON_LED"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[1]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[1]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_I2C_SDAT"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_I2C_SDAT~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|CLOCK_50~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|CLOCK_50"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|resetN~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|resetN"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[1]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[1]"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 110 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|altsyncram_k2d1:fifo_ram|ram_block9a0" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|altsyncram_k2d1:fifo_ram|ram_block9a0" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|CLOCK_500:CLOCK_500_inst|MICROPHON_LED" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|ram_address_a[4]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|ram_address_a[4]" File: Z:/VGA/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 4473 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 4260 logic cells
    Info (21064): Implemented 164 RAM segments
Warning (20013): Ignored 1 assignments for entity "altsyncram_ub84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_ub84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 856 megabytes
    Info: Processing ended: Sat Jun 09 17:59:23 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


