Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/testbench_isim_beh.exe -prj C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/mux4x1.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/DFF.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/shift_register.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/shift_register.vhd" Line 76: Actual for formal port d is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/shift_register.vhd" Line 77: Actual for formal port d is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/shift_register.vhd" Line 78: Actual for formal port d is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/shift_register.vhd" Line 79: Actual for formal port d is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture gatelevel of entity mux4x1 [mux4x1_default]
Compiling architecture behavioral of entity DFF [dff_default]
Compiling architecture behavioral of entity shift_register [shift_register_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/testbench_isim_beh.exe
Fuse Memory Usage: 30980 KB
Fuse CPU Usage: 577 ms
