VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk input std_input
dst_ready input std_input
rst input std_input
src_ready input std_input
din[31:0] input std_input
