{
  "nodes":
  [
    {
      "name":"lbm"
      , "id":4167781624
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":1
          , "type":"memtype"
          , "children":
          [
            {
              "name":"cell"
              , "id":2
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"109"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":109
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"edge_cell"
              , "id":3
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"135"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":135
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"cell_edge"
              , "id":4
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"149"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":149
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"edge_cell"
              , "id":5
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"173"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":173
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"cell_edge"
              , "id":6
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"187"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":187
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"edge_cell"
              , "id":7
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":206
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"cell_edge"
              , "id":8
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"220"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":220
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"edge_cell"
              , "id":9
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"238"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":238
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"cell_edge"
              , "id":10
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"252"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":252
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"edge_cell"
              , "id":11
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":270
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"cell_edge"
              , "id":12
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":284
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"edge_cell"
              , "id":13
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"302"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":302
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"cell_edge"
              , "id":14
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"316"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":316
                  }
                ]
              ]
              , "type":"unsynth"
            }
          ]
        }
      ]
    }
    , {
      "name":"collision"
      , "id":4167820600
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":15
          , "type":"memtype"
          , "children":
          [
            {
              "name":"local_cell"
              , "id":16
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"338"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"56 bytes"
                  , "Implemented size":"320 bytes = 5 private copies x 2<sup>ceil(log2(Requested size))</sup>"
                  , "Number of banks":"16 (2 banks are unused and will be optimized away)"
                  , "Bank width (word size)":"32 bits"
                  , "Bank depth":"1 word"
                  , "Implemented bank depth":"5 words = 5 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":338
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":17
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":18
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":19
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":20
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":21
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":22
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":23
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":24
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":25
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":26
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":27
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":28
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":29
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":30
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":31
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":32
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":33
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":34
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":35
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":36
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":37
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":38
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":39
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":40
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":41
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":42
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":43
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":44
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":45
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":46
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":47
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":48
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":49
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":50
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":51
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":52
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":53
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":54
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":55
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":56
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":57
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":58
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":59
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":60
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":61
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":62
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":63
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":64
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":65
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":66
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":67
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":68
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":69
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"5 words"
                      , "Implemented bank size":"20 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":338
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":70
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"20 bytes (5 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":338
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":71
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":72
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":5
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"5"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell' occupies memory words [0-13].\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"e"
              , "id":73
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"6"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"72 bytes"
                  , "Implemented size":"144 bytes"
                  , "Number of banks":"1"
                  , "Number of replicates":"2"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":6
                  }
                ]
              ]
              , "type":"romsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":74
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented size":"144 bytes"
                      , "Number of replicates":"2"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":6
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":75
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"32 bits"
                          , "Depth":"18 words"
                          , "Size":"72 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":6
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":76
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 1"
                      , "id":77
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"32 bits"
                          , "Depth":"18 words"
                          , "Size":"72 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":6
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":78
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"w"
              , "id":79
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"16"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"36 bytes"
                  , "Implemented size":"36 bytes"
                  , "Number of banks":"1"
                  , "Number of replicates":"1"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":16
                  }
                ]
              ]
              , "type":"romsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":80
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented size":"36 bytes"
                      , "Number of replicates":"1"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":16
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":81
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"32 bits"
                          , "Depth":"9 words"
                          , "Size":"36 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":16
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":82
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"Load"
          , "id":4168273856
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"local_cell"
              , "Start cycle":"15"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":353
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168275408
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"local_cell"
              , "Start cycle":"15"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":354
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168280384
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"local_cell"
              , "Start cycle":"32"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":358
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168280912
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"local_cell"
              , "Start cycle":"32"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":358
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168282016
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"local_cell"
              , "Start cycle":"32"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":358
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168282544
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"local_cell"
              , "Start cycle":"32"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":358
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168261232
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168261776
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168262160
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168262544
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168262928
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168263312
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168263696
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168264080
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168264464
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168264848
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168265232
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168265616
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168266000
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168266384
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168274824
          , "details":
          [
            {
              "type":"table"
              , "Data width":"32 bits"
              , "Type":"ROM lookup"
              , "Loads from":"e"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":353
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168276264
          , "details":
          [
            {
              "type":"table"
              , "Data width":"32 bits"
              , "Type":"ROM lookup"
              , "Loads from":"e"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":354
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168281544
          , "details":
          [
            {
              "type":"table"
              , "Data width":"32 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":358
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"edge"
      , "id":4167827752
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":83
          , "type":"memtype"
          , "children":
          [
            {
              "name":"local_cell_edge"
              , "id":84
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"366"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"64 bytes"
                  , "Implemented size":"192 bytes = 3 private copies x  requested size"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"256 bits"
                  , "Bank depth":"2 words"
                  , "Implemented bank depth":"6 words = 3 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'local_cell_edge' occupies memory words [0-1]."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td></td><td></td><td>b<sub>5</sub></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"Running memory at 2x clock to support more concurrent ports"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":366
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":85
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"256 bits"
                      , "Implemented bank depth":"6 words"
                      , "Implemented bank size":"192 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"4"
                      , "Number of read ports":"2"
                      , "Number of write ports":"2"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'local_cell_edge' occupies memory words [0-1]."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td></td><td></td><td>b<sub>5</sub></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":366
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":86
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"192 bytes (6 words deep x 256 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"2"
                          , "Number of write ports":"2"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'local_cell_edge' occupies memory words [0-1]."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td></td><td></td><td>b<sub>5</sub></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":366
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":87
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":88
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":89
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":90
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":3
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"3"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'local_cell_edge' occupies memory words [0-1]."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups.\n"
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td></td><td></td><td>b<sub>5</sub></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>5</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>5</sub></td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>5</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"w"
              , "id":91
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"16"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"36 bytes"
                  , "Implemented size":"36 bytes"
                  , "Number of banks":"1"
                  , "Number of replicates":"1"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":16
                  }
                ]
              ]
              , "type":"romsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":92
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented size":"36 bytes"
                      , "Number of replicates":"1"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":16
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":93
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"32 bits"
                          , "Depth":"9 words"
                          , "Size":"36 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":16
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":94
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"e"
              , "id":95
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"6"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"72 bytes"
                  , "Implemented size":"144 bytes"
                  , "Number of banks":"1"
                  , "Number of replicates":"2"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":6
                  }
                ]
              ]
              , "type":"romsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":96
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented size":"144 bytes"
                      , "Number of replicates":"2"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":6
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":97
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"32 bits"
                          , "Depth":"18 words"
                          , "Size":"72 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":6
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":98
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 1"
                      , "id":99
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"32 bits"
                          , "Depth":"18 words"
                          , "Size":"72 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                            , "line":6
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":100
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"Load"
          , "id":4168358432
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"local_cell_edge"
              , "Start cycle":"15"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":373
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168358768
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"local_cell_edge"
              , "Start cycle":"15"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":373
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168355568
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell_edge"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":368
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4168355952
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"local_cell_edge"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":368
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168359832
          , "details":
          [
            {
              "type":"table"
              , "Data width":"32 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":373
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168360872
          , "details":
          [
            {
              "type":"table"
              , "Data width":"32 bits"
              , "Type":"ROM lookup"
              , "Loads from":"e"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":373
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4168361336
          , "details":
          [
            {
              "type":"table"
              , "Data width":"32 bits"
              , "Type":"ROM lookup"
              , "Loads from":"e"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":373
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":19
      , "to":4168273856
    }
    , {
      "from":4168261232
      , "to":20
    }
    , {
      "from":23
      , "to":4168275408
    }
    , {
      "from":4168261776
      , "to":24
    }
    , {
      "from":27
      , "to":4168280912
    }
    , {
      "from":4168262160
      , "to":28
    }
    , {
      "from":31
      , "to":4168282016
    }
    , {
      "from":4168262544
      , "to":32
    }
    , {
      "from":35
      , "to":4168282544
    }
    , {
      "from":4168262928
      , "to":36
    }
    , {
      "from":39
      , "to":4168280384
    }
    , {
      "from":4168263312
      , "to":40
    }
    , {
      "from":43
      , "to":4168280384
    }
    , {
      "from":4168263696
      , "to":44
    }
    , {
      "from":47
      , "to":4168280384
    }
    , {
      "from":4168264080
      , "to":48
    }
    , {
      "from":51
      , "to":4168280384
    }
    , {
      "from":4168264464
      , "to":52
    }
    , {
      "from":55
      , "to":4168280384
    }
    , {
      "from":4168264848
      , "to":56
    }
    , {
      "from":59
      , "to":4168280384
    }
    , {
      "from":4168265232
      , "to":60
    }
    , {
      "from":63
      , "to":4168280384
    }
    , {
      "from":4168265616
      , "to":64
    }
    , {
      "from":67
      , "to":4168280384
    }
    , {
      "from":4168266000
      , "to":68
    }
    , {
      "from":71
      , "to":4168280384
    }
    , {
      "from":4168266384
      , "to":72
    }
    , {
      "from":4168274824
      , "to":76
    }
    , {
      "from":4168276264
      , "to":78
    }
    , {
      "from":4168281544
      , "to":82
    }
    , {
      "from":87
      , "to":4168358432
    }
    , {
      "from":88
      , "to":4168358768
    }
    , {
      "from":4168355568
      , "to":89
    }
    , {
      "from":4168355952
      , "to":90
    }
    , {
      "from":4168359832
      , "to":94
    }
    , {
      "from":4168360872
      , "to":98
    }
    , {
      "from":4168361336
      , "to":100
    }
  ]
}
