# ğŸ§  VLSI Design & Verification Repository

<p align="center">
  <a href="https://dhanasankar2003.github.io/dhanasankar.github.io/">
    <img src="https://img.shields.io/badge/ğŸŒ_My%20Portfolio-Visit%20Now-blue?style=for-the-badge" />
  </a>
  <br><br>

  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/Assignments">
    <img src="https://img.shields.io/badge/ğŸ“˜_Verilog%20Assignments-Explore-blue?style=for-the-badge" />
  </a>

  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/COMBINATIONAL">
    <img src="https://img.shields.io/badge/âš™ï¸_Combinational%20Circuits-Verilog%20Code-orange?style=for-the-badge" />
  </a>

  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/System%20Verilog">
    <img src="https://img.shields.io/badge/ğŸ’¡_SystemVerilog%20Designs-Code-yellow?style=for-the-badge" />
  </a>

  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/System%20Verilog%20Practice">
    <img src="https://img.shields.io/badge/ğŸ§©_SystemVerilog%20Practice-Examples-green?style=for-the-badge" />
  </a>

  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/Functional%20Verification%20Using%20System%20Verilog">
    <img src="https://img.shields.io/badge/ğŸ”¬_Functional%20Verification-UVM%20Based-red?style=for-the-badge" />
  </a>

  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/HDL_Bits">
    <img src="https://img.shields.io/badge/ğŸ’»_HDLBits-Practice%20Problems-purple?style=for-the-badge" />
  </a>

  <a href="https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/Verilog%20Project">
    <img src="https://img.shields.io/badge/ğŸš€_Verilog%20Projects-Real%20Time%20Designs-brightgreen?style=for-the-badge" />
  </a>
</p>


---

## ğŸš€ Overview

Welcome to my **VLSI Design & Verification** collection â€”  
a showcase of my journey through **Verilog**, **SystemVerilog**, and **UVM**, including **RTL design**, **functional verification**, and **FPGA hardware implementation**.

This repository demonstrates **academic learning + professional-level project execution** â€” from **logic design** to **FPGA-based real-time systems**.

---

## ğŸ“ Repository Structure

| Category | Description |
|-----------|-------------|
| ğŸ§® **Combinational Circuits** | Basic logic design and gate-level modeling |
| â± **Sequential Circuits** | Clock-based and FSM-driven designs |
| ğŸ’¡ **Mini Projects** | Applied Verilog-based hardware systems |
| âš™ï¸ **SystemVerilog Designs** | Modern verification and OOP-based modeling |
| ğŸ§ª **UVM Environments** | Industry-standard verification projects |
| ğŸ§° **Tools & Utilities** | Simulation, debugging, and waveform analysis |

---

## âš™ï¸ Combinational Logic Circuits

> Designs that produce outputs purely based on current inputs â€” no memory.

### ğŸ§® Implemented Designs
- Half Adder / Full Adder  
- Subtractor (Half, Full)  
- Multiplexer / Demultiplexer (2:1, 4:1, 8:1)  
- Encoder / Decoder (3:8, 4:2 Priority Encoder)  
- Comparator (2-bit, 4-bit)  
- Logic Gate Implementations (AND, OR, XOR, XNOR)

ğŸ§  **Concepts:** Boolean simplification, gate-level & dataflow modeling  
ğŸ“ˆ **Applications:** ALUs, data routing, signal selection systems

---

## ğŸ”„ Sequential Logic Circuits

> Circuits that depend on both **current inputs** and **previous states** (clock-controlled).

### â± Implemented Modules
- Flip-Flops: SR, D, JK, T, Masterâ€“Slave  
- Counters: Up, Down, Mod-N, Ring, Johnson  
- Shift Registers: SISO, SIPO, PISO, PIPO  
- FSM Designs: Moore and Mealy Models  
- Sequence Detectors (e.g., 101, 1101, 1001 patterns)

ğŸ§  **Concepts:** Clock edge triggering, timing control, state transitions  
ğŸ“ˆ **Applications:** Traffic lights, control units, sequence recognition

---

## ğŸš€ Verilog Mini Projects

> Real-world digital designs combining combinational and sequential logic.

### ğŸ”§ Project Highlights
- ğŸ›° **UART Transmitter & Receiver**
  - Fully functional serial communication  
  - Includes parity check & baud rate configuration  

- ğŸ’¬ **IÂ²C Masterâ€“Slave Communication**
  - Multi-slave simulation with address decoding  
  - SDA/SCL bit-level timing management  

- ğŸ’¾ **8-bit SRAM Memory Controller**
  - Address decoding, read/write enable logic  
  - Supports burst mode & error handling  

- âš¡ **Traffic Light Controller**
  - FSM-based real-time control logic  
  - Includes timer and pedestrian modes  

- ğŸ’§ **Fertilizer Automation**
  - Controlled **3 solenoid valves** & **1 water pump** via 4-channel relay  
  - 12V DC system using timing & sequencing logic  

- ğŸ§  **Sobel Edge Detection**
  - 3Ã—3 convolution using line buffers  
  - Supports 46 filters (brightness, threshold, invert, etc.)  
  - Python visualization for processed outputs  

- ğŸ§â€â™‚ï¸ **Driver Drowsiness Detection**
  - Integrated with camera & motor control system  
  - Edge detection â†’ feature extraction â†’ motor cutoff logic  

---

## ğŸ§© SystemVerilog Designs

> Modern HDL for modeling, simulation, and verification.

### ğŸ§± Covered Topics
- Data Types, Operators, Procedural Blocks  
- Interfaces & Modports  
- Dynamic Arrays, Structures, Enums  
- Assertions & Covergroups  
- Constrained Random Verification  
- Object-Oriented Concepts (class, inheritance, polymorphism)

### ğŸ§  Example Designs
- D Flip-Flop (`always_ff` usage)  
- 4-bit Counter with Interface  
- FIFO Design and Verification  
- ALU Verification Environment  
- FSM Verification using SVA  
- Scoreboard and Functional Coverage

ğŸ§  **Concepts:** Reusability, abstraction, and constraint randomization  
ğŸ“ˆ **Applications:** Industrial verification flows, modular testbenches

---

## ğŸ§ª UVM (Universal Verification Methodology)

> A powerful object-oriented verification framework built on SystemVerilog.

### ğŸ§© Implemented Components
| Component | Description |
|------------|-------------|
| **Sequence Item** | Defines transaction data structure |
| **Sequencer** | Controls stimulus flow |
| **Driver** | Drives DUT inputs |
| **Monitor** | Observes and collects DUT signals |
| **Agent** | Combines Driver + Monitor |
| **Environment** | Integrates multiple agents |
| **Test Class** | Configures and runs UVM environment |

### âš¡ UVM Projects
- Half Adder & D Flip-Flop Verification  
- UART Protocol Verification  
- IÂ²C Communication Verification  
- FSM & Counter Verification  
- FIFO Verification with Scoreboard  

ğŸ§  **Concepts:** Factory registration, configuration DB, coverage, reporting  
ğŸ“ˆ **Applications:** Reusable verification architectures

---

## ğŸ§  Advanced Design Highlights

### ğŸ§© Image Processing (Sobel + Filters)
- Real-time **Sobel edge detection** using 3Ã—3 matrix  
- Supports **46 filters** (blur, sharpen, threshold, invert, etc.)  
- Python visualization for grayscale outputs  
- Synthesized on **Artix-7 FPGA**

### ğŸ’§ Fertilizer Automation
- Real hardware integration: **Solenoid valves**, **water pump**, **relays**  
- Controlled via Verilog logic & timing-based sequencing  
- 12V power design, 1A current regulation  

### âš™ï¸ FPGA Integration
- Camera Input (OV5640) â†’ SDRAM â†’ VGA Output Pipeline  
- Designed and implemented in **Vivado**  
- Real-time video processing verified on FPGA  

---

## ğŸ§° Tools & Technologies

| Tool | Function |
|------|-----------|
| **Icarus Verilog** | Simulation engine for Verilog/SystemVerilog |
| **GTKWave** | Waveform viewing and debugging |
| **Vivado Design Suite** | FPGA synthesis & implementation |
| **Python (Matplotlib/Numpy)** | Image visualization for Sobel filters |
| **QuestaSim / VCS** | UVM testbench simulation |

---

## ğŸ“š Learning Milestones

âœ… Verilog RTL Design & FPGA Implementation  
âœ… SystemVerilog Functional Verification  
âœ… UVM Environment Development  
âœ… Real-Time Image Processing System  
âœ… 100+ Test Cases, 46 Filter Operations  

---

## ğŸ‘¨â€ğŸ’» Author

**DHANASANKAR K**  
ğŸ“ Electronics & Communication Engineering  
ğŸ’¼ FPGA | Digital Design | SystemVerilog | UVM | Image Processing  

ğŸ”— **GitHub:** [Dhanasankar2003](https://github.com/DHANASANKAR2003)  
ğŸ”— **LinkedIn:** [linkedin.com/in/dhanasankar-k-23b196291](https://www.linkedin.com/in/dhanasankar-k-23b196291)

---

## ğŸŒŸ Acknowledgment

This repository compiles all of my **VLSI design and verification work**, from academic projects to professional internship experiences at  
**Silicic Innova Technology** and **Silicon Craft VLSI Training & Research Institute**.

> â€œDesign with precision, verify with perfection.â€
