digraph "CFG for 'main' function" {
	label="CFG for 'main' function";

	Node0x5556e15b5560 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{entry:\l  %a = alloca i32, align 4\l  %c = alloca i32, align 4\l  br label %start\l}"];
	Node0x5556e15b5560 -> Node0x5556e15b57b0;
	Node0x5556e15b57b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{start:                                            \l  %call = call nonnull align 8 dereferenceable(16)\l... %\"class.std::basic_istream\"* @_ZNSirsERi(%\"class.std::basic_istream\"* nonnull\l... align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4\l... dereferenceable(4) %a)\l  %call1 = call nonnull align 8 dereferenceable(16)\l... %\"class.std::basic_istream\"* @_ZNSirsERi(%\"class.std::basic_istream\"* nonnull\l... align 8 dereferenceable(16) %call, i32* nonnull align 4 dereferenceable(4) %c)\l  %i = load i32, i32* %c, align 4\l  switch i32 %i, label %sw.default [\l    i32 1, label %sw.bb\l    i32 2, label %sw.bb2\l    i32 3, label %sw.bb3\l    i32 4, label %sw.bb4\l    i32 5, label %sw.bb5\l    i32 6, label %sw.bb6\l  ]\l|{<s0>def|<s1>1|<s2>2|<s3>3|<s4>4|<s5>5|<s6>6}}"];
	Node0x5556e15b57b0:s0 -> Node0x5556e15b5c40;
	Node0x5556e15b57b0:s1 -> Node0x5556e15b5d20;
	Node0x5556e15b57b0:s2 -> Node0x5556e15b5e20;
	Node0x5556e15b57b0:s3 -> Node0x5556e15b5f20;
	Node0x5556e15b57b0:s4 -> Node0x5556e15b6020;
	Node0x5556e15b57b0:s5 -> Node0x5556e15b6120;
	Node0x5556e15b57b0:s6 -> Node0x5556e15b63c0;
	Node0x5556e15b5d20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{sw.bb:                                            \l  br label %label_1\l}"];
	Node0x5556e15b5d20 -> Node0x5556e15b66b0;
	Node0x5556e15b5e20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{sw.bb2:                                           \l  br label %label_2\l}"];
	Node0x5556e15b5e20 -> Node0x5556e15b6790;
	Node0x5556e15b5f20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{sw.bb3:                                           \l  br label %label_3\l}"];
	Node0x5556e15b5f20 -> Node0x5556e15b6870;
	Node0x5556e15b6020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{sw.bb4:                                           \l  br label %label_4\l}"];
	Node0x5556e15b6020 -> Node0x5556e15b6950;
	Node0x5556e15b6120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{sw.bb5:                                           \l  br label %label_5\l}"];
	Node0x5556e15b6120 -> Node0x5556e15b6a30;
	Node0x5556e15b63c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{sw.bb6:                                           \l  br label %label_8\l}"];
	Node0x5556e15b63c0 -> Node0x5556e15b6b10;
	Node0x5556e15b5c40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{sw.default:                                       \l  br label %label_6\l}"];
	Node0x5556e15b5c40 -> Node0x5556e15b6bf0;
	Node0x5556e15b66b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{label_1:                                          \l  store i32 30, i32* %a, align 4\l  br label %end\l}"];
	Node0x5556e15b66b0 -> Node0x5556e15b6d90;
	Node0x5556e15b6790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{label_2:                                          \l  store i32 40, i32* %a, align 4\l  br label %end\l}"];
	Node0x5556e15b6790 -> Node0x5556e15b6d90;
	Node0x5556e15b6870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{label_3:                                          \l  store i32 50, i32* %a, align 4\l  br label %end\l}"];
	Node0x5556e15b6870 -> Node0x5556e15b6d90;
	Node0x5556e15b6950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{label_4:                                          \l  store i32 10, i32* %a, align 4\l  %i1 = load i32, i32* %a, align 4\l  %add = add nsw i32 %i1, 80\l  br label %label_7\l}"];
	Node0x5556e15b6950 -> Node0x5556e15b7300;
	Node0x5556e15b6a30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{label_5:                                          \l  store i32 86, i32* %a, align 4\l  %i2 = load i32, i32* %a, align 4\l  %add7 = add nsw i32 %i2, 1\l  store i32 %add7, i32* %a, align 4\l  %i3 = load i32, i32* %a, align 4\l  %add8 = add nsw i32 %i3, 3\l  br label %label_7\l}"];
	Node0x5556e15b6a30 -> Node0x5556e15b7300;
	Node0x5556e15b6b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{label_8:                                          \l  store i32 110, i32* %a, align 4\l  %i4 = load i32, i32* %a, align 4\l  %add9 = add nsw i32 %i4, 1\l  store i32 %add9, i32* %a, align 4\l  br label %label_7\l}"];
	Node0x5556e15b6b10 -> Node0x5556e15b7300;
	Node0x5556e15b7300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{label_7:                                          \l  %e.0 = phi i32 [ 90, %label_8 ], [ %add8, %label_5 ], [ %add, %label_4 ]\l  %b.0 = phi i32 [ -11, %label_8 ], [ 13, %label_5 ], [ 90, %label_4 ]\l  %i5 = load i32, i32* %a, align 4\l  %add10 = add nsw i32 %i5, %e.0\l  br label %end\l}"];
	Node0x5556e15b7300 -> Node0x5556e15b6d90;
	Node0x5556e15b6bf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{label_6:                                          \l  store i32 23, i32* %a, align 4\l  %i7 = load i32, i32* %a, align 4\l  %add11 = add nsw i32 %i7, 77\l  %sub = sub nsw i32 %add11, 10\l  br label %end\l}"];
	Node0x5556e15b6bf0 -> Node0x5556e15b6d90;
	Node0x5556e15b6d90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{end:                                              \l  %e.1 = phi i32 [ %sub, %label_6 ], [ 90, %label_7 ], [ 90, %label_3 ], [ 90,\l... %label_2 ], [ 90, %label_1 ]\l  %b.1 = phi i32 [ 77, %label_6 ], [ %b.0, %label_7 ], [ 50, %label_3 ], [ 60,\l... %label_2 ], [ 70, %label_1 ]\l  %i9 = load i32, i32* %a, align 4\l  %add12 = add nsw i32 %i9, %b.1\l  %cmp = icmp sge i32 %e.1, 150\l  br i1 %cmp, label %if.then, label %if.else\l|{<s0>T|<s1>F}}"];
	Node0x5556e15b6d90:s0 -> Node0x5556e15b92c0;
	Node0x5556e15b6d90:s1 -> Node0x5556e15b9330;
	Node0x5556e15b92c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{if.then:                                          \l  %i12 = load i32, i32* %a, align 4\l  %add13 = add nsw i32 %i12, 190\l  store i32 %add13, i32* %a, align 4\l  br label %if.end\l}"];
	Node0x5556e15b92c0 -> Node0x5556e15b9650;
	Node0x5556e15b9330 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{if.else:                                          \l  %i13 = load i32, i32* %a, align 4\l  %sub14 = sub nsw i32 %i13, 100\l  store i32 %sub14, i32* %a, align 4\l  br label %if.end\l}"];
	Node0x5556e15b9330 -> Node0x5556e15b9650;
	Node0x5556e15b9650 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{if.end:                                           \l  %i14 = load i32, i32* %a, align 4\l  %add15 = add nsw i32 %add12, %i14\l  ret i32 0\l}"];
}
