ncelab: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncelab	15.20-s035: Started on Nov 23, 2017 at 00:23:03 EST
ncelab
    -messages
    -access rwc
    -cdslib ./cds.lib
    -hdlvar ./hdl.var
    chip_test

ncelab: *W,ARCMRA: Elaborating the VHDL.CHIP_TEST:TEST, MRA (most recently analyzed) architecture.
	Elaborating the design hierarchy:
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):sm@state_machine(structural):or12_2) with design unit (VHDL.OR12:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):out_mem@output_enable(structural):tx_2) with design unit (VHDL.TX:STRUCTURAL).
ncelab: *W,CUDEFB: default binding occurred for component instance (:chip_test(test):c1@chip(structural):out_cpu@output_enable(structural):tx_2) with design unit (VHDL.TX:STRUCTURAL).
	Building instance specific data structures.
	Design hierarchy summary:
		              Instances  Unique
		Components:        2883      51
		Default bindings:     3       1
		Processes:         2672     168
		Signals:           2081     167
	Writing initial simulation snapshot: VHDL.CHIP_TEST:TEST
TOOL:	ncelab	15.20-s035: Exiting on Nov 23, 2017 at 00:23:03 EST  (total: 00:00:00)
