#[cfg(target_arch = "x86_64")]
use std::mem::transmute;

use wide::{CmpGt, CmpLt};

/// Marker type selecting the AVX2 (256-bit) SIMD backend for [`ConfigurableSimdQuickHeap`].
///
/// [`ConfigurableSimdQuickHeap`]: crate::ConfigurableSimdQuickHeap
#[cfg(target_arch = "x86_64")]
pub struct Avx2;

/// Marker type selecting the AVX-512 (512-bit) SIMD backend for [`ConfigurableSimdQuickHeap`].
///
/// The const generic `CS` controls how compressed results are written:
/// - `Avx512<false>` (the default) uses `_mm512_mask_compressstoreu_epi*`, a single
///   fused compress-and-store instruction.
/// - `Avx512<true>` uses a separate `_mm512_maskz_compress_epi*` followed by
///   `_mm512_storeu_si512`, which may perform better on some microarchitectures.
///
/// Requires compiling with `RUSTFLAGS="-C target-feature=+avx512f"` and the `avx512` feature.
///
/// [`ConfigurableSimdQuickHeap`]: crate::ConfigurableSimdQuickHeap
#[cfg(target_arch = "x86_64")]
pub struct Avx512<const CS: bool = false>;

/// Marker type selecting the NEON (128-bit) SIMD backend for [`ConfigurableSimdQuickHeap`].
///
/// Uses ARM NEON instructions (4 lanes for 32-bit, 2 lanes for 64-bit).
///
/// [`ConfigurableSimdQuickHeap`]: crate::ConfigurableSimdQuickHeap
#[cfg(target_arch = "aarch64")]
pub struct Neon;

/// A SIMD backend strategy for element type `T`.
///
/// Implemented by [`Avx2`] (8 lanes for 32-bit, 4 lanes for 64-bit) and,
/// when the `avx512` feature is enabled, by [`Avx512`]
/// (16 lanes for 32-bit, 8 lanes for 64-bit).
pub trait SimdElem<T>: 'static {
    /// Number of SIMD lanes.
    const L: usize;
    /// Maximum value for `T`.
    const MAX: T;
    /// The SIMD vector type (e.g. `i32x8` or `i64x4`).
    type Simd: Copy;

    fn splat(v: T) -> Self::Simd;
    /// # Safety
    /// `slice` must have at least `L` elements accessible (may read past `slice.len()`).
    unsafe fn simd_from_slice(slice: &[T]) -> Self::Simd;
    /// Returns bitmask where bit `i` = `a[i] <= b[i]`.
    fn simd_lt_bitmask(a: Self::Simd, b: Self::Simd) -> u64;
    /// Returns a SIMD register `[0, 1, 2, ..., L-1]`.
    fn lane_indices() -> Self::Simd;
    fn from_usize(n: usize) -> T;
    fn wrapping_add_one(t: T) -> T;

    /// Partition all `L` lanes of `vals` against `threshold`.
    /// Lanes `>= threshold` go to `v`, lanes `< threshold` go to `w`.
    /// # Safety
    /// `v` and `w` must have at least `L` elements of capacity beyond their current write index.
    unsafe fn partition_fast(
        vals: Self::Simd,
        threshold: Self::Simd,
        v: &mut [T],
        v_idx: &mut usize,
        w: &mut [T],
        w_idx: &mut usize,
    );

    /// Like `partition_fast`, but only the first `len` lanes are in range.
    /// # Safety
    /// Same capacity requirements as `partition_fast`.
    unsafe fn partition_slow(
        vals: Self::Simd,
        len: Self::Simd,
        threshold: Self::Simd,
        v: &mut [T],
        v_idx: &mut usize,
        w: &mut [T],
        w_idx: &mut usize,
    );
}

#[inline(always)]
pub fn push_position<T: Copy + Ord, S: SimdElem<T>>(pivots: &Vec<T>, t: T) -> usize {
    // Baseline:
    // return pivots.iter().map(|x| (t <= **x) as usize).sum::<usize>();

    if pivots.len() <= 64 {
        let t_simd = S::splat(t);

        let mut target_layer = 0;
        let mut i = 0;
        while i < pivots.len() {
            // NOTE: This reads beyond the length but within the capacity.
            let vals = unsafe { (pivots.as_ptr().add(i) as *const S::Simd).read_unaligned() };
            // TODO: Compare SIMD register against 0
            target_layer += S::simd_lt_bitmask(t_simd, vals).trailing_ones() as usize;
            i += S::L;
        }
        target_layer.min(pivots.len())
    } else {
        pivots
            .binary_search_by(|p| {
                if *p < t {
                    std::cmp::Ordering::Greater
                } else {
                    std::cmp::Ordering::Less
                }
            })
            .unwrap_err()
    }
}

#[inline(never)]
pub fn position_min<T: Copy + Ord, S: SimdElem<T>>(v: &mut Vec<T>) -> usize {
    // Baseline:
    // let mut min = S::MAX;
    // let mut pos = 0;
    // for i in 0..v.len() {
    //     if v[i] <= min {
    //         min = v[i];
    //         pos = i;
    //     }
    // }
    // return pos;

    let mut min_pos = [0; 2];
    let mut min_val = [S::MAX; 2];
    for (i, &[l, r]) in v.as_chunks::<2>().0.iter().enumerate() {
        if l < min_val[0] {
            min_val[0] = l;
            min_pos[0] = i * 2;
        }
        if r < min_val[1] {
            min_val[1] = r;
            min_pos[1] = i * 2 + 1;
        }
    }
    if v.len() % 2 == 1 {
        let l = *v.last().unwrap();
        if l < min_val[0] {
            min_val[0] = l;
            min_pos[0] = v.len() - 1;
        }
    }
    if min_val[0] <= min_val[1] {
        min_pos[0]
    } else {
        min_pos[1]
    }
}

#[cfg(target_arch = "x86_64")]
macro_rules! impl_simd_elem_32 {
    ($t:ty, $simd:ty) => {
        impl SimdElem<$t> for Avx2 {
            const L: usize = 8;
            const MAX: $t = <$t>::MAX;
            type Simd = $simd;

            #[inline(always)]
            fn splat(v: $t) -> $simd {
                <$simd>::splat(v)
            }

            #[inline(always)]
            unsafe fn simd_from_slice(slice: &[$t]) -> $simd {
                unsafe { <$simd>::from(*(slice.as_ptr() as *const [$t; 8])) }
            }

            #[inline(always)]
            fn simd_lt_bitmask(a: $simd, b: $simd) -> u64 {
                a.simd_lt(b).to_bitmask() as u64
            }

            #[inline(always)]
            fn lane_indices() -> $simd {
                <$simd>::from([0 as $t, 1, 2, 3, 4, 5, 6, 7])
            }

            #[inline(always)]
            fn from_usize(n: usize) -> $t {
                n as $t
            }

            #[inline(always)]
            fn wrapping_add_one(t: $t) -> $t {
                t.wrapping_add(1)
            }

            #[inline(always)]
            unsafe fn partition_fast(
                vals: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::x86_64::*;
                    use std::mem::transmute;

                    // bit i = lane i is small (< threshold)
                    let small = threshold.simd_gt(vals).to_bitmask() as u8;
                    let large = !small;
                    let vals: __m256i = transmute(vals);

                    // Write large (>= threshold) to v: exclude small lanes.
                    let key: __m256i = transmute(crate::simd::UNIQSHUF32[small as usize]);
                    _mm256_storeu_si256(
                        v.as_mut_ptr().add(*v_idx) as *mut __m256i,
                        _mm256_permutevar8x32_epi32(vals, key),
                    );
                    *v_idx += large.count_ones() as usize;

                    // Write small (< threshold) to w: exclude large lanes.
                    let key: __m256i = transmute(crate::simd::UNIQSHUF32[large as usize]);
                    _mm256_storeu_si256(
                        w.as_mut_ptr().add(*w_idx) as *mut __m256i,
                        _mm256_permutevar8x32_epi32(vals, key),
                    );
                    *w_idx += small.count_ones() as usize;
                }
            }

            #[inline(always)]
            unsafe fn partition_slow(
                vals: $simd,
                len: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::x86_64::*;
                    use std::mem::transmute;

                    let mut small = vals.simd_lt(threshold).to_bitmask() as u8;
                    let mut large = !small;
                    let in_range = len
                        .simd_gt(<Self as SimdElem<$t>>::lane_indices())
                        .to_bitmask() as u8;
                    small &= in_range;
                    large &= in_range;

                    let vals: __m256i = transmute(vals);

                    // Exclude mask = complement of keep mask.
                    let key: __m256i = transmute(crate::simd::UNIQSHUF32[(!large) as usize]);
                    _mm256_storeu_si256(
                        v.as_mut_ptr().add(*v_idx) as *mut __m256i,
                        _mm256_permutevar8x32_epi32(vals, key),
                    );
                    *v_idx += large.count_ones() as usize;

                    let key: __m256i = transmute(crate::simd::UNIQSHUF32[(!small) as usize]);
                    _mm256_storeu_si256(
                        w.as_mut_ptr().add(*w_idx) as *mut __m256i,
                        _mm256_permutevar8x32_epi32(vals, key),
                    );
                    *w_idx += small.count_ones() as usize;
                }
            }
        }
    };
}

#[cfg(target_arch = "x86_64")]
macro_rules! impl_simd_elem_64 {
    ($t:ty, $simd:ty) => {
        impl SimdElem<$t> for Avx2 {
            const L: usize = 4;
            const MAX: $t = <$t>::MAX;
            type Simd = $simd;

            #[inline(always)]
            fn splat(v: $t) -> $simd {
                <$simd>::splat(v)
            }

            #[inline(always)]
            unsafe fn simd_from_slice(slice: &[$t]) -> $simd {
                unsafe { <$simd>::from(*(slice.as_ptr() as *const [$t; 4])) }
            }

            #[inline(always)]
            fn simd_lt_bitmask(a: $simd, b: $simd) -> u64 {
                a.simd_lt(b).to_bitmask() as u64
            }

            #[inline(always)]
            fn lane_indices() -> $simd {
                <$simd>::from([0 as $t, 1, 2, 3])
            }

            #[inline(always)]
            fn from_usize(n: usize) -> $t {
                n as $t
            }

            #[inline(always)]
            fn wrapping_add_one(t: $t) -> $t {
                t.wrapping_add(1)
            }

            #[inline(always)]
            unsafe fn partition_fast(
                vals: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::x86_64::*;
                    use std::mem::transmute;

                    // 4-bit mask: bit i = lane i is small (< threshold).
                    let small = (threshold.simd_gt(vals).to_bitmask() as u8) & 0xF;
                    let large = small ^ 0xF;
                    let vals: __m256i = transmute(vals);

                    // UNIQSHUF64[k] keeps the lanes described by keep_pattern = k ^ 0xF.
                    // To keep large lanes (keep_pattern = large): index = large ^ 0xF = small.
                    let key: __m256i = transmute(crate::simd::UNIQSHUF64[small as usize]);
                    _mm256_storeu_si256(
                        v.as_mut_ptr().add(*v_idx) as *mut __m256i,
                        _mm256_permutevar8x32_epi32(vals, key),
                    );
                    *v_idx += large.count_ones() as usize;

                    // To keep small lanes (keep_pattern = small): index = small ^ 0xF = large.
                    let key: __m256i = transmute(crate::simd::UNIQSHUF64[large as usize]);
                    _mm256_storeu_si256(
                        w.as_mut_ptr().add(*w_idx) as *mut __m256i,
                        _mm256_permutevar8x32_epi32(vals, key),
                    );
                    *w_idx += small.count_ones() as usize;
                }
            }

            #[inline(always)]
            unsafe fn partition_slow(
                vals: $simd,
                len: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::x86_64::*;
                    use std::mem::transmute;

                    let mut small = (vals.simd_lt(threshold).to_bitmask() as u8) & 0xF;
                    let mut large = small ^ 0xF;
                    let in_range = (len
                        .simd_gt(<Self as SimdElem<$t>>::lane_indices())
                        .to_bitmask() as u8)
                        & 0xF;
                    small &= in_range;
                    large &= in_range;

                    let vals: __m256i = transmute(vals);

                    // To keep large lanes: index = large ^ 0xF.
                    let key: __m256i = transmute(crate::simd::UNIQSHUF64[(large ^ 0xF) as usize]);
                    _mm256_storeu_si256(
                        v.as_mut_ptr().add(*v_idx) as *mut __m256i,
                        _mm256_permutevar8x32_epi32(vals, key),
                    );
                    *v_idx += large.count_ones() as usize;

                    // To keep small lanes: index = small ^ 0xF.
                    let key: __m256i = transmute(crate::simd::UNIQSHUF64[(small ^ 0xF) as usize]);
                    _mm256_storeu_si256(
                        w.as_mut_ptr().add(*w_idx) as *mut __m256i,
                        _mm256_permutevar8x32_epi32(vals, key),
                    );
                    *w_idx += small.count_ones() as usize;
                }
            }
        }
    };
}

#[cfg(target_arch = "x86_64")]
macro_rules! impl_simd_elem_32_avx512 {
    ($t:ty, $simd:ty) => {
        impl<const CS: bool> SimdElem<$t> for Avx512<CS> {
            const L: usize = 16;
            const MAX: $t = <$t>::MAX;
            type Simd = $simd;

            #[inline(always)]
            fn splat(v: $t) -> $simd {
                <$simd>::splat(v)
            }

            #[inline(always)]
            unsafe fn simd_from_slice(slice: &[$t]) -> $simd {
                unsafe { <$simd>::from(*(slice.as_ptr() as *const [$t; 16])) }
            }

            #[inline(always)]
            fn simd_lt_bitmask(a: $simd, b: $simd) -> u64 {
                a.simd_lt(b).to_bitmask() as u64
            }

            #[inline(always)]
            fn lane_indices() -> $simd {
                <$simd>::from([0 as $t, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15])
            }

            #[inline(always)]
            fn from_usize(n: usize) -> $t {
                n as $t
            }

            #[inline(always)]
            fn wrapping_add_one(t: $t) -> $t {
                t.wrapping_add(1)
            }

            #[inline(always)]
            unsafe fn partition_fast(
                vals: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::x86_64::*;
                    use std::mem::transmute;

                    let small: u16 = threshold.simd_gt(vals).to_bitmask() as u16;
                    let large: u16 = !small;
                    let vals: __m512i = transmute(vals);

                    if CS {
                        let cv = _mm512_maskz_compress_epi32(large, vals);
                        _mm512_storeu_si512(v.as_mut_ptr().add(*v_idx) as *mut __m512i, cv);
                        *v_idx += large.count_ones() as usize;

                        let cw = _mm512_maskz_compress_epi32(small, vals);
                        _mm512_storeu_si512(w.as_mut_ptr().add(*w_idx) as *mut __m512i, cw);
                        *w_idx += small.count_ones() as usize;
                    } else {
                        _mm512_mask_compressstoreu_epi32(
                            v.as_mut_ptr().add(*v_idx) as *mut i32,
                            large,
                            vals,
                        );
                        *v_idx += large.count_ones() as usize;

                        _mm512_mask_compressstoreu_epi32(
                            w.as_mut_ptr().add(*w_idx) as *mut i32,
                            small,
                            vals,
                        );
                        *w_idx += small.count_ones() as usize;
                    }
                }
            }

            #[inline(always)]
            unsafe fn partition_slow(
                vals: $simd,
                len: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::x86_64::*;
                    use std::mem::transmute;

                    let in_range: u16 = len
                        .simd_gt(<Self as SimdElem<$t>>::lane_indices())
                        .to_bitmask() as u16;
                    let small: u16 = vals.simd_lt(threshold).to_bitmask() as u16 & in_range;
                    let large: u16 = (!small) & in_range;
                    let vals: __m512i = transmute(vals);

                    if CS {
                        let cv = _mm512_maskz_compress_epi32(large, vals);
                        _mm512_storeu_si512(v.as_mut_ptr().add(*v_idx) as *mut __m512i, cv);
                        *v_idx += large.count_ones() as usize;

                        let cw = _mm512_maskz_compress_epi32(small, vals);
                        _mm512_storeu_si512(w.as_mut_ptr().add(*w_idx) as *mut __m512i, cw);
                        *w_idx += small.count_ones() as usize;
                    } else {
                        _mm512_mask_compressstoreu_epi32(
                            v.as_mut_ptr().add(*v_idx) as *mut i32,
                            large,
                            vals,
                        );
                        *v_idx += large.count_ones() as usize;

                        _mm512_mask_compressstoreu_epi32(
                            w.as_mut_ptr().add(*w_idx) as *mut i32,
                            small,
                            vals,
                        );
                        *w_idx += small.count_ones() as usize;
                    }
                }
            }
        }
    };
}

#[cfg(target_arch = "x86_64")]
macro_rules! impl_simd_elem_64_avx512 {
    ($t:ty, $simd:ty) => {
        impl<const CS: bool> SimdElem<$t> for Avx512<CS> {
            const L: usize = 8;
            const MAX: $t = <$t>::MAX;
            type Simd = $simd;

            #[inline(always)]
            fn splat(v: $t) -> $simd {
                <$simd>::splat(v)
            }

            #[inline(always)]
            unsafe fn simd_from_slice(slice: &[$t]) -> $simd {
                unsafe { <$simd>::from(*(slice.as_ptr() as *const [$t; 8])) }
            }

            #[inline(always)]
            fn simd_lt_bitmask(a: $simd, b: $simd) -> u64 {
                a.simd_lt(b).to_bitmask() as u64
            }

            #[inline(always)]
            fn lane_indices() -> $simd {
                <$simd>::from([0 as $t, 1, 2, 3, 4, 5, 6, 7])
            }

            #[inline(always)]
            fn from_usize(n: usize) -> $t {
                n as $t
            }

            #[inline(always)]
            fn wrapping_add_one(t: $t) -> $t {
                t.wrapping_add(1)
            }

            #[inline(always)]
            unsafe fn partition_fast(
                vals: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::x86_64::*;
                    use std::mem::transmute;

                    let small: u8 = threshold.simd_gt(vals).to_bitmask() as u8;
                    let large: u8 = !small;
                    let vals: __m512i = transmute(vals);

                    if CS {
                        let cv = _mm512_maskz_compress_epi64(large, vals);
                        _mm512_storeu_si512(v.as_mut_ptr().add(*v_idx) as *mut __m512i, cv);
                        *v_idx += large.count_ones() as usize;

                        let cw = _mm512_maskz_compress_epi64(small, vals);
                        _mm512_storeu_si512(w.as_mut_ptr().add(*w_idx) as *mut __m512i, cw);
                        *w_idx += small.count_ones() as usize;
                    } else {
                        _mm512_mask_compressstoreu_epi64(
                            v.as_mut_ptr().add(*v_idx) as *mut i64,
                            large,
                            vals,
                        );
                        *v_idx += large.count_ones() as usize;

                        _mm512_mask_compressstoreu_epi64(
                            w.as_mut_ptr().add(*w_idx) as *mut i64,
                            small,
                            vals,
                        );
                        *w_idx += small.count_ones() as usize;
                    }
                }
            }

            #[inline(always)]
            unsafe fn partition_slow(
                vals: $simd,
                len: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::x86_64::*;
                    use std::mem::transmute;

                    let in_range: u8 = len
                        .simd_gt(<Self as SimdElem<$t>>::lane_indices())
                        .to_bitmask() as u8;
                    let small: u8 = vals.simd_lt(threshold).to_bitmask() as u8 & in_range;
                    let large: u8 = (!small) & in_range;
                    let vals: __m512i = transmute(vals);

                    if CS {
                        let cv = _mm512_maskz_compress_epi64(large, vals);
                        _mm512_storeu_si512(v.as_mut_ptr().add(*v_idx) as *mut __m512i, cv);
                        *v_idx += large.count_ones() as usize;

                        let cw = _mm512_maskz_compress_epi64(small, vals);
                        _mm512_storeu_si512(w.as_mut_ptr().add(*w_idx) as *mut __m512i, cw);
                        *w_idx += small.count_ones() as usize;
                    } else {
                        _mm512_mask_compressstoreu_epi64(
                            v.as_mut_ptr().add(*v_idx) as *mut i64,
                            large,
                            vals,
                        );
                        *v_idx += large.count_ones() as usize;

                        _mm512_mask_compressstoreu_epi64(
                            w.as_mut_ptr().add(*w_idx) as *mut i64,
                            small,
                            vals,
                        );
                        *w_idx += small.count_ones() as usize;
                    }
                }
            }
        }
    };
}

#[cfg(target_arch = "x86_64")]
impl_simd_elem_32!(i32, wide::i32x8);
#[cfg(target_arch = "x86_64")]
impl_simd_elem_32!(u32, wide::u32x8);
#[cfg(target_arch = "x86_64")]
impl_simd_elem_64!(i64, wide::i64x4);
#[cfg(target_arch = "x86_64")]
impl_simd_elem_64!(u64, wide::u64x4);

#[cfg(target_arch = "x86_64")]
impl_simd_elem_32_avx512!(i32, wide::i32x16);
#[cfg(target_arch = "x86_64")]
impl_simd_elem_32_avx512!(u32, wide::u32x16);
#[cfg(target_arch = "x86_64")]
impl_simd_elem_64_avx512!(i64, wide::i64x8);
#[cfg(target_arch = "x86_64")]
impl_simd_elem_64_avx512!(u64, wide::u64x8);

/// For each of 256 masks of which elements are different than their predecessor,
/// a shuffle that sends those new elements to the beginning.
#[cfg(target_arch = "x86_64")]
#[rustfmt::skip]
pub(crate) const UNIQSHUF32: [[i32; 8]; 256] = unsafe {transmute([
0,1,2,3,4,5,6,7,
1,2,3,4,5,6,7,0,
0,2,3,4,5,6,7,0,
2,3,4,5,6,7,0,0,
0,1,3,4,5,6,7,0,
1,3,4,5,6,7,0,0,
0,3,4,5,6,7,0,0,
3,4,5,6,7,0,0,0,
0,1,2,4,5,6,7,0,
1,2,4,5,6,7,0,0,
0,2,4,5,6,7,0,0,
2,4,5,6,7,0,0,0,
0,1,4,5,6,7,0,0,
1,4,5,6,7,0,0,0,
0,4,5,6,7,0,0,0,
4,5,6,7,0,0,0,0,
0,1,2,3,5,6,7,0,
1,2,3,5,6,7,0,0,
0,2,3,5,6,7,0,0,
2,3,5,6,7,0,0,0,
0,1,3,5,6,7,0,0,
1,3,5,6,7,0,0,0,
0,3,5,6,7,0,0,0,
3,5,6,7,0,0,0,0,
0,1,2,5,6,7,0,0,
1,2,5,6,7,0,0,0,
0,2,5,6,7,0,0,0,
2,5,6,7,0,0,0,0,
0,1,5,6,7,0,0,0,
1,5,6,7,0,0,0,0,
0,5,6,7,0,0,0,0,
5,6,7,0,0,0,0,0,
0,1,2,3,4,6,7,0,
1,2,3,4,6,7,0,0,
0,2,3,4,6,7,0,0,
2,3,4,6,7,0,0,0,
0,1,3,4,6,7,0,0,
1,3,4,6,7,0,0,0,
0,3,4,6,7,0,0,0,
3,4,6,7,0,0,0,0,
0,1,2,4,6,7,0,0,
1,2,4,6,7,0,0,0,
0,2,4,6,7,0,0,0,
2,4,6,7,0,0,0,0,
0,1,4,6,7,0,0,0,
1,4,6,7,0,0,0,0,
0,4,6,7,0,0,0,0,
4,6,7,0,0,0,0,0,
0,1,2,3,6,7,0,0,
1,2,3,6,7,0,0,0,
0,2,3,6,7,0,0,0,
2,3,6,7,0,0,0,0,
0,1,3,6,7,0,0,0,
1,3,6,7,0,0,0,0,
0,3,6,7,0,0,0,0,
3,6,7,0,0,0,0,0,
0,1,2,6,7,0,0,0,
1,2,6,7,0,0,0,0,
0,2,6,7,0,0,0,0,
2,6,7,0,0,0,0,0,
0,1,6,7,0,0,0,0,
1,6,7,0,0,0,0,0,
0,6,7,0,0,0,0,0,
6,7,0,0,0,0,0,0,
0,1,2,3,4,5,7,0,
1,2,3,4,5,7,0,0,
0,2,3,4,5,7,0,0,
2,3,4,5,7,0,0,0,
0,1,3,4,5,7,0,0,
1,3,4,5,7,0,0,0,
0,3,4,5,7,0,0,0,
3,4,5,7,0,0,0,0,
0,1,2,4,5,7,0,0,
1,2,4,5,7,0,0,0,
0,2,4,5,7,0,0,0,
2,4,5,7,0,0,0,0,
0,1,4,5,7,0,0,0,
1,4,5,7,0,0,0,0,
0,4,5,7,0,0,0,0,
4,5,7,0,0,0,0,0,
0,1,2,3,5,7,0,0,
1,2,3,5,7,0,0,0,
0,2,3,5,7,0,0,0,
2,3,5,7,0,0,0,0,
0,1,3,5,7,0,0,0,
1,3,5,7,0,0,0,0,
0,3,5,7,0,0,0,0,
3,5,7,0,0,0,0,0,
0,1,2,5,7,0,0,0,
1,2,5,7,0,0,0,0,
0,2,5,7,0,0,0,0,
2,5,7,0,0,0,0,0,
0,1,5,7,0,0,0,0,
1,5,7,0,0,0,0,0,
0,5,7,0,0,0,0,0,
5,7,0,0,0,0,0,0,
0,1,2,3,4,7,0,0,
1,2,3,4,7,0,0,0,
0,2,3,4,7,0,0,0,
2,3,4,7,0,0,0,0,
0,1,3,4,7,0,0,0,
1,3,4,7,0,0,0,0,
0,3,4,7,0,0,0,0,
3,4,7,0,0,0,0,0,
0,1,2,4,7,0,0,0,
1,2,4,7,0,0,0,0,
0,2,4,7,0,0,0,0,
2,4,7,0,0,0,0,0,
0,1,4,7,0,0,0,0,
1,4,7,0,0,0,0,0,
0,4,7,0,0,0,0,0,
4,7,0,0,0,0,0,0,
0,1,2,3,7,0,0,0,
1,2,3,7,0,0,0,0,
0,2,3,7,0,0,0,0,
2,3,7,0,0,0,0,0,
0,1,3,7,0,0,0,0,
1,3,7,0,0,0,0,0,
0,3,7,0,0,0,0,0,
3,7,0,0,0,0,0,0,
0,1,2,7,0,0,0,0,
1,2,7,0,0,0,0,0,
0,2,7,0,0,0,0,0,
2,7,0,0,0,0,0,0,
0,1,7,0,0,0,0,0,
1,7,0,0,0,0,0,0,
0,7,0,0,0,0,0,0,
7,0,0,0,0,0,0,0,
0,1,2,3,4,5,6,0,
1,2,3,4,5,6,0,0,
0,2,3,4,5,6,0,0,
2,3,4,5,6,0,0,0,
0,1,3,4,5,6,0,0,
1,3,4,5,6,0,0,0,
0,3,4,5,6,0,0,0,
3,4,5,6,0,0,0,0,
0,1,2,4,5,6,0,0,
1,2,4,5,6,0,0,0,
0,2,4,5,6,0,0,0,
2,4,5,6,0,0,0,0,
0,1,4,5,6,0,0,0,
1,4,5,6,0,0,0,0,
0,4,5,6,0,0,0,0,
4,5,6,0,0,0,0,0,
0,1,2,3,5,6,0,0,
1,2,3,5,6,0,0,0,
0,2,3,5,6,0,0,0,
2,3,5,6,0,0,0,0,
0,1,3,5,6,0,0,0,
1,3,5,6,0,0,0,0,
0,3,5,6,0,0,0,0,
3,5,6,0,0,0,0,0,
0,1,2,5,6,0,0,0,
1,2,5,6,0,0,0,0,
0,2,5,6,0,0,0,0,
2,5,6,0,0,0,0,0,
0,1,5,6,0,0,0,0,
1,5,6,0,0,0,0,0,
0,5,6,0,0,0,0,0,
5,6,0,0,0,0,0,0,
0,1,2,3,4,6,0,0,
1,2,3,4,6,0,0,0,
0,2,3,4,6,0,0,0,
2,3,4,6,0,0,0,0,
0,1,3,4,6,0,0,0,
1,3,4,6,0,0,0,0,
0,3,4,6,0,0,0,0,
3,4,6,0,0,0,0,0,
0,1,2,4,6,0,0,0,
1,2,4,6,0,0,0,0,
0,2,4,6,0,0,0,0,
2,4,6,0,0,0,0,0,
0,1,4,6,0,0,0,0,
1,4,6,0,0,0,0,0,
0,4,6,0,0,0,0,0,
4,6,0,0,0,0,0,0,
0,1,2,3,6,0,0,0,
1,2,3,6,0,0,0,0,
0,2,3,6,0,0,0,0,
2,3,6,0,0,0,0,0,
0,1,3,6,0,0,0,0,
1,3,6,0,0,0,0,0,
0,3,6,0,0,0,0,0,
3,6,0,0,0,0,0,0,
0,1,2,6,0,0,0,0,
1,2,6,0,0,0,0,0,
0,2,6,0,0,0,0,0,
2,6,0,0,0,0,0,0,
0,1,6,0,0,0,0,0,
1,6,0,0,0,0,0,0,
0,6,0,0,0,0,0,0,
6,0,0,0,0,0,0,0,
0,1,2,3,4,5,0,0,
1,2,3,4,5,0,0,0,
0,2,3,4,5,0,0,0,
2,3,4,5,0,0,0,0,
0,1,3,4,5,0,0,0,
1,3,4,5,0,0,0,0,
0,3,4,5,0,0,0,0,
3,4,5,0,0,0,0,0,
0,1,2,4,5,0,0,0,
1,2,4,5,0,0,0,0,
0,2,4,5,0,0,0,0,
2,4,5,0,0,0,0,0,
0,1,4,5,0,0,0,0,
1,4,5,0,0,0,0,0,
0,4,5,0,0,0,0,0,
4,5,0,0,0,0,0,0,
0,1,2,3,5,0,0,0,
1,2,3,5,0,0,0,0,
0,2,3,5,0,0,0,0,
2,3,5,0,0,0,0,0,
0,1,3,5,0,0,0,0,
1,3,5,0,0,0,0,0,
0,3,5,0,0,0,0,0,
3,5,0,0,0,0,0,0,
0,1,2,5,0,0,0,0,
1,2,5,0,0,0,0,0,
0,2,5,0,0,0,0,0,
2,5,0,0,0,0,0,0,
0,1,5,0,0,0,0,0,
1,5,0,0,0,0,0,0,
0,5,0,0,0,0,0,0,
5,0,0,0,0,0,0,0,
0,1,2,3,4,0,0,0,
1,2,3,4,0,0,0,0,
0,2,3,4,0,0,0,0,
2,3,4,0,0,0,0,0,
0,1,3,4,0,0,0,0,
1,3,4,0,0,0,0,0,
0,3,4,0,0,0,0,0,
3,4,0,0,0,0,0,0,
0,1,2,4,0,0,0,0,
1,2,4,0,0,0,0,0,
0,2,4,0,0,0,0,0,
2,4,0,0,0,0,0,0,
0,1,4,0,0,0,0,0,
1,4,0,0,0,0,0,0,
0,4,0,0,0,0,0,0,
4,0,0,0,0,0,0,0,
0,1,2,3,0,0,0,0,
1,2,3,0,0,0,0,0,
0,2,3,0,0,0,0,0,
2,3,0,0,0,0,0,0,
0,1,3,0,0,0,0,0,
1,3,0,0,0,0,0,0,
0,3,0,0,0,0,0,0,
3,0,0,0,0,0,0,0,
0,1,2,0,0,0,0,0,
1,2,0,0,0,0,0,0,
0,2,0,0,0,0,0,0,
2,0,0,0,0,0,0,0,
0,1,0,0,0,0,0,0,
1,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,
])};

/// Masks for 32-bit shuffle instructions on 64-bit data.
#[cfg(target_arch = "x86_64")]
#[rustfmt::skip]
pub(crate) const UNIQSHUF64: [[i32; 8]; 16] = unsafe {
transmute([
0, 1, 2, 3, 4, 5, 6, 7, //0000
2, 3, 4, 5, 6, 7, 0, 0, //1000
0, 1, 4, 5, 6, 7, 0, 0, //0100
4, 5, 6, 7, 0, 0, 0, 0, //1100
0, 1, 2, 3, 6, 7, 0, 0, //0010
2, 3, 6, 7, 0, 0, 0, 0, //1010
0, 1, 6, 7, 0, 0, 0, 0, //0110
6, 7, 0, 0, 0, 0, 0, 0, //1110
0, 1, 2, 3, 4, 5, 0, 0, //0001
2, 3, 4, 5, 0, 0, 0, 0, //1001
0, 1, 4, 5, 0, 0, 0, 0, //0101
4, 5, 0, 0, 0, 0, 0, 0, //1101
0, 1, 2, 3, 0, 0, 0, 0, //0011
2, 3, 0, 0, 0, 0, 0, 0, //1011
0, 1, 0, 0, 0, 0, 0, 0, //0111
0, 0, 0, 0, 0, 0, 0, 0, //1111
])
};

// =============================================================================
// NEON (aarch64) implementation
// =============================================================================

#[cfg(target_arch = "aarch64")]
macro_rules! impl_simd_elem_32_neon {
    ($t:ty, $simd:ty) => {
        impl SimdElem<$t> for Neon {
            const L: usize = 4;
            const MAX: $t = <$t>::MAX;
            type Simd = $simd;

            #[inline(always)]
            fn splat(v: $t) -> $simd {
                <$simd>::splat(v)
            }

            #[inline(always)]
            unsafe fn simd_from_slice(slice: &[$t]) -> $simd {
                unsafe { <$simd>::from(*(slice.as_ptr() as *const [$t; 4])) }
            }

            #[inline(always)]
            fn simd_lt_bitmask(a: $simd, b: $simd) -> u64 {
                a.simd_lt(b).to_bitmask() as u64
            }

            #[inline(always)]
            fn lane_indices() -> $simd {
                <$simd>::from([0 as $t, 1, 2, 3])
            }

            #[inline(always)]
            fn from_usize(n: usize) -> $t {
                n as $t
            }

            #[inline(always)]
            fn wrapping_add_one(t: $t) -> $t {
                t.wrapping_add(1)
            }

            #[inline(always)]
            unsafe fn partition_fast(
                vals: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::aarch64::*;
                    use std::mem::transmute;

                    let small = threshold.simd_gt(vals).to_bitmask() as u8 & 0xF;
                    let large = small ^ 0xF;
                    let vals: uint8x16_t = transmute(vals);

                    // Write large (>= threshold) to v: shuffle keeping large lanes.
                    let key: uint8x16_t = transmute(NEON_SHUF32[small as usize]);
                    let shuffled = vqtbl1q_u8(vals, key);
                    vst1q_u8(v.as_mut_ptr().add(*v_idx) as *mut u8, shuffled);
                    *v_idx += large.count_ones() as usize;

                    // Write small (< threshold) to w: shuffle keeping small lanes.
                    let key: uint8x16_t = transmute(NEON_SHUF32[large as usize]);
                    let shuffled = vqtbl1q_u8(vals, key);
                    vst1q_u8(w.as_mut_ptr().add(*w_idx) as *mut u8, shuffled);
                    *w_idx += small.count_ones() as usize;
                }
            }

            #[inline(always)]
            unsafe fn partition_slow(
                vals: $simd,
                len: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::aarch64::*;
                    use std::mem::transmute;

                    let mut small = vals.simd_lt(threshold).to_bitmask() as u8 & 0xF;
                    let mut large = small ^ 0xF;
                    let in_range = len
                        .simd_gt(<Self as SimdElem<$t>>::lane_indices())
                        .to_bitmask() as u8
                        & 0xF;
                    small &= in_range;
                    large &= in_range;

                    let vals: uint8x16_t = transmute(vals);

                    let key: uint8x16_t = transmute(NEON_SHUF32[(!large & 0xF) as usize]);
                    let shuffled = vqtbl1q_u8(vals, key);
                    vst1q_u8(v.as_mut_ptr().add(*v_idx) as *mut u8, shuffled);
                    *v_idx += large.count_ones() as usize;

                    let key: uint8x16_t = transmute(NEON_SHUF32[(!small & 0xF) as usize]);
                    let shuffled = vqtbl1q_u8(vals, key);
                    vst1q_u8(w.as_mut_ptr().add(*w_idx) as *mut u8, shuffled);
                    *w_idx += small.count_ones() as usize;
                }
            }
        }
    };
}

#[cfg(target_arch = "aarch64")]
macro_rules! impl_simd_elem_64_neon {
    ($t:ty, $simd:ty) => {
        impl SimdElem<$t> for Neon {
            const L: usize = 2;
            const MAX: $t = <$t>::MAX;
            type Simd = $simd;

            #[inline(always)]
            fn splat(v: $t) -> $simd {
                <$simd>::splat(v)
            }

            #[inline(always)]
            unsafe fn simd_from_slice(slice: &[$t]) -> $simd {
                unsafe { <$simd>::from(*(slice.as_ptr() as *const [$t; 2])) }
            }

            #[inline(always)]
            fn simd_lt_bitmask(a: $simd, b: $simd) -> u64 {
                a.simd_lt(b).to_bitmask() as u64
            }

            #[inline(always)]
            fn lane_indices() -> $simd {
                <$simd>::from([0 as $t, 1])
            }

            #[inline(always)]
            fn from_usize(n: usize) -> $t {
                n as $t
            }

            #[inline(always)]
            fn wrapping_add_one(t: $t) -> $t {
                t.wrapping_add(1)
            }

            #[inline(always)]
            unsafe fn partition_fast(
                vals: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::aarch64::*;
                    use std::mem::transmute;

                    // 2-bit mask: bit i = lane i is small (< threshold).
                    let small = (threshold.simd_gt(vals).to_bitmask() as u8) & 0x3;
                    let large = small ^ 0x3;
                    let vals: uint8x16_t = transmute(vals);

                    // Write large (>= threshold) to v.
                    let key: uint8x16_t = transmute(NEON_SHUF64[small as usize]);
                    let shuffled = vqtbl1q_u8(vals, key);
                    vst1q_u8(v.as_mut_ptr().add(*v_idx) as *mut u8, shuffled);
                    *v_idx += large.count_ones() as usize;

                    // Write small (< threshold) to w.
                    let key: uint8x16_t = transmute(NEON_SHUF64[large as usize]);
                    let shuffled = vqtbl1q_u8(vals, key);
                    vst1q_u8(w.as_mut_ptr().add(*w_idx) as *mut u8, shuffled);
                    *w_idx += small.count_ones() as usize;
                }
            }

            #[inline(always)]
            unsafe fn partition_slow(
                vals: $simd,
                len: $simd,
                threshold: $simd,
                v: &mut [$t],
                v_idx: &mut usize,
                w: &mut [$t],
                w_idx: &mut usize,
            ) {
                unsafe {
                    use core::arch::aarch64::*;
                    use std::mem::transmute;

                    let mut small = (vals.simd_lt(threshold).to_bitmask() as u8) & 0x3;
                    let mut large = small ^ 0x3;
                    let in_range = (len
                        .simd_gt(<Self as SimdElem<$t>>::lane_indices())
                        .to_bitmask() as u8)
                        & 0x3;
                    small &= in_range;
                    large &= in_range;

                    let vals: uint8x16_t = transmute(vals);

                    // To keep large lanes: index = large ^ 0x3.
                    let key: uint8x16_t = transmute(NEON_SHUF64[(large ^ 0x3) as usize]);
                    let shuffled = vqtbl1q_u8(vals, key);
                    vst1q_u8(v.as_mut_ptr().add(*v_idx) as *mut u8, shuffled);
                    *v_idx += large.count_ones() as usize;

                    // To keep small lanes: index = small ^ 0x3.
                    let key: uint8x16_t = transmute(NEON_SHUF64[(small ^ 0x3) as usize]);
                    let shuffled = vqtbl1q_u8(vals, key);
                    vst1q_u8(w.as_mut_ptr().add(*w_idx) as *mut u8, shuffled);
                    *w_idx += small.count_ones() as usize;
                }
            }
        }
    };
}

#[cfg(target_arch = "aarch64")]
impl_simd_elem_32_neon!(i32, wide::i32x4);
#[cfg(target_arch = "aarch64")]
impl_simd_elem_32_neon!(u32, wide::u32x4);
#[cfg(target_arch = "aarch64")]
impl_simd_elem_64_neon!(i64, wide::i64x2);
#[cfg(target_arch = "aarch64")]
impl_simd_elem_64_neon!(u64, wide::u64x2);

/// Byte-shuffle table for NEON 32-bit partition (4 lanes).
/// Index by the "exclude" mask (4 bits). Excluded lanes are moved to the end.
#[cfg(target_arch = "aarch64")]
#[rustfmt::skip]
pub(crate) const NEON_SHUF32: [[u8; 16]; 16] = [
    // 0000: keep all [0,1,2,3]
    [ 0, 1, 2, 3,  4, 5, 6, 7,  8, 9,10,11, 12,13,14,15],
    // 0001: exclude lane 0 → [1,2,3,0]
    [ 4, 5, 6, 7,  8, 9,10,11, 12,13,14,15,  0, 1, 2, 3],
    // 0010: exclude lane 1 → [0,2,3,1]
    [ 0, 1, 2, 3,  8, 9,10,11, 12,13,14,15,  4, 5, 6, 7],
    // 0011: exclude lanes 0,1 → [2,3,0,1]
    [ 8, 9,10,11, 12,13,14,15,  0, 1, 2, 3,  4, 5, 6, 7],
    // 0100: exclude lane 2 → [0,1,3,2]
    [ 0, 1, 2, 3,  4, 5, 6, 7, 12,13,14,15,  8, 9,10,11],
    // 0101: exclude lanes 0,2 → [1,3,0,2]
    [ 4, 5, 6, 7, 12,13,14,15,  0, 1, 2, 3,  8, 9,10,11],
    // 0110: exclude lanes 1,2 → [0,3,1,2]
    [ 0, 1, 2, 3, 12,13,14,15,  4, 5, 6, 7,  8, 9,10,11],
    // 0111: exclude lanes 0,1,2 → [3,0,1,2]
    [12,13,14,15,  0, 1, 2, 3,  4, 5, 6, 7,  8, 9,10,11],
    // 1000: exclude lane 3 → [0,1,2,3]
    [ 0, 1, 2, 3,  4, 5, 6, 7,  8, 9,10,11, 12,13,14,15],
    // 1001: exclude lanes 0,3 → [1,2,0,3]
    [ 4, 5, 6, 7,  8, 9,10,11,  0, 1, 2, 3, 12,13,14,15],
    // 1010: exclude lanes 1,3 → [0,2,1,3]
    [ 0, 1, 2, 3,  8, 9,10,11,  4, 5, 6, 7, 12,13,14,15],
    // 1011: exclude lanes 0,1,3 → [2,0,1,3]
    [ 8, 9,10,11,  0, 1, 2, 3,  4, 5, 6, 7, 12,13,14,15],
    // 1100: exclude lanes 2,3 → [0,1,2,3]
    [ 0, 1, 2, 3,  4, 5, 6, 7,  8, 9,10,11, 12,13,14,15],
    // 1101: exclude lanes 0,2,3 → [1,0,2,3]
    [ 4, 5, 6, 7,  0, 1, 2, 3,  8, 9,10,11, 12,13,14,15],
    // 1110: exclude lanes 1,2,3 → [0,1,2,3]
    [ 0, 1, 2, 3,  4, 5, 6, 7,  8, 9,10,11, 12,13,14,15],
    // 1111: exclude all → [0,1,2,3]
    [ 0, 1, 2, 3,  4, 5, 6, 7,  8, 9,10,11, 12,13,14,15],
];

/// Byte-shuffle table for NEON 64-bit partition (2 lanes).
/// Index by the "exclude" mask (2 bits). Excluded lanes are moved to the end.
#[cfg(target_arch = "aarch64")]
#[rustfmt::skip]
pub(crate) const NEON_SHUF64: [[u8; 16]; 4] = [
    // 00: keep all [0,1]
    [ 0, 1, 2, 3, 4, 5, 6, 7,  8, 9,10,11,12,13,14,15],
    // 01: exclude lane 0 → [1,0]
    [ 8, 9,10,11,12,13,14,15,  0, 1, 2, 3, 4, 5, 6, 7],
    // 10: exclude lane 1 → [0,1]
    [ 0, 1, 2, 3, 4, 5, 6, 7,  8, 9,10,11,12,13,14,15],
    // 11: exclude all → [0,1]
    [ 0, 1, 2, 3, 4, 5, 6, 7,  8, 9,10,11,12,13,14,15],
];
