// Seed: 990840751
module module_0 (
    input wor  id_0,
    input tri0 id_1
);
  supply0 id_3 = 1;
  assign id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wire id_5
);
  always id_1 <= {id_0{id_3}};
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wor id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  `define pp_6 0
  always_latch begin : LABEL_0
    `pp_6 <= id_2;
  end
  assign id_5 = -1;
  assign id_5 = -1;
  wire id_7 = id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
