{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 15:22:22 2010 " "Info: Processing started: Tue Mar 30 15:22:22 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HMB_MAX -c HMB_MAX " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HMB_MAX -c HMB_MAX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "HC_VGA_CLOCK " "Info: Assuming node \"HC_VGA_CLOCK\" is an undefined clock" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 211 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HC_VGA_CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "HC_NCLK " "Info: Assuming node \"HC_NCLK\" is an undefined clock" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 249 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HC_NCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "OSC100 " "Info: Assuming node \"OSC100\" is an undefined clock" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 192 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "HC_ID_I2CSCL " "Info: Assuming node \"HC_ID_I2CSCL\" is an undefined clock" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 223 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HC_ID_I2CSCL" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SAMPLE_CLK\[5\] " "Info: Detected ripple clock \"SAMPLE_CLK\[5\]\" as buffer" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 397 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SAMPLE_CLK\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "HC_VGA_CLOCK register VGA_DATA_DECODE:u1\|color_phase_counter\[1\] register VGA_DATA_DECODE:u1\|VGA_R\[6\] 255.75 MHz 3.91 ns Internal " "Info: Clock \"HC_VGA_CLOCK\" has Internal fmax of 255.75 MHz between source register \"VGA_DATA_DECODE:u1\|color_phase_counter\[1\]\" and destination register \"VGA_DATA_DECODE:u1\|VGA_R\[6\]\" (period= 3.91 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.467 ns + Longest register register " "Info: + Longest register to register delay is 3.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_DATA_DECODE:u1\|color_phase_counter\[1\] 1 REG LC_X11_Y5_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N6; Fanout = 4; REG Node = 'VGA_DATA_DECODE:u1\|color_phase_counter\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_DATA_DECODE:u1|color_phase_counter[1] } "NODE_NAME" } } { "VGA_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/VGA_DATA_DECODE.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.319 ns) 0.937 ns VGA_DATA_DECODE:u1\|Equal1~0 2 COMB LC_X11_Y5_N0 33 " "Info: 2: + IC(0.618 ns) + CELL(0.319 ns) = 0.937 ns; Loc. = LC_X11_Y5_N0; Fanout = 33; COMB Node = 'VGA_DATA_DECODE:u1\|Equal1~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { VGA_DATA_DECODE:u1|color_phase_counter[1] VGA_DATA_DECODE:u1|Equal1~0 } "NODE_NAME" } } { "VGA_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/VGA_DATA_DECODE.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.777 ns) 3.467 ns VGA_DATA_DECODE:u1\|VGA_R\[6\] 3 REG LC_X5_Y4_N6 1 " "Info: 3: + IC(1.753 ns) + CELL(0.777 ns) = 3.467 ns; Loc. = LC_X5_Y4_N6; Fanout = 1; REG Node = 'VGA_DATA_DECODE:u1\|VGA_R\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { VGA_DATA_DECODE:u1|Equal1~0 VGA_DATA_DECODE:u1|VGA_R[6] } "NODE_NAME" } } { "VGA_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/VGA_DATA_DECODE.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 31.61 % ) " "Info: Total cell delay = 1.096 ns ( 31.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.371 ns ( 68.39 % ) " "Info: Total interconnect delay = 2.371 ns ( 68.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { VGA_DATA_DECODE:u1|color_phase_counter[1] VGA_DATA_DECODE:u1|Equal1~0 VGA_DATA_DECODE:u1|VGA_R[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.467 ns" { VGA_DATA_DECODE:u1|color_phase_counter[1] {} VGA_DATA_DECODE:u1|Equal1~0 {} VGA_DATA_DECODE:u1|VGA_R[6] {} } { 0.000ns 0.618ns 1.753ns } { 0.000ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_VGA_CLOCK destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"HC_VGA_CLOCK\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns HC_VGA_CLOCK 1 CLK PIN_J13 75 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J13; Fanout = 75; CLK Node = 'HC_VGA_CLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_VGA_CLOCK } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns VGA_DATA_DECODE:u1\|VGA_R\[6\] 2 REG LC_X5_Y4_N6 1 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X5_Y4_N6; Fanout = 1; REG Node = 'VGA_DATA_DECODE:u1\|VGA_R\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|VGA_R[6] } "NODE_NAME" } } { "VGA_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/VGA_DATA_DECODE.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|VGA_R[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|VGA_R[6] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_VGA_CLOCK source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"HC_VGA_CLOCK\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns HC_VGA_CLOCK 1 CLK PIN_J13 75 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J13; Fanout = 75; CLK Node = 'HC_VGA_CLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_VGA_CLOCK } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns VGA_DATA_DECODE:u1\|color_phase_counter\[1\] 2 REG LC_X11_Y5_N6 4 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X11_Y5_N6; Fanout = 4; REG Node = 'VGA_DATA_DECODE:u1\|color_phase_counter\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|color_phase_counter[1] } "NODE_NAME" } } { "VGA_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/VGA_DATA_DECODE.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|color_phase_counter[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|color_phase_counter[1] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|VGA_R[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|VGA_R[6] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|color_phase_counter[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|color_phase_counter[1] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "VGA_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/VGA_DATA_DECODE.v" 240 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "VGA_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/VGA_DATA_DECODE.v" 201 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { VGA_DATA_DECODE:u1|color_phase_counter[1] VGA_DATA_DECODE:u1|Equal1~0 VGA_DATA_DECODE:u1|VGA_R[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.467 ns" { VGA_DATA_DECODE:u1|color_phase_counter[1] {} VGA_DATA_DECODE:u1|Equal1~0 {} VGA_DATA_DECODE:u1|VGA_R[6] {} } { 0.000ns 0.618ns 1.753ns } { 0.000ns 0.319ns 0.777ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|VGA_R[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|VGA_R[6] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|color_phase_counter[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|color_phase_counter[1] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "HC_NCLK register LCD_DATA_DECODE:u3\|color_phase_counter\[0\] register LCD_DATA_DECODE:u3\|LCD_R\[7\] 270.42 MHz 3.698 ns Internal " "Info: Clock \"HC_NCLK\" has Internal fmax of 270.42 MHz between source register \"LCD_DATA_DECODE:u3\|color_phase_counter\[0\]\" and destination register \"LCD_DATA_DECODE:u3\|LCD_R\[7\]\" (period= 3.698 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.255 ns + Longest register register " "Info: + Longest register to register delay is 3.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_DATA_DECODE:u3\|color_phase_counter\[0\] 1 REG LC_X4_Y13_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y13_N7; Fanout = 4; REG Node = 'LCD_DATA_DECODE:u3\|color_phase_counter\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA_DECODE:u3|color_phase_counter[0] } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 312 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.319 ns) 0.940 ns LCD_DATA_DECODE:u3\|Equal1~0 2 COMB LC_X4_Y13_N4 27 " "Info: 2: + IC(0.621 ns) + CELL(0.319 ns) = 0.940 ns; Loc. = LC_X4_Y13_N4; Fanout = 27; COMB Node = 'LCD_DATA_DECODE:u3\|Equal1~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { LCD_DATA_DECODE:u3|color_phase_counter[0] LCD_DATA_DECODE:u3|Equal1~0 } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.777 ns) 3.255 ns LCD_DATA_DECODE:u3\|LCD_R\[7\] 3 REG LC_X1_Y10_N6 1 " "Info: 3: + IC(1.538 ns) + CELL(0.777 ns) = 3.255 ns; Loc. = LC_X1_Y10_N6; Fanout = 1; REG Node = 'LCD_DATA_DECODE:u3\|LCD_R\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { LCD_DATA_DECODE:u3|Equal1~0 LCD_DATA_DECODE:u3|LCD_R[7] } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 33.67 % ) " "Info: Total cell delay = 1.096 ns ( 33.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.159 ns ( 66.33 % ) " "Info: Total interconnect delay = 2.159 ns ( 66.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { LCD_DATA_DECODE:u3|color_phase_counter[0] LCD_DATA_DECODE:u3|Equal1~0 LCD_DATA_DECODE:u3|LCD_R[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.255 ns" { LCD_DATA_DECODE:u3|color_phase_counter[0] {} LCD_DATA_DECODE:u3|Equal1~0 {} LCD_DATA_DECODE:u3|LCD_R[7] {} } { 0.000ns 0.621ns 1.538ns } { 0.000ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_NCLK destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"HC_NCLK\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns HC_NCLK 1 CLK PIN_K13 63 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K13; Fanout = 63; CLK Node = 'HC_NCLK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_NCLK } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns LCD_DATA_DECODE:u3\|LCD_R\[7\] 2 REG LC_X1_Y10_N6 1 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X1_Y10_N6; Fanout = 1; REG Node = 'LCD_DATA_DECODE:u3\|LCD_R\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { HC_NCLK LCD_DATA_DECODE:u3|LCD_R[7] } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|LCD_R[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|LCD_R[7] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_NCLK source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"HC_NCLK\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns HC_NCLK 1 CLK PIN_K13 63 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K13; Fanout = 63; CLK Node = 'HC_NCLK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_NCLK } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns LCD_DATA_DECODE:u3\|color_phase_counter\[0\] 2 REG LC_X4_Y13_N7 4 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X4_Y13_N7; Fanout = 4; REG Node = 'LCD_DATA_DECODE:u3\|color_phase_counter\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { HC_NCLK LCD_DATA_DECODE:u3|color_phase_counter[0] } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 312 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|color_phase_counter[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|color_phase_counter[0] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|LCD_R[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|LCD_R[7] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|color_phase_counter[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|color_phase_counter[0] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 312 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 274 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { LCD_DATA_DECODE:u3|color_phase_counter[0] LCD_DATA_DECODE:u3|Equal1~0 LCD_DATA_DECODE:u3|LCD_R[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.255 ns" { LCD_DATA_DECODE:u3|color_phase_counter[0] {} LCD_DATA_DECODE:u3|Equal1~0 {} LCD_DATA_DECODE:u3|LCD_R[7] {} } { 0.000ns 0.621ns 1.538ns } { 0.000ns 0.319ns 0.777ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|LCD_R[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|LCD_R[7] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|color_phase_counter[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|color_phase_counter[0] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OSC100 register LCD_poweron_seq:u4\|reset_cnt\[3\] register LCD_poweron_seq:u4\|reset_cnt\[11\] 175.01 MHz 5.714 ns Internal " "Info: Clock \"OSC100\" has Internal fmax of 175.01 MHz between source register \"LCD_poweron_seq:u4\|reset_cnt\[3\]\" and destination register \"LCD_poweron_seq:u4\|reset_cnt\[11\]\" (period= 5.714 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.271 ns + Longest register register " "Info: + Longest register to register delay is 5.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_poweron_seq:u4\|reset_cnt\[3\] 1 REG LC_X9_Y10_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y10_N0; Fanout = 3; REG Node = 'LCD_poweron_seq:u4\|reset_cnt\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_poweron_seq:u4|reset_cnt[3] } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.596 ns) 2.568 ns LCD_poweron_seq:u4\|Add0~87 2 COMB LC_X3_Y11_N4 6 " "Info: 2: + IC(1.972 ns) + CELL(0.596 ns) = 2.568 ns; Loc. = LC_X3_Y11_N4; Fanout = 6; COMB Node = 'LCD_poweron_seq:u4\|Add0~87'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { LCD_poweron_seq:u4|reset_cnt[3] LCD_poweron_seq:u4|Add0~87 } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.218 ns) 2.786 ns LCD_poweron_seq:u4\|Add0~62 3 COMB LC_X3_Y11_N9 6 " "Info: 3: + IC(0.000 ns) + CELL(0.218 ns) = 2.786 ns; Loc. = LC_X3_Y11_N9; Fanout = 6; COMB Node = 'LCD_poweron_seq:u4\|Add0~62'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { LCD_poweron_seq:u4|Add0~87 LCD_poweron_seq:u4|Add0~62 } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 3.557 ns LCD_poweron_seq:u4\|Add0~30 4 COMB LC_X4_Y11_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.771 ns) = 3.557 ns; Loc. = LC_X4_Y11_N2; Fanout = 1; COMB Node = 'LCD_poweron_seq:u4\|Add0~30'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { LCD_poweron_seq:u4|Add0~62 LCD_poweron_seq:u4|Add0~30 } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.175 ns) 5.271 ns LCD_poweron_seq:u4\|reset_cnt\[11\] 5 REG LC_X5_Y12_N8 4 " "Info: 5: + IC(1.539 ns) + CELL(0.175 ns) = 5.271 ns; Loc. = LC_X5_Y12_N8; Fanout = 4; REG Node = 'LCD_poweron_seq:u4\|reset_cnt\[11\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { LCD_poweron_seq:u4|Add0~30 LCD_poweron_seq:u4|reset_cnt[11] } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.760 ns ( 33.39 % ) " "Info: Total cell delay = 1.760 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.511 ns ( 66.61 % ) " "Info: Total interconnect delay = 3.511 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.271 ns" { LCD_poweron_seq:u4|reset_cnt[3] LCD_poweron_seq:u4|Add0~87 LCD_poweron_seq:u4|Add0~62 LCD_poweron_seq:u4|Add0~30 LCD_poweron_seq:u4|reset_cnt[11] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.271 ns" { LCD_poweron_seq:u4|reset_cnt[3] {} LCD_poweron_seq:u4|Add0~87 {} LCD_poweron_seq:u4|Add0~62 {} LCD_poweron_seq:u4|Add0~30 {} LCD_poweron_seq:u4|reset_cnt[11] {} } { 0.000ns 1.972ns 0.000ns 0.000ns 1.539ns } { 0.000ns 0.596ns 0.218ns 0.771ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC100 destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC100\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns OSC100 1 CLK PIN_J6 25 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 25; CLK Node = 'OSC100'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC100 } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns LCD_poweron_seq:u4\|reset_cnt\[11\] 2 REG LC_X5_Y12_N8 4 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X5_Y12_N8; Fanout = 4; REG Node = 'LCD_poweron_seq:u4\|reset_cnt\[11\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[11] } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[11] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|reset_cnt[11] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC100 source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"OSC100\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns OSC100 1 CLK PIN_J6 25 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 25; CLK Node = 'OSC100'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC100 } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns LCD_poweron_seq:u4\|reset_cnt\[3\] 2 REG LC_X9_Y10_N0 3 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X9_Y10_N0; Fanout = 3; REG Node = 'LCD_poweron_seq:u4\|reset_cnt\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[3] } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|reset_cnt[3] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[11] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|reset_cnt[11] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|reset_cnt[3] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.271 ns" { LCD_poweron_seq:u4|reset_cnt[3] LCD_poweron_seq:u4|Add0~87 LCD_poweron_seq:u4|Add0~62 LCD_poweron_seq:u4|Add0~30 LCD_poweron_seq:u4|reset_cnt[11] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.271 ns" { LCD_poweron_seq:u4|reset_cnt[3] {} LCD_poweron_seq:u4|Add0~87 {} LCD_poweron_seq:u4|Add0~62 {} LCD_poweron_seq:u4|Add0~30 {} LCD_poweron_seq:u4|reset_cnt[11] {} } { 0.000ns 1.972ns 0.000ns 0.000ns 1.539ns } { 0.000ns 0.596ns 0.218ns 0.771ns 0.175ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[11] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|reset_cnt[11] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|reset_cnt[3] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "HC_ID_I2CSCL register Terasic_I2CBir_bus:u2\|cnt\[3\] register Terasic_I2CBir_bus:u2\|cnt\[0\] 221.43 MHz 4.516 ns Internal " "Info: Clock \"HC_ID_I2CSCL\" has Internal fmax of 221.43 MHz between source register \"Terasic_I2CBir_bus:u2\|cnt\[3\]\" and destination register \"Terasic_I2CBir_bus:u2\|cnt\[0\]\" (period= 4.516 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.073 ns + Longest register register " "Info: + Longest register to register delay is 4.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Terasic_I2CBir_bus:u2\|cnt\[3\] 1 REG LC_X9_Y7_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N3; Fanout = 5; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Terasic_I2CBir_bus:u2|cnt[3] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.462 ns) 1.285 ns Terasic_I2CBir_bus:u2\|LessThan0~1 2 COMB LC_X10_Y7_N0 1 " "Info: 2: + IC(0.823 ns) + CELL(0.462 ns) = 1.285 ns; Loc. = LC_X10_Y7_N0; Fanout = 1; COMB Node = 'Terasic_I2CBir_bus:u2\|LessThan0~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { Terasic_I2CBir_bus:u2|cnt[3] Terasic_I2CBir_bus:u2|LessThan0~1 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.462 ns) 2.201 ns Terasic_I2CBir_bus:u2\|LessThan0~2 3 COMB LC_X10_Y7_N2 8 " "Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 2.201 ns; Loc. = LC_X10_Y7_N2; Fanout = 8; COMB Node = 'Terasic_I2CBir_bus:u2\|LessThan0~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { Terasic_I2CBir_bus:u2|LessThan0~1 Terasic_I2CBir_bus:u2|LessThan0~2 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(1.192 ns) 4.073 ns Terasic_I2CBir_bus:u2\|cnt\[0\] 4 REG LC_X9_Y7_N0 7 " "Info: 4: + IC(0.680 ns) + CELL(1.192 ns) = 4.073 ns; Loc. = LC_X9_Y7_N0; Fanout = 7; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { Terasic_I2CBir_bus:u2|LessThan0~2 Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.116 ns ( 51.95 % ) " "Info: Total cell delay = 2.116 ns ( 51.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.957 ns ( 48.05 % ) " "Info: Total interconnect delay = 1.957 ns ( 48.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { Terasic_I2CBir_bus:u2|cnt[3] Terasic_I2CBir_bus:u2|LessThan0~1 Terasic_I2CBir_bus:u2|LessThan0~2 Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { Terasic_I2CBir_bus:u2|cnt[3] {} Terasic_I2CBir_bus:u2|LessThan0~1 {} Terasic_I2CBir_bus:u2|LessThan0~2 {} Terasic_I2CBir_bus:u2|cnt[0] {} } { 0.000ns 0.823ns 0.454ns 0.680ns } { 0.000ns 0.462ns 0.462ns 1.192ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_ID_I2CSCL destination 4.583 ns + Shortest register " "Info: + Shortest clock path from clock \"HC_ID_I2CSCL\" to destination register is 4.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_ID_I2CSCL 1 CLK PIN_T17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_T17; Fanout = 14; CLK Node = 'HC_ID_I2CSCL'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_ID_I2CSCL } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.574 ns) 4.583 ns Terasic_I2CBir_bus:u2\|cnt\[0\] 2 REG LC_X9_Y7_N0 7 " "Info: 2: + IC(3.301 ns) + CELL(0.574 ns) = 4.583 ns; Loc. = LC_X9_Y7_N0; Fanout = 7; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.875 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 27.97 % ) " "Info: Total cell delay = 1.282 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.301 ns ( 72.03 % ) " "Info: Total interconnect delay = 3.301 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[0] {} } { 0.000ns 0.000ns 3.301ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_ID_I2CSCL source 4.583 ns - Longest register " "Info: - Longest clock path from clock \"HC_ID_I2CSCL\" to source register is 4.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_ID_I2CSCL 1 CLK PIN_T17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_T17; Fanout = 14; CLK Node = 'HC_ID_I2CSCL'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_ID_I2CSCL } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.574 ns) 4.583 ns Terasic_I2CBir_bus:u2\|cnt\[3\] 2 REG LC_X9_Y7_N3 5 " "Info: 2: + IC(3.301 ns) + CELL(0.574 ns) = 4.583 ns; Loc. = LC_X9_Y7_N3; Fanout = 5; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.875 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[3] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 27.97 % ) " "Info: Total cell delay = 1.282 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.301 ns ( 72.03 % ) " "Info: Total interconnect delay = 3.301 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[3] {} } { 0.000ns 0.000ns 3.301ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[0] {} } { 0.000ns 0.000ns 3.301ns } { 0.000ns 0.708ns 0.574ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[3] {} } { 0.000ns 0.000ns 3.301ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { Terasic_I2CBir_bus:u2|cnt[3] Terasic_I2CBir_bus:u2|LessThan0~1 Terasic_I2CBir_bus:u2|LessThan0~2 Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { Terasic_I2CBir_bus:u2|cnt[3] {} Terasic_I2CBir_bus:u2|LessThan0~1 {} Terasic_I2CBir_bus:u2|LessThan0~2 {} Terasic_I2CBir_bus:u2|cnt[0] {} } { 0.000ns 0.823ns 0.454ns 0.680ns } { 0.000ns 0.462ns 0.462ns 1.192ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[0] {} } { 0.000ns 0.000ns 3.301ns } { 0.000ns 0.708ns 0.574ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[3] {} } { 0.000ns 0.000ns 3.301ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_DATA_DECODE:u3\|d1_VD HC_VD HC_NCLK 1.817 ns register " "Info: tsu for register \"LCD_DATA_DECODE:u3\|d1_VD\" (data pin = \"HC_VD\", clock pin = \"HC_NCLK\") is 1.817 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.009 ns + Longest pin register " "Info: + Longest pin to register delay is 4.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_VD 1 PIN PIN_D14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_D14; Fanout = 1; PIN Node = 'HC_VD'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_VD } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.126 ns) + CELL(0.175 ns) 4.009 ns LCD_DATA_DECODE:u3\|d1_VD 2 REG LC_X3_Y13_N5 1 " "Info: 2: + IC(3.126 ns) + CELL(0.175 ns) = 4.009 ns; Loc. = LC_X3_Y13_N5; Fanout = 1; REG Node = 'LCD_DATA_DECODE:u3\|d1_VD'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { HC_VD LCD_DATA_DECODE:u3|d1_VD } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.883 ns ( 22.03 % ) " "Info: Total cell delay = 0.883 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.126 ns ( 77.97 % ) " "Info: Total interconnect delay = 3.126 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.009 ns" { HC_VD LCD_DATA_DECODE:u3|d1_VD } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.009 ns" { HC_VD {} HC_VD~combout {} LCD_DATA_DECODE:u3|d1_VD {} } { 0.000ns 0.000ns 3.126ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 211 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_NCLK destination 2.400 ns - Shortest register " "Info: - Shortest clock path from clock \"HC_NCLK\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns HC_NCLK 1 CLK PIN_K13 63 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K13; Fanout = 63; CLK Node = 'HC_NCLK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_NCLK } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns LCD_DATA_DECODE:u3\|d1_VD 2 REG LC_X3_Y13_N5 1 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X3_Y13_N5; Fanout = 1; REG Node = 'LCD_DATA_DECODE:u3\|d1_VD'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { HC_NCLK LCD_DATA_DECODE:u3|d1_VD } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|d1_VD } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|d1_VD {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.009 ns" { HC_VD LCD_DATA_DECODE:u3|d1_VD } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.009 ns" { HC_VD {} HC_VD~combout {} LCD_DATA_DECODE:u3|d1_VD {} } { 0.000ns 0.000ns 3.126ns } { 0.000ns 0.708ns 0.175ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|d1_VD } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|d1_VD {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "HC_ID_I2CSCL ID_I2CDAT Terasic_I2CBir_bus:u2\|cnt\[1\] 11.096 ns register " "Info: tco from clock \"HC_ID_I2CSCL\" to destination pin \"ID_I2CDAT\" through register \"Terasic_I2CBir_bus:u2\|cnt\[1\]\" is 11.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_ID_I2CSCL source 4.583 ns + Longest register " "Info: + Longest clock path from clock \"HC_ID_I2CSCL\" to source register is 4.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_ID_I2CSCL 1 CLK PIN_T17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_T17; Fanout = 14; CLK Node = 'HC_ID_I2CSCL'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_ID_I2CSCL } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.574 ns) 4.583 ns Terasic_I2CBir_bus:u2\|cnt\[1\] 2 REG LC_X9_Y7_N1 4 " "Info: 2: + IC(3.301 ns) + CELL(0.574 ns) = 4.583 ns; Loc. = LC_X9_Y7_N1; Fanout = 4; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.875 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[1] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 27.97 % ) " "Info: Total cell delay = 1.282 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.301 ns ( 72.03 % ) " "Info: Total interconnect delay = 3.301 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[1] {} } { 0.000ns 0.000ns 3.301ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.278 ns + Longest register pin " "Info: + Longest register to pin delay is 6.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Terasic_I2CBir_bus:u2\|cnt\[1\] 1 REG LC_X9_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N1; Fanout = 4; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Terasic_I2CBir_bus:u2|cnt[1] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.319 ns) 1.147 ns Terasic_I2CBir_bus:u2\|Equal0~0 2 COMB LC_X10_Y7_N4 2 " "Info: 2: + IC(0.828 ns) + CELL(0.319 ns) = 1.147 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; COMB Node = 'Terasic_I2CBir_bus:u2\|Equal0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Terasic_I2CBir_bus:u2|cnt[1] Terasic_I2CBir_bus:u2|Equal0~0 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.319 ns) 1.959 ns Terasic_I2CBir_bus:u2\|Equal0~1 3 COMB LC_X10_Y7_N5 3 " "Info: 3: + IC(0.493 ns) + CELL(0.319 ns) = 1.959 ns; Loc. = LC_X10_Y7_N5; Fanout = 3; COMB Node = 'Terasic_I2CBir_bus:u2\|Equal0~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { Terasic_I2CBir_bus:u2|Equal0~0 Terasic_I2CBir_bus:u2|Equal0~1 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.125 ns) 3.184 ns Terasic_I2CBir_bus:u2\|i2c_rw~0 4 COMB LC_X10_Y7_N8 2 " "Info: 4: + IC(1.100 ns) + CELL(0.125 ns) = 3.184 ns; Loc. = LC_X10_Y7_N8; Fanout = 2; COMB Node = 'Terasic_I2CBir_bus:u2\|i2c_rw~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { Terasic_I2CBir_bus:u2|Equal0~1 Terasic_I2CBir_bus:u2|i2c_rw~0 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(1.003 ns) 6.278 ns ID_I2CDAT 5 PIN PIN_P3 0 " "Info: 5: + IC(2.091 ns) + CELL(1.003 ns) = 6.278 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'ID_I2CDAT'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { Terasic_I2CBir_bus:u2|i2c_rw~0 ID_I2CDAT } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 292 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 28.13 % ) " "Info: Total cell delay = 1.766 ns ( 28.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.512 ns ( 71.87 % ) " "Info: Total interconnect delay = 4.512 ns ( 71.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { Terasic_I2CBir_bus:u2|cnt[1] Terasic_I2CBir_bus:u2|Equal0~0 Terasic_I2CBir_bus:u2|Equal0~1 Terasic_I2CBir_bus:u2|i2c_rw~0 ID_I2CDAT } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { Terasic_I2CBir_bus:u2|cnt[1] {} Terasic_I2CBir_bus:u2|Equal0~0 {} Terasic_I2CBir_bus:u2|Equal0~1 {} Terasic_I2CBir_bus:u2|i2c_rw~0 {} ID_I2CDAT {} } { 0.000ns 0.828ns 0.493ns 1.100ns 2.091ns } { 0.000ns 0.319ns 0.319ns 0.125ns 1.003ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[1] {} } { 0.000ns 0.000ns 3.301ns } { 0.000ns 0.708ns 0.574ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { Terasic_I2CBir_bus:u2|cnt[1] Terasic_I2CBir_bus:u2|Equal0~0 Terasic_I2CBir_bus:u2|Equal0~1 Terasic_I2CBir_bus:u2|i2c_rw~0 ID_I2CDAT } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { Terasic_I2CBir_bus:u2|cnt[1] {} Terasic_I2CBir_bus:u2|Equal0~0 {} Terasic_I2CBir_bus:u2|Equal0~1 {} Terasic_I2CBir_bus:u2|i2c_rw~0 {} ID_I2CDAT {} } { 0.000ns 0.828ns 0.493ns 1.100ns 2.091ns } { 0.000ns 0.319ns 0.319ns 0.125ns 1.003ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "HC_GREST GREST 6.967 ns Longest " "Info: Longest tpd from source pin \"HC_GREST\" to destination pin \"GREST\" is 6.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_GREST 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'HC_GREST'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_GREST } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.457 ns) + CELL(0.319 ns) 3.484 ns LCD_poweron_seq:u4\|oGREST_n~0 2 COMB LC_X5_Y12_N6 1 " "Info: 2: + IC(2.457 ns) + CELL(0.319 ns) = 3.484 ns; Loc. = LC_X5_Y12_N6; Fanout = 1; COMB Node = 'LCD_poweron_seq:u4\|oGREST_n~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { HC_GREST LCD_poweron_seq:u4|oGREST_n~0 } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(1.454 ns) 6.967 ns GREST 3 PIN PIN_L2 0 " "Info: 3: + IC(2.029 ns) + CELL(1.454 ns) = 6.967 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'GREST'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { LCD_poweron_seq:u4|oGREST_n~0 GREST } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 35.61 % ) " "Info: Total cell delay = 2.481 ns ( 35.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.486 ns ( 64.39 % ) " "Info: Total interconnect delay = 4.486 ns ( 64.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { HC_GREST LCD_poweron_seq:u4|oGREST_n~0 GREST } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { HC_GREST {} HC_GREST~combout {} LCD_poweron_seq:u4|oGREST_n~0 {} GREST {} } { 0.000ns 0.000ns 2.457ns 2.029ns } { 0.000ns 0.708ns 0.319ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Terasic_I2CBir_bus:u2\|pre_w_r HC_ID_I2CDAT HC_ID_I2CSCL 1.107 ns register " "Info: th for register \"Terasic_I2CBir_bus:u2\|pre_w_r\" (data pin = \"HC_ID_I2CDAT\", clock pin = \"HC_ID_I2CSCL\") is 1.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_ID_I2CSCL destination 4.583 ns + Longest register " "Info: + Longest clock path from clock \"HC_ID_I2CSCL\" to destination register is 4.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_ID_I2CSCL 1 CLK PIN_T17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_T17; Fanout = 14; CLK Node = 'HC_ID_I2CSCL'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_ID_I2CSCL } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.574 ns) 4.583 ns Terasic_I2CBir_bus:u2\|pre_w_r 2 REG LC_X10_Y7_N3 2 " "Info: 2: + IC(3.301 ns) + CELL(0.574 ns) = 4.583 ns; Loc. = LC_X10_Y7_N3; Fanout = 2; REG Node = 'Terasic_I2CBir_bus:u2\|pre_w_r'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.875 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|pre_w_r } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 27.97 % ) " "Info: Total cell delay = 1.282 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.301 ns ( 72.03 % ) " "Info: Total interconnect delay = 3.301 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|pre_w_r } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|pre_w_r {} } { 0.000ns 0.000ns 3.301ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 126 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.614 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HC_ID_I2CDAT 1 PIN PIN_P18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P18; Fanout = 1; PIN Node = 'HC_ID_I2CDAT'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_ID_I2CDAT } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_ID_I2CDAT~0 2 COMB IOC_X21_Y3_N3 6 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X21_Y3_N3; Fanout = 6; COMB Node = 'HC_ID_I2CDAT~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { HC_ID_I2CDAT HC_ID_I2CDAT~0 } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(0.502 ns) 3.614 ns Terasic_I2CBir_bus:u2\|pre_w_r 3 REG LC_X10_Y7_N3 2 " "Info: 3: + IC(2.404 ns) + CELL(0.502 ns) = 3.614 ns; Loc. = LC_X10_Y7_N3; Fanout = 2; REG Node = 'Terasic_I2CBir_bus:u2\|pre_w_r'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { HC_ID_I2CDAT~0 Terasic_I2CBir_bus:u2|pre_w_r } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 33.48 % ) " "Info: Total cell delay = 1.210 ns ( 33.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.404 ns ( 66.52 % ) " "Info: Total interconnect delay = 2.404 ns ( 66.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { HC_ID_I2CDAT HC_ID_I2CDAT~0 Terasic_I2CBir_bus:u2|pre_w_r } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.614 ns" { HC_ID_I2CDAT {} HC_ID_I2CDAT~0 {} Terasic_I2CBir_bus:u2|pre_w_r {} } { 0.000ns 0.000ns 2.404ns } { 0.000ns 0.708ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|pre_w_r } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|pre_w_r {} } { 0.000ns 0.000ns 3.301ns } { 0.000ns 0.708ns 0.574ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { HC_ID_I2CDAT HC_ID_I2CDAT~0 Terasic_I2CBir_bus:u2|pre_w_r } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.614 ns" { HC_ID_I2CDAT {} HC_ID_I2CDAT~0 {} Terasic_I2CBir_bus:u2|pre_w_r {} } { 0.000ns 0.000ns 2.404ns } { 0.000ns 0.708ns 0.502ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 15:22:23 2010 " "Info: Processing ended: Tue Mar 30 15:22:23 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
