<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___mem_sys_ctl___type" xml:lang="en-US">
<title>Memory System Control Registers (IMPLEMENTATION DEFINED)</title>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary></indexterm>
<para>

<para>Type definitions for the Memory System Control Registers (MEMSYSCTL) </para>
 
</para>
Collaboration diagram for Memory System Control Registers (IMPLEMENTATION DEFINED):<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___mem_sys_ctl___type.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Topics    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___pwr_mod_ctl___type">Power Mode Control Registers</link></para>

<para>Type definitions for the Power Mode Control Registers (PWRMODCTL) </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_mem_sys_ctl___type">MemSysCtl_Type</link></para>

<para>Structure type to access the Memory System Control Registers (MEMSYSCTL). </para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga79edb7c4b9f707205cb186d67a75ae23">MEMSYSCTL_MSCR_CPWRDN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga86f193a5f600606a6c8a64f7860069bc">MEMSYSCTL_MSCR_DCCLEAN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga69b2fd0e1f9de304d9db5932e84ce8c1">MEMSYSCTL_MSCR_ICACTIVE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4b6b82aa33b00ba0cbc7ab55f720f04b">MEMSYSCTL_MSCR_DCACTIVE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga719803c1c104cb7b0d37148e3c3d7175">MEMSYSCTL_MSCR_EVECCFAULT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaacfc5665a212cc43c70bc0c6b9322e81">MEMSYSCTL_MSCR_FORCEWT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga86e13b9cc0e3f4fc3971643d118c0373">MEMSYSCTL_MSCR_ECCEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6ea490292987b35e18f2a8033d7e70c7">MEMSYSCTL_PFCR_ENABLE_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga04318bc807edf3cb9556e92fa482c84b">MEMSYSCTL_ITCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafec8aafda75a967a2d3c5d58c4d46288">MEMSYSCTL_ITCMCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga05579276f0dcea7921b5ef11ac4929df">MEMSYSCTL_DTCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga305e7e3a543923ed7282d9128c829394">MEMSYSCTL_DTCMCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacbbc1e6e548e918a638ec1971e6b71dc">MEMSYSCTL_PAHBCR_SZ_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8605c8523ca1b463cea7d488e147797">MEMSYSCTL_PAHBCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga182bb04e0960e78c056d51bef76f6cb7">MEMSYSCTL_ITGU_CTRL_DEREN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga46eb340e945a408918a6e96775334256">MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga54780fc16ebdd1d722b2377addcdb15c">MEMSYSCTL_ITGU_CFG_PRESENT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga05ced34cca684f6feb1b39a76e5c97f1">MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac37532e62cc50cce67baba7471a5348a">MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33d0a0692dbb47783add11f26ab63169">MEMSYSCTL_DTGU_CTRL_DEREN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4a2b3156aae3b0ef67f7fd80bfe381df">MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacadafe2f1de8514bbde517804c651359">MEMSYSCTL_DTGU_CFG_PRESENT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5087414871190bb4533eccfed1d85b74">MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6b6427f5010217fd0c506693a8d62b5">MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga79edb7c4b9f707205cb186d67a75ae23">MEMSYSCTL_MSCR_CPWRDN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga86f193a5f600606a6c8a64f7860069bc">MEMSYSCTL_MSCR_DCCLEAN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga69b2fd0e1f9de304d9db5932e84ce8c1">MEMSYSCTL_MSCR_ICACTIVE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4b6b82aa33b00ba0cbc7ab55f720f04b">MEMSYSCTL_MSCR_DCACTIVE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga719803c1c104cb7b0d37148e3c3d7175">MEMSYSCTL_MSCR_EVECCFAULT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaacfc5665a212cc43c70bc0c6b9322e81">MEMSYSCTL_MSCR_FORCEWT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga86e13b9cc0e3f4fc3971643d118c0373">MEMSYSCTL_MSCR_ECCEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad9770e0012357e9584cb3d7703ef4689">MEMSYSCTL_PFCR_DIS_NLP_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2c3438255efb22a45f5d4dede50f52e8">MEMSYSCTL_PFCR_DIS_NLP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad9770e0012357e9584cb3d7703ef4689">MEMSYSCTL_PFCR_DIS_NLP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6ea490292987b35e18f2a8033d7e70c7">MEMSYSCTL_PFCR_ENABLE_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga04318bc807edf3cb9556e92fa482c84b">MEMSYSCTL_ITCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafec8aafda75a967a2d3c5d58c4d46288">MEMSYSCTL_ITCMCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga05579276f0dcea7921b5ef11ac4929df">MEMSYSCTL_DTCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga305e7e3a543923ed7282d9128c829394">MEMSYSCTL_DTCMCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacbbc1e6e548e918a638ec1971e6b71dc">MEMSYSCTL_PAHBCR_SZ_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8605c8523ca1b463cea7d488e147797">MEMSYSCTL_PAHBCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga182bb04e0960e78c056d51bef76f6cb7">MEMSYSCTL_ITGU_CTRL_DEREN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga46eb340e945a408918a6e96775334256">MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga54780fc16ebdd1d722b2377addcdb15c">MEMSYSCTL_ITGU_CFG_PRESENT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga05ced34cca684f6feb1b39a76e5c97f1">MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac37532e62cc50cce67baba7471a5348a">MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33d0a0692dbb47783add11f26ab63169">MEMSYSCTL_DTGU_CTRL_DEREN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4a2b3156aae3b0ef67f7fd80bfe381df">MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacadafe2f1de8514bbde517804c651359">MEMSYSCTL_DTGU_CFG_PRESENT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5087414871190bb4533eccfed1d85b74">MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6b6427f5010217fd0c506693a8d62b5">MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___mem_sys_ctl___type_1ga601aa3c6483f8ffaf27ca303bd62a1fa">MEMSYSCTL_MSCR_TECCCHKDIS_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___mem_sys_ctl___type_1ga083f5198b8d74b33d8600c799f09695c">MEMSYSCTL_MSCR_TECCCHKDIS_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___mem_sys_ctl___type_1ga601aa3c6483f8ffaf27ca303bd62a1fa">MEMSYSCTL_MSCR_TECCCHKDIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___mem_sys_ctl___type_1gab2eea483cf56776fc2dbaf40e51ec425">MEMSYSCTL_PFCR_MAX_OS_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___mem_sys_ctl___type_1gafd79fa6673995113b63565a187a53c7e">MEMSYSCTL_PFCR_MAX_OS_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___mem_sys_ctl___type_1gab2eea483cf56776fc2dbaf40e51ec425">MEMSYSCTL_PFCR_MAX_OS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___mem_sys_ctl___type_1gac8627f294b3d6f44f8bf55a8930d5e9f">MEMSYSCTL_PFCR_MAX_LA_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___mem_sys_ctl___type_1gab57ea85aa86fcff1d57404329a53d8c5">MEMSYSCTL_PFCR_MAX_LA_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___mem_sys_ctl___type_1gac8627f294b3d6f44f8bf55a8930d5e9f">MEMSYSCTL_PFCR_MAX_LA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___mem_sys_ctl___type_1gac9684ef586a162f469cf8a1265cb4b5b">MEMSYSCTL_PFCR_MIN_LA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___mem_sys_ctl___type_1gad8d69b6364af822e73b7ebdc4e2cd76c">MEMSYSCTL_PFCR_MIN_LA_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___mem_sys_ctl___type_1gac9684ef586a162f469cf8a1265cb4b5b">MEMSYSCTL_PFCR_MIN_LA_Pos</link>)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Type definitions for the Memory System Control Registers (MEMSYSCTL) </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga305e7e3a543923ed7282d9128c829394"/><section>
    <title>MEMSYSCTL_DTCMCR_EN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_EN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01480">1480</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga305e7e3a543923ed7282d9128c829394"/><section>
    <title>MEMSYSCTL_DTCMCR_EN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_EN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01467">1467</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6"/><section>
    <title>MEMSYSCTL_DTCMCR_EN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_EN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01479">1479</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6"/><section>
    <title>MEMSYSCTL_DTCMCR_EN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_EN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01466">1466</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga05579276f0dcea7921b5ef11ac4929df"/><section>
    <title>MEMSYSCTL_DTCMCR_SZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_SZ_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01477">1477</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga05579276f0dcea7921b5ef11ac4929df"/><section>
    <title>MEMSYSCTL_DTCMCR_SZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_SZ_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01464">1464</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771"/><section>
    <title>MEMSYSCTL_DTCMCR_SZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_SZ_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL DTCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01476">1476</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771"/><section>
    <title>MEMSYSCTL_DTCMCR_SZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_SZ_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL DTCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01463">1463</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6b6427f5010217fd0c506693a8d62b5"/><section>
    <title>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: BLKSZ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01521">1521</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6b6427f5010217fd0c506693a8d62b5"/><section>
    <title>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: BLKSZ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01508">1508</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b"/><section>
    <title>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: BLKSZ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01520">1520</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b"/><section>
    <title>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: BLKSZ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01507">1507</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5087414871190bb4533eccfed1d85b74"/><section>
    <title>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: NUMBLKS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01518">1518</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5087414871190bb4533eccfed1d85b74"/><section>
    <title>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: NUMBLKS Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01505">1505</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379"/><section>
    <title>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: NUMBLKS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01517">1517</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379"/><section>
    <title>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: NUMBLKS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01504">1504</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacadafe2f1de8514bbde517804c651359"/><section>
    <title>MEMSYSCTL_DTGU_CFG_PRESENT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_PRESENT_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_PRESENT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_PRESENT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: PRESENT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01515">1515</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacadafe2f1de8514bbde517804c651359"/><section>
    <title>MEMSYSCTL_DTGU_CFG_PRESENT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_PRESENT_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_PRESENT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_PRESENT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: PRESENT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01502">1502</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a"/><section>
    <title>MEMSYSCTL_DTGU_CFG_PRESENT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_PRESENT_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_PRESENT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_PRESENT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: PRESENT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01514">1514</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a"/><section>
    <title>MEMSYSCTL_DTGU_CFG_PRESENT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_PRESENT_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CFG_PRESENT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_PRESENT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: PRESENT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01501">1501</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4a2b3156aae3b0ef67f7fd80bfe381df"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DBFEN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01511">1511</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4a2b3156aae3b0ef67f7fd80bfe381df"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DBFEN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01498">1498</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DBFEN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01510">1510</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DBFEN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01497">1497</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33d0a0692dbb47783add11f26ab63169"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DEREN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DEREN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DEREN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DEREN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DEREN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01508">1508</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33d0a0692dbb47783add11f26ab63169"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DEREN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DEREN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DEREN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DEREN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DEREN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01495">1495</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DEREN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DEREN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DEREN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DEREN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DEREN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01507">1507</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DEREN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DEREN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DEREN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DEREN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DEREN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01494">1494</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafec8aafda75a967a2d3c5d58c4d46288"/><section>
    <title>MEMSYSCTL_ITCMCR_EN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_EN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01473">1473</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafec8aafda75a967a2d3c5d58c4d46288"/><section>
    <title>MEMSYSCTL_ITCMCR_EN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_EN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01460">1460</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab"/><section>
    <title>MEMSYSCTL_ITCMCR_EN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_EN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01472">1472</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab"/><section>
    <title>MEMSYSCTL_ITCMCR_EN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_EN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01459">1459</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga04318bc807edf3cb9556e92fa482c84b"/><section>
    <title>MEMSYSCTL_ITCMCR_SZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_SZ_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01470">1470</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga04318bc807edf3cb9556e92fa482c84b"/><section>
    <title>MEMSYSCTL_ITCMCR_SZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_SZ_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01457">1457</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f"/><section>
    <title>MEMSYSCTL_ITCMCR_SZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_SZ_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL ITCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01469">1469</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f"/><section>
    <title>MEMSYSCTL_ITCMCR_SZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_SZ_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL ITCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01456">1456</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac37532e62cc50cce67baba7471a5348a"/><section>
    <title>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: BLKSZ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01504">1504</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac37532e62cc50cce67baba7471a5348a"/><section>
    <title>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: BLKSZ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01491">1491</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed"/><section>
    <title>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: BLKSZ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01503">1503</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed"/><section>
    <title>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: BLKSZ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01490">1490</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga05ced34cca684f6feb1b39a76e5c97f1"/><section>
    <title>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: NUMBLKS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01501">1501</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga05ced34cca684f6feb1b39a76e5c97f1"/><section>
    <title>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: NUMBLKS Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01488">1488</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd"/><section>
    <title>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: NUMBLKS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01500">1500</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd"/><section>
    <title>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: NUMBLKS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01487">1487</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga54780fc16ebdd1d722b2377addcdb15c"/><section>
    <title>MEMSYSCTL_ITGU_CFG_PRESENT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_PRESENT_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_PRESENT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_PRESENT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: PRESENT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01498">1498</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga54780fc16ebdd1d722b2377addcdb15c"/><section>
    <title>MEMSYSCTL_ITGU_CFG_PRESENT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_PRESENT_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_PRESENT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_PRESENT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: PRESENT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01485">1485</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969"/><section>
    <title>MEMSYSCTL_ITGU_CFG_PRESENT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_PRESENT_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_PRESENT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_PRESENT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: PRESENT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01497">1497</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969"/><section>
    <title>MEMSYSCTL_ITGU_CFG_PRESENT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_PRESENT_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CFG_PRESENT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_PRESENT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: PRESENT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01484">1484</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga46eb340e945a408918a6e96775334256"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DBFEN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01494">1494</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga46eb340e945a408918a6e96775334256"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DBFEN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01481">1481</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DBFEN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01493">1493</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DBFEN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01480">1480</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga182bb04e0960e78c056d51bef76f6cb7"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DEREN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DEREN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DEREN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DEREN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DEREN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01491">1491</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga182bb04e0960e78c056d51bef76f6cb7"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DEREN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DEREN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DEREN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DEREN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DEREN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01478">1478</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DEREN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DEREN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DEREN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DEREN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DEREN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01490">1490</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DEREN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DEREN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DEREN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DEREN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DEREN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01477">1477</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga79edb7c4b9f707205cb186d67a75ae23"/><section>
    <title>MEMSYSCTL_MSCR_CPWRDN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_CPWRDN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_CPWRDN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_CPWRDN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: CPWRDN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01432">1432</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga79edb7c4b9f707205cb186d67a75ae23"/><section>
    <title>MEMSYSCTL_MSCR_CPWRDN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_CPWRDN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_CPWRDN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_CPWRDN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: CPWRDN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01428">1428</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4"/><section>
    <title>MEMSYSCTL_MSCR_CPWRDN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_CPWRDN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_CPWRDN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_CPWRDN_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MEMSYSCTL MSCR: CPWRDN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01431">1431</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4"/><section>
    <title>MEMSYSCTL_MSCR_CPWRDN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_CPWRDN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_CPWRDN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_CPWRDN_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MEMSYSCTL MSCR: CPWRDN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01427">1427</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4b6b82aa33b00ba0cbc7ab55f720f04b"/><section>
    <title>MEMSYSCTL_MSCR_DCACTIVE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCACTIVE_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_DCACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCACTIVE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: DCACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01441">1441</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4b6b82aa33b00ba0cbc7ab55f720f04b"/><section>
    <title>MEMSYSCTL_MSCR_DCACTIVE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCACTIVE_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_DCACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCACTIVE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: DCACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01437">1437</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598"/><section>
    <title>MEMSYSCTL_MSCR_DCACTIVE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCACTIVE_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_DCACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCACTIVE_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>MEMSYSCTL MSCR: DCACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01440">1440</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598"/><section>
    <title>MEMSYSCTL_MSCR_DCACTIVE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCACTIVE_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_DCACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCACTIVE_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>MEMSYSCTL MSCR: DCACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01436">1436</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga86f193a5f600606a6c8a64f7860069bc"/><section>
    <title>MEMSYSCTL_MSCR_DCCLEAN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCCLEAN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_DCCLEAN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCCLEAN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: DCCLEAN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01435">1435</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga86f193a5f600606a6c8a64f7860069bc"/><section>
    <title>MEMSYSCTL_MSCR_DCCLEAN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCCLEAN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_DCCLEAN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCCLEAN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: DCCLEAN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01431">1431</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e"/><section>
    <title>MEMSYSCTL_MSCR_DCCLEAN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCCLEAN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_DCCLEAN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCCLEAN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MEMSYSCTL MSCR: DCCLEAN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01434">1434</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e"/><section>
    <title>MEMSYSCTL_MSCR_DCCLEAN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCCLEAN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_DCCLEAN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCCLEAN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MEMSYSCTL MSCR: DCCLEAN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01430">1430</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga86e13b9cc0e3f4fc3971643d118c0373"/><section>
    <title>MEMSYSCTL_MSCR_ECCEN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ECCEN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_ECCEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ECCEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: ECCEN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01453">1453</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga86e13b9cc0e3f4fc3971643d118c0373"/><section>
    <title>MEMSYSCTL_MSCR_ECCEN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ECCEN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_ECCEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ECCEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: ECCEN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01446">1446</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e"/><section>
    <title>MEMSYSCTL_MSCR_ECCEN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ECCEN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_ECCEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ECCEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL MSCR: ECCEN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01452">1452</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e"/><section>
    <title>MEMSYSCTL_MSCR_ECCEN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ECCEN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_ECCEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ECCEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL MSCR: ECCEN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01445">1445</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga719803c1c104cb7b0d37148e3c3d7175"/><section>
    <title>MEMSYSCTL_MSCR_EVECCFAULT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_EVECCFAULT_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_EVECCFAULT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_EVECCFAULT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: EVECCFAULT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01447">1447</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga719803c1c104cb7b0d37148e3c3d7175"/><section>
    <title>MEMSYSCTL_MSCR_EVECCFAULT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_EVECCFAULT_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_EVECCFAULT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_EVECCFAULT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: EVECCFAULT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01440">1440</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923"/><section>
    <title>MEMSYSCTL_MSCR_EVECCFAULT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_EVECCFAULT_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_EVECCFAULT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_EVECCFAULT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL MSCR: EVECCFAULT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01446">1446</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923"/><section>
    <title>MEMSYSCTL_MSCR_EVECCFAULT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_EVECCFAULT_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_EVECCFAULT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_EVECCFAULT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL MSCR: EVECCFAULT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01439">1439</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaacfc5665a212cc43c70bc0c6b9322e81"/><section>
    <title>MEMSYSCTL_MSCR_FORCEWT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_FORCEWT_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_FORCEWT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_FORCEWT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: FORCEWT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01450">1450</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaacfc5665a212cc43c70bc0c6b9322e81"/><section>
    <title>MEMSYSCTL_MSCR_FORCEWT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_FORCEWT_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_FORCEWT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_FORCEWT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: FORCEWT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01443">1443</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b"/><section>
    <title>MEMSYSCTL_MSCR_FORCEWT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_FORCEWT_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_FORCEWT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_FORCEWT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MEMSYSCTL MSCR: FORCEWT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01449">1449</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b"/><section>
    <title>MEMSYSCTL_MSCR_FORCEWT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_FORCEWT_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_FORCEWT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_FORCEWT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MEMSYSCTL MSCR: FORCEWT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01442">1442</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga69b2fd0e1f9de304d9db5932e84ce8c1"/><section>
    <title>MEMSYSCTL_MSCR_ICACTIVE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ICACTIVE_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_ICACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ICACTIVE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: ICACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01438">1438</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga69b2fd0e1f9de304d9db5932e84ce8c1"/><section>
    <title>MEMSYSCTL_MSCR_ICACTIVE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ICACTIVE_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_ICACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ICACTIVE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: ICACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01434">1434</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4"/><section>
    <title>MEMSYSCTL_MSCR_ICACTIVE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ICACTIVE_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_ICACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ICACTIVE_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>MEMSYSCTL MSCR: ICACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01437">1437</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4"/><section>
    <title>MEMSYSCTL_MSCR_ICACTIVE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ICACTIVE_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_ICACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ICACTIVE_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>MEMSYSCTL MSCR: ICACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01433">1433</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___mem_sys_ctl___type_1ga083f5198b8d74b33d8600c799f09695c"/><section>
    <title>MEMSYSCTL_MSCR_TECCCHKDIS_Msk</title>
<indexterm><primary>MEMSYSCTL_MSCR_TECCCHKDIS_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_TECCCHKDIS_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_TECCCHKDIS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___mem_sys_ctl___type_1ga601aa3c6483f8ffaf27ca303bd62a1fa">MEMSYSCTL_MSCR_TECCCHKDIS_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: TECCCHKDIS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01444">1444</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___mem_sys_ctl___type_1ga601aa3c6483f8ffaf27ca303bd62a1fa"/><section>
    <title>MEMSYSCTL_MSCR_TECCCHKDIS_Pos</title>
<indexterm><primary>MEMSYSCTL_MSCR_TECCCHKDIS_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_MSCR_TECCCHKDIS_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_TECCCHKDIS_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MEMSYSCTL MSCR: TECCCHKDIS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01443">1443</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf8605c8523ca1b463cea7d488e147797"/><section>
    <title>MEMSYSCTL_PAHBCR_EN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_EN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PAHBCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL PAHBCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01487">1487</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf8605c8523ca1b463cea7d488e147797"/><section>
    <title>MEMSYSCTL_PAHBCR_EN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_EN_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PAHBCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL PAHBCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01474">1474</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02"/><section>
    <title>MEMSYSCTL_PAHBCR_EN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_EN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PAHBCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL PAHBCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01486">1486</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02"/><section>
    <title>MEMSYSCTL_PAHBCR_EN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_EN_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PAHBCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL PAHBCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01473">1473</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacbbc1e6e548e918a638ec1971e6b71dc"/><section>
    <title>MEMSYSCTL_PAHBCR_SZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_SZ_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PAHBCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_SZ_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL PAHBCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01484">1484</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacbbc1e6e548e918a638ec1971e6b71dc"/><section>
    <title>MEMSYSCTL_PAHBCR_SZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_SZ_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PAHBCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_SZ_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL PAHBCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01471">1471</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51"/><section>
    <title>MEMSYSCTL_PAHBCR_SZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_SZ_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PAHBCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_SZ_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL PAHBCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01483">1483</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51"/><section>
    <title>MEMSYSCTL_PAHBCR_SZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_SZ_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PAHBCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_SZ_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL PAHBCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01470">1470</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2c3438255efb22a45f5d4dede50f52e8"/><section>
    <title>MEMSYSCTL_PFCR_DIS_NLP_Msk</title>
<indexterm><primary>MEMSYSCTL_PFCR_DIS_NLP_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_DIS_NLP_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_DIS_NLP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad9770e0012357e9584cb3d7703ef4689">MEMSYSCTL_PFCR_DIS_NLP_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL PFCR: DIS_NLP Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01450">1450</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad9770e0012357e9584cb3d7703ef4689"/><section>
    <title>MEMSYSCTL_PFCR_DIS_NLP_Pos</title>
<indexterm><primary>MEMSYSCTL_PFCR_DIS_NLP_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_DIS_NLP_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_DIS_NLP_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>MEMSYSCTL PFCR: DIS_NLP Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01449">1449</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6ea490292987b35e18f2a8033d7e70c7"/><section>
    <title>MEMSYSCTL_PFCR_ENABLE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PFCR_ENABLE_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_ENABLE_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL PFCR: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01466">1466</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6ea490292987b35e18f2a8033d7e70c7"/><section>
    <title>MEMSYSCTL_PFCR_ENABLE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PFCR_ENABLE_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_ENABLE_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL PFCR: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01453">1453</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572"/><section>
    <title>MEMSYSCTL_PFCR_ENABLE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PFCR_ENABLE_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL PFCR: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01465">1465</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572"/><section>
    <title>MEMSYSCTL_PFCR_ENABLE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PFCR_ENABLE_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL PFCR: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01452">1452</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___mem_sys_ctl___type_1gab57ea85aa86fcff1d57404329a53d8c5"/><section>
    <title>MEMSYSCTL_PFCR_MAX_LA_Msk</title>
<indexterm><primary>MEMSYSCTL_PFCR_MAX_LA_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_MAX_LA_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_MAX_LA_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___mem_sys_ctl___type_1gac8627f294b3d6f44f8bf55a8930d5e9f">MEMSYSCTL_PFCR_MAX_LA_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL PFCR: MAX_LA Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01460">1460</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___mem_sys_ctl___type_1gac8627f294b3d6f44f8bf55a8930d5e9f"/><section>
    <title>MEMSYSCTL_PFCR_MAX_LA_Pos</title>
<indexterm><primary>MEMSYSCTL_PFCR_MAX_LA_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_MAX_LA_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_MAX_LA_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MEMSYSCTL PFCR: MAX_LA Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01459">1459</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___mem_sys_ctl___type_1gafd79fa6673995113b63565a187a53c7e"/><section>
    <title>MEMSYSCTL_PFCR_MAX_OS_Msk</title>
<indexterm><primary>MEMSYSCTL_PFCR_MAX_OS_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_MAX_OS_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_MAX_OS_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___mem_sys_ctl___type_1gab2eea483cf56776fc2dbaf40e51ec425">MEMSYSCTL_PFCR_MAX_OS_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL PFCR: MAX_OS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01457">1457</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___mem_sys_ctl___type_1gab2eea483cf56776fc2dbaf40e51ec425"/><section>
    <title>MEMSYSCTL_PFCR_MAX_OS_Pos</title>
<indexterm><primary>MEMSYSCTL_PFCR_MAX_OS_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_MAX_OS_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_MAX_OS_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>MEMSYSCTL PFCR: MAX_OS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01456">1456</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___mem_sys_ctl___type_1gad8d69b6364af822e73b7ebdc4e2cd76c"/><section>
    <title>MEMSYSCTL_PFCR_MIN_LA_Msk</title>
<indexterm><primary>MEMSYSCTL_PFCR_MIN_LA_Msk</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_MIN_LA_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_MIN_LA_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___mem_sys_ctl___type_1gac9684ef586a162f469cf8a1265cb4b5b">MEMSYSCTL_PFCR_MIN_LA_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL PFCR: MIN_LA Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01463">1463</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___mem_sys_ctl___type_1gac9684ef586a162f469cf8a1265cb4b5b"/><section>
    <title>MEMSYSCTL_PFCR_MIN_LA_Pos</title>
<indexterm><primary>MEMSYSCTL_PFCR_MIN_LA_Pos</primary><secondary>Memory System Control Registers (IMPLEMENTATION DEFINED)</secondary></indexterm>
<indexterm><primary>Memory System Control Registers (IMPLEMENTATION DEFINED)</primary><secondary>MEMSYSCTL_PFCR_MIN_LA_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_MIN_LA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL PFCR: MIN_LA Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01462">1462</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
</section>
    <xi:include href="group___pwr_mod_ctl___type.xml" xmlns:xi="http://www.w3.org/2001/XInclude"/>
</section>
