#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May  5 11:31:51 2024
# Process ID: 8184
# Current directory: E:/MicroVerilog/Micro_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25108 E:\MicroVerilog\Micro_Project\Micro_Project.xpr
# Log file: E:/MicroVerilog/Micro_Project/vivado.log
# Journal file: E:/MicroVerilog/Micro_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/MicroVerilog/Micro_Project/Micro_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 869.375 ; gain = 129.805
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/MicroVerilog/Micro_Project/Micro_Project.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [HDL 9-2994] overwriting previous definition of module AC [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AC.v:1]
WARNING: [HDL 9-2994] overwriting previous definition of module ALU [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/ALU.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module AR [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AR.v:1]
WARNING: [HDL 9-2994] overwriting previous definition of module Common_Bus [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Common_Bus.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module DR [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/DR.v:1]
WARNING: [HDL 9-2994] overwriting previous definition of module Decoder [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Decoder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module E_Flag [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/E_Flag.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module IR [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/IR.v:1]
WARNING: [HDL 9-2994] overwriting previous definition of module Memory [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module PC [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/PC.v:1]
WARNING: [HDL 9-2994] overwriting previous definition of module SC [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Sequence_counter.v:3]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'AC()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AC.v
Duplicate found at line 1 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ALU()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/ALU.v
Duplicate found at line 23 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'AR()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AR.v
Duplicate found at line 1 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Common_Bus()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Common_Bus.v
Duplicate found at line 23 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DR()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/DR.v
Duplicate found at line 1 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Decoder()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Decoder.v
Duplicate found at line 23 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'E_Flag()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/E_Flag.v
Duplicate found at line 23 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'IR()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/IR.v
Duplicate found at line 1 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'SC()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v
	(Active) Duplicate found at line 3 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Sequence_counter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PC()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v
	(Active) Duplicate found at line 1 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/PC.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Memory()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v
	(Active) Duplicate found at line 23 of file E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Memory.v
[Sun May  5 11:33:37 2024] Launched synth_1...
Run output will be captured here: E:/MicroVerilog/Micro_Project/Micro_Project.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  5 11:34:18 2024...
/sources_1/new/Main.v:25]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:25]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-2845] overwriting previous definition of module PC [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/PC.v:1]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:26]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:26]
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Memory [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Memory.v:23]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:27]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:27]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/ALU.v:23]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:28]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:28]
INFO: [VRFC 10-311] analyzing module IR
WARNING: [VRFC 10-2845] overwriting previous definition of module IR [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/IR.v:1]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:29]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:29]
INFO: [VRFC 10-311] analyzing module Common_Bus
WARNING: [VRFC 10-2845] overwriting previous definition of module Common_Bus [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Common_Bus.v:23]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:30]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:30]
INFO: [VRFC 10-311] analyzing module E_Flag
WARNING: [VRFC 10-2845] overwriting previous definition of module E_Flag [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/E_Flag.v:23]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:31]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v:31]
INFO: [VRFC 10-311] analyzing module Main
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/MicroVerilog/Micro_Project/Micro_Project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 33d068aaaee54d60ae9579b3fa223a7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_behav xil_defaultlib.Main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.E_Flag
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Contorl_Destination
Compiling module xil_defaultlib.Common_Bus
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/MicroVerilog/Micro_Project/Micro_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -view {E:/MicroVerilog/Micro_Project/Main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/MicroVerilog/Micro_Project/Main_behav.wcfg
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 850.301 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  5 11:34:25 2024...
