// Seed: 478358130
module module_0 (
    input tri id_0,
    output wor id_1,
    input supply0 id_2,
    input tri id_3,
    output wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wand id_7,
    output uwire id_8,
    input supply0 id_9,
    input wire id_10,
    input tri id_11,
    input wor id_12
);
  assign id_1 = id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd5,
    parameter id_8 = 32'd84
) (
    output wire id_0,
    input wand id_1,
    output tri1 id_2,
    output uwire id_3,
    input wor _id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri _id_8,
    output supply1 id_9,
    input uwire id_10,
    output supply0 id_11#(.id_13(1))
);
  wire [id_4 : -1 'b0] id_14;
  module_0 modCall_1 (
      id_10,
      id_2,
      id_7,
      id_7,
      id_0,
      id_6,
      id_7,
      id_6,
      id_11,
      id_7,
      id_10,
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
  logic [-1 'b0 : -1  &  id_8] id_15 = -1;
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  assign id_0 = -1;
endmodule
