--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\programas\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml Codigo.twx Codigo.ncd -o Codigo.twr Codigo.pcf

Design file:              Codigo.ncd
Physical constraint file: Codigo.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
OP_in<0>    |    1.079(R)|    0.612(R)|clk_BUFGP         |   0.000|
OP_in<1>    |    0.999(R)|    0.676(R)|clk_BUFGP         |   0.000|
OP_in<2>    |    1.081(R)|    0.611(R)|clk_BUFGP         |   0.000|
OP_in<3>    |    0.296(R)|    1.238(R)|clk_BUFGP         |   0.000|
OP_in<4>    |    0.354(R)|    1.192(R)|clk_BUFGP         |   0.000|
a_in<0>     |    2.868(R)|   -0.342(R)|clk_BUFGP         |   0.000|
a_in<1>     |    2.852(R)|   -0.105(R)|clk_BUFGP         |   0.000|
a_in<2>     |    2.868(R)|   -0.033(R)|clk_BUFGP         |   0.000|
a_in<3>     |    2.868(R)|   -0.342(R)|clk_BUFGP         |   0.000|
a_in<4>     |    2.852(R)|    0.497(R)|clk_BUFGP         |   0.000|
a_in<5>     |    2.852(R)|    1.215(R)|clk_BUFGP         |   0.000|
a_in<6>     |    2.852(R)|    1.169(R)|clk_BUFGP         |   0.000|
a_in<7>     |    2.852(R)|    1.218(R)|clk_BUFGP         |   0.000|
a_reset     |    5.060(R)|    1.177(R)|clk_BUFGP         |   0.000|
b_in<0>     |    2.852(R)|    0.497(R)|clk_BUFGP         |   0.000|
b_in<1>     |    2.877(R)|   -0.342(R)|clk_BUFGP         |   0.000|
b_in<2>     |    2.851(R)|    0.341(R)|clk_BUFGP         |   0.000|
b_in<3>     |    2.852(R)|    0.308(R)|clk_BUFGP         |   0.000|
b_in<4>     |    2.852(R)|    0.885(R)|clk_BUFGP         |   0.000|
b_in<5>     |    2.852(R)|    1.215(R)|clk_BUFGP         |   0.000|
b_in<6>     |    2.852(R)|    1.169(R)|clk_BUFGP         |   0.000|
b_in<7>     |    2.852(R)|    0.919(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CERO        |   10.971(R)|clk_BUFGP         |   0.000|
LEDS<0>     |   10.388(R)|clk_BUFGP         |   0.000|
LEDS<1>     |    9.689(R)|clk_BUFGP         |   0.000|
LEDS<2>     |    9.428(R)|clk_BUFGP         |   0.000|
LEDS<3>     |    9.083(R)|clk_BUFGP         |   0.000|
LEDS<4>     |    9.204(R)|clk_BUFGP         |   0.000|
LEDS<5>     |    8.748(R)|clk_BUFGP         |   0.000|
LEDS<6>     |    9.084(R)|clk_BUFGP         |   0.000|
LEDS<7>     |    8.747(R)|clk_BUFGP         |   0.000|
RESULTADO<0>|   10.061(R)|clk_BUFGP         |   0.000|
RESULTADO<1>|    9.700(R)|clk_BUFGP         |   0.000|
RESULTADO<2>|   10.087(R)|clk_BUFGP         |   0.000|
RESULTADO<3>|   10.087(R)|clk_BUFGP         |   0.000|
RESULTADO<4>|    8.402(R)|clk_BUFGP         |   0.000|
RESULTADO<5>|    9.087(R)|clk_BUFGP         |   0.000|
RESULTADO<6>|   10.139(R)|clk_BUFGP         |   0.000|
RESULTADO<7>|    8.401(R)|clk_BUFGP         |   0.000|
RESULTADO<8>|   10.850(R)|clk_BUFGP         |   0.000|
SIGNO       |    9.433(R)|clk_BUFGP         |   0.000|
TipoOP<0>   |   12.384(R)|clk_BUFGP         |   0.000|
TipoOP<1>   |   13.586(R)|clk_BUFGP         |   0.000|
a_out<0>    |    8.267(R)|clk_BUFGP         |   0.000|
a_out<1>    |    8.286(R)|clk_BUFGP         |   0.000|
a_out<2>    |    8.267(R)|clk_BUFGP         |   0.000|
a_out<3>    |    9.003(R)|clk_BUFGP         |   0.000|
a_out<4>    |    8.671(R)|clk_BUFGP         |   0.000|
a_out<5>    |    8.286(R)|clk_BUFGP         |   0.000|
a_out<6>    |    8.286(R)|clk_BUFGP         |   0.000|
a_out<7>    |    8.286(R)|clk_BUFGP         |   0.000|
b_out<0>    |    8.286(R)|clk_BUFGP         |   0.000|
b_out<1>    |    9.003(R)|clk_BUFGP         |   0.000|
b_out<2>    |    8.989(R)|clk_BUFGP         |   0.000|
b_out<3>    |    8.671(R)|clk_BUFGP         |   0.000|
b_out<4>    |    9.186(R)|clk_BUFGP         |   0.000|
b_out<5>    |    8.702(R)|clk_BUFGP         |   0.000|
b_out<6>    |    8.635(R)|clk_BUFGP         |   0.000|
b_out<7>    |    8.671(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.865|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 30 13:36:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



