
 PARAMETER VERSION = 2.1.0


 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
 PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
 PORT CLK = CLK, DIR = I, SIGIS = CLK
 PORT nf10_10g_interface_0_xaui_tx_l0_p_pin = nf10_10g_interface_0_xaui_tx_l0_p, DIR = O
 PORT nf10_10g_interface_0_xaui_tx_l0_n_pin = nf10_10g_interface_0_xaui_tx_l0_n, DIR = O
 PORT nf10_10g_interface_0_xaui_tx_l1_p_pin = nf10_10g_interface_0_xaui_tx_l1_p, DIR = O
 PORT nf10_10g_interface_0_xaui_tx_l1_n_pin = nf10_10g_interface_0_xaui_tx_l1_n, DIR = O
 PORT nf10_10g_interface_0_xaui_tx_l2_p_pin = nf10_10g_interface_0_xaui_tx_l2_p, DIR = O
 PORT nf10_10g_interface_0_xaui_tx_l3_n_pin = nf10_10g_interface_0_xaui_tx_l3_n, DIR = O
 PORT nf10_10g_interface_0_xaui_tx_l2_n_pin = nf10_10g_interface_0_xaui_tx_l2_n, DIR = O
 PORT nf10_10g_interface_0_xaui_tx_l3_p_pin = nf10_10g_interface_0_xaui_tx_l3_p, DIR = O
 PORT nf10_10g_interface_0_xaui_rx_l0_n_pin = nf10_10g_interface_0_xaui_rx_l0_n, DIR = I
 PORT nf10_10g_interface_0_xaui_rx_l1_p_pin = nf10_10g_interface_0_xaui_rx_l1_p, DIR = I
 PORT nf10_10g_interface_0_xaui_rx_l1_n_pin = nf10_10g_interface_0_xaui_rx_l1_n, DIR = I
 PORT nf10_10g_interface_0_xaui_rx_l2_p_pin = nf10_10g_interface_0_xaui_rx_l2_p, DIR = I
 PORT nf10_10g_interface_0_xaui_rx_l2_n_pin = nf10_10g_interface_0_xaui_rx_l2_n, DIR = I
 PORT nf10_10g_interface_0_xaui_rx_l3_p_pin = nf10_10g_interface_0_xaui_rx_l3_p, DIR = I
 PORT nf10_10g_interface_0_xaui_rx_l3_n_pin = nf10_10g_interface_0_xaui_rx_l3_n, DIR = I
 PORT nf10_10g_interface_0_xaui_rx_l0_p_pin = nf10_10g_interface_0_xaui_rx_l0_p, DIR = I
 PORT nf10_10g_interface_1_xaui_tx_l3_n_pin = nf10_10g_interface_1_xaui_tx_l3_n, DIR = O
 PORT nf10_10g_interface_1_xaui_tx_l1_n_pin = nf10_10g_interface_1_xaui_tx_l1_n, DIR = O
 PORT nf10_10g_interface_1_xaui_tx_l3_p_pin = nf10_10g_interface_1_xaui_tx_l3_p, DIR = O
 PORT nf10_10g_interface_1_xaui_tx_l0_p_pin = nf10_10g_interface_1_xaui_tx_l0_p, DIR = O
 PORT nf10_10g_interface_1_xaui_tx_l0_n_pin = nf10_10g_interface_1_xaui_tx_l0_n, DIR = O
 PORT nf10_10g_interface_1_xaui_tx_l1_p_pin = nf10_10g_interface_1_xaui_tx_l1_p, DIR = O
 PORT nf10_10g_interface_1_xaui_tx_l2_n_pin = nf10_10g_interface_1_xaui_tx_l2_n, DIR = O
 PORT nf10_10g_interface_1_xaui_rx_l0_p_pin = nf10_10g_interface_1_xaui_rx_l0_p, DIR = I
 PORT nf10_10g_interface_1_xaui_rx_l0_n_pin = nf10_10g_interface_1_xaui_rx_l0_n, DIR = I
 PORT nf10_10g_interface_1_xaui_rx_l1_p_pin = nf10_10g_interface_1_xaui_rx_l1_p, DIR = I
 PORT nf10_10g_interface_1_xaui_rx_l1_n_pin = nf10_10g_interface_1_xaui_rx_l1_n, DIR = I
 PORT nf10_10g_interface_1_xaui_rx_l2_p_pin = nf10_10g_interface_1_xaui_rx_l2_p, DIR = I
 PORT nf10_10g_interface_1_xaui_rx_l2_n_pin = nf10_10g_interface_1_xaui_rx_l2_n, DIR = I
 PORT nf10_10g_interface_1_xaui_rx_l3_p_pin = nf10_10g_interface_1_xaui_rx_l3_p, DIR = I
 PORT nf10_10g_interface_1_xaui_rx_l3_n_pin = nf10_10g_interface_1_xaui_rx_l3_n, DIR = I
 PORT nf10_10g_interface_1_xaui_tx_l2_p_pin = nf10_10g_interface_1_xaui_tx_l2_p, DIR = O
 PORT nf10_10g_interface_2_xaui_tx_l3_p_pin = nf10_10g_interface_2_xaui_tx_l3_p, DIR = O
 PORT nf10_10g_interface_2_xaui_tx_l3_n_pin = nf10_10g_interface_2_xaui_tx_l3_n, DIR = O
 PORT nf10_10g_interface_2_xaui_tx_l0_p_pin = nf10_10g_interface_2_xaui_tx_l0_p, DIR = O
 PORT nf10_10g_interface_2_xaui_tx_l0_n_pin = nf10_10g_interface_2_xaui_tx_l0_n, DIR = O
 PORT nf10_10g_interface_2_xaui_tx_l1_p_pin = nf10_10g_interface_2_xaui_tx_l1_p, DIR = O
 PORT nf10_10g_interface_2_xaui_tx_l2_p_pin = nf10_10g_interface_2_xaui_tx_l2_p, DIR = O
 PORT nf10_10g_interface_2_xaui_tx_l2_n_pin = nf10_10g_interface_2_xaui_tx_l2_n, DIR = O
 PORT nf10_10g_interface_2_xaui_rx_l0_p_pin = nf10_10g_interface_2_xaui_rx_l0_p, DIR = I
 PORT nf10_10g_interface_2_xaui_rx_l0_n_pin = nf10_10g_interface_2_xaui_rx_l0_n, DIR = I
 PORT nf10_10g_interface_2_xaui_rx_l1_p_pin = nf10_10g_interface_2_xaui_rx_l1_p, DIR = I
 PORT nf10_10g_interface_2_xaui_rx_l1_n_pin = nf10_10g_interface_2_xaui_rx_l1_n, DIR = I
 PORT nf10_10g_interface_2_xaui_rx_l2_p_pin = nf10_10g_interface_2_xaui_rx_l2_p, DIR = I
 PORT nf10_10g_interface_2_xaui_rx_l2_n_pin = nf10_10g_interface_2_xaui_rx_l2_n, DIR = I
 PORT nf10_10g_interface_2_xaui_rx_l3_p_pin = nf10_10g_interface_2_xaui_rx_l3_p, DIR = I
 PORT nf10_10g_interface_2_xaui_rx_l3_n_pin = nf10_10g_interface_2_xaui_rx_l3_n, DIR = I
 PORT nf10_10g_interface_2_xaui_tx_l1_n_pin = nf10_10g_interface_2_xaui_tx_l1_n, DIR = O
 PORT nf10_10g_interface_3_xaui_tx_l3_p_pin = nf10_10g_interface_3_xaui_tx_l3_p, DIR = O
 PORT nf10_10g_interface_3_xaui_tx_l3_n_pin = nf10_10g_interface_3_xaui_tx_l3_n, DIR = O
 PORT nf10_10g_interface_3_xaui_tx_l0_p_pin = nf10_10g_interface_3_xaui_tx_l0_p, DIR = O
 PORT nf10_10g_interface_3_xaui_tx_l0_n_pin = nf10_10g_interface_3_xaui_tx_l0_n, DIR = O
 PORT nf10_10g_interface_3_xaui_tx_l1_p_pin = nf10_10g_interface_3_xaui_tx_l1_p, DIR = O
 PORT nf10_10g_interface_3_xaui_tx_l2_p_pin = nf10_10g_interface_3_xaui_tx_l2_p, DIR = O
 PORT nf10_10g_interface_3_xaui_tx_l2_n_pin = nf10_10g_interface_3_xaui_tx_l2_n, DIR = O
 PORT nf10_10g_interface_3_xaui_rx_l0_p_pin = nf10_10g_interface_3_xaui_rx_l0_p, DIR = I
 PORT nf10_10g_interface_3_xaui_rx_l0_n_pin = nf10_10g_interface_3_xaui_rx_l0_n, DIR = I
 PORT nf10_10g_interface_3_xaui_rx_l1_p_pin = nf10_10g_interface_3_xaui_rx_l1_p, DIR = I
 PORT nf10_10g_interface_3_xaui_rx_l1_n_pin = nf10_10g_interface_3_xaui_rx_l1_n, DIR = I
 PORT nf10_10g_interface_3_xaui_rx_l2_p_pin = nf10_10g_interface_3_xaui_rx_l2_p, DIR = I
 PORT nf10_10g_interface_3_xaui_rx_l2_n_pin = nf10_10g_interface_3_xaui_rx_l2_n, DIR = I
 PORT nf10_10g_interface_3_xaui_rx_l3_p_pin = nf10_10g_interface_3_xaui_rx_l3_p, DIR = I
 PORT nf10_10g_interface_3_xaui_rx_l3_n_pin = nf10_10g_interface_3_xaui_rx_l3_n, DIR = I
 PORT nf10_10g_interface_3_xaui_tx_l1_n_pin = nf10_10g_interface_3_xaui_tx_l1_n, DIR = O
 PORT refclk_A_p = DIFF_INPUT_BUF_0_DIFF_INPUT_P, DIR = I
 PORT refclk_A_n = DIFF_INPUT_BUF_0_DIFF_INPUT_N, DIR = I
 PORT refclk_B_p = DIFF_INPUT_BUF_1_DIFF_INPUT_P, DIR = I
 PORT refclk_B_n = DIFF_INPUT_BUF_1_DIFF_INPUT_N, DIR = I
 PORT refclk_C_p = DIFF_INPUT_BUF_2_DIFF_INPUT_P, DIR = I
 PORT refclk_C_n = DIFF_INPUT_BUF_2_DIFF_INPUT_N, DIR = I
 PORT refclk_D_p = DIFF_INPUT_BUF_3_DIFF_INPUT_P, DIR = I
 PORT refclk_D_n = DIFF_INPUT_BUF_3_DIFF_INPUT_N, DIR = I
 PORT MDC = nf10_mdio_0_PHY_MDC, DIR = O
 PORT MDIO = nf10_mdio_0_PHY_MDIO, DIR = IO
 PORT PHY_RST_N = nf10_mdio_0_PHY_rst_n, DIR = O, RST_POLARITY = 1
 PORT pcie_clk_p = pcie_top_0_pcie_clk_p, DIR = I
 PORT pcie_top_0_pci_exp_0_txp_pin = pcie_top_0_pci_exp_0_txp, DIR = O
 PORT pcie_clk_n = pcie_top_0_pcie_clk_n, DIR = I
 PORT pcie_top_0_pci_exp_0_rxp_pin = pcie_top_0_pci_exp_0_rxp, DIR = I
 PORT pcie_top_0_pci_exp_0_rxn_pin = pcie_top_0_pci_exp_0_rxn, DIR = I
 PORT pcie_top_0_pci_exp_1_txp_pin = pcie_top_0_pci_exp_1_txp, DIR = O
 PORT pcie_top_0_pci_exp_1_txn_pin = pcie_top_0_pci_exp_1_txn, DIR = O
 PORT pcie_top_0_pci_exp_1_rxp_pin = pcie_top_0_pci_exp_1_rxp, DIR = I
 PORT pcie_top_0_pci_exp_1_rxn_pin = pcie_top_0_pci_exp_1_rxn, DIR = I
 PORT pcie_top_0_pci_exp_4_txp_pin = pcie_top_0_pci_exp_4_txp, DIR = O
 PORT pcie_top_0_pci_exp_2_txp_pin = pcie_top_0_pci_exp_2_txp, DIR = O
 PORT pcie_top_0_pci_exp_2_txn_pin = pcie_top_0_pci_exp_2_txn, DIR = O
 PORT pcie_top_0_pci_exp_2_rxp_pin = pcie_top_0_pci_exp_2_rxp, DIR = I
 PORT pcie_top_0_pci_exp_2_rxn_pin = pcie_top_0_pci_exp_2_rxn, DIR = I
 PORT pcie_top_0_pci_exp_3_txp_pin = pcie_top_0_pci_exp_3_txp, DIR = O
 PORT pcie_top_0_pci_exp_3_txn_pin = pcie_top_0_pci_exp_3_txn, DIR = O
 PORT pcie_top_0_pci_exp_3_rxp_pin = pcie_top_0_pci_exp_3_rxp, DIR = I
 PORT pcie_top_0_pci_exp_3_rxn_pin = pcie_top_0_pci_exp_3_rxn, DIR = I
 PORT pcie_top_0_pci_exp_4_txn_pin = pcie_top_0_pci_exp_4_txn, DIR = O
 PORT pcie_top_0_pci_exp_4_rxp_pin = pcie_top_0_pci_exp_4_rxp, DIR = I
 PORT pcie_top_0_pci_exp_4_rxn_pin = pcie_top_0_pci_exp_4_rxn, DIR = I
 PORT pcie_top_0_pci_exp_5_txp_pin = pcie_top_0_pci_exp_5_txp, DIR = O
 PORT pcie_top_0_pci_exp_5_txn_pin = pcie_top_0_pci_exp_5_txn, DIR = O
 PORT pcie_top_0_pci_exp_5_rxp_pin = pcie_top_0_pci_exp_5_rxp, DIR = I
 PORT pcie_top_0_pci_exp_5_rxn_pin = pcie_top_0_pci_exp_5_rxn, DIR = I
 PORT pcie_top_0_pci_exp_6_txp_pin = pcie_top_0_pci_exp_6_txp, DIR = O
 PORT pcie_top_0_pci_exp_6_txn_pin = pcie_top_0_pci_exp_6_txn, DIR = O
 PORT pcie_top_0_pci_exp_6_rxp_pin = pcie_top_0_pci_exp_6_rxp, DIR = I
 PORT pcie_top_0_pci_exp_6_rxn_pin = pcie_top_0_pci_exp_6_rxn, DIR = I
 PORT pcie_top_0_pci_exp_7_txn_pin = pcie_top_0_pci_exp_7_txn, DIR = O
 PORT pcie_top_0_pci_exp_7_txp_pin = pcie_top_0_pci_exp_7_txp, DIR = O
 PORT pcie_top_0_pci_exp_7_rxn_pin = pcie_top_0_pci_exp_7_rxn, DIR = I
 PORT pcie_top_0_pci_exp_7_rxp_pin = pcie_top_0_pci_exp_7_rxp, DIR = I
 PORT pcie_top_0_pci_exp_0_txn_pin = pcie_top_0_pci_exp_0_txn, DIR = O
 PORT nf10_input_arbiter_0_LED03_pin = LED03, DIR = O


BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = connectnetwork_0_reset_reset_0_Reset_2_adhoc
 PORT interconnect_aclk = control_clk
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.00.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 0
 PARAMETER C_ICACHE_BASEADDR = 0X00000000
 PARAMETER C_ICACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_ICACHE = 0
 PARAMETER C_ICACHE_ALWAYS_USED = 0
 PARAMETER C_DCACHE_BASEADDR = 0X00000000
 PARAMETER C_DCACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_DCACHE = 0
 PARAMETER C_DCACHE_ALWAYS_USED = 0
 PARAMETER C_INTERCONNECT_M_AXI_DC_AW_REGISTER = 0
 PARAMETER C_INTERCONNECT_M_AXI_DC_W_REGISTER = 0
 PARAMETER C_USE_HW_MUL = 0
 BUS_INTERFACE M_AXI_DP = axi_interconnect_0
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = microblaze_0_Reset_reset_0_Reset_0_adhoc
 PORT CLK = control_clk
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 1.00.a
 PORT SYS_RST = sys_bus_reset
 PORT LMB_CLK = control_clk
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 1.00.a
 PORT SYS_RST = sys_bus_reset
 PORT LMB_CLK = control_clk
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Ext_Reset_In = RESET
 PORT MB_Reset = microblaze_0_Reset_reset_0_Reset_0_adhoc
 PORT Slowest_sync_clk = control_clk
 PORT Interconnect_aresetn = connectnetwork_0_reset_reset_0_Reset_2_adhoc
 PORT BUS_STRUCT_RESET = sys_bus_reset
 PORT Dcm_locked = dcm_locked
 PORT Peripheral_aresetn = Peripheral_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
 PORT S_AXI_ACLK = control_clk
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.01.a
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT1_FREQ = 160000000
 PARAMETER C_CLKOUT1_GROUP = NONE
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT CLKIN = CLK
 PORT CLKOUT0 = control_clk
 PORT RST = RESET
 PORT LOCKED = dcm_locked
 PORT CLKOUT1 = core_clk
END

BEGIN nf10_10g_interface
 PARAMETER INSTANCE = nf10_10g_interface_0
 PARAMETER HW_VER = 1.10.a
 PARAMETER C_XAUI_REVERSE = 1
 PARAMETER C_DEFAULT_VALUE_ENABLE = 1
 PARAMETER C_DEFAULT_SRC_PORT = 0x01
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE M_AXIS = nf10_10g_interface_0_M_AXIS
 BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_0
 PORT axi_aclk = core_clk
 PORT refclk = refclk_A
 PORT dclk = control_clk
 PORT xaui_tx_l0_p = nf10_10g_interface_0_xaui_tx_l0_p
 PORT xaui_tx_l0_n = nf10_10g_interface_0_xaui_tx_l0_n
 PORT xaui_tx_l1_p = nf10_10g_interface_0_xaui_tx_l1_p
 PORT xaui_tx_l1_n = nf10_10g_interface_0_xaui_tx_l1_n
 PORT xaui_tx_l2_p = nf10_10g_interface_0_xaui_tx_l2_p
 PORT xaui_tx_l3_n = nf10_10g_interface_0_xaui_tx_l3_n
 PORT xaui_tx_l2_n = nf10_10g_interface_0_xaui_tx_l2_n
 PORT xaui_tx_l3_p = nf10_10g_interface_0_xaui_tx_l3_p
 PORT xaui_rx_l0_n = nf10_10g_interface_0_xaui_rx_l0_n
 PORT xaui_rx_l1_p = nf10_10g_interface_0_xaui_rx_l1_p
 PORT xaui_rx_l1_n = nf10_10g_interface_0_xaui_rx_l1_n
 PORT xaui_rx_l2_p = nf10_10g_interface_0_xaui_rx_l2_p
 PORT xaui_rx_l2_n = nf10_10g_interface_0_xaui_rx_l2_n
 PORT xaui_rx_l3_p = nf10_10g_interface_0_xaui_rx_l3_p
 PORT xaui_rx_l3_n = nf10_10g_interface_0_xaui_rx_l3_n
 PORT xaui_rx_l0_p = nf10_10g_interface_0_xaui_rx_l0_p
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_10g_interface
 PARAMETER INSTANCE = nf10_10g_interface_1
 PARAMETER HW_VER = 1.10.a
 PARAMETER C_XAUI_REVERSE = 1
 PARAMETER C_DEFAULT_VALUE_ENABLE = 1
 PARAMETER C_DEFAULT_SRC_PORT = 0x04
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE M_AXIS = nf10_10g_interface_1_M_AXIS
 BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_1
 PORT dclk = control_clk
 PORT xaui_tx_l3_n = nf10_10g_interface_1_xaui_tx_l3_n
 PORT xaui_tx_l1_n = nf10_10g_interface_1_xaui_tx_l1_n
 PORT xaui_tx_l3_p = nf10_10g_interface_1_xaui_tx_l3_p
 PORT xaui_tx_l0_p = nf10_10g_interface_1_xaui_tx_l0_p
 PORT xaui_tx_l0_n = nf10_10g_interface_1_xaui_tx_l0_n
 PORT xaui_tx_l1_p = nf10_10g_interface_1_xaui_tx_l1_p
 PORT xaui_tx_l2_n = nf10_10g_interface_1_xaui_tx_l2_n
 PORT xaui_rx_l0_p = nf10_10g_interface_1_xaui_rx_l0_p
 PORT xaui_rx_l0_n = nf10_10g_interface_1_xaui_rx_l0_n
 PORT xaui_rx_l1_p = nf10_10g_interface_1_xaui_rx_l1_p
 PORT xaui_rx_l1_n = nf10_10g_interface_1_xaui_rx_l1_n
 PORT xaui_rx_l2_p = nf10_10g_interface_1_xaui_rx_l2_p
 PORT xaui_rx_l2_n = nf10_10g_interface_1_xaui_rx_l2_n
 PORT xaui_rx_l3_p = nf10_10g_interface_1_xaui_rx_l3_p
 PORT xaui_rx_l3_n = nf10_10g_interface_1_xaui_rx_l3_n
 PORT xaui_tx_l2_p = nf10_10g_interface_1_xaui_tx_l2_p
 PORT refclk = refclk_B
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_10g_interface
 PARAMETER INSTANCE = nf10_10g_interface_2
 PARAMETER HW_VER = 1.10.a
 PARAMETER C_XAUI_REVERSE = 1
 PARAMETER C_DEFAULT_VALUE_ENABLE = 1
 PARAMETER C_DEFAULT_SRC_PORT = 0x10
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE M_AXIS = nf10_10g_interface_2_M_AXIS
 BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_2
 PORT dclk = control_clk
 PORT xaui_tx_l3_p = nf10_10g_interface_2_xaui_tx_l3_p
 PORT xaui_tx_l3_n = nf10_10g_interface_2_xaui_tx_l3_n
 PORT xaui_tx_l0_p = nf10_10g_interface_2_xaui_tx_l0_p
 PORT xaui_tx_l0_n = nf10_10g_interface_2_xaui_tx_l0_n
 PORT xaui_tx_l1_p = nf10_10g_interface_2_xaui_tx_l1_p
 PORT xaui_tx_l2_p = nf10_10g_interface_2_xaui_tx_l2_p
 PORT xaui_tx_l2_n = nf10_10g_interface_2_xaui_tx_l2_n
 PORT xaui_rx_l0_p = nf10_10g_interface_2_xaui_rx_l0_p
 PORT xaui_rx_l0_n = nf10_10g_interface_2_xaui_rx_l0_n
 PORT xaui_rx_l1_p = nf10_10g_interface_2_xaui_rx_l1_p
 PORT xaui_rx_l1_n = nf10_10g_interface_2_xaui_rx_l1_n
 PORT xaui_rx_l2_p = nf10_10g_interface_2_xaui_rx_l2_p
 PORT xaui_rx_l2_n = nf10_10g_interface_2_xaui_rx_l2_n
 PORT xaui_rx_l3_p = nf10_10g_interface_2_xaui_rx_l3_p
 PORT xaui_rx_l3_n = nf10_10g_interface_2_xaui_rx_l3_n
 PORT xaui_tx_l1_n = nf10_10g_interface_2_xaui_tx_l1_n
 PORT refclk = refclk_C
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_10g_interface
 PARAMETER INSTANCE = nf10_10g_interface_3
 PARAMETER HW_VER = 1.10.a
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 PARAMETER C_DEFAULT_VALUE_ENABLE = 1
 PARAMETER C_DEFAULT_SRC_PORT = 0x40
 BUS_INTERFACE M_AXIS = nf10_10g_interface_3_M_AXIS
 BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_3
 PORT xaui_tx_l3_p = nf10_10g_interface_3_xaui_tx_l3_p
 PORT xaui_tx_l3_n = nf10_10g_interface_3_xaui_tx_l3_n
 PORT xaui_tx_l0_p = nf10_10g_interface_3_xaui_tx_l0_p
 PORT xaui_tx_l0_n = nf10_10g_interface_3_xaui_tx_l0_n
 PORT xaui_tx_l1_p = nf10_10g_interface_3_xaui_tx_l1_p
 PORT xaui_tx_l2_p = nf10_10g_interface_3_xaui_tx_l2_p
 PORT xaui_tx_l2_n = nf10_10g_interface_3_xaui_tx_l2_n
 PORT xaui_rx_l0_p = nf10_10g_interface_3_xaui_rx_l0_p
 PORT xaui_rx_l0_n = nf10_10g_interface_3_xaui_rx_l0_n
 PORT xaui_rx_l1_p = nf10_10g_interface_3_xaui_rx_l1_p
 PORT xaui_rx_l1_n = nf10_10g_interface_3_xaui_rx_l1_n
 PORT xaui_rx_l2_p = nf10_10g_interface_3_xaui_rx_l2_p
 PORT xaui_rx_l2_n = nf10_10g_interface_3_xaui_rx_l2_n
 PORT xaui_rx_l3_p = nf10_10g_interface_3_xaui_rx_l3_p
 PORT xaui_rx_l3_n = nf10_10g_interface_3_xaui_rx_l3_n
 PORT xaui_tx_l1_n = nf10_10g_interface_3_xaui_tx_l1_n
 PORT dclk = control_clk
 PORT refclk = refclk_D
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN diff_input_buf
 PARAMETER INSTANCE = diff_input_buf_0
 PARAMETER HW_VER = 1.00.a
 PORT DIFF_INPUT_P = DIFF_INPUT_BUF_0_DIFF_INPUT_P
 PORT DIFF_INPUT_N = DIFF_INPUT_BUF_0_DIFF_INPUT_N
 PORT SINGLE_ENDED_INPUT = refclk_A
END

BEGIN diff_input_buf
 PARAMETER INSTANCE = diff_input_buf_1
 PARAMETER HW_VER = 1.00.a
 PORT DIFF_INPUT_P = DIFF_INPUT_BUF_1_DIFF_INPUT_P
 PORT DIFF_INPUT_N = DIFF_INPUT_BUF_1_DIFF_INPUT_N
 PORT SINGLE_ENDED_INPUT = refclk_B
END

BEGIN diff_input_buf
 PARAMETER INSTANCE = diff_input_buf_2
 PARAMETER HW_VER = 1.00.a
 PORT DIFF_INPUT_P = DIFF_INPUT_BUF_2_DIFF_INPUT_P
 PORT DIFF_INPUT_N = DIFF_INPUT_BUF_2_DIFF_INPUT_N
 PORT SINGLE_ENDED_INPUT = refclk_C
END

BEGIN diff_input_buf
 PARAMETER INSTANCE = diff_input_buf_3
 PARAMETER HW_VER = 1.00.a
 PORT SINGLE_ENDED_INPUT = refclk_D
 PORT DIFF_INPUT_N = DIFF_INPUT_BUF_3_DIFF_INPUT_N
 PORT DIFF_INPUT_P = DIFF_INPUT_BUF_3_DIFF_INPUT_P
END

BEGIN nf10_mdio
 PARAMETER INSTANCE = nf10_mdio_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INCLUDE_PHY_CONSTRAINTS = 0
 PARAMETER C_BASEADDR = 0x7a000000
 PARAMETER C_HIGHADDR = 0x7a00ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = control_clk
 PORT PHY_MDC = nf10_mdio_0_PHY_MDC
 PORT PHY_MDIO = nf10_mdio_0_PHY_MDIO
 PORT PHY_rst_n = nf10_mdio_0_PHY_rst_n
END

BEGIN axi_timebase_wdt
 PARAMETER INSTANCE = axi_timebase_wdt_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x41a20000
 PARAMETER C_HIGHADDR = 0x41a2ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = control_clk
END

# BEGIN nf10_input_arbiter
# PARAMETER INSTANCE = nf10_input_arbiter_0
# PARAMETER HW_VER = 1.00.a
# PARAMETER C_M_AXIS_DATA_WIDTH = 256
# PARAMETER C_S_AXIS_DATA_WIDTH = 256
# BUS_INTERFACE M_AXIS = nf10_input_arbiter_0_M_AXIS
# BUS_INTERFACE S_AXIS_0 = nf10_10g_interface_0_M_AXIS
# BUS_INTERFACE S_AXIS_1 = nf10_10g_interface_1_M_AXIS
# BUS_INTERFACE S_AXIS_2 = nf10_10g_interface_2_M_AXIS
# BUS_INTERFACE S_AXIS_3 = nf10_10g_interface_3_M_AXIS
# BUS_INTERFACE S_AXIS_4 = dma_0_M_AXIS
# PORT axi_aclk = core_clk
# PORT axi_resetn = Peripheral_aresetn
BEGIN ualink_turbo64
 PARAMETER INSTANCE = ualink_turbo64_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE M_AXIS = nf10_input_arbiter_0_M_AXIS
 BUS_INTERFACE S_AXIS_0 = nf10_10g_interface_0_M_AXIS
 BUS_INTERFACE S_AXIS_1 = nf10_10g_interface_1_M_AXIS
 BUS_INTERFACE S_AXIS_2 = nf10_10g_interface_2_M_AXIS
 BUS_INTERFACE S_AXIS_3 = nf10_10g_interface_3_M_AXIS
 BUS_INTERFACE S_AXIS_4 = dma_0_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
 PORT LED03 = LED03
 PORT CS_empty0 = CS_empty0
 PORT CS_state0 = CS_state0
 PORT CS_state1 = CS_state1
 PORT CS_state2 = CS_state2
 PORT CS_state3 = CS_state3
 PORT CS_we_a = CS_we_a
 PORT CS_addr_a0 = CS_addr_a0
 PORT CS_addr_a1 = CS_addr_a1
 PORT CS_addr_a2 = CS_addr_a2
 PORT CS_addr_a3 = CS_addr_a3
 PORT CS_addr_a4 = CS_addr_a4
 PORT CS_addr_a5 = CS_addr_a5
 PORT CS_addr_a6 = CS_addr_a6
 PORT CS_addr_a7 = CS_addr_a7
 PORT CS_din_a0 = CS_din_a0
 PORT CS_m_axis_tvalid = CS_m_axis_tvalid
 PORT CS_m_axis_tready = CS_m_axis_tready
 PORT CS_m_axis_tlast = CS_m_axis_tlast
 PORT CS_s_axis_tvalid_0 = CS_s_axis_tvalid_0
 PORT CS_s_axis_tready_0 = CS_s_axis_tready_0
 PORT CS_s_axis_tlast_0 = CS_s_axis_tlast_0
 PORT CS_M_AXIS_TDATA0 = CS_M_AXIS_TDATA0
 PORT CS_M_AXIS_TDATA1 = CS_M_AXIS_TDATA1
 PORT CS_M_AXIS_TDATA2 = CS_M_AXIS_TDATA2
 PORT CS_M_AXIS_TDATA3 = CS_M_AXIS_TDATA3
 PORT CS_M_AXIS_TDATA4 = CS_M_AXIS_TDATA4
 PORT CS_M_AXIS_TDATA5 = CS_M_AXIS_TDATA5
 PORT CS_M_AXIS_TDATA6 = CS_M_AXIS_TDATA6
 PORT CS_M_AXIS_TDATA7 = CS_M_AXIS_TDATA7
 PORT CS_M_AXIS_TDATA8 = CS_M_AXIS_TDATA8
 PORT CS_M_AXIS_TDATA9 = CS_M_AXIS_TDATA9
 PORT CS_M_AXIS_TDATA10 = CS_M_AXIS_TDATA10
 PORT CS_M_AXIS_TDATA11 = CS_M_AXIS_TDATA11
 PORT CS_M_AXIS_TDATA12 = CS_M_AXIS_TDATA12
 PORT CS_M_AXIS_TDATA13 = CS_M_AXIS_TDATA13
 PORT CS_M_AXIS_TDATA14 = CS_M_AXIS_TDATA14
 PORT CS_M_AXIS_TDATA15 = CS_M_AXIS_TDATA15
 PORT CS_M_AXIS_TDATA16 = CS_M_AXIS_TDATA16
 PORT CS_M_AXIS_TDATA17 = CS_M_AXIS_TDATA17
 PORT CS_M_AXIS_TDATA18 = CS_M_AXIS_TDATA18
 PORT CS_M_AXIS_TDATA19 = CS_M_AXIS_TDATA19
 PORT CS_M_AXIS_TDATA20 = CS_M_AXIS_TDATA20
 PORT CS_M_AXIS_TDATA21 = CS_M_AXIS_TDATA21
 PORT CS_M_AXIS_TDATA22 = CS_M_AXIS_TDATA22
 PORT CS_M_AXIS_TDATA23 = CS_M_AXIS_TDATA23
 PORT CS_M_AXIS_TDATA24 = CS_M_AXIS_TDATA24
 PORT CS_M_AXIS_TDATA25 = CS_M_AXIS_TDATA25
 PORT CS_M_AXIS_TDATA26 = CS_M_AXIS_TDATA26
 PORT CS_M_AXIS_TDATA27 = CS_M_AXIS_TDATA27
 PORT CS_M_AXIS_TDATA28 = CS_M_AXIS_TDATA28
 PORT CS_M_AXIS_TDATA29 = CS_M_AXIS_TDATA29
 PORT CS_M_AXIS_TDATA30 = CS_M_AXIS_TDATA30
 PORT CS_M_AXIS_TDATA31 = CS_M_AXIS_TDATA31
 PORT CS_M_AXIS_TDATA32 = CS_M_AXIS_TDATA32
 PORT CS_M_AXIS_TDATA33 = CS_M_AXIS_TDATA33
 PORT CS_M_AXIS_TDATA34 = CS_M_AXIS_TDATA34
 PORT CS_M_AXIS_TDATA35 = CS_M_AXIS_TDATA35
 PORT CS_M_AXIS_TDATA36 = CS_M_AXIS_TDATA36
 PORT CS_M_AXIS_TDATA37 = CS_M_AXIS_TDATA37
 PORT CS_M_AXIS_TDATA38 = CS_M_AXIS_TDATA38
 PORT CS_M_AXIS_TDATA39 = CS_M_AXIS_TDATA39
 PORT CS_M_AXIS_TDATA40 = CS_M_AXIS_TDATA40
 PORT CS_M_AXIS_TDATA41 = CS_M_AXIS_TDATA41
 PORT CS_M_AXIS_TDATA42 = CS_M_AXIS_TDATA42
 PORT CS_M_AXIS_TDATA43 = CS_M_AXIS_TDATA43
 PORT CS_M_AXIS_TDATA44 = CS_M_AXIS_TDATA44
 PORT CS_M_AXIS_TDATA45 = CS_M_AXIS_TDATA45
 PORT CS_M_AXIS_TDATA46 = CS_M_AXIS_TDATA46
 PORT CS_M_AXIS_TDATA47 = CS_M_AXIS_TDATA47
 PORT CS_M_AXIS_TDATA48 = CS_M_AXIS_TDATA48
 PORT CS_M_AXIS_TDATA49 = CS_M_AXIS_TDATA49
 PORT CS_M_AXIS_TDATA50 = CS_M_AXIS_TDATA50
 PORT CS_M_AXIS_TDATA51 = CS_M_AXIS_TDATA51
 PORT CS_M_AXIS_TDATA52 = CS_M_AXIS_TDATA52
 PORT CS_M_AXIS_TDATA53 = CS_M_AXIS_TDATA53
 PORT CS_M_AXIS_TDATA54 = CS_M_AXIS_TDATA54
 PORT CS_M_AXIS_TDATA55 = CS_M_AXIS_TDATA55
 PORT CS_M_AXIS_TDATA56 = CS_M_AXIS_TDATA56
 PORT CS_M_AXIS_TDATA57 = CS_M_AXIS_TDATA57
 PORT CS_M_AXIS_TDATA58 = CS_M_AXIS_TDATA58
 PORT CS_M_AXIS_TDATA59 = CS_M_AXIS_TDATA59
 PORT CS_M_AXIS_TDATA60 = CS_M_AXIS_TDATA60
 PORT CS_M_AXIS_TDATA61 = CS_M_AXIS_TDATA61
 PORT CS_M_AXIS_TDATA62 = CS_M_AXIS_TDATA62
 PORT CS_M_AXIS_TDATA63 = CS_M_AXIS_TDATA63
 PORT CS_S_AXIS_TDATA0 = CS_S_AXIS_TDATA0
 PORT CS_S_AXIS_TDATA1 = CS_S_AXIS_TDATA1
 PORT CS_S_AXIS_TDATA2 = CS_S_AXIS_TDATA2
 PORT CS_S_AXIS_TDATA3 = CS_S_AXIS_TDATA3
 PORT CS_S_AXIS_TDATA4 = CS_S_AXIS_TDATA4
 PORT CS_S_AXIS_TDATA5 = CS_S_AXIS_TDATA5
 PORT CS_S_AXIS_TDATA6 = CS_S_AXIS_TDATA6
 PORT CS_S_AXIS_TDATA7 = CS_S_AXIS_TDATA7
 PORT CS_S_AXIS_TDATA8 = CS_S_AXIS_TDATA8
 PORT CS_S_AXIS_TDATA9 = CS_S_AXIS_TDATA9
 PORT CS_S_AXIS_TDATA10 = CS_S_AXIS_TDATA10
 PORT CS_S_AXIS_TDATA11 = CS_S_AXIS_TDATA11
 PORT CS_S_AXIS_TDATA12 = CS_S_AXIS_TDATA12
 PORT CS_S_AXIS_TDATA13 = CS_S_AXIS_TDATA13
 PORT CS_S_AXIS_TDATA14 = CS_S_AXIS_TDATA14
 PORT CS_S_AXIS_TDATA15 = CS_S_AXIS_TDATA15
 PORT CS_S_AXIS_TDATA16 = CS_S_AXIS_TDATA16
 PORT CS_S_AXIS_TDATA17 = CS_S_AXIS_TDATA17
 PORT CS_S_AXIS_TDATA18 = CS_S_AXIS_TDATA18
 PORT CS_S_AXIS_TDATA19 = CS_S_AXIS_TDATA19
 PORT CS_S_AXIS_TDATA20 = CS_S_AXIS_TDATA20
 PORT CS_S_AXIS_TDATA21 = CS_S_AXIS_TDATA21
 PORT CS_S_AXIS_TDATA22 = CS_S_AXIS_TDATA22
 PORT CS_S_AXIS_TDATA23 = CS_S_AXIS_TDATA23
 PORT CS_S_AXIS_TDATA24 = CS_S_AXIS_TDATA24
 PORT CS_S_AXIS_TDATA25 = CS_S_AXIS_TDATA25
 PORT CS_S_AXIS_TDATA26 = CS_S_AXIS_TDATA26
 PORT CS_S_AXIS_TDATA27 = CS_S_AXIS_TDATA27
 PORT CS_S_AXIS_TDATA28 = CS_S_AXIS_TDATA28
 PORT CS_S_AXIS_TDATA29 = CS_S_AXIS_TDATA29
 PORT CS_S_AXIS_TDATA30 = CS_S_AXIS_TDATA30
 PORT CS_S_AXIS_TDATA31 = CS_S_AXIS_TDATA31
 PORT CS_S_AXIS_TDATA32 = CS_S_AXIS_TDATA32
 PORT CS_S_AXIS_TDATA33 = CS_S_AXIS_TDATA33
 PORT CS_S_AXIS_TDATA34 = CS_S_AXIS_TDATA34
 PORT CS_S_AXIS_TDATA35 = CS_S_AXIS_TDATA35
 PORT CS_S_AXIS_TDATA36 = CS_S_AXIS_TDATA36
 PORT CS_S_AXIS_TDATA37 = CS_S_AXIS_TDATA37
 PORT CS_S_AXIS_TDATA38 = CS_S_AXIS_TDATA38
 PORT CS_S_AXIS_TDATA39 = CS_S_AXIS_TDATA39
 PORT CS_S_AXIS_TDATA40 = CS_S_AXIS_TDATA40
 PORT CS_S_AXIS_TDATA41 = CS_S_AXIS_TDATA41
 PORT CS_S_AXIS_TDATA42 = CS_S_AXIS_TDATA42
 PORT CS_S_AXIS_TDATA43 = CS_S_AXIS_TDATA43
 PORT CS_S_AXIS_TDATA44 = CS_S_AXIS_TDATA44
 PORT CS_S_AXIS_TDATA45 = CS_S_AXIS_TDATA45
 PORT CS_S_AXIS_TDATA46 = CS_S_AXIS_TDATA46
 PORT CS_S_AXIS_TDATA47 = CS_S_AXIS_TDATA47
 PORT CS_S_AXIS_TDATA48 = CS_S_AXIS_TDATA48
 PORT CS_S_AXIS_TDATA49 = CS_S_AXIS_TDATA49
 PORT CS_S_AXIS_TDATA50 = CS_S_AXIS_TDATA50
 PORT CS_S_AXIS_TDATA51 = CS_S_AXIS_TDATA51
 PORT CS_S_AXIS_TDATA52 = CS_S_AXIS_TDATA52
 PORT CS_S_AXIS_TDATA53 = CS_S_AXIS_TDATA53
 PORT CS_S_AXIS_TDATA54 = CS_S_AXIS_TDATA54
 PORT CS_S_AXIS_TDATA55 = CS_S_AXIS_TDATA55
 PORT CS_S_AXIS_TDATA56 = CS_S_AXIS_TDATA56
 PORT CS_S_AXIS_TDATA57 = CS_S_AXIS_TDATA57
 PORT CS_S_AXIS_TDATA58 = CS_S_AXIS_TDATA58
 PORT CS_S_AXIS_TDATA59 = CS_S_AXIS_TDATA59
 PORT CS_S_AXIS_TDATA60 = CS_S_AXIS_TDATA60
 PORT CS_S_AXIS_TDATA61 = CS_S_AXIS_TDATA61
 PORT CS_S_AXIS_TDATA62 = CS_S_AXIS_TDATA62
 PORT CS_S_AXIS_TDATA63 = CS_S_AXIS_TDATA63
END

BEGIN nf10_bram_output_queues
 PARAMETER INSTANCE = nf10_bram_output_queues_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE S_AXIS = nf10_nic_output_port_lookup_0_M_AXIS
 BUS_INTERFACE M_AXIS_0 = nf10_bram_output_queues_0_M_AXIS_0
 BUS_INTERFACE M_AXIS_1 = nf10_bram_output_queues_0_M_AXIS_1
 BUS_INTERFACE M_AXIS_2 = nf10_bram_output_queues_0_M_AXIS_2
 BUS_INTERFACE M_AXIS_3 = nf10_bram_output_queues_0_M_AXIS_3
 BUS_INTERFACE M_AXIS_4 = nf10_bram_output_queues_0_M_AXIS_4
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_nic_output_port_lookup
 PARAMETER INSTANCE = nf10_nic_output_port_lookup_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE S_AXIS = nf10_input_arbiter_0_M_AXIS
 BUS_INTERFACE M_AXIS = nf10_nic_output_port_lookup_0_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_axi_sim_transactor
 PARAMETER INSTANCE = nf10_axi_sim_transactor_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE M_AXI = axi_interconnect_0
 PORT M_AXI_ARESETN = Peripheral_aresetn
 PORT M_AXI_ACLK = control_clk
END

BEGIN dma
 PARAMETER INSTANCE = dma_0
 PARAMETER HW_VER = 1.10.b
 PARAMETER C_BASEADDR = 0x7d400000
 PARAMETER C_HIGHADDR = 0x7d40ffff
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE M_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS = dma_0_M_AXIS
 BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_4
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT reset_n = Peripheral_aresetn
 PORT M_AXIS_ACLK = core_clk
 PORT S_AXIS_ACLK = core_clk
 PORT M_AXI_LITE_ACLK = control_clk
 PORT S_AXI_ACLK = control_clk
 PORT pcie_clk_p = pcie_top_0_pcie_clk_p
 PORT pci_exp_0_txp = pcie_top_0_pci_exp_0_txp
 PORT pcie_clk_n = pcie_top_0_pcie_clk_n
 PORT pci_exp_0_rxp = pcie_top_0_pci_exp_0_rxp
 PORT pci_exp_0_rxn = pcie_top_0_pci_exp_0_rxn
 PORT pci_exp_1_txp = pcie_top_0_pci_exp_1_txp
 PORT pci_exp_1_txn = pcie_top_0_pci_exp_1_txn
 PORT pci_exp_1_rxp = pcie_top_0_pci_exp_1_rxp
 PORT pci_exp_1_rxn = pcie_top_0_pci_exp_1_rxn
 PORT pci_exp_4_txp = pcie_top_0_pci_exp_4_txp
 PORT pci_exp_2_txp = pcie_top_0_pci_exp_2_txp
 PORT pci_exp_2_txn = pcie_top_0_pci_exp_2_txn
 PORT pci_exp_2_rxp = pcie_top_0_pci_exp_2_rxp
 PORT pci_exp_2_rxn = pcie_top_0_pci_exp_2_rxn
 PORT pci_exp_3_txp = pcie_top_0_pci_exp_3_txp
 PORT pci_exp_3_txn = pcie_top_0_pci_exp_3_txn
 PORT pci_exp_3_rxp = pcie_top_0_pci_exp_3_rxp
 PORT pci_exp_3_rxn = pcie_top_0_pci_exp_3_rxn
 PORT pci_exp_4_txn = pcie_top_0_pci_exp_4_txn
 PORT pci_exp_4_rxp = pcie_top_0_pci_exp_4_rxp
 PORT pci_exp_4_rxn = pcie_top_0_pci_exp_4_rxn
 PORT pci_exp_5_txp = pcie_top_0_pci_exp_5_txp
 PORT pci_exp_5_txn = pcie_top_0_pci_exp_5_txn
 PORT pci_exp_5_rxp = pcie_top_0_pci_exp_5_rxp
 PORT pci_exp_5_rxn = pcie_top_0_pci_exp_5_rxn
 PORT pci_exp_6_txp = pcie_top_0_pci_exp_6_txp
 PORT pci_exp_6_txn = pcie_top_0_pci_exp_6_txn
 PORT pci_exp_6_rxp = pcie_top_0_pci_exp_6_rxp
 PORT pci_exp_6_rxn = pcie_top_0_pci_exp_6_rxn
 PORT pci_exp_7_txn = pcie_top_0_pci_exp_7_txn
 PORT pci_exp_7_txp = pcie_top_0_pci_exp_7_txp
 PORT pci_exp_7_rxn = pcie_top_0_pci_exp_7_rxn
 PORT pci_exp_7_rxp = pcie_top_0_pci_exp_7_rxp
 PORT pci_exp_0_txn = pcie_top_0_pci_exp_0_txn
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.04.a
# PARAMETER C_NUM_DATA_SAMPLES = 1024  might be causing sample slip
 PARAMETER C_NUM_DATA_SAMPLES = 1024
 PARAMETER C_TRIG0_UNITS = 1
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 192
 PARAMETER C_RISING_CLOCK_EDGE = 0
 PARAMETER C_ENABLE_TRIGGER_OUT = 0
 PORT chipscope_ila_control = chipscope_ila_0_icon_control
# # for tx_ctrl debug core_clk is 160MHz
# PORT CLK = control_clk
 PORT CLK = core_clk
# for pcie_rx debug pcieclk is 100MHz
# MSB is first bit
 PORT TRIG0 = CS_M_AXIS_TDATA63 & CS_M_AXIS_TDATA62 & CS_M_AXIS_TDATA61 & CS_M_AXIS_TDATA60 & CS_M_AXIS_TDATA59 & CS_M_AXIS_TDATA58 & CS_M_AXIS_TDATA57 & CS_M_AXIS_TDATA56 & CS_M_AXIS_TDATA55 & CS_M_AXIS_TDATA54 & CS_M_AXIS_TDATA53 & CS_M_AXIS_TDATA52 & CS_M_AXIS_TDATA51 & CS_M_AXIS_TDATA50 & CS_M_AXIS_TDATA49 & CS_M_AXIS_TDATA48 & CS_M_AXIS_TDATA47 & CS_M_AXIS_TDATA46 & CS_M_AXIS_TDATA45 & CS_M_AXIS_TDATA44 & CS_M_AXIS_TDATA43 & CS_M_AXIS_TDATA42 & CS_M_AXIS_TDATA41 & CS_M_AXIS_TDATA40 & CS_M_AXIS_TDATA39 & CS_M_AXIS_TDATA38 & CS_M_AXIS_TDATA37 & CS_M_AXIS_TDATA36 & CS_M_AXIS_TDATA35 & CS_M_AXIS_TDATA34 & CS_M_AXIS_TDATA33 & CS_M_AXIS_TDATA32 & CS_M_AXIS_TDATA31 & CS_M_AXIS_TDATA30 & CS_M_AXIS_TDATA29 & CS_M_AXIS_TDATA28 & CS_M_AXIS_TDATA27 & CS_M_AXIS_TDATA26 & CS_M_AXIS_TDATA25 & CS_M_AXIS_TDATA24 & CS_M_AXIS_TDATA23 & CS_M_AXIS_TDATA22 & CS_M_AXIS_TDATA21 & CS_M_AXIS_TDATA20 & CS_M_AXIS_TDATA19 & CS_M_AXIS_TDATA18 & CS_M_AXIS_TDATA17 & CS_M_AXIS_TDATA16 & CS_M_AXIS_TDATA15 & CS_M_AXIS_TDATA14 & CS_M_AXIS_TDATA13 & CS_M_AXIS_TDATA12 & CS_M_AXIS_TDATA11 & CS_M_AXIS_TDATA10 & CS_M_AXIS_TDATA9 & CS_M_AXIS_TDATA8 &  CS_M_AXIS_TDATA7 & CS_M_AXIS_TDATA6 & CS_M_AXIS_TDATA5 & CS_M_AXIS_TDATA4 & CS_M_AXIS_TDATA3 & CS_M_AXIS_TDATA2 & CS_M_AXIS_TDATA1 & CS_M_AXIS_TDATA0 & CS_S_AXIS_TDATA63 & CS_S_AXIS_TDATA62 & CS_S_AXIS_TDATA61 & CS_S_AXIS_TDATA60 & CS_S_AXIS_TDATA59 & CS_S_AXIS_TDATA58 & CS_S_AXIS_TDATA57 & CS_S_AXIS_TDATA56 & CS_S_AXIS_TDATA55 & CS_S_AXIS_TDATA54 & CS_S_AXIS_TDATA53 & CS_S_AXIS_TDATA52 & CS_S_AXIS_TDATA51 & CS_S_AXIS_TDATA50 & CS_S_AXIS_TDATA49 & CS_S_AXIS_TDATA48 & CS_S_AXIS_TDATA47 & CS_S_AXIS_TDATA46 & CS_S_AXIS_TDATA45 & CS_S_AXIS_TDATA44 & CS_S_AXIS_TDATA43 & CS_S_AXIS_TDATA42 & CS_S_AXIS_TDATA41 & CS_S_AXIS_TDATA40 & CS_S_AXIS_TDATA39 & CS_S_AXIS_TDATA38 & CS_S_AXIS_TDATA37 & CS_S_AXIS_TDATA36 & CS_S_AXIS_TDATA35 & CS_S_AXIS_TDATA34 & CS_S_AXIS_TDATA33 & CS_S_AXIS_TDATA32 & CS_S_AXIS_TDATA31 & CS_S_AXIS_TDATA30 & CS_S_AXIS_TDATA29 & CS_S_AXIS_TDATA28 & CS_S_AXIS_TDATA27 & CS_S_AXIS_TDATA26 & CS_S_AXIS_TDATA25 & CS_S_AXIS_TDATA24 & CS_S_AXIS_TDATA23 & CS_S_AXIS_TDATA22 & CS_S_AXIS_TDATA21 & CS_S_AXIS_TDATA20 & CS_S_AXIS_TDATA19 & CS_S_AXIS_TDATA18 & CS_S_AXIS_TDATA17 & CS_S_AXIS_TDATA16 & CS_S_AXIS_TDATA15 & CS_S_AXIS_TDATA14 & CS_S_AXIS_TDATA13 & CS_S_AXIS_TDATA12 & CS_S_AXIS_TDATA11 & CS_S_AXIS_TDATA10 & CS_S_AXIS_TDATA9 & CS_S_AXIS_TDATA8 &  CS_S_AXIS_TDATA7 & CS_S_AXIS_TDATA6 & CS_S_AXIS_TDATA5 & CS_S_AXIS_TDATA4 & CS_S_AXIS_TDATA3 & CS_S_AXIS_TDATA2 & CS_S_AXIS_TDATA1 & CS_S_AXIS_TDATA0 & CS_m_axis_tvalid & CS_m_axis_tready & CS_m_axis_tlast & CS_s_axis_tvalid_0 & CS_s_axis_tready_0 & CS_s_axis_tlast_0 & CS_state3 & CS_state2 & CS_state1 & CS_state0 & CS_we_a & LED03 & CS_din_a0 & CS_empty0 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & CS_addr_a7 & CS_addr_a6 & CS_addr_a5 & CS_addr_a4 & CS_addr_a3 & CS_addr_a2 & CS_addr_a1 & CS_addr_a0
END

# reduced to 128 Oct 10
# PORT TRIG0 = CS_S_AXIS_TDATA63 & CS_S_AXIS_TDATA62 & CS_S_AXIS_TDATA61 & CS_S_AXIS_TDATA60 & CS_S_AXIS_TDATA59 & CS_S_AXIS_TDATA58 & CS_S_AXIS_TDATA57 & CS_S_AXIS_TDATA56 & CS_S_AXIS_TDATA55 & CS_S_AXIS_TDATA54 & CS_S_AXIS_TDATA53 & CS_S_AXIS_TDATA52 & CS_S_AXIS_TDATA51 & CS_S_AXIS_TDATA50 & CS_S_AXIS_TDATA49 & CS_S_AXIS_TDATA48 & CS_S_AXIS_TDATA47 & CS_S_AXIS_TDATA46 & CS_S_AXIS_TDATA45 & CS_S_AXIS_TDATA44 & CS_S_AXIS_TDATA43 & CS_S_AXIS_TDATA42 & CS_S_AXIS_TDATA41 & CS_S_AXIS_TDATA40 & CS_S_AXIS_TDATA39 & CS_S_AXIS_TDATA38 & CS_S_AXIS_TDATA37 & CS_S_AXIS_TDATA36 & CS_S_AXIS_TDATA35 & CS_S_AXIS_TDATA34 & CS_S_AXIS_TDATA33 & CS_S_AXIS_TDATA32 & CS_S_AXIS_TDATA31 & CS_S_AXIS_TDATA30 & CS_S_AXIS_TDATA29 & CS_S_AXIS_TDATA28 & CS_S_AXIS_TDATA27 & CS_S_AXIS_TDATA26 & CS_S_AXIS_TDATA25 & CS_S_AXIS_TDATA24 & CS_S_AXIS_TDATA23 & CS_S_AXIS_TDATA22 & CS_S_AXIS_TDATA21 & CS_S_AXIS_TDATA20 & CS_S_AXIS_TDATA19 & CS_S_AXIS_TDATA18 & CS_S_AXIS_TDATA17 & CS_S_AXIS_TDATA16 & CS_S_AXIS_TDATA15 & CS_S_AXIS_TDATA14 & CS_S_AXIS_TDATA13 & CS_S_AXIS_TDATA12 & CS_S_AXIS_TDATA11 & CS_S_AXIS_TDATA10 & CS_S_AXIS_TDATA9 & CS_S_AXIS_TDATA8 &  CS_S_AXIS_TDATA7 & CS_S_AXIS_TDATA6 & CS_S_AXIS_TDATA5 & CS_S_AXIS_TDATA4 & CS_S_AXIS_TDATA3 & CS_S_AXIS_TDATA2 & CS_S_AXIS_TDATA1 & CS_S_AXIS_TDATA0 & CS_m_axis_tvalid & CS_m_axis_tready & CS_m_axis_tlast & CS_s_axis_tvalid_0 & CS_s_axis_tready_0 & CS_s_axis_tlast_0 & CS_state3 & CS_state2 & CS_state1 & CS_state0 & CS_we_a & CS_addr_a0 & CS_din_a0 & CS_empty0 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03 & LED03
# PORT CLK = pcie_top_0_pcie_clk_out
BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_1
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_ila_0_icon_control
END

