// MODULO: DATAPATH
//brief: Camino de datos

`include "../../Components/PC/PC.v"
`include "../../Components/BR/BR.v"
`include "../../Components/SE/SE.v"
`include "../../Components/ALU/ALU.v"
`include "../../Components/ADDER/ADDER.v"
`include "../../Components/MUX2x1/MUX2x1.v"

module DATAPATH(
    // Inputs
    input wire clk,                 // Clock
    input wire rst,                 // Reset
    input wire [31:0] ins,          // Instruction
    input wire [31:0] data1,        // Data de la memoria
    output wire branch,             //Salida de branch
    output wire jump,               //Salida de jump
    output wire [1:0] resSrc,       //Salida de resSrc de 2 bits correspondiente a data_S
    output wire [2:0] ALUcontrol,   //Control de la ALU
    output wire aluSrc,             //Salida aluSrc
    output wire [1:0] inmSrc,       //Salida inmSrc de 2 bits
    output wire regWrite            //Salida regWrite
    // Outputs



);

endmodule
