#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep  5 14:16:49 2019
# Process ID: 18056
# Current directory: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2
# Command line: vivado
# Log file: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/vivado.log
# Journal file: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/vivado.jou
#-----------------------------------------------------------
start_gui
xterm: cannot load font "-Misc-Fixed-medium-R-*-*-13-120-75-75-C-120-ISO10646-1"
open_project /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/ip_repo/SW_BTN_INTERFACE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/necryotiks/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
file mkdir /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk
file copy -force /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/design_1_wrapper.sysdef /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk -hwspec /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk -hwspec /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- user.org:user:LED_CONTROLLER:1.0 - LED_CONTROLLER_0
Adding component instance block -- user.org:user:RGB_CONTROLLER:1.0 - RGB_CONTROLLER_0
Adding component instance block -- user.org:user:SW_BTN_INTERFACE:1.0 - SW_BTN_INTERFACE_0
Successfully read diagram <design_1> from BD file </home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd>
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_SW_BTN_INTERFACE_0_S00_AXI_reg}]
set_property offset 0x4BB02000 [get_bd_addr_segs {processing_system7_0/Data/SEG_SW_BTN_INTERFACE_0_S00_AXI_reg}]
save_bd_design
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SW_BTN_INTERFACE_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Sep  5 14:24:31 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/synth_1/runme.log
[Thu Sep  5 14:24:31 2019] Launched impl_1...
Run output will be captured here: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/runme.log
file copy -force /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/design_1_wrapper.sysdef /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk -hwspec /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk -hwspec /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
set_property PROGRAM.FILE {/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000093A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 15:21:39 2019...
