- ğŸ‘‹ Hi, Iâ€™m an RTL Design and Verification Engineer currently upgrading and learning skills to match the semiconductor industry needs 
      and contribute towards the development of RISC-V processors and IP's.  
- ğŸ‘€ I have good hands-on experience in RTL Design, Verification, Universal Verification Methodology(UVM), Synthesis, Code Coverage, Makefile scripting, 
      Functional Coverage using HDL-Verilog, HVL-SystemVerilog and tools like ModelSim, QuartusPrime and QuestaSim.
- ğŸ’ï¸ I am a nature and animal lover, like to play basketball and football, a cricket fan and a joyful person.
- ğŸ“« Reach out to me on my e-mail: karansaravanan1997@gmail.com

<!---
unpredictableasofnow/unpredictableasofnow is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
