// Seed: 626597620
module module_0 (
    output tri1  id_0,
    input  wand  id_1,
    input  uwire id_2
);
  wire id_4;
  wire id_5;
  id_6 :
  assert property (@(posedge (1'h0) or posedge 1'b0) 1)
  else;
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    output supply0 id_5,
    output supply1 id_6,
    output wire id_7,
    output wor id_8
    , id_15,
    input tri0 id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13
);
  assign id_15 = id_11;
  assign id_8  = 1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4
  );
endmodule
