{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@67:77@HdlIdDef", "\n  wire [ADC_DATA_WIDTH-1:0] raw_data_s;\n\n  reg adc_sync_armed = 1'b0;\n  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n"], "Clone Blocks": [["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@65:75", "  localparam ADC_DATA_WIDTH = CDW_RAW * NUM_CHANNELS;\n  localparam CDW_FMT = DMA_BITS_PER_SAMPLE * DATA_PATH_WIDTH;\n\n  wire [ADC_DATA_WIDTH-1:0] raw_data_s;\n\n  reg adc_sync_armed = 1'b0;\n  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@71:81", "  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n    adc_sync_in_d1 <= adc_sync_in;\n    adc_sync_d1 <= adc_sync;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@69:79", "\n  reg adc_sync_armed = 1'b0;\n  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@72:82", "  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n    adc_sync_in_d1 <= adc_sync_in;\n    adc_sync_d1 <= adc_sync;\n    if ((~adc_sync_d1 & adc_sync) == 1'b1) begin\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@70:80", "  reg adc_sync_armed = 1'b0;\n  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n    adc_sync_in_d1 <= adc_sync_in;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@66:76", "  localparam CDW_FMT = DMA_BITS_PER_SAMPLE * DATA_PATH_WIDTH;\n\n  wire [ADC_DATA_WIDTH-1:0] raw_data_s;\n\n  reg adc_sync_armed = 1'b0;\n  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n  assign adc_sync_status = adc_sync_armed;\n"]], "Diff Content": {"Delete": [], "Add": [[72, "  reg link_valid_d = 1'b0;\n"]]}}