 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fullchip
Version: Q-2019.12-SP5-3
Date   : Tue Mar 21 14:00:39 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U670/ZN (AOI22D1)                   0.065     0.064      0.547 f
  core_instance/qmem0_instance/n547 (net)       1        0.002               0.000      0.547 f
  core_instance/qmem0_instance/U343/ZN (ND2D2)                     0.029     0.027      0.574 r
  core_instance/qmem0_instance/n78 (net)        1        0.002               0.000      0.574 r
  core_instance/qmem0_instance/U342/ZN (NR2D2)                     0.017     0.016      0.590 f
  core_instance/qmem0_instance/n548 (net)       1        0.002               0.000      0.590 f
  core_instance/qmem0_instance/U371/ZN (ND3D2)                     0.036     0.015      0.605 r
  core_instance/qmem0_instance/N99 (net)        1        0.001               0.000      0.605 r
  core_instance/qmem0_instance/Q_reg_30_/D (EDFQD1)                0.036     0.000      0.605 r
  data arrival time                                                                     0.605

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_30_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.097      0.403
  data required time                                                                    0.403
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.403
  data arrival time                                                                    -0.605
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.202


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U449/ZN (AOI22D1)                   0.062     0.065      0.547 f
  core_instance/qmem0_instance/n489 (net)       1        0.002               0.000      0.547 f
  core_instance/qmem0_instance/U445/ZN (ND3D2)                     0.030     0.029      0.576 r
  core_instance/qmem0_instance/n124 (net)       1        0.002               0.000      0.576 r
  core_instance/qmem0_instance/U350/ZN (NR2D2)                     0.018     0.016      0.593 f
  core_instance/qmem0_instance/n221 (net)       1        0.002               0.000      0.593 f
  core_instance/qmem0_instance/U354/ZN (ND3D2)                     0.022     0.016      0.608 r
  core_instance/qmem0_instance/N97 (net)        1        0.001               0.000      0.608 r
  core_instance/qmem0_instance/Q_reg_28_/D (EDFQD1)                0.022     0.000      0.608 r
  data arrival time                                                                     0.608

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_28_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.608
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.201


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U191/ZN (CKND2D2)                   0.040     0.034      0.516 f
  core_instance/qmem0_instance/n195 (net)       1        0.002               0.000      0.516 f
  core_instance/qmem0_instance/U541/ZN (ND2D2)                     0.022     0.023      0.539 r
  core_instance/qmem0_instance/n197 (net)       1        0.002               0.000      0.539 r
  core_instance/qmem0_instance/U545/ZN (NR2D2)                     0.015     0.016      0.555 f
  core_instance/qmem0_instance/n205 (net)       1        0.002               0.000      0.555 f
  core_instance/qmem0_instance/U550/ZN (ND3D2)                     0.030     0.017      0.572 r
  core_instance/qmem0_instance/n285 (net)       1        0.002               0.000      0.572 r
  core_instance/qmem0_instance/U597/ZN (NR2XD1)                    0.025     0.022      0.594 f
  core_instance/qmem0_instance/n284 (net)       1        0.002               0.000      0.594 f
  core_instance/qmem0_instance/U596/ZN (ND2D2)                     0.015     0.016      0.610 r
  core_instance/qmem0_instance/N82 (net)        1        0.001               0.000      0.610 r
  core_instance/qmem0_instance/Q_reg_13_/D (EDFQD1)                0.015     0.000      0.610 r
  data arrival time                                                                     0.610

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_13_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.091      0.409
  data required time                                                                    0.409
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.409
  data arrival time                                                                    -0.610
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.201


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U324/ZN (AOI22D1)                   0.054     0.058      0.541 f
  core_instance/qmem0_instance/n554 (net)       1        0.001               0.000      0.541 f
  core_instance/qmem0_instance/U190/ZN (ND2D1)                     0.034     0.033      0.574 r
  core_instance/qmem0_instance/n233 (net)       1        0.002               0.000      0.574 r
  core_instance/qmem0_instance/U152/ZN (NR2D2)                     0.020     0.017      0.591 f
  core_instance/qmem0_instance/n8 (net)         1        0.002               0.000      0.591 f
  core_instance/qmem0_instance/U150/ZN (ND3D2)                     0.022     0.016      0.607 r
  core_instance/qmem0_instance/N91 (net)        1        0.001               0.000      0.607 r
  core_instance/qmem0_instance/Q_reg_22_/D (EDFQD1)                0.022     0.000      0.607 r
  data arrival time                                                                     0.607

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_22_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.607
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.200


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U511/ZN (AOI22D1)                   0.054     0.058      0.541 f
  core_instance/qmem0_instance/n419 (net)       1        0.001               0.000      0.541 f
  core_instance/qmem0_instance/U210/ZN (ND3D1)                     0.032     0.030      0.571 r
  core_instance/qmem0_instance/n422 (net)       1        0.001               0.000      0.571 r
  core_instance/qmem0_instance/U424/ZN (INVD1)                     0.015     0.017      0.588 f
  core_instance/qmem0_instance/n141 (net)       1        0.001               0.000      0.588 f
  core_instance/qmem0_instance/U465/ZN (ND2D1)                     0.022     0.019      0.607 r
  core_instance/qmem0_instance/N77 (net)        1        0.001               0.000      0.607 r
  core_instance/qmem0_instance/Q_reg_8_/D (EDFQD1)                 0.022     0.000      0.607 r
  data arrival time                                                                     0.607

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_8_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.607
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.199


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U462/ZN (AOI22D1)                   0.054     0.058      0.541 f
  core_instance/qmem0_instance/n407 (net)       1        0.001               0.000      0.541 f
  core_instance/qmem0_instance/U233/ZN (ND3D1)                     0.039     0.035      0.576 r
  core_instance/qmem0_instance/n410 (net)       1        0.002               0.000      0.576 r
  core_instance/qmem0_instance/U316/ZN (NR2D2)                     0.018     0.018      0.594 f
  core_instance/qmem0_instance/n66 (net)        1        0.002               0.000      0.594 f
  core_instance/qmem0_instance/U315/ZN (ND2D2)                     0.017     0.014      0.608 r
  core_instance/qmem0_instance/N79 (net)        1        0.001               0.000      0.608 r
  core_instance/qmem0_instance/Q_reg_10_/D (EDFQD1)                0.017     0.000      0.608 r
  data arrival time                                                                     0.608

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_10_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.091      0.409
  data required time                                                                    0.409
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.409
  data arrival time                                                                    -0.608
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.199


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U600/ZN (CKND2)                     0.032     0.034      0.361 f
  core_instance/qmem0_instance/n298 (net)       3        0.005               0.000      0.361 f
  core_instance/qmem0_instance/U561/ZN (NR2D2)                     0.056     0.042      0.402 r
  core_instance/qmem0_instance/n309 (net)       1        0.004               0.000      0.402 r
  core_instance/qmem0_instance/U559/ZN (ND2D4)                     0.044     0.038      0.440 f
  core_instance/qmem0_instance/n553 (net)       3        0.011               0.000      0.440 f
  core_instance/qmem0_instance/U85/ZN (NR2D0)                      0.092     0.067      0.507 r
  core_instance/qmem0_instance/n330 (net)       1        0.002               0.000      0.507 r
  core_instance/qmem0_instance/U228/ZN (NR2XD1)                    0.036     0.043      0.550 f
  core_instance/qmem0_instance/n36 (net)        1        0.002               0.000      0.550 f
  core_instance/qmem0_instance/U138/ZN (ND3D2)                     0.028     0.026      0.576 r
  core_instance/qmem0_instance/n481 (net)       1        0.002               0.000      0.576 r
  core_instance/qmem0_instance/U264/ZN (NR2D2)                     0.017     0.016      0.592 f
  core_instance/qmem0_instance/n126 (net)       1        0.002               0.000      0.592 f
  core_instance/qmem0_instance/U257/ZN (ND2D2)                     0.015     0.016      0.608 r
  core_instance/qmem0_instance/N76 (net)        1        0.001               0.000      0.608 r
  core_instance/qmem0_instance/Q_reg_7_/D (EDFQD1)                 0.015     0.000      0.608 r
  data arrival time                                                                     0.608

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_7_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.091      0.409
  data required time                                                                    0.409
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.409
  data arrival time                                                                    -0.608
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.199


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U659/ZN (AOI22D1)                   0.059     0.059      0.541 f
  core_instance/qmem0_instance/n505 (net)       1        0.001               0.000      0.541 f
  core_instance/qmem0_instance/U110/ZN (ND2D1)                     0.029     0.029      0.570 r
  core_instance/qmem0_instance/n42 (net)        1        0.001               0.000      0.570 r
  core_instance/qmem0_instance/U151/ZN (NR2D1)                     0.017     0.017      0.587 f
  core_instance/qmem0_instance/n511 (net)       1        0.001               0.000      0.587 f
  core_instance/qmem0_instance/U200/ZN (ND2D1)                     0.022     0.019      0.606 r
  core_instance/qmem0_instance/N70 (net)        1        0.001               0.000      0.606 r
  core_instance/qmem0_instance/Q_reg_1_/D (EDFQD1)                 0.022     0.000      0.606 r
  data arrival time                                                                     0.606

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_1_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.606
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.199


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U155/ZN (CKND4)                     0.037     0.035      0.358 r
  core_instance/qmem1_instance/n259 (net)       2        0.013               0.000      0.358 r
  core_instance/qmem1_instance/U175/ZN (NR2D8)                     0.020     0.021      0.379 f
  core_instance/qmem1_instance/n438 (net)       3        0.016               0.000      0.379 f
  core_instance/qmem1_instance/U176/ZN (ND2D8)                     0.037     0.027      0.406 r
  core_instance/qmem1_instance/n457 (net)       4        0.022               0.000      0.406 r
  core_instance/qmem1_instance/U239/ZN (INVD6)                     0.016     0.018      0.424 f
  core_instance/qmem1_instance/n430 (net)       2        0.009               0.000      0.424 f
  core_instance/qmem1_instance/U529/ZN (ND2D4)                     0.035     0.023      0.448 r
  core_instance/qmem1_instance/n439 (net)       4        0.010               0.000      0.448 r
  core_instance/qmem1_instance/U509/ZN (NR2XD1)                    0.024     0.022      0.470 f
  core_instance/qmem1_instance/n452 (net)       1        0.002               0.000      0.470 f
  core_instance/qmem1_instance/U681/ZN (NR2XD1)                    0.032     0.025      0.495 r
  core_instance/qmem1_instance/n445 (net)       1        0.002               0.000      0.495 r
  core_instance/qmem1_instance/U680/ZN (ND3D2)                     0.037     0.032      0.526 f
  core_instance/qmem1_instance/n444 (net)       1        0.002               0.000      0.526 f
  core_instance/qmem1_instance/U626/ZN (NR3D1)                     0.048     0.050      0.576 r
  core_instance/qmem1_instance/n332 (net)       1        0.001               0.000      0.576 r
  core_instance/qmem1_instance/U625/ZN (ND2D1)                     0.026     0.028      0.605 f
  core_instance/qmem1_instance/N99 (net)        1        0.001               0.000      0.605 f
  core_instance/qmem1_instance/Q_reg_30_/D (EDFQD1)                0.026     0.000      0.605 f
  data arrival time                                                                     0.605

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_30_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.094      0.406
  data required time                                                                    0.406
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.406
  data arrival time                                                                    -0.605
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.199


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.068     0.116      0.332 f
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.332 f
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.332 f
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.332 f
  core_instance/qmem0_instance/U572/ZN (CKND2)                     0.033     0.032      0.364 r
  core_instance/qmem0_instance/n231 (net)       2        0.004               0.000      0.364 r
  core_instance/qmem0_instance/U404/ZN (NR2D2)                     0.021     0.021      0.385 f
  core_instance/qmem0_instance/n210 (net)       1        0.004               0.000      0.385 f
  core_instance/qmem0_instance/U255/ZN (ND2D4)                     0.031     0.023      0.409 r
  core_instance/qmem0_instance/n120 (net)       1        0.009               0.000      0.409 r
  core_instance/qmem0_instance/U443/ZN (INVD8)                     0.034     0.030      0.438 f
  core_instance/qmem0_instance/n619 (net)      32        0.045               0.000      0.438 f
  core_instance/qmem0_instance/U382/ZN (AOI22D1)                   0.083     0.067      0.506 r
  core_instance/qmem0_instance/n468 (net)       1        0.002               0.000      0.506 r
  core_instance/qmem0_instance/U172/ZN (ND3D2)                     0.044     0.048      0.554 f
  core_instance/qmem0_instance/n470 (net)       1        0.002               0.000      0.554 f
  core_instance/qmem0_instance/U650/ZN (NR2D2)                     0.037     0.033      0.587 r
  core_instance/qmem0_instance/n472 (net)       1        0.002               0.000      0.587 r
  core_instance/qmem0_instance/U472/ZN (ND2D2)                     0.017     0.020      0.607 f
  core_instance/qmem0_instance/N71 (net)        1        0.001               0.000      0.607 f
  core_instance/qmem0_instance/Q_reg_2_/D (EDFQD1)                 0.017     0.000      0.607 f
  data arrival time                                                                     0.607

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_2_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.092      0.408
  data required time                                                                    0.408
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.408
  data arrival time                                                                    -0.607
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.199


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U678/ZN (AOI22D1)                   0.059     0.059      0.541 f
  core_instance/qmem0_instance/n568 (net)       1        0.001               0.000      0.541 f
  core_instance/qmem0_instance/U235/ZN (ND2D1)                     0.029     0.029      0.570 r
  core_instance/qmem0_instance/n574 (net)       1        0.001               0.000      0.570 r
  core_instance/qmem0_instance/U450/ZN (NR2D1)                     0.016     0.017      0.587 f
  core_instance/qmem0_instance/n576 (net)       1        0.001               0.000      0.587 f
  core_instance/qmem0_instance/U239/ZN (ND2D1)                     0.022     0.019      0.606 r
  core_instance/qmem0_instance/N78 (net)        1        0.001               0.000      0.606 r
  core_instance/qmem0_instance/Q_reg_9_/D (EDFQD1)                 0.022     0.000      0.606 r
  data arrival time                                                                     0.606

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_9_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.606
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.199


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U552/ZN (AOI22D2)                   0.051     0.050      0.532 f
  core_instance/qmem0_instance/n561 (net)       1        0.001               0.000      0.532 f
  core_instance/qmem0_instance/U179/ZN (ND2D1)                     0.031     0.030      0.562 r
  core_instance/qmem0_instance/n563 (net)       1        0.002               0.000      0.562 r
  core_instance/qmem0_instance/U551/ZN (NR2XD1)                    0.026     0.023      0.585 f
  core_instance/qmem0_instance/n206 (net)       1        0.002               0.000      0.585 f
  core_instance/qmem0_instance/U125/ZN (ND3D2)                     0.022     0.020      0.606 r
  core_instance/qmem0_instance/N93 (net)        1        0.001               0.000      0.606 r
  core_instance/qmem0_instance/Q_reg_24_/D (EDFQD1)                0.022     0.000      0.606 r
  data arrival time                                                                     0.606

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_24_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.606
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.199


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U418/ZN (AOI22D1)                   0.065     0.064      0.547 f
  core_instance/qmem0_instance/n583 (net)       1        0.002               0.000      0.547 f
  core_instance/qmem0_instance/U245/ZN (ND2D2)                     0.029     0.027      0.574 r
  core_instance/qmem0_instance/n585 (net)       1        0.002               0.000      0.574 r
  core_instance/qmem0_instance/U530/ZN (INR2D2)                    0.021     0.016      0.590 f
  core_instance/qmem0_instance/n373 (net)       1        0.002               0.000      0.590 f
  core_instance/qmem0_instance/U178/ZN (ND2D2)                     0.015     0.017      0.607 r
  core_instance/qmem0_instance/N95 (net)        1        0.001               0.000      0.607 r
  core_instance/qmem0_instance/Q_reg_26_/D (EDFQD1)                0.015     0.000      0.607 r
  data arrival time                                                                     0.607

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_26_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.091      0.409
  data required time                                                                    0.409
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.409
  data arrival time                                                                    -0.607
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U604/ZN (NR2XD2)                    0.043     0.047      0.374 f
  core_instance/qmem0_instance/n328 (net)       4        0.010               0.000      0.374 f
  core_instance/qmem0_instance/U356/ZN (ND2D4)                     0.033     0.030      0.405 r
  core_instance/qmem0_instance/n325 (net)       2        0.010               0.000      0.405 r
  core_instance/qmem0_instance/U355/ZN (INVD8)                     0.037     0.032      0.436 f
  core_instance/qmem0_instance/n145 (net)      31        0.049               0.000      0.436 f
  core_instance/qmem0_instance/U492/ZN (AOI22D1)                   0.079     0.071      0.507 r
  core_instance/qmem0_instance/n459 (net)       1        0.002               0.000      0.507 r
  core_instance/qmem0_instance/U523/ZN (ND2D2)                     0.033     0.033      0.540 f
  core_instance/qmem0_instance/n176 (net)       1        0.002               0.000      0.540 f
  core_instance/qmem0_instance/U322/ZN (NR2D2)                     0.036     0.036      0.576 r
  core_instance/qmem0_instance/n175 (net)       1        0.002               0.000      0.576 r
  core_instance/qmem0_instance/U522/ZN (ND3D2)                     0.029     0.028      0.603 f
  core_instance/qmem0_instance/N73 (net)        1        0.001               0.000      0.603 f
  core_instance/qmem0_instance/Q_reg_4_/D (EDFQD1)                 0.029     0.000      0.603 f
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_4_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U237/ZN (CKND2D2)                   0.040     0.034      0.516 f
  core_instance/qmem0_instance/n138 (net)       1        0.002               0.000      0.516 f
  core_instance/qmem0_instance/U478/ZN (ND2D2)                     0.020     0.022      0.538 r
  core_instance/qmem0_instance/n137 (net)       1        0.002               0.000      0.538 r
  core_instance/qmem0_instance/U477/ZN (NR2XD1)                    0.025     0.023      0.561 f
  core_instance/qmem0_instance/n438 (net)       1        0.002               0.000      0.561 f
  core_instance/qmem0_instance/U547/ZN (ND2D2)                     0.021     0.019      0.580 r
  core_instance/qmem0_instance/n439 (net)       1        0.002               0.000      0.580 r
  core_instance/qmem0_instance/U153/ZN (NR2D2)                     0.017     0.014      0.594 f
  core_instance/qmem0_instance/n10 (net)        1        0.002               0.000      0.594 f
  core_instance/qmem0_instance/U116/ZN (ND2D2)                     0.016     0.013      0.607 r
  core_instance/qmem0_instance/N96 (net)        1        0.001               0.000      0.607 r
  core_instance/qmem0_instance/Q_reg_27_/D (EDFQD1)                0.016     0.000      0.607 r
  data arrival time                                                                     0.607

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_27_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.091      0.409
  data required time                                                                    0.409
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.409
  data arrival time                                                                    -0.607
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U265/ZN (AOI22D1)                   0.065     0.064      0.547 f
  core_instance/qmem0_instance/n400 (net)       1        0.002               0.000      0.547 f
  core_instance/qmem0_instance/U232/ZN (ND2D2)                     0.029     0.027      0.574 r
  core_instance/qmem0_instance/n38 (net)        1        0.002               0.000      0.574 r
  core_instance/qmem0_instance/U231/ZN (NR2D2)                     0.017     0.016      0.590 f
  core_instance/qmem0_instance/n406 (net)       1        0.002               0.000      0.590 f
  core_instance/qmem0_instance/U246/ZN (ND3D2)                     0.022     0.015      0.605 r
  core_instance/qmem0_instance/N81 (net)        1        0.001               0.000      0.605 r
  core_instance/qmem0_instance/Q_reg_12_/D (EDFQD1)                0.022     0.000      0.605 r
  data arrival time                                                                     0.605

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_12_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.605
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U644/ZN (AOI22D1)                   0.059     0.059      0.541 f
  core_instance/qmem0_instance/n452 (net)       1        0.001               0.000      0.541 f
  core_instance/qmem0_instance/U109/ZN (ND2D1)                     0.028     0.028      0.569 r
  core_instance/qmem0_instance/n260 (net)       1        0.001               0.000      0.569 r
  core_instance/qmem0_instance/U212/ZN (NR2D1)                     0.017     0.018      0.588 f
  core_instance/qmem0_instance/n259 (net)       1        0.001               0.000      0.588 f
  core_instance/qmem0_instance/U467/ZN (ND2D1)                     0.022     0.017      0.605 r
  core_instance/qmem0_instance/N100 (net)       1        0.001               0.000      0.605 r
  core_instance/qmem0_instance/Q_reg_31_/D (EDFQD1)                0.022     0.000      0.605 r
  data arrival time                                                                     0.605

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_31_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.605
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.068     0.116      0.332 f
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.332 f
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.332 f
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.332 f
  core_instance/qmem0_instance/U572/ZN (CKND2)                     0.033     0.032      0.364 r
  core_instance/qmem0_instance/n231 (net)       2        0.004               0.000      0.364 r
  core_instance/qmem0_instance/U336/ZN (NR2D2)                     0.025     0.023      0.387 f
  core_instance/qmem0_instance/n146 (net)       2        0.006               0.000      0.387 f
  core_instance/qmem0_instance/U319/ZN (ND2D4)                     0.031     0.024      0.411 r
  core_instance/qmem0_instance/n67 (net)        1        0.009               0.000      0.411 r
  core_instance/qmem0_instance/U318/ZN (INVD8)                     0.036     0.031      0.442 f
  core_instance/qmem0_instance/n232 (net)      32        0.047               0.000      0.442 f
  core_instance/qmem0_instance/U577/ZN (AOI22D1)                   0.079     0.071      0.512 r
  core_instance/qmem0_instance/n449 (net)       1        0.002               0.000      0.512 r
  core_instance/qmem0_instance/U122/ZN (ND3D2)                     0.042     0.040      0.553 f
  core_instance/qmem0_instance/n68 (net)        1        0.002               0.000      0.553 f
  core_instance/qmem0_instance/U326/ZN (NR2XD1)                    0.027     0.025      0.578 r
  core_instance/qmem0_instance/n144 (net)       1        0.001               0.000      0.578 r
  core_instance/qmem0_instance/U128/ZN (ND2D1)                     0.028     0.025      0.603 f
  core_instance/qmem0_instance/N84 (net)        1        0.001               0.000      0.603 f
  core_instance/qmem0_instance/Q_reg_15_/D (EDFQD1)                0.028     0.000      0.603 f
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_15_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U504/ZN (NR2D4)                     0.055     0.046      0.369 r
  core_instance/qmem1_instance/n302 (net)       2        0.008               0.000      0.369 r
  core_instance/qmem1_instance/U167/ZN (ND2D4)                     0.039     0.037      0.406 f
  core_instance/qmem1_instance/n260 (net)       3        0.011               0.000      0.406 f
  core_instance/qmem1_instance/U564/ZN (NR2XD4)                    0.112     0.073      0.478 r
  core_instance/qmem1_instance/n275 (net)      32        0.046               0.000      0.478 r
  core_instance/qmem1_instance/U569/ZN (AOI22D1)                   0.064     0.063      0.542 f
  core_instance/qmem1_instance/n465 (net)       1        0.002               0.000      0.542 f
  core_instance/qmem1_instance/U644/ZN (ND3D2)                     0.031     0.030      0.571 r
  core_instance/qmem1_instance/n460 (net)       1        0.002               0.000      0.571 r
  core_instance/qmem1_instance/U649/ZN (NR2D2)                     0.016     0.015      0.586 f
  core_instance/qmem1_instance/n458 (net)       1        0.001               0.000      0.586 f
  core_instance/qmem1_instance/U216/ZN (ND2D1)                     0.022     0.019      0.605 r
  core_instance/qmem1_instance/N72 (net)        1        0.001               0.000      0.605 r
  core_instance/qmem1_instance/Q_reg_3_/D (EDFQD1)                 0.022     0.000      0.605 r
  data arrival time                                                                     0.605

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_3_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.605
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U572/ZN (CKND2)                     0.029     0.030      0.357 f
  core_instance/qmem0_instance/n231 (net)       2        0.004               0.000      0.357 f
  core_instance/qmem0_instance/U336/ZN (NR2D2)                     0.066     0.046      0.403 r
  core_instance/qmem0_instance/n146 (net)       2        0.006               0.000      0.403 r
  core_instance/qmem0_instance/U319/ZN (ND2D4)                     0.038     0.037      0.441 f
  core_instance/qmem0_instance/n67 (net)        1        0.009               0.000      0.441 f
  core_instance/qmem0_instance/U318/ZN (INVD8)                     0.056     0.043      0.484 r
  core_instance/qmem0_instance/n232 (net)      32        0.047               0.000      0.484 r
  core_instance/qmem0_instance/U91/ZN (CKND2D1)                    0.029     0.030      0.514 f
  core_instance/qmem0_instance/n337 (net)       1        0.001               0.000      0.514 f
  core_instance/qmem0_instance/U87/ZN (ND2D1)                      0.025     0.022      0.536 r
  core_instance/qmem0_instance/n349 (net)       1        0.001               0.000      0.536 r
  core_instance/qmem0_instance/U409/ZN (INVD1)                     0.017     0.018      0.554 f
  core_instance/qmem0_instance/n345 (net)       1        0.002               0.000      0.554 f
  core_instance/qmem0_instance/U162/ZN (CKND2)                     0.013     0.013      0.567 r
  core_instance/qmem0_instance/n15 (net)        1        0.002               0.000      0.567 r
  core_instance/qmem0_instance/U161/ZN (NR2XD1)                    0.026     0.018      0.585 f
  core_instance/qmem0_instance/n344 (net)       1        0.002               0.000      0.585 f
  core_instance/qmem0_instance/U609/ZN (ND3D2)                     0.022     0.020      0.605 r
  core_instance/qmem0_instance/N80 (net)        1        0.001               0.000      0.605 r
  core_instance/qmem0_instance/Q_reg_11_/D (EDFQD1)                0.022     0.000      0.605 r
  data arrival time                                                                     0.605

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_11_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.605
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U167/ZN (AOI22D1)                   0.059     0.059      0.541 f
  core_instance/qmem0_instance/n523 (net)       1        0.001               0.000      0.541 f
  core_instance/qmem0_instance/U428/Z (AN2XD1)                     0.021     0.047      0.589 f
  core_instance/qmem0_instance/n102 (net)       1        0.002               0.000      0.589 f
  core_instance/qmem0_instance/U155/ZN (ND3D2)                     0.022     0.016      0.605 r
  core_instance/qmem0_instance/N72 (net)        1        0.001               0.000      0.605 r
  core_instance/qmem0_instance/Q_reg_3_/D (EDFQD1)                 0.022     0.000      0.605 r
  data arrival time                                                                     0.605

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_3_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.605
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U345/ZN (AOI22D1)                   0.061     0.064      0.546 f
  core_instance/qmem0_instance/n431 (net)       1        0.002               0.000      0.546 f
  core_instance/qmem0_instance/U243/ZN (ND2D2)                     0.028     0.027      0.573 r
  core_instance/qmem0_instance/n310 (net)       1        0.002               0.000      0.573 r
  core_instance/qmem0_instance/U213/ZN (INVD2)                     0.013     0.015      0.588 f
  core_instance/qmem0_instance/n34 (net)        1        0.002               0.000      0.588 f
  core_instance/qmem0_instance/U206/ZN (ND3D2)                     0.022     0.017      0.605 r
  core_instance/qmem0_instance/N94 (net)        1        0.001               0.000      0.605 r
  core_instance/qmem0_instance/Q_reg_25_/D (EDFQD1)                0.022     0.000      0.605 r
  data arrival time                                                                     0.605

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_25_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.605
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U155/ZN (CKND4)                     0.037     0.035      0.358 r
  core_instance/qmem1_instance/n259 (net)       2        0.013               0.000      0.358 r
  core_instance/qmem1_instance/U175/ZN (NR2D8)                     0.020     0.021      0.379 f
  core_instance/qmem1_instance/n438 (net)       3        0.016               0.000      0.379 f
  core_instance/qmem1_instance/U176/ZN (ND2D8)                     0.037     0.027      0.406 r
  core_instance/qmem1_instance/n457 (net)       4        0.022               0.000      0.406 r
  core_instance/qmem1_instance/U239/ZN (INVD6)                     0.016     0.018      0.424 f
  core_instance/qmem1_instance/n430 (net)       2        0.009               0.000      0.424 f
  core_instance/qmem1_instance/U529/ZN (ND2D4)                     0.035     0.023      0.448 r
  core_instance/qmem1_instance/n439 (net)       4        0.010               0.000      0.448 r
  core_instance/qmem1_instance/U139/ZN (INVD3)                     0.025     0.025      0.473 f
  core_instance/qmem1_instance/n274 (net)       5        0.010               0.000      0.473 f
  core_instance/qmem1_instance/U457/ZN (ND2D2)                     0.022     0.019      0.492 r
  core_instance/qmem1_instance/n311 (net)       1        0.002               0.000      0.492 r
  core_instance/qmem1_instance/U562/ZN (ND3D2)                     0.040     0.039      0.531 f
  core_instance/qmem1_instance/n393 (net)       1        0.002               0.000      0.531 f
  core_instance/qmem1_instance/U456/ZN (NR2D2)                     0.040     0.034      0.565 r
  core_instance/qmem1_instance/n187 (net)       1        0.002               0.000      0.565 r
  core_instance/qmem1_instance/U455/ZN (ND3D2)                     0.031     0.037      0.602 f
  core_instance/qmem1_instance/N80 (net)        1        0.001               0.000      0.602 f
  core_instance/qmem1_instance/Q_reg_11_/D (EDFQD1)                0.031     0.000      0.602 f
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_11_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.096      0.404
  data required time                                                                    0.404
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.404
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U691/ZN (AOI22D1)                   0.061     0.064      0.546 f
  core_instance/qmem0_instance/n607 (net)       1        0.002               0.000      0.546 f
  core_instance/qmem0_instance/U249/ZN (ND2D2)                     0.024     0.023      0.570 r
  core_instance/qmem0_instance/n242 (net)       1        0.001               0.000      0.570 r
  core_instance/qmem0_instance/U8/ZN (NR2D1)                       0.017     0.016      0.586 f
  core_instance/qmem0_instance/n616 (net)       1        0.001               0.000      0.586 f
  core_instance/qmem0_instance/U157/ZN (ND2D1)                     0.022     0.019      0.605 r
  core_instance/qmem0_instance/N83 (net)        1        0.001               0.000      0.605 r
  core_instance/qmem0_instance/Q_reg_14_/D (EDFQD1)                0.022     0.000      0.605 r
  data arrival time                                                                     0.605

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_14_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.605
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.099      0.316 r
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.316 r
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.316 r
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.316 r
  core_instance/qmem1_instance/U315/ZN (NR2XD1)                    0.025     0.028      0.345 f
  core_instance/qmem1_instance/n58 (net)        1        0.002               0.000      0.345 f
  core_instance/qmem1_instance/U164/ZN (ND2D2)                     0.044     0.029      0.374 r
  core_instance/qmem1_instance/n654 (net)       3        0.007               0.000      0.374 r
  core_instance/qmem1_instance/U170/ZN (NR2D3)                     0.025     0.024      0.397 f
  core_instance/qmem1_instance/n675 (net)       2        0.006               0.000      0.397 f
  core_instance/qmem1_instance/U559/Z (BUFFD16)                    0.028     0.052      0.449 f
  core_instance/qmem1_instance/n253 (net)      29        0.039               0.000      0.449 f
  core_instance/qmem1_instance/U40/ZN (AOI22D1)                    0.065     0.056      0.505 r
  core_instance/qmem1_instance/n634 (net)       1        0.001               0.000      0.505 r
  core_instance/qmem1_instance/U548/ZN (INVD1)                     0.027     0.029      0.534 f
  core_instance/qmem1_instance/n399 (net)       1        0.002               0.000      0.534 f
  core_instance/qmem1_instance/U437/ZN (NR2D2)                     0.038     0.035      0.569 r
  core_instance/qmem1_instance/n173 (net)       1        0.002               0.000      0.569 r
  core_instance/qmem1_instance/U436/ZN (ND3D2)                     0.029     0.034      0.603 f
  core_instance/qmem1_instance/N90 (net)        1        0.001               0.000      0.603 f
  core_instance/qmem1_instance/Q_reg_21_/D (EDFQD1)                0.029     0.000      0.603 f
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_21_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.068     0.116      0.332 f
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.332 f
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.332 f
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.332 f
  core_instance/qmem0_instance/U572/ZN (CKND2)                     0.033     0.032      0.364 r
  core_instance/qmem0_instance/n231 (net)       2        0.004               0.000      0.364 r
  core_instance/qmem0_instance/U336/ZN (NR2D2)                     0.025     0.023      0.387 f
  core_instance/qmem0_instance/n146 (net)       2        0.006               0.000      0.387 f
  core_instance/qmem0_instance/U319/ZN (ND2D4)                     0.031     0.024      0.411 r
  core_instance/qmem0_instance/n67 (net)        1        0.009               0.000      0.411 r
  core_instance/qmem0_instance/U318/ZN (INVD8)                     0.036     0.031      0.442 f
  core_instance/qmem0_instance/n232 (net)      32        0.047               0.000      0.442 f
  core_instance/qmem0_instance/U278/Z (AO22D1)                     0.031     0.090      0.532 f
  core_instance/qmem0_instance/n58 (net)        1        0.002               0.000      0.532 f
  core_instance/qmem0_instance/U114/ZN (NR3D1)                     0.048     0.044      0.575 r
  core_instance/qmem0_instance/n2 (net)         1        0.001               0.000      0.575 r
  core_instance/qmem0_instance/U113/ZN (ND2D1)                     0.026     0.028      0.603 f
  core_instance/qmem0_instance/N98 (net)        1        0.001               0.000      0.603 f
  core_instance/qmem0_instance/Q_reg_29_/D (EDFQD1)                0.026     0.000      0.603 f
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_29_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.094      0.406
  data required time                                                                    0.406
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.406
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.198


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.099      0.316 r
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.316 r
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.316 r
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.316 r
  core_instance/qmem1_instance/U315/ZN (NR2XD1)                    0.025     0.028      0.345 f
  core_instance/qmem1_instance/n58 (net)        1        0.002               0.000      0.345 f
  core_instance/qmem1_instance/U164/ZN (ND2D2)                     0.044     0.029      0.374 r
  core_instance/qmem1_instance/n654 (net)       3        0.007               0.000      0.374 r
  core_instance/qmem1_instance/U205/ZN (INVD2)                     0.020     0.023      0.397 f
  core_instance/qmem1_instance/n481 (net)       1        0.004               0.000      0.397 f
  core_instance/qmem1_instance/U663/ZN (ND2D4)                     0.041     0.028      0.425 r
  core_instance/qmem1_instance/n590 (net)       3        0.013               0.000      0.425 r
  core_instance/qmem1_instance/U148/ZN (INVD3)                     0.023     0.025      0.450 f
  core_instance/qmem1_instance/n41 (net)        7        0.009               0.000      0.450 f
  core_instance/qmem1_instance/U182/ZN (AOI22D2)                   0.059     0.050      0.500 r
  core_instance/qmem1_instance/n13 (net)        1        0.002               0.000      0.500 r
  core_instance/qmem1_instance/U180/ZN (ND3D2)                     0.043     0.045      0.545 f
  core_instance/qmem1_instance/n12 (net)        1        0.002               0.000      0.545 f
  core_instance/qmem1_instance/U177/ZN (NR2D2)                     0.034     0.034      0.579 r
  core_instance/qmem1_instance/n312 (net)       1        0.001               0.000      0.579 r
  core_instance/qmem1_instance/U261/ZN (ND2D1)                     0.024     0.025      0.604 f
  core_instance/qmem1_instance/N96 (net)        1        0.001               0.000      0.604 f
  core_instance/qmem1_instance/Q_reg_27_/D (EDFQD1)                0.024     0.000      0.604 f
  data arrival time                                                                     0.604

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_27_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.604
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.068     0.116      0.332 f
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.332 f
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.332 f
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.332 f
  core_instance/qmem0_instance/U572/ZN (CKND2)                     0.033     0.032      0.364 r
  core_instance/qmem0_instance/n231 (net)       2        0.004               0.000      0.364 r
  core_instance/qmem0_instance/U404/ZN (NR2D2)                     0.021     0.021      0.385 f
  core_instance/qmem0_instance/n210 (net)       1        0.004               0.000      0.385 f
  core_instance/qmem0_instance/U255/ZN (ND2D4)                     0.031     0.023      0.409 r
  core_instance/qmem0_instance/n120 (net)       1        0.009               0.000      0.409 r
  core_instance/qmem0_instance/U443/ZN (INVD8)                     0.034     0.030      0.438 f
  core_instance/qmem0_instance/n619 (net)      32        0.045               0.000      0.438 f
  core_instance/qmem0_instance/U685/ZN (AOI22D1)                   0.065     0.058      0.496 r
  core_instance/qmem0_instance/n594 (net)       1        0.001               0.000      0.496 r
  core_instance/qmem0_instance/U411/ZN (ND2D1)                     0.036     0.038      0.534 f
  core_instance/qmem0_instance/n125 (net)       1        0.002               0.000      0.534 f
  core_instance/qmem0_instance/U446/ZN (NR2XD1)                    0.033     0.036      0.570 r
  core_instance/qmem0_instance/n603 (net)       1        0.002               0.000      0.570 r
  core_instance/qmem0_instance/U689/ZN (ND3D2)                     0.029     0.033      0.602 f
  core_instance/qmem0_instance/N87 (net)        1        0.001               0.000      0.602 f
  core_instance/qmem0_instance/Q_reg_18_/D (EDFQD1)                0.029     0.000      0.602 f
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_18_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.067     0.106      0.323 r
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.323 r
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.323 r
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.323 r
  core_instance/qmem1_instance/U169/ZN (CKND2)                     0.047     0.046      0.369 f
  core_instance/qmem1_instance/n69 (net)        2        0.012               0.000      0.369 f
  core_instance/qmem1_instance/U168/ZN (ND2D3)                     0.028     0.029      0.398 r
  core_instance/qmem1_instance/n158 (net)       1        0.004               0.000      0.398 r
  core_instance/qmem1_instance/U394/ZN (NR2D4)                     0.020     0.020      0.418 f
  core_instance/qmem1_instance/n471 (net)       3        0.009               0.000      0.418 f
  core_instance/qmem1_instance/U502/ZN (INVD4)                     0.025     0.021      0.439 r
  core_instance/qmem1_instance/n341 (net)       1        0.009               0.000      0.439 r
  core_instance/qmem1_instance/U503/ZN (INVD8)                     0.025     0.023      0.462 f
  core_instance/qmem1_instance/n472 (net)      20        0.031               0.000      0.462 f
  core_instance/qmem1_instance/U373/ZN (AOI22D1)                   0.065     0.043      0.506 r
  core_instance/qmem1_instance/n406 (net)       1        0.001               0.000      0.506 r
  core_instance/qmem1_instance/U638/ZN (ND2D1)                     0.031     0.033      0.538 f
  core_instance/qmem1_instance/n405 (net)       1        0.001               0.000      0.538 f
  core_instance/qmem1_instance/U202/ZN (NR2D1)                     0.043     0.038      0.576 r
  core_instance/qmem1_instance/n292 (net)       1        0.001               0.000      0.576 r
  core_instance/qmem1_instance/U209/ZN (ND2D1)                     0.025     0.027      0.603 f
  core_instance/qmem1_instance/N83 (net)        1        0.001               0.000      0.603 f
  core_instance/qmem1_instance/Q_reg_14_/D (EDFQD1)                0.025     0.000      0.603 f
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_14_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.094      0.406
  data required time                                                                    0.406
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.406
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.067     0.106      0.323 r
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.323 r
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.323 r
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.323 r
  core_instance/qmem1_instance/U169/ZN (CKND2)                     0.047     0.046      0.369 f
  core_instance/qmem1_instance/n69 (net)        2        0.012               0.000      0.369 f
  core_instance/qmem1_instance/U168/ZN (ND2D3)                     0.028     0.029      0.398 r
  core_instance/qmem1_instance/n158 (net)       1        0.004               0.000      0.398 r
  core_instance/qmem1_instance/U394/ZN (NR2D4)                     0.020     0.020      0.418 f
  core_instance/qmem1_instance/n471 (net)       3        0.009               0.000      0.418 f
  core_instance/qmem1_instance/U502/ZN (INVD4)                     0.025     0.021      0.439 r
  core_instance/qmem1_instance/n341 (net)       1        0.009               0.000      0.439 r
  core_instance/qmem1_instance/U503/ZN (INVD8)                     0.025     0.023      0.462 f
  core_instance/qmem1_instance/n472 (net)      20        0.031               0.000      0.462 f
  core_instance/qmem1_instance/U372/ZN (AOI22D1)                   0.065     0.043      0.506 r
  core_instance/qmem1_instance/n403 (net)       1        0.001               0.000      0.506 r
  core_instance/qmem1_instance/U637/ZN (ND2D1)                     0.031     0.033      0.538 f
  core_instance/qmem1_instance/n402 (net)       1        0.001               0.000      0.538 f
  core_instance/qmem1_instance/U201/ZN (NR2D1)                     0.043     0.038      0.576 r
  core_instance/qmem1_instance/n289 (net)       1        0.001               0.000      0.576 r
  core_instance/qmem1_instance/U210/ZN (ND2D1)                     0.025     0.027      0.603 f
  core_instance/qmem1_instance/N81 (net)        1        0.001               0.000      0.603 f
  core_instance/qmem1_instance/Q_reg_12_/D (EDFQD1)                0.025     0.000      0.603 f
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_12_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.094      0.406
  data required time                                                                    0.406
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.406
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.099      0.316 r
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.316 r
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.316 r
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.316 r
  core_instance/qmem1_instance/U155/ZN (CKND4)                     0.030     0.032      0.348 f
  core_instance/qmem1_instance/n259 (net)       2        0.013               0.000      0.348 f
  core_instance/qmem1_instance/U175/ZN (NR2D8)                     0.054     0.040      0.388 r
  core_instance/qmem1_instance/n438 (net)       3        0.016               0.000      0.388 r
  core_instance/qmem1_instance/U176/ZN (ND2D8)                     0.043     0.041      0.430 f
  core_instance/qmem1_instance/n457 (net)       4        0.021               0.000      0.430 f
  core_instance/qmem1_instance/U239/ZN (INVD6)                     0.024     0.024      0.454 r
  core_instance/qmem1_instance/n430 (net)       2        0.009               0.000      0.454 r
  core_instance/qmem1_instance/U529/ZN (ND2D4)                     0.037     0.029      0.483 f
  core_instance/qmem1_instance/n439 (net)       4        0.010               0.000      0.483 f
  core_instance/qmem1_instance/U139/ZN (INVD3)                     0.038     0.033      0.515 r
  core_instance/qmem1_instance/n274 (net)       5        0.011               0.000      0.515 r
  core_instance/qmem1_instance/U321/ZN (ND2D2)                     0.018     0.021      0.537 f
  core_instance/qmem1_instance/n70 (net)        1        0.001               0.000      0.537 f
  core_instance/qmem1_instance/U270/ZN (ND2D1)                     0.030     0.024      0.560 r
  core_instance/qmem1_instance/n80 (net)        1        0.002               0.000      0.560 r
  core_instance/qmem1_instance/U324/ZN (NR3D1)                     0.026     0.024      0.584 f
  core_instance/qmem1_instance/n78 (net)        1        0.001               0.000      0.584 f
  core_instance/qmem1_instance/U264/ZN (ND2D1)                     0.022     0.020      0.604 r
  core_instance/qmem1_instance/N88 (net)        1        0.001               0.000      0.604 r
  core_instance/qmem1_instance/Q_reg_19_/D (EDFQD1)                0.022     0.000      0.604 r
  data arrival time                                                                     0.604

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_19_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.604
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U504/ZN (NR2D4)                     0.055     0.046      0.369 r
  core_instance/qmem1_instance/n302 (net)       2        0.008               0.000      0.369 r
  core_instance/qmem1_instance/U179/ZN (ND2D3)                     0.042     0.039      0.408 f
  core_instance/qmem1_instance/n384 (net)       4        0.009               0.000      0.408 f
  core_instance/qmem1_instance/U112/ZN (CKND2)                     0.038     0.033      0.441 r
  core_instance/qmem1_instance/n171 (net)       2        0.007               0.000      0.441 r
  core_instance/qmem1_instance/U231/ZN (ND2D4)                     0.034     0.031      0.472 f
  core_instance/qmem1_instance/n516 (net)       1        0.009               0.000      0.472 f
  core_instance/qmem1_instance/U157/ZN (INVD8)                     0.044     0.036      0.508 r
  core_instance/qmem1_instance/n679 (net)      20        0.036               0.000      0.508 r
  core_instance/qmem1_instance/U46/ZN (ND2D1)                      0.027     0.029      0.536 f
  core_instance/qmem1_instance/n122 (net)       1        0.001               0.000      0.536 f
  core_instance/qmem1_instance/U271/ZN (ND2D1)                     0.035     0.029      0.565 r
  core_instance/qmem1_instance/n234 (net)       1        0.002               0.000      0.565 r
  core_instance/qmem1_instance/U497/ZN (NR2D2)                     0.017     0.020      0.585 f
  core_instance/qmem1_instance/n210 (net)       1        0.002               0.000      0.585 f
  core_instance/qmem1_instance/U496/ZN (ND3D2)                     0.022     0.020      0.604 r
  core_instance/qmem1_instance/N97 (net)        1        0.001               0.000      0.604 r
  core_instance/qmem1_instance/Q_reg_28_/D (EDFQD1)                0.022     0.000      0.604 r
  data arrival time                                                                     0.604

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_28_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.604
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.068     0.116      0.332 f
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.332 f
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.332 f
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.332 f
  core_instance/qmem0_instance/U572/ZN (CKND2)                     0.033     0.032      0.364 r
  core_instance/qmem0_instance/n231 (net)       2        0.004               0.000      0.364 r
  core_instance/qmem0_instance/U336/ZN (NR2D2)                     0.025     0.023      0.387 f
  core_instance/qmem0_instance/n146 (net)       2        0.006               0.000      0.387 f
  core_instance/qmem0_instance/U319/ZN (ND2D4)                     0.031     0.024      0.411 r
  core_instance/qmem0_instance/n67 (net)        1        0.009               0.000      0.411 r
  core_instance/qmem0_instance/U318/ZN (INVD8)                     0.036     0.031      0.442 f
  core_instance/qmem0_instance/n232 (net)      32        0.047               0.000      0.442 f
  core_instance/qmem0_instance/U386/ZN (AOI22D1)                   0.065     0.063      0.505 r
  core_instance/qmem0_instance/n501 (net)       1        0.001               0.000      0.505 r
  core_instance/qmem0_instance/U657/Z (AN2XD1)                     0.034     0.062      0.566 r
  core_instance/qmem0_instance/n503 (net)       1        0.002               0.000      0.566 r
  core_instance/qmem0_instance/U139/ZN (ND3D2)                     0.029     0.036      0.602 f
  core_instance/qmem0_instance/N74 (net)        1        0.001               0.000      0.602 f
  core_instance/qmem0_instance/Q_reg_5_/D (EDFQD1)                 0.029     0.000      0.602 f
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_5_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.099      0.316 r
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.316 r
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.316 r
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.316 r
  core_instance/qmem1_instance/U315/ZN (NR2XD1)                    0.025     0.028      0.345 f
  core_instance/qmem1_instance/n58 (net)        1        0.002               0.000      0.345 f
  core_instance/qmem1_instance/U164/ZN (ND2D2)                     0.044     0.029      0.374 r
  core_instance/qmem1_instance/n654 (net)       3        0.007               0.000      0.374 r
  core_instance/qmem1_instance/U170/ZN (NR2D3)                     0.025     0.024      0.397 f
  core_instance/qmem1_instance/n675 (net)       2        0.006               0.000      0.397 f
  core_instance/qmem1_instance/U559/Z (BUFFD16)                    0.028     0.052      0.449 f
  core_instance/qmem1_instance/n253 (net)      29        0.039               0.000      0.449 f
  core_instance/qmem1_instance/U554/Z (AO22D1)                     0.032     0.084      0.533 f
  core_instance/qmem1_instance/n242 (net)       1        0.002               0.000      0.533 f
  core_instance/qmem1_instance/U371/ZN (NR2D2)                     0.039     0.032      0.565 r
  core_instance/qmem1_instance/n108 (net)       1        0.002               0.000      0.565 r
  core_instance/qmem1_instance/U237/ZN (ND3D2)                     0.029     0.037      0.602 f
  core_instance/qmem1_instance/N84 (net)        1        0.001               0.000      0.602 f
  core_instance/qmem1_instance/Q_reg_15_/D (EDFQD1)                0.029     0.000      0.602 f
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_15_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.068     0.116      0.332 f
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.332 f
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.332 f
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.332 f
  core_instance/qmem0_instance/U572/ZN (CKND2)                     0.033     0.032      0.364 r
  core_instance/qmem0_instance/n231 (net)       2        0.004               0.000      0.364 r
  core_instance/qmem0_instance/U336/ZN (NR2D2)                     0.025     0.023      0.387 f
  core_instance/qmem0_instance/n146 (net)       2        0.006               0.000      0.387 f
  core_instance/qmem0_instance/U319/ZN (ND2D4)                     0.031     0.024      0.411 r
  core_instance/qmem0_instance/n67 (net)        1        0.009               0.000      0.411 r
  core_instance/qmem0_instance/U318/ZN (INVD8)                     0.036     0.031      0.442 f
  core_instance/qmem0_instance/n232 (net)      32        0.047               0.000      0.442 f
  core_instance/qmem0_instance/U268/Z (AO22D1)                     0.032     0.091      0.533 f
  core_instance/qmem0_instance/n47 (net)        1        0.002               0.000      0.533 f
  core_instance/qmem0_instance/U251/ZN (NR2D2)                     0.039     0.032      0.565 r
  core_instance/qmem0_instance/n362 (net)       1        0.002               0.000      0.565 r
  core_instance/qmem0_instance/U517/ZN (ND3D2)                     0.029     0.037      0.602 f
  core_instance/qmem0_instance/N75 (net)        1        0.001               0.000      0.602 f
  core_instance/qmem0_instance/Q_reg_6_/D (EDFQD1)                 0.029     0.000      0.602 f
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_6_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U657/ZN (ND3D3)                     0.041     0.038      0.367 r
  core_instance/qmem1_instance/n663 (net)       2        0.008               0.000      0.367 r
  core_instance/qmem1_instance/U187/ZN (INVD6)                     0.022     0.024      0.391 f
  core_instance/qmem1_instance/n391 (net)       2        0.017               0.000      0.391 f
  core_instance/qmem1_instance/U518/ZN (ND2D8)                     0.029     0.024      0.415 r
  core_instance/qmem1_instance/n361 (net)       1        0.016               0.000      0.415 r
  core_instance/qmem1_instance/U645/ZN (CKND16)                    0.031     0.028      0.443 f
  core_instance/qmem1_instance/n672 (net)      32        0.064               0.000      0.443 f
  core_instance/qmem1_instance/U38/ZN (AOI22D1)                    0.079     0.065      0.508 r
  core_instance/qmem1_instance/n570 (net)       1        0.002               0.000      0.508 r
  core_instance/qmem1_instance/U375/ZN (ND3D2)                     0.043     0.042      0.550 f
  core_instance/qmem1_instance/n179 (net)       1        0.002               0.000      0.550 f
  core_instance/qmem1_instance/U446/ZN (CKND2)                     0.021     0.021      0.571 r
  core_instance/qmem1_instance/n178 (net)       1        0.002               0.000      0.571 r
  core_instance/qmem1_instance/U445/ZN (ND3D2)                     0.033     0.030      0.601 f
  core_instance/qmem1_instance/N78 (net)        1        0.001               0.000      0.601 f
  core_instance/qmem1_instance/Q_reg_9_/D (EDFQD1)                 0.033     0.000      0.601 f
  data arrival time                                                                     0.601

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_9_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.096      0.404
  data required time                                                                    0.404
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.404
  data arrival time                                                                    -0.601
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U504/ZN (NR2D4)                     0.055     0.046      0.369 r
  core_instance/qmem1_instance/n302 (net)       2        0.008               0.000      0.369 r
  core_instance/qmem1_instance/U179/ZN (ND2D3)                     0.042     0.039      0.408 f
  core_instance/qmem1_instance/n384 (net)       4        0.009               0.000      0.408 f
  core_instance/qmem1_instance/U112/ZN (CKND2)                     0.038     0.033      0.441 r
  core_instance/qmem1_instance/n171 (net)       2        0.007               0.000      0.441 r
  core_instance/qmem1_instance/U231/ZN (ND2D4)                     0.034     0.031      0.472 f
  core_instance/qmem1_instance/n516 (net)       1        0.009               0.000      0.472 f
  core_instance/qmem1_instance/U157/ZN (INVD8)                     0.044     0.036      0.508 r
  core_instance/qmem1_instance/n679 (net)      20        0.036               0.000      0.508 r
  core_instance/qmem1_instance/U58/ZN (CKND2D1)                    0.035     0.034      0.541 f
  core_instance/qmem1_instance/n53 (net)        1        0.002               0.000      0.541 f
  core_instance/qmem1_instance/U296/ZN (ND3D2)                     0.033     0.026      0.568 r
  core_instance/qmem1_instance/n51 (net)        1        0.004               0.000      0.568 r
  core_instance/qmem1_instance/U293/ZN (NR4D2)                     0.029     0.022      0.589 f
  core_instance/qmem1_instance/n47 (net)        1        0.002               0.000      0.589 f
  core_instance/qmem1_instance/U289/ZN (ND2D2)                     0.016     0.017      0.606 r
  core_instance/qmem1_instance/N70 (net)        1        0.001               0.000      0.606 r
  core_instance/qmem1_instance/Q_reg_1_/D (EDFQD1)                 0.016     0.000      0.606 r
  data arrival time                                                                     0.606

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_1_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.091      0.409
  data required time                                                                    0.409
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.409
  data arrival time                                                                    -0.606
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.099      0.316 r
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.316 r
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.316 r
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.316 r
  core_instance/qmem1_instance/U315/ZN (NR2XD1)                    0.025     0.028      0.345 f
  core_instance/qmem1_instance/n58 (net)        1        0.002               0.000      0.345 f
  core_instance/qmem1_instance/U164/ZN (ND2D2)                     0.044     0.029      0.374 r
  core_instance/qmem1_instance/n654 (net)       3        0.007               0.000      0.374 r
  core_instance/qmem1_instance/U170/ZN (NR2D3)                     0.025     0.024      0.397 f
  core_instance/qmem1_instance/n675 (net)       2        0.006               0.000      0.397 f
  core_instance/qmem1_instance/U559/Z (BUFFD16)                    0.028     0.052      0.449 f
  core_instance/qmem1_instance/n253 (net)      29        0.039               0.000      0.449 f
  core_instance/qmem1_instance/U398/Z (AO22D4)                     0.028     0.083      0.532 f
  core_instance/qmem1_instance/n237 (net)       1        0.003               0.000      0.532 f
  core_instance/qmem1_instance/U125/ZN (NR3D2)                     0.038     0.045      0.577 r
  core_instance/qmem1_instance/n1 (net)         1        0.001               0.000      0.577 r
  core_instance/qmem1_instance/U124/ZN (ND2D1)                     0.024     0.026      0.603 f
  core_instance/qmem1_instance/N79 (net)        1        0.001               0.000      0.603 f
  core_instance/qmem1_instance/Q_reg_10_/D (EDFQD1)                0.024     0.000      0.603 f
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_10_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.094      0.406
  data required time                                                                    0.406
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.406
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U693/ZN (AOI22D1)                   0.065     0.064      0.546 f
  core_instance/qmem0_instance/n621 (net)       1        0.002               0.000      0.546 f
  core_instance/qmem0_instance/U466/ZN (CKND2)                     0.026     0.024      0.570 r
  core_instance/qmem0_instance/n134 (net)       1        0.002               0.000      0.570 r
  core_instance/qmem0_instance/U262/ZN (NR2D2)                     0.016     0.016      0.586 f
  core_instance/qmem0_instance/n132 (net)       1        0.002               0.000      0.586 f
  core_instance/qmem0_instance/U263/ZN (ND3D2)                     0.022     0.018      0.604 r
  core_instance/qmem0_instance/N85 (net)        1        0.001               0.000      0.604 r
  core_instance/qmem0_instance/Q_reg_16_/D (EDFQD1)                0.022     0.000      0.604 r
  data arrival time                                                                     0.604

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_16_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.604
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.067     0.106      0.323 r
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.323 r
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.323 r
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.323 r
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.026     0.027      0.350 f
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.350 f
  core_instance/qmem1_instance/U167/ZN (ND2D4)                     0.035     0.029      0.379 r
  core_instance/qmem1_instance/n260 (net)       3        0.011               0.000      0.379 r
  core_instance/qmem1_instance/U515/Z (CKBD4)                      0.020     0.038      0.418 r
  core_instance/qmem1_instance/n216 (net)       3        0.005               0.000      0.418 r
  core_instance/qmem1_instance/U510/ZN (NR2D2)                     0.018     0.012      0.430 f
  core_instance/qmem1_instance/n223 (net)       1        0.001               0.000      0.430 f
  core_instance/qmem1_instance/U244/ZN (AOI21D0)                   0.087     0.070      0.499 r
  core_instance/qmem1_instance/n517 (net)       1        0.001               0.000      0.499 r
  core_instance/qmem1_instance/U640/ZN (ND2D1)                     0.036     0.037      0.536 f
  core_instance/qmem1_instance/n347 (net)       1        0.001               0.000      0.536 f
  core_instance/qmem1_instance/U221/ZN (NR2D1)                     0.043     0.039      0.576 r
  core_instance/qmem1_instance/n346 (net)       1        0.001               0.000      0.576 r
  core_instance/qmem1_instance/U152/ZN (ND2D1)                     0.025     0.027      0.603 f
  core_instance/qmem1_instance/N100 (net)       1        0.001               0.000      0.603 f
  core_instance/qmem1_instance/Q_reg_31_/D (EDFQD1)                0.025     0.000      0.603 f
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_31_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.094      0.406
  data required time                                                                    0.406
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.406
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.197


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U504/ZN (NR2D4)                     0.055     0.046      0.369 r
  core_instance/qmem1_instance/n302 (net)       2        0.008               0.000      0.369 r
  core_instance/qmem1_instance/U167/ZN (ND2D4)                     0.039     0.037      0.406 f
  core_instance/qmem1_instance/n260 (net)       3        0.011               0.000      0.406 f
  core_instance/qmem1_instance/U166/ZN (CKND2)                     0.027     0.026      0.432 r
  core_instance/qmem1_instance/n222 (net)       1        0.004               0.000      0.432 r
  core_instance/qmem1_instance/U405/ZN (ND2D4)                     0.034     0.028      0.460 f
  core_instance/qmem1_instance/n136 (net)       1        0.009               0.000      0.460 f
  core_instance/qmem1_instance/U404/ZN (INVD8)                     0.055     0.042      0.501 r
  core_instance/qmem1_instance/n228 (net)      31        0.047               0.000      0.501 r
  core_instance/qmem1_instance/U571/ZN (AOI22D1)                   0.056     0.034      0.535 f
  core_instance/qmem1_instance/n548 (net)       1        0.001               0.000      0.535 f
  core_instance/qmem1_instance/U383/ZN (ND2D1)                     0.036     0.036      0.571 r
  core_instance/qmem1_instance/n336 (net)       1        0.002               0.000      0.571 r
  core_instance/qmem1_instance/U607/ZN (NR2D2)                     0.016     0.018      0.589 f
  core_instance/qmem1_instance/n335 (net)       1        0.002               0.000      0.589 f
  core_instance/qmem1_instance/U628/ZN (ND3D2)                     0.022     0.015      0.603 r
  core_instance/qmem1_instance/N92 (net)        1        0.001               0.000      0.603 r
  core_instance/qmem1_instance/Q_reg_23_/D (EDFQD1)                0.022     0.000      0.603 r
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_23_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U169/ZN (CKND2)                     0.059     0.050      0.379 r
  core_instance/qmem1_instance/n69 (net)        2        0.012               0.000      0.379 r
  core_instance/qmem1_instance/U168/ZN (ND2D3)                     0.029     0.034      0.413 f
  core_instance/qmem1_instance/n158 (net)       1        0.004               0.000      0.413 f
  core_instance/qmem1_instance/U394/ZN (NR2D4)                     0.056     0.041      0.454 r
  core_instance/qmem1_instance/n471 (net)       3        0.009               0.000      0.454 r
  core_instance/qmem1_instance/U502/ZN (INVD4)                     0.023     0.025      0.479 f
  core_instance/qmem1_instance/n341 (net)       1        0.009               0.000      0.479 f
  core_instance/qmem1_instance/U503/ZN (INVD8)                     0.039     0.030      0.509 r
  core_instance/qmem1_instance/n472 (net)      20        0.031               0.000      0.509 r
  core_instance/qmem1_instance/U79/ZN (CKND2D1)                    0.025     0.026      0.536 f
  core_instance/qmem1_instance/n373 (net)       1        0.001               0.000      0.536 f
  core_instance/qmem1_instance/U443/ZN (ND2D1)                     0.035     0.028      0.564 r
  core_instance/qmem1_instance/n414 (net)       1        0.002               0.000      0.564 r
  core_instance/qmem1_instance/U597/ZN (NR2D2)                     0.017     0.020      0.584 f
  core_instance/qmem1_instance/n300 (net)       1        0.002               0.000      0.584 f
  core_instance/qmem1_instance/U343/ZN (ND3D2)                     0.022     0.020      0.603 r
  core_instance/qmem1_instance/N75 (net)        1        0.001               0.000      0.603 r
  core_instance/qmem1_instance/Q_reg_6_/D (EDFQD1)                 0.022     0.000      0.603 r
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_6_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.067     0.106      0.323 r
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.323 r
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.323 r
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.323 r
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.026     0.027      0.350 f
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.350 f
  core_instance/qmem1_instance/U167/ZN (ND2D4)                     0.035     0.029      0.379 r
  core_instance/qmem1_instance/n260 (net)       3        0.011               0.000      0.379 r
  core_instance/qmem1_instance/U166/ZN (CKND2)                     0.021     0.023      0.402 f
  core_instance/qmem1_instance/n222 (net)       1        0.004               0.000      0.402 f
  core_instance/qmem1_instance/U405/ZN (ND2D4)                     0.032     0.023      0.425 r
  core_instance/qmem1_instance/n136 (net)       1        0.009               0.000      0.425 r
  core_instance/qmem1_instance/U404/ZN (INVD8)                     0.034     0.030      0.455 f
  core_instance/qmem1_instance/n228 (net)      31        0.044               0.000      0.455 f
  core_instance/qmem1_instance/U251/Z (AO22D1)                     0.026     0.068      0.523 f
  core_instance/qmem1_instance/n32 (net)        1        0.001               0.000      0.523 f
  core_instance/qmem1_instance/U165/ZN (NR2D1)                     0.043     0.037      0.560 r
  core_instance/qmem1_instance/n112 (net)       1        0.001               0.000      0.560 r
  core_instance/qmem1_instance/U3/ZN (ND3D1)                       0.041     0.037      0.598 f
  core_instance/qmem1_instance/N87 (net)        1        0.001               0.000      0.598 f
  core_instance/qmem1_instance/Q_reg_18_/D (EDFQD1)                0.041     0.000      0.598 f
  data arrival time                                                                     0.598

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_18_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.098      0.402
  data required time                                                                    0.402
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.402
  data arrival time                                                                    -0.598
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.099      0.316 r
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.316 r
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.316 r
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.316 r
  core_instance/qmem1_instance/U155/ZN (CKND4)                     0.030     0.032      0.348 f
  core_instance/qmem1_instance/n259 (net)       2        0.013               0.000      0.348 f
  core_instance/qmem1_instance/U175/ZN (NR2D8)                     0.054     0.040      0.388 r
  core_instance/qmem1_instance/n438 (net)       3        0.016               0.000      0.388 r
  core_instance/qmem1_instance/U176/ZN (ND2D8)                     0.043     0.041      0.430 f
  core_instance/qmem1_instance/n457 (net)       4        0.021               0.000      0.430 f
  core_instance/qmem1_instance/U239/ZN (INVD6)                     0.024     0.024      0.454 r
  core_instance/qmem1_instance/n430 (net)       2        0.009               0.000      0.454 r
  core_instance/qmem1_instance/U229/ZN (ND2D4)                     0.034     0.028      0.481 f
  core_instance/qmem1_instance/n23 (net)        1        0.009               0.000      0.481 f
  core_instance/qmem1_instance/U141/ZN (INVD8)                     0.040     0.034      0.515 r
  core_instance/qmem1_instance/n57 (net)       19        0.032               0.000      0.515 r
  core_instance/qmem1_instance/U309/ZN (CKND2D1)                   0.026     0.027      0.542 f
  core_instance/qmem1_instance/n277 (net)       1        0.001               0.000      0.542 f
  core_instance/qmem1_instance/U250/Z (AN2XD1)                     0.022     0.040      0.582 f
  core_instance/qmem1_instance/n31 (net)        1        0.002               0.000      0.582 f
  core_instance/qmem1_instance/U486/ZN (ND3D2)                     0.022     0.021      0.603 r
  core_instance/qmem1_instance/N86 (net)        1        0.001               0.000      0.603 r
  core_instance/qmem1_instance/Q_reg_17_/D (EDFQD1)                0.022     0.000      0.603 r
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_17_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.067     0.106      0.323 r
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.323 r
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.323 r
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.323 r
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.026     0.027      0.350 f
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.350 f
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.037     0.026      0.377 r
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.377 r
  core_instance/qmem1_instance/U512/ZN (NR2D4)                     0.023     0.020      0.397 f
  core_instance/qmem1_instance/n498 (net)       1        0.007               0.000      0.397 f
  core_instance/qmem1_instance/U240/ZN (INVD6)                     0.029     0.024      0.421 r
  core_instance/qmem1_instance/n325 (net)       1        0.016               0.000      0.421 r
  core_instance/qmem1_instance/U618/ZN (CKND16)                    0.030     0.028      0.449 f
  core_instance/qmem1_instance/n676 (net)      32        0.061               0.000      0.449 f
  core_instance/qmem1_instance/U57/ZN (AOI22D1)                    0.079     0.065      0.513 r
  core_instance/qmem1_instance/n557 (net)       1        0.002               0.000      0.513 r
  core_instance/qmem1_instance/U671/ZN (CKND2)                     0.026     0.026      0.539 f
  core_instance/qmem1_instance/n419 (net)       1        0.002               0.000      0.539 f
  core_instance/qmem1_instance/U429/ZN (NR2D2)                     0.036     0.034      0.573 r
  core_instance/qmem1_instance/n167 (net)       1        0.002               0.000      0.573 r
  core_instance/qmem1_instance/U427/ZN (ND3D2)                     0.029     0.028      0.601 f
  core_instance/qmem1_instance/N74 (net)        1        0.001               0.000      0.601 f
  core_instance/qmem1_instance/Q_reg_5_/D (EDFQD1)                 0.029     0.000      0.601 f
  data arrival time                                                                     0.601

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_5_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.601
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U155/ZN (CKND4)                     0.037     0.035      0.358 r
  core_instance/qmem1_instance/n259 (net)       2        0.013               0.000      0.358 r
  core_instance/qmem1_instance/U175/ZN (NR2D8)                     0.020     0.021      0.379 f
  core_instance/qmem1_instance/n438 (net)       3        0.016               0.000      0.379 f
  core_instance/qmem1_instance/U176/ZN (ND2D8)                     0.037     0.027      0.406 r
  core_instance/qmem1_instance/n457 (net)       4        0.022               0.000      0.406 r
  core_instance/qmem1_instance/U239/ZN (INVD6)                     0.016     0.018      0.424 f
  core_instance/qmem1_instance/n430 (net)       2        0.009               0.000      0.424 f
  core_instance/qmem1_instance/U529/ZN (ND2D4)                     0.035     0.023      0.448 r
  core_instance/qmem1_instance/n439 (net)       4        0.010               0.000      0.448 r
  core_instance/qmem1_instance/U335/ZN (CKND4)                     0.024     0.025      0.473 f
  core_instance/qmem1_instance/n90 (net)        6        0.011               0.000      0.473 f
  core_instance/qmem1_instance/U332/ZN (AOI22D2)                   0.049     0.034      0.507 r
  core_instance/qmem1_instance/n533 (net)       1        0.001               0.000      0.507 r
  core_instance/qmem1_instance/U454/ZN (ND2D1)                     0.036     0.035      0.542 f
  core_instance/qmem1_instance/n306 (net)       1        0.002               0.000      0.542 f
  core_instance/qmem1_instance/U199/ZN (NR2D2)                     0.036     0.031      0.573 r
  core_instance/qmem1_instance/n305 (net)       1        0.002               0.000      0.573 r
  core_instance/qmem1_instance/U451/ZN (ND3D2)                     0.029     0.028      0.601 f
  core_instance/qmem1_instance/N98 (net)        1        0.001               0.000      0.601 f
  core_instance/qmem1_instance/Q_reg_29_/D (EDFQD1)                0.029     0.000      0.601 f
  data arrival time                                                                     0.601

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_29_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.601
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.068     0.116      0.332 f
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.332 f
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.332 f
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.332 f
  core_instance/qmem0_instance/U572/ZN (CKND2)                     0.033     0.032      0.364 r
  core_instance/qmem0_instance/n231 (net)       2        0.004               0.000      0.364 r
  core_instance/qmem0_instance/U404/ZN (NR2D2)                     0.021     0.021      0.385 f
  core_instance/qmem0_instance/n210 (net)       1        0.004               0.000      0.385 f
  core_instance/qmem0_instance/U255/ZN (ND2D4)                     0.031     0.023      0.409 r
  core_instance/qmem0_instance/n120 (net)       1        0.009               0.000      0.409 r
  core_instance/qmem0_instance/U443/ZN (INVD8)                     0.034     0.030      0.438 f
  core_instance/qmem0_instance/n619 (net)      32        0.045               0.000      0.438 f
  core_instance/qmem0_instance/U662/ZN (AOI22D1)                   0.079     0.066      0.504 r
  core_instance/qmem0_instance/n516 (net)       1        0.002               0.000      0.504 r
  core_instance/qmem0_instance/U132/ZN (ND2D2)                     0.033     0.033      0.537 f
  core_instance/qmem0_instance/n519 (net)       1        0.002               0.000      0.537 f
  core_instance/qmem0_instance/U372/ZN (NR2D2)                     0.036     0.036      0.572 r
  core_instance/qmem0_instance/n368 (net)       1        0.002               0.000      0.572 r
  core_instance/qmem0_instance/U130/ZN (ND3D2)                     0.033     0.028      0.600 f
  core_instance/qmem0_instance/N86 (net)        1        0.001               0.000      0.600 f
  core_instance/qmem0_instance/Q_reg_17_/D (EDFQD1)                0.033     0.000      0.600 f
  data arrival time                                                                     0.600

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_17_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.096      0.404
  data required time                                                                    0.404
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.404
  data arrival time                                                                    -0.600
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.099      0.316 r
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.316 r
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.316 r
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.316 r
  core_instance/qmem1_instance/U315/ZN (NR2XD1)                    0.025     0.028      0.345 f
  core_instance/qmem1_instance/n58 (net)        1        0.002               0.000      0.345 f
  core_instance/qmem1_instance/U164/ZN (ND2D2)                     0.044     0.029      0.374 r
  core_instance/qmem1_instance/n654 (net)       3        0.007               0.000      0.374 r
  core_instance/qmem1_instance/U170/ZN (NR2D3)                     0.025     0.024      0.397 f
  core_instance/qmem1_instance/n675 (net)       2        0.006               0.000      0.397 f
  core_instance/qmem1_instance/U559/Z (BUFFD16)                    0.028     0.052      0.449 f
  core_instance/qmem1_instance/n253 (net)      29        0.039               0.000      0.449 f
  core_instance/qmem1_instance/U692/ZN (AOI22D1)                   0.065     0.056      0.505 r
  core_instance/qmem1_instance/n492 (net)       1        0.001               0.000      0.505 r
  core_instance/qmem1_instance/U269/ZN (ND2D1)                     0.042     0.041      0.547 f
  core_instance/qmem1_instance/n496 (net)       1        0.002               0.000      0.547 f
  core_instance/qmem1_instance/U587/ZN (NR2D2)                     0.036     0.037      0.584 r
  core_instance/qmem1_instance/n282 (net)       1        0.002               0.000      0.584 r
  core_instance/qmem1_instance/U137/ZN (ND2D2)                     0.017     0.020      0.604 f
  core_instance/qmem1_instance/N76 (net)        1        0.001               0.000      0.604 f
  core_instance/qmem1_instance/Q_reg_7_/D (EDFQD1)                 0.017     0.000      0.604 f
  data arrival time                                                                     0.604

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_7_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.092      0.408
  data required time                                                                    0.408
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.408
  data arrival time                                                                    -0.604
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.099      0.316 r
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.316 r
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.316 r
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.316 r
  core_instance/qmem1_instance/U315/ZN (NR2XD1)                    0.025     0.028      0.345 f
  core_instance/qmem1_instance/n58 (net)        1        0.002               0.000      0.345 f
  core_instance/qmem1_instance/U164/ZN (ND2D2)                     0.044     0.029      0.374 r
  core_instance/qmem1_instance/n654 (net)       3        0.007               0.000      0.374 r
  core_instance/qmem1_instance/U170/ZN (NR2D3)                     0.025     0.024      0.397 f
  core_instance/qmem1_instance/n675 (net)       2        0.006               0.000      0.397 f
  core_instance/qmem1_instance/U559/Z (BUFFD16)                    0.028     0.052      0.449 f
  core_instance/qmem1_instance/n253 (net)      29        0.039               0.000      0.449 f
  core_instance/qmem1_instance/U639/ZN (AOI22D2)                   0.061     0.052      0.502 r
  core_instance/qmem1_instance/n477 (net)       1        0.002               0.000      0.502 r
  core_instance/qmem1_instance/U686/ZN (ND3D2)                     0.040     0.046      0.548 f
  core_instance/qmem1_instance/n476 (net)       1        0.002               0.000      0.548 f
  core_instance/qmem1_instance/U354/ZN (NR2D2)                     0.029     0.028      0.576 r
  core_instance/qmem1_instance/n101 (net)       1        0.001               0.000      0.576 r
  core_instance/qmem1_instance/U184/ZN (ND2D1)                     0.026     0.026      0.602 f
  core_instance/qmem1_instance/N71 (net)        1        0.001               0.000      0.602 f
  core_instance/qmem1_instance/Q_reg_2_/D (EDFQD1)                 0.026     0.000      0.602 f
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_2_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.094      0.406
  data required time                                                                    0.406
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.406
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U199/ZN (CKND4)                     0.029     0.031      0.358 f
  core_instance/qmem0_instance/n352 (net)       2        0.009               0.000      0.358 f
  core_instance/qmem0_instance/U218/ZN (ND2D4)                     0.029     0.024      0.382 r
  core_instance/qmem0_instance/n335 (net)       3        0.008               0.000      0.382 r
  core_instance/qmem0_instance/U131/ZN (NR2D4)                     0.019     0.018      0.400 f
  core_instance/qmem0_instance/n392 (net)       1        0.006               0.000      0.400 f
  core_instance/qmem0_instance/U129/ZN (CKND6)                     0.028     0.023      0.423 r
  core_instance/qmem0_instance/n39 (net)        1        0.016               0.000      0.423 r
  core_instance/qmem0_instance/U236/ZN (CKND16)                    0.026     0.025      0.448 f
  core_instance/qmem0_instance/n625 (net)      32        0.051               0.000      0.448 f
  core_instance/qmem0_instance/U667/ZN (AOI22D1)                   0.065     0.055      0.503 r
  core_instance/qmem0_instance/n538 (net)       1        0.001               0.000      0.503 r
  core_instance/qmem0_instance/U414/ZN (ND2D1)                     0.042     0.043      0.546 f
  core_instance/qmem0_instance/n191 (net)       1        0.002               0.000      0.546 f
  core_instance/qmem0_instance/U112/ZN (NR2D2)                     0.036     0.037      0.583 r
  core_instance/qmem0_instance/n1 (net)         1        0.002               0.000      0.583 r
  core_instance/qmem0_instance/U111/ZN (ND2D2)                     0.020     0.020      0.603 f
  core_instance/qmem0_instance/N88 (net)        1        0.001               0.000      0.603 f
  core_instance/qmem0_instance/Q_reg_19_/D (EDFQD1)                0.020     0.000      0.603 f
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_19_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.092      0.408
  data required time                                                                    0.408
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.408
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U169/ZN (CKND2)                     0.059     0.050      0.379 r
  core_instance/qmem1_instance/n69 (net)        2        0.012               0.000      0.379 r
  core_instance/qmem1_instance/U168/ZN (ND2D3)                     0.029     0.034      0.413 f
  core_instance/qmem1_instance/n158 (net)       1        0.004               0.000      0.413 f
  core_instance/qmem1_instance/U394/ZN (NR2D4)                     0.056     0.041      0.454 r
  core_instance/qmem1_instance/n471 (net)       3        0.009               0.000      0.454 r
  core_instance/qmem1_instance/U502/ZN (INVD4)                     0.023     0.025      0.479 f
  core_instance/qmem1_instance/n341 (net)       1        0.009               0.000      0.479 f
  core_instance/qmem1_instance/U503/ZN (INVD8)                     0.039     0.030      0.509 r
  core_instance/qmem1_instance/n472 (net)      20        0.031               0.000      0.509 r
  core_instance/qmem1_instance/U47/ZN (AOI22D1)                    0.056     0.036      0.545 f
  core_instance/qmem1_instance/n545 (net)       1        0.002               0.000      0.545 f
  core_instance/qmem1_instance/U658/ZN (ND2D2)                     0.028     0.026      0.571 r
  core_instance/qmem1_instance/n392 (net)       1        0.002               0.000      0.571 r
  core_instance/qmem1_instance/U160/ZN (NR2D2)                     0.015     0.017      0.588 f
  core_instance/qmem1_instance/n9 (net)         1        0.002               0.000      0.588 f
  core_instance/qmem1_instance/U145/ZN (CKND2D2)                   0.020     0.015      0.603 r
  core_instance/qmem1_instance/N73 (net)        1        0.001               0.000      0.603 r
  core_instance/qmem1_instance/Q_reg_4_/D (EDFQD1)                 0.020     0.000      0.603 r
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_4_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.092      0.408
  data required time                                                                    0.408
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.408
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.099      0.316 r
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.316 r
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.316 r
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.316 r
  core_instance/qmem1_instance/U155/ZN (CKND4)                     0.030     0.032      0.348 f
  core_instance/qmem1_instance/n259 (net)       2        0.013               0.000      0.348 f
  core_instance/qmem1_instance/U175/ZN (NR2D8)                     0.054     0.040      0.388 r
  core_instance/qmem1_instance/n438 (net)       3        0.016               0.000      0.388 r
  core_instance/qmem1_instance/U176/ZN (ND2D8)                     0.043     0.041      0.430 f
  core_instance/qmem1_instance/n457 (net)       4        0.021               0.000      0.430 f
  core_instance/qmem1_instance/U239/ZN (INVD6)                     0.024     0.024      0.454 r
  core_instance/qmem1_instance/n430 (net)       2        0.009               0.000      0.454 r
  core_instance/qmem1_instance/U229/ZN (ND2D4)                     0.034     0.028      0.481 f
  core_instance/qmem1_instance/n23 (net)        1        0.009               0.000      0.481 f
  core_instance/qmem1_instance/U141/ZN (INVD8)                     0.040     0.034      0.515 r
  core_instance/qmem1_instance/n57 (net)       19        0.032               0.000      0.515 r
  core_instance/qmem1_instance/U307/ZN (CKND2D1)                   0.034     0.032      0.547 f
  core_instance/qmem1_instance/n218 (net)       1        0.002               0.000      0.547 f
  core_instance/qmem1_instance/U230/ZN (ND2D2)                     0.024     0.022      0.569 r
  core_instance/qmem1_instance/n172 (net)       1        0.002               0.000      0.569 r
  core_instance/qmem1_instance/U433/ZN (NR2D2)                     0.016     0.016      0.585 f
  core_instance/qmem1_instance/n298 (net)       1        0.002               0.000      0.585 f
  core_instance/qmem1_instance/U133/ZN (ND3D2)                     0.022     0.018      0.603 r
  core_instance/qmem1_instance/N91 (net)        1        0.001               0.000      0.603 r
  core_instance/qmem1_instance/Q_reg_22_/D (EDFQD1)                0.022     0.000      0.603 r
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_22_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U284/Z (AO22D1)                     0.031     0.083      0.565 r
  core_instance/qmem0_instance/n64 (net)        1        0.001               0.000      0.565 r
  core_instance/qmem0_instance/U6/ZN (NR2D1)                       0.021     0.021      0.586 f
  core_instance/qmem0_instance/n20 (net)        1        0.002               0.000      0.586 f
  core_instance/qmem0_instance/U174/ZN (ND3D2)                     0.022     0.016      0.603 r
  core_instance/qmem0_instance/N69 (net)        1        0.001               0.000      0.603 r
  core_instance/qmem0_instance/Q_reg_0_/D (EDFQD1)                 0.022     0.000      0.603 r
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_0_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.196


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U464/ZN (AOI22D2)                   0.055     0.053      0.535 f
  core_instance/qmem0_instance/n131 (net)       1        0.002               0.000      0.535 f
  core_instance/qmem0_instance/U347/ZN (ND2D2)                     0.024     0.024      0.560 r
  core_instance/qmem0_instance/n82 (net)        1        0.002               0.000      0.560 r
  core_instance/qmem0_instance/U133/ZN (NR3D1)                     0.026     0.019      0.579 f
  core_instance/qmem0_instance/n211 (net)       1        0.001               0.000      0.579 f
  core_instance/qmem0_instance/U287/ZN (ND3D1)                     0.029     0.022      0.601 r
  core_instance/qmem0_instance/N89 (net)        1        0.001               0.000      0.601 r
  core_instance/qmem0_instance/Q_reg_20_/D (EDFQD1)                0.029     0.000      0.601 r
  data arrival time                                                                     0.601

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_20_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.601
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U504/ZN (NR2D4)                     0.055     0.046      0.369 r
  core_instance/qmem1_instance/n302 (net)       2        0.008               0.000      0.369 r
  core_instance/qmem1_instance/U179/ZN (ND2D3)                     0.042     0.039      0.408 f
  core_instance/qmem1_instance/n384 (net)       4        0.009               0.000      0.408 f
  core_instance/qmem1_instance/U163/ZN (NR2D4)                     0.047     0.039      0.447 r
  core_instance/qmem1_instance/n497 (net)       1        0.007               0.000      0.447 r
  core_instance/qmem1_instance/U623/ZN (INVD6)                     0.023     0.025      0.472 f
  core_instance/qmem1_instance/n354 (net)       1        0.016               0.000      0.472 f
  core_instance/qmem1_instance/U600/ZN (CKND16)                    0.034     0.027      0.499 r
  core_instance/qmem1_instance/n678 (net)      32        0.053               0.000      0.499 r
  core_instance/qmem1_instance/U23/Z (AO22D2)                      0.032     0.070      0.569 r
  core_instance/qmem1_instance/n239 (net)       1        0.002               0.000      0.569 r
  core_instance/qmem1_instance/U585/ZN (NR2D2)                     0.016     0.019      0.588 f
  core_instance/qmem1_instance/n352 (net)       1        0.002               0.000      0.588 f
  core_instance/qmem1_instance/U598/ZN (ND3D2)                     0.022     0.015      0.603 r
  core_instance/qmem1_instance/N95 (net)        1        0.001               0.000      0.603 r
  core_instance/qmem1_instance/Q_reg_26_/D (EDFQD1)                0.022     0.000      0.603 r
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_26_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U155/ZN (CKND4)                     0.037     0.035      0.358 r
  core_instance/qmem1_instance/n259 (net)       2        0.013               0.000      0.358 r
  core_instance/qmem1_instance/U350/ZN (NR2D4)                     0.017     0.019      0.377 f
  core_instance/qmem1_instance/n426 (net)       3        0.005               0.000      0.377 f
  core_instance/qmem1_instance/U319/ZN (ND2D2)                     0.039     0.026      0.403 r
  core_instance/qmem1_instance/n120 (net)       1        0.007               0.000      0.403 r
  core_instance/qmem1_instance/U382/ZN (INVD6)                     0.047     0.039      0.442 f
  core_instance/qmem1_instance/n674 (net)      32        0.048               0.000      0.442 f
  core_instance/qmem1_instance/U408/ZN (AOI22D2)                   0.061     0.057      0.499 r
  core_instance/qmem1_instance/n145 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U407/ZN (ND2D2)                     0.025     0.029      0.529 f
  core_instance/qmem1_instance/n140 (net)       1        0.002               0.000      0.529 f
  core_instance/qmem1_instance/U406/ZN (NR3D1)                     0.059     0.038      0.567 r
  core_instance/qmem1_instance/n138 (net)       1        0.002               0.000      0.567 r
  core_instance/qmem1_instance/U192/ZN (ND3D2)                     0.033     0.033      0.599 f
  core_instance/qmem1_instance/N77 (net)        1        0.001               0.000      0.599 f
  core_instance/qmem1_instance/Q_reg_8_/D (EDFQD1)                 0.033     0.000      0.599 f
  data arrival time                                                                     0.599

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_8_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.096      0.404
  data required time                                                                    0.404
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.404
  data arrival time                                                                    -0.599
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U111/ZN (INVD3)                     0.016     0.019      0.381 f
  core_instance/qmem1_instance/n286 (net)       1        0.005               0.000      0.381 f
  core_instance/qmem1_instance/U506/ZN (ND2D4)                     0.045     0.031      0.412 r
  core_instance/qmem1_instance/n226 (net)       3        0.016               0.000      0.412 r
  core_instance/qmem1_instance/U521/ZN (NR2XD8)                    0.048     0.038      0.451 f
  core_instance/qmem1_instance/n468 (net)      32        0.050               0.000      0.451 f
  core_instance/qmem1_instance/U105/ZN (ND2D2)                     0.024     0.024      0.475 r
  core_instance/qmem1_instance/n95 (net)        1        0.002               0.000      0.475 r
  core_instance/qmem1_instance/U127/ZN (ND4D2)                     0.057     0.052      0.527 f
  core_instance/qmem1_instance/n133 (net)       1        0.002               0.000      0.527 f
  core_instance/qmem1_instance/U222/ZN (NR2XD1)                    0.035     0.040      0.567 r
  core_instance/qmem1_instance/n342 (net)       1        0.002               0.000      0.567 r
  core_instance/qmem1_instance/U634/ZN (ND3D2)                     0.029     0.033      0.600 f
  core_instance/qmem1_instance/N69 (net)        1        0.001               0.000      0.600 f
  core_instance/qmem1_instance/Q_reg_0_/D (EDFQD1)                 0.029     0.000      0.600 f
  data arrival time                                                                     0.600

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_0_/CP (EDFQD1)                          0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.600
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U504/ZN (NR2D4)                     0.055     0.046      0.369 r
  core_instance/qmem1_instance/n302 (net)       2        0.008               0.000      0.369 r
  core_instance/qmem1_instance/U167/ZN (ND2D4)                     0.039     0.037      0.406 f
  core_instance/qmem1_instance/n260 (net)       3        0.011               0.000      0.406 f
  core_instance/qmem1_instance/U166/ZN (CKND2)                     0.027     0.026      0.432 r
  core_instance/qmem1_instance/n222 (net)       1        0.004               0.000      0.432 r
  core_instance/qmem1_instance/U405/ZN (ND2D4)                     0.034     0.028      0.460 f
  core_instance/qmem1_instance/n136 (net)       1        0.009               0.000      0.460 f
  core_instance/qmem1_instance/U404/ZN (INVD8)                     0.055     0.042      0.501 r
  core_instance/qmem1_instance/n228 (net)      31        0.047               0.000      0.501 r
  core_instance/qmem1_instance/U351/ZN (CKND2D1)                   0.037     0.036      0.538 f
  core_instance/qmem1_instance/n153 (net)       1        0.002               0.000      0.538 f
  core_instance/qmem1_instance/U393/ZN (ND3D2)                     0.028     0.023      0.560 r
  core_instance/qmem1_instance/n322 (net)       1        0.002               0.000      0.560 r
  core_instance/qmem1_instance/U611/ZN (NR3D1)                     0.026     0.020      0.580 f
  core_instance/qmem1_instance/n622 (net)       1        0.001               0.000      0.580 f
  core_instance/qmem1_instance/U263/ZN (ND2D1)                     0.022     0.022      0.602 r
  core_instance/qmem1_instance/N85 (net)        1        0.001               0.000      0.602 r
  core_instance/qmem1_instance/Q_reg_16_/D (EDFQD1)                0.022     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_16_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U203/ZN (ND3D4)                     0.076     0.069      0.396 f
  core_instance/qmem0_instance/n638 (net)       4        0.015               0.000      0.396 f
  core_instance/qmem0_instance/U168/ZN (NR2D8)                     0.120     0.087      0.482 r
  core_instance/qmem0_instance/n618 (net)      32        0.047               0.000      0.482 r
  core_instance/qmem0_instance/U508/ZN (AOI22D2)                   0.056     0.054      0.537 f
  core_instance/qmem0_instance/n157 (net)       1        0.002               0.000      0.537 f
  core_instance/qmem0_instance/U506/ZN (ND2D2)                     0.025     0.028      0.565 r
  core_instance/qmem0_instance/n154 (net)       1        0.002               0.000      0.565 r
  core_instance/qmem0_instance/U225/ZN (NR3D1)                     0.031     0.022      0.586 f
  core_instance/qmem0_instance/n33 (net)        1        0.002               0.000      0.586 f
  core_instance/qmem0_instance/U175/ZN (ND2D2)                     0.017     0.017      0.603 r
  core_instance/qmem0_instance/N90 (net)        1        0.001               0.000      0.603 r
  core_instance/qmem0_instance/Q_reg_21_/D (EDFQD1)                0.017     0.000      0.603 r
  data arrival time                                                                     0.603

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_21_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.091      0.409
  data required time                                                                    0.409
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.409
  data arrival time                                                                    -0.603
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U657/ZN (ND3D3)                     0.041     0.038      0.367 r
  core_instance/qmem1_instance/n663 (net)       2        0.008               0.000      0.367 r
  core_instance/qmem1_instance/U187/ZN (INVD6)                     0.022     0.024      0.391 f
  core_instance/qmem1_instance/n391 (net)       2        0.017               0.000      0.391 f
  core_instance/qmem1_instance/U518/ZN (ND2D8)                     0.029     0.024      0.415 r
  core_instance/qmem1_instance/n361 (net)       1        0.016               0.000      0.415 r
  core_instance/qmem1_instance/U645/ZN (CKND16)                    0.031     0.028      0.443 f
  core_instance/qmem1_instance/n672 (net)      32        0.064               0.000      0.443 f
  core_instance/qmem1_instance/U714/ZN (AOI22D1)                   0.086     0.068      0.511 r
  core_instance/qmem1_instance/n605 (net)       1        0.002               0.000      0.511 r
  core_instance/qmem1_instance/U602/ZN (ND2D2)                     0.029     0.036      0.548 f
  core_instance/qmem1_instance/n400 (net)       1        0.002               0.000      0.548 f
  core_instance/qmem1_instance/U593/ZN (INVD2)                     0.019     0.019      0.567 r
  core_instance/qmem1_instance/n293 (net)       1        0.002               0.000      0.567 r
  core_instance/qmem1_instance/U592/ZN (ND3D2)                     0.029     0.033      0.600 f
  core_instance/qmem1_instance/N94 (net)        1        0.001               0.000      0.600 f
  core_instance/qmem1_instance/Q_reg_25_/D (EDFQD1)                0.029     0.000      0.600 f
  data arrival time                                                                     0.600

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_25_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.095      0.405
  data required time                                                                    0.405
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.405
  data arrival time                                                                    -0.600
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem0_instance/Q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U52/Z (MUX2D4)                                     0.073     0.110      0.327 r
  core_instance/qmem0_addr[3] (net)             8        0.024               0.000      0.327 r
  core_instance/qmem0_instance/A[3] (sram_w16_sram_bit32_2)                  0.000      0.327 r
  core_instance/qmem0_instance/A[3] (net)                0.024               0.000      0.327 r
  core_instance/qmem0_instance/U199/ZN (CKND4)                     0.029     0.031      0.358 f
  core_instance/qmem0_instance/n352 (net)       2        0.009               0.000      0.358 f
  core_instance/qmem0_instance/U218/ZN (ND2D4)                     0.029     0.024      0.382 r
  core_instance/qmem0_instance/n335 (net)       3        0.008               0.000      0.382 r
  core_instance/qmem0_instance/U131/ZN (NR2D4)                     0.019     0.018      0.400 f
  core_instance/qmem0_instance/n392 (net)       1        0.006               0.000      0.400 f
  core_instance/qmem0_instance/U129/ZN (CKND6)                     0.028     0.023      0.423 r
  core_instance/qmem0_instance/n39 (net)        1        0.016               0.000      0.423 r
  core_instance/qmem0_instance/U236/ZN (CKND16)                    0.026     0.025      0.448 f
  core_instance/qmem0_instance/n625 (net)      32        0.051               0.000      0.448 f
  core_instance/qmem0_instance/U43/ZN (AOI22D1)                    0.065     0.055      0.503 r
  core_instance/qmem0_instance/n395 (net)       1        0.001               0.000      0.503 r
  core_instance/qmem0_instance/U452/ZN (ND2D1)                     0.035     0.036      0.539 f
  core_instance/qmem0_instance/n202 (net)       1        0.002               0.000      0.539 f
  core_instance/qmem0_instance/U535/ZN (NR3D1)                     0.048     0.034      0.572 r
  core_instance/qmem0_instance/n192 (net)       1        0.001               0.000      0.572 r
  core_instance/qmem0_instance/U230/ZN (ND2D1)                     0.026     0.028      0.601 f
  core_instance/qmem0_instance/N92 (net)        1        0.001               0.000      0.601 f
  core_instance/qmem0_instance/Q_reg_23_/D (EDFQD1)                0.026     0.000      0.601 f
  data arrival time                                                                     0.601

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem0_instance/Q_reg_23_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.094      0.406
  data required time                                                                    0.406
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.406
  data arrival time                                                                    -0.601
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U504/ZN (NR2D4)                     0.055     0.046      0.369 r
  core_instance/qmem1_instance/n302 (net)       2        0.008               0.000      0.369 r
  core_instance/qmem1_instance/U179/ZN (ND2D3)                     0.042     0.039      0.408 f
  core_instance/qmem1_instance/n384 (net)       4        0.009               0.000      0.408 f
  core_instance/qmem1_instance/U112/ZN (CKND2)                     0.038     0.033      0.441 r
  core_instance/qmem1_instance/n171 (net)       2        0.007               0.000      0.441 r
  core_instance/qmem1_instance/U231/ZN (ND2D4)                     0.034     0.031      0.472 f
  core_instance/qmem1_instance/n516 (net)       1        0.009               0.000      0.472 f
  core_instance/qmem1_instance/U157/ZN (INVD8)                     0.044     0.036      0.508 r
  core_instance/qmem1_instance/n679 (net)      20        0.036               0.000      0.508 r
  core_instance/qmem1_instance/U420/ZN (AOI22D2)                   0.036     0.025      0.533 f
  core_instance/qmem1_instance/n566 (net)       1        0.001               0.000      0.533 f
  core_instance/qmem1_instance/U14/ZN (INVD1)                      0.025     0.025      0.558 r
  core_instance/qmem1_instance/n124 (net)       1        0.002               0.000      0.558 r
  core_instance/qmem1_instance/U367/ZN (NR2XD1)                    0.027     0.022      0.579 f
  core_instance/qmem1_instance/n103 (net)       1        0.002               0.000      0.579 f
  core_instance/qmem1_instance/U366/ZN (ND3D2)                     0.022     0.023      0.602 r
  core_instance/qmem1_instance/N82 (net)        1        0.001               0.000      0.602 r
  core_instance/qmem1_instance/Q_reg_13_/D (EDFQD1)                0.022     0.000      0.602 r
  data arrival time                                                                     0.602

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_13_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.602
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.195


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U155/ZN (CKND4)                     0.037     0.035      0.358 r
  core_instance/qmem1_instance/n259 (net)       2        0.013               0.000      0.358 r
  core_instance/qmem1_instance/U350/ZN (NR2D4)                     0.017     0.019      0.377 f
  core_instance/qmem1_instance/n426 (net)       3        0.005               0.000      0.377 f
  core_instance/qmem1_instance/U319/ZN (ND2D2)                     0.039     0.026      0.403 r
  core_instance/qmem1_instance/n120 (net)       1        0.007               0.000      0.403 r
  core_instance/qmem1_instance/U382/ZN (INVD6)                     0.047     0.039      0.442 f
  core_instance/qmem1_instance/n674 (net)      32        0.048               0.000      0.442 f
  core_instance/qmem1_instance/U136/ZN (AOI22D2)                   0.049     0.051      0.493 r
  core_instance/qmem1_instance/n273 (net)       1        0.001               0.000      0.493 r
  core_instance/qmem1_instance/U266/ZN (ND2D1)                     0.034     0.034      0.527 f
  core_instance/qmem1_instance/n262 (net)       1        0.002               0.000      0.527 f
  core_instance/qmem1_instance/U460/ZN (NR3D1)                     0.048     0.044      0.572 r
  core_instance/qmem1_instance/n188 (net)       1        0.001               0.000      0.572 r
  core_instance/qmem1_instance/U262/ZN (ND2D1)                     0.026     0.028      0.600 f
  core_instance/qmem1_instance/N89 (net)        1        0.001               0.000      0.600 f
  core_instance/qmem1_instance/Q_reg_20_/D (EDFQD1)                0.026     0.000      0.600 f
  data arrival time                                                                     0.600

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_20_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.094      0.406
  data required time                                                                    0.406
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.406
  data arrival time                                                                    -0.600
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.194


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/Q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U53/Z (MUX2D4)                                     0.057     0.106      0.323 f
  core_instance/qmem1_addr[1] (net)             5        0.016               0.000      0.323 f
  core_instance/qmem1_instance/A[1] (sram_w16_sram_bit32_1)                  0.000      0.323 f
  core_instance/qmem1_instance/A[1] (net)                0.016               0.000      0.323 f
  core_instance/qmem1_instance/U504/ZN (NR2D4)                     0.055     0.046      0.369 r
  core_instance/qmem1_instance/n302 (net)       2        0.008               0.000      0.369 r
  core_instance/qmem1_instance/U167/ZN (ND2D4)                     0.039     0.037      0.406 f
  core_instance/qmem1_instance/n260 (net)       3        0.011               0.000      0.406 f
  core_instance/qmem1_instance/U166/ZN (CKND2)                     0.027     0.026      0.432 r
  core_instance/qmem1_instance/n222 (net)       1        0.004               0.000      0.432 r
  core_instance/qmem1_instance/U405/ZN (ND2D4)                     0.034     0.028      0.460 f
  core_instance/qmem1_instance/n136 (net)       1        0.009               0.000      0.460 f
  core_instance/qmem1_instance/U404/ZN (INVD8)                     0.055     0.042      0.501 r
  core_instance/qmem1_instance/n228 (net)      31        0.047               0.000      0.501 r
  core_instance/qmem1_instance/U530/ZN (AOI22D2)                   0.055     0.032      0.533 f
  core_instance/qmem1_instance/n578 (net)       1        0.002               0.000      0.533 f
  core_instance/qmem1_instance/U348/ZN (ND2D2)                     0.025     0.027      0.560 r
  core_instance/qmem1_instance/n100 (net)       1        0.002               0.000      0.560 r
  core_instance/qmem1_instance/U346/ZN (NR3D1)                     0.026     0.019      0.579 f
  core_instance/qmem1_instance/n582 (net)       1        0.001               0.000      0.579 f
  core_instance/qmem1_instance/U265/ZN (ND2D1)                     0.022     0.022      0.601 r
  core_instance/qmem1_instance/N93 (net)        1        0.001               0.000      0.601 r
  core_instance/qmem1_instance/Q_reg_24_/D (EDFQD1)                0.022     0.000      0.601 r
  data arrival time                                                                     0.601

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/Q_reg_24_/CP (EDFQD1)                         0.000      0.500 r
  library setup time                                                        -0.093      0.407
  data required time                                                                    0.407
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.407
  data arrival time                                                                    -0.601
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.194


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_31_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_31_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_30_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_30_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_29_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_29_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_28_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_28_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_27_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_27_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_26_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_26_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_25_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_25_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_24_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_24_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_23_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_23_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_22_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_22_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_21_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_21_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_20_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_20_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_19_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_19_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_18_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_18_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_17_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_17_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_16_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_16_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_15_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_15_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_14_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_14_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_13_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_13_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_12_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_12_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_11_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_11_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_10_/E (EDFQD1)          0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_10_/CP (EDFQD1)                   0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_9_/E (EDFQD1)           0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_9_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_8_/E (EDFQD1)           0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_8_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_7_/E (EDFQD1)           0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_7_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_6_/E (EDFQD1)           0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_6_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_5_/E (EDFQD1)           0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_5_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_4_/E (EDFQD1)           0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_4_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_3_/E (EDFQD1)           0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_3_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_2_/E (EDFQD1)           0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_2_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_1_/E (EDFQD1)           0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_1_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory8_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U724/ZN (NR2D1)                     0.064     0.047      0.499 r
  core_instance/qmem1_instance/n667 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U285/Z (BUFFD6)                     0.090     0.088      0.587 r
  core_instance/qmem1_instance/n680 (net)      32        0.058               0.000      0.587 r
  core_instance/qmem1_instance/memory8_reg_0_/E (EDFQD1)           0.090     0.000      0.587 r
  data arrival time                                                                     0.587

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory8_reg_0_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.587
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory9_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U722/ZN (NR2D1)                     0.063     0.047      0.499 r
  core_instance/qmem1_instance/n660 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U284/Z (BUFFD6)                     0.090     0.088      0.586 r
  core_instance/qmem1_instance/n681 (net)      32        0.058               0.000      0.586 r
  core_instance/qmem1_instance/memory9_reg_3_/E (EDFQD1)           0.090     0.000      0.586 r
  data arrival time                                                                     0.586

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory9_reg_3_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.586
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory9_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U722/ZN (NR2D1)                     0.063     0.047      0.499 r
  core_instance/qmem1_instance/n660 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U284/Z (BUFFD6)                     0.090     0.088      0.586 r
  core_instance/qmem1_instance/n681 (net)      32        0.058               0.000      0.586 r
  core_instance/qmem1_instance/memory9_reg_2_/E (EDFQD1)           0.090     0.000      0.586 r
  data arrival time                                                                     0.586

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory9_reg_2_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.586
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory9_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U722/ZN (NR2D1)                     0.063     0.047      0.499 r
  core_instance/qmem1_instance/n660 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U284/Z (BUFFD6)                     0.090     0.088      0.586 r
  core_instance/qmem1_instance/n681 (net)      32        0.058               0.000      0.586 r
  core_instance/qmem1_instance/memory9_reg_1_/E (EDFQD1)           0.090     0.000      0.586 r
  data arrival time                                                                     0.586

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory9_reg_1_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.586
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


  Startpoint: inst[25] (input port clocked by clk)
  Endpoint: core_instance/qmem1_instance/memory9_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw4_bw_psum11_pr8 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit32_1 ZeroWireload       tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[25] (in)                                                    0.039     0.017      0.217 r
  inst[25] (net)                               13        0.028               0.000      0.217 r
  core_instance/inst[25] (core_col8_bw4_bw_psum11_pr8)                       0.000      0.217 r
  core_instance/inst[25] (net)                           0.028               0.000      0.217 r
  core_instance/U47/Z (MUX2D4)                                     0.064     0.112      0.329 f
  core_instance/qmem1_addr[2] (net)             7        0.021               0.000      0.329 f
  core_instance/qmem1_instance/A[2] (sram_w16_sram_bit32_1)                  0.000      0.329 f
  core_instance/qmem1_instance/A[2] (net)                0.021               0.000      0.329 f
  core_instance/qmem1_instance/U501/ZN (INVD6)                     0.034     0.033      0.362 r
  core_instance/qmem1_instance/n375 (net)       4        0.014               0.000      0.362 r
  core_instance/qmem1_instance/U227/ZN (ND3D4)                     0.054     0.042      0.404 f
  core_instance/qmem1_instance/n659 (net)       3        0.009               0.000      0.404 f
  core_instance/qmem1_instance/U547/Z (CKBD1)                      0.024     0.048      0.452 f
  core_instance/qmem1_instance/n665 (net)       2        0.002               0.000      0.452 f
  core_instance/qmem1_instance/U722/ZN (NR2D1)                     0.063     0.047      0.499 r
  core_instance/qmem1_instance/n660 (net)       1        0.002               0.000      0.499 r
  core_instance/qmem1_instance/U284/Z (BUFFD6)                     0.090     0.088      0.586 r
  core_instance/qmem1_instance/n681 (net)      32        0.058               0.000      0.586 r
  core_instance/qmem1_instance/memory9_reg_0_/E (EDFQD1)           0.090     0.000      0.586 r
  data arrival time                                                                     0.586

  clock clk (rise edge)                                                      0.500      0.500
  clock network delay (ideal)                                                0.000      0.500
  core_instance/qmem1_instance/memory9_reg_0_/CP (EDFQD1)                    0.000      0.500 r
  library setup time                                                        -0.106      0.394
  data required time                                                                    0.394
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.394
  data arrival time                                                                    -0.586
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.193


1
