Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 28 08:55:37 2020
| Host         : DESKTOP-HA0SSCD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file STANDARD_TOPLEVEL_timing_summary_routed.rpt -pb STANDARD_TOPLEVEL_timing_summary_routed.pb -rpx STANDARD_TOPLEVEL_timing_summary_routed.rpx -warn_on_violation
| Design       : STANDARD_TOPLEVEL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: vauxp14 (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vauxp6 (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: SPI_SL/Data_Rec_Buf_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.654        0.000                      0                   52        0.257        0.000                      0                   52        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.654        0.000                      0                   52        0.257        0.000                      0                   52        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 PWM_ControllerA/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.361ns (31.553%)  route 2.952ns (68.447%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.621     5.142    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  PWM_ControllerA/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  PWM_ControllerA/cnt_reg[3]/Q
                         net (fo=9, routed)           1.162     6.760    PWM_ControllerA/cnt_reg_n_0_[3]
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.884 r  PWM_ControllerA/pulse_i_16/O
                         net (fo=1, routed)           0.000     6.884    PWM_ControllerA/pulse_i_16_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.417 r  PWM_ControllerA/pulse_reg_i_6/CO[3]
                         net (fo=4, routed)           1.116     8.533    PWM_ControllerA/geqOp
    SLICE_X4Y88          LUT6 (Prop_lut6_I2_O)        0.124     8.657 r  PWM_ControllerA/pulse_i_4/O
                         net (fo=1, routed)           0.674     9.331    PWM_ControllerA/pulse_i_4_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.455 r  PWM_ControllerA/pulse_i_1/O
                         net (fo=1, routed)           0.000     9.455    PWM_ControllerA/pulse_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  PWM_ControllerA/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.504    14.845    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  PWM_ControllerA/pulse_reg/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.029    15.110    PWM_ControllerA/pulse_reg
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 PWM_ControllerB/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.378ns (31.861%)  route 2.947ns (68.139%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.622     5.143    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  PWM_ControllerB/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  PWM_ControllerB/cnt_reg[3]/Q
                         net (fo=9, routed)           0.984     6.583    PWM_ControllerB/cnt_reg_n_0_[3]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.707 r  PWM_ControllerB/pulse_i_16__0/O
                         net (fo=1, routed)           0.000     6.707    PWM_ControllerB/pulse_i_16__0_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.257 r  PWM_ControllerB/pulse_reg_i_6__0/CO[3]
                         net (fo=4, routed)           1.132     8.389    PWM_ControllerB/geqOp
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.513 r  PWM_ControllerB/pulse_i_4__0/O
                         net (fo=1, routed)           0.831     9.344    PWM_ControllerB/pulse_i_4__0_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     9.468 r  PWM_ControllerB/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     9.468    PWM_ControllerB/pulse_i_1__0_n_0
    SLICE_X2Y86          FDRE                                         r  PWM_ControllerB/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.504    14.845    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  PWM_ControllerB/pulse_reg/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.077    15.159    PWM_ControllerB/pulse_reg
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/cnt_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.952ns (26.443%)  route 2.648ns (73.557%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.622     5.143    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.895     6.493    PWM_ControllerA/clk_div_reg[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.124     6.617 f  PWM_ControllerA/cnt_dir_i_4/O
                         net (fo=2, routed)           0.727     7.344    PWM_ControllerA/cnt_dir_i_4_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.468 r  PWM_ControllerA/cnt_dir_i_2/O
                         net (fo=2, routed)           0.583     8.051    PWM_ControllerA/cnt_dir_i_2_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.175 r  PWM_ControllerA/cnt_dir_i_3/O
                         net (fo=1, routed)           0.444     8.619    PWM_ControllerA/cnt_dir_i_3_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.743 r  PWM_ControllerA/cnt_dir_i_1/O
                         net (fo=1, routed)           0.000     8.743    PWM_ControllerA/cnt_dir_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  PWM_ControllerA/cnt_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    14.846    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  PWM_ControllerA/cnt_dir_reg/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.029    15.111    PWM_ControllerA/cnt_dir_reg
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 PWM_ControllerB/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/cnt_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 1.064ns (30.242%)  route 2.454ns (69.758%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.619     5.140    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  PWM_ControllerB/clk_div_reg[1]/Q
                         net (fo=5, routed)           1.162     6.758    PWM_ControllerB/clk_div_reg[1]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.152     6.910 f  PWM_ControllerB/cnt_dir_i_4__0/O
                         net (fo=2, routed)           0.837     7.747    PWM_ControllerB/cnt_dir_i_4__0_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.332     8.079 r  PWM_ControllerB/cnt_dir_i_2__0/O
                         net (fo=2, routed)           0.455     8.534    PWM_ControllerB/cnt_dir_i_2__0_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.658 r  PWM_ControllerB/cnt_dir_i_1__0/O
                         net (fo=1, routed)           0.000     8.658    PWM_ControllerB/cnt_dir_i_1__0_n_0
    SLICE_X0Y87          FDRE                                         r  PWM_ControllerB/cnt_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    14.846    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  PWM_ControllerB/cnt_dir_reg/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.029    15.098    PWM_ControllerB/cnt_dir_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/clk_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.462%)  route 1.791ns (75.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.622     5.143    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.896     6.495    PWM_ControllerA/clk_div_reg[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.619 r  PWM_ControllerA/clk_div[3]_i_1/O
                         net (fo=12, routed)          0.895     7.514    PWM_ControllerA/eqOp2_in
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.847    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.429    14.679    PWM_ControllerA/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/clk_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.462%)  route 1.791ns (75.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.622     5.143    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.896     6.495    PWM_ControllerA/clk_div_reg[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.619 r  PWM_ControllerA/clk_div[3]_i_1/O
                         net (fo=12, routed)          0.895     7.514    PWM_ControllerA/eqOp2_in
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.847    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[1]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.429    14.679    PWM_ControllerA/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/clk_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.462%)  route 1.791ns (75.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.622     5.143    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.896     6.495    PWM_ControllerA/clk_div_reg[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.619 r  PWM_ControllerA/clk_div[3]_i_1/O
                         net (fo=12, routed)          0.895     7.514    PWM_ControllerA/eqOp2_in
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.847    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[2]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.429    14.679    PWM_ControllerA/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/clk_div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.462%)  route 1.791ns (75.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.622     5.143    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.896     6.495    PWM_ControllerA/clk_div_reg[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.619 r  PWM_ControllerA/clk_div[3]_i_1/O
                         net (fo=12, routed)          0.895     7.514    PWM_ControllerA/eqOp2_in
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.847    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[3]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.429    14.679    PWM_ControllerA/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 PWM_ControllerB/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.580ns (24.386%)  route 1.798ns (75.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.619     5.140    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     5.596 r  PWM_ControllerB/clk_div_reg[3]/Q
                         net (fo=3, routed)           0.874     6.470    PWM_ControllerB/clk_div_reg[3]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.594 r  PWM_ControllerB/clk_div[3]_i_1__0/O
                         net (fo=12, routed)          0.925     7.518    PWM_ControllerB/eqOp2_in
    SLICE_X3Y88          FDRE                                         r  PWM_ControllerB/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.847    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  PWM_ControllerB/cnt_reg[5]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205    14.865    PWM_ControllerB/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 PWM_ControllerB/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.580ns (24.386%)  route 1.798ns (75.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.619     5.140    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     5.596 r  PWM_ControllerB/clk_div_reg[3]/Q
                         net (fo=3, routed)           0.874     6.470    PWM_ControllerB/clk_div_reg[3]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.594 r  PWM_ControllerB/clk_div[3]_i_1__0/O
                         net (fo=12, routed)          0.925     7.518    PWM_ControllerB/eqOp2_in
    SLICE_X3Y88          FDRE                                         r  PWM_ControllerB/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.847    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  PWM_ControllerB/cnt_reg[6]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205    14.865    PWM_ControllerB/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  7.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 PWM_ControllerA/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/cnt_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.279%)  route 0.177ns (48.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  PWM_ControllerA/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  PWM_ControllerA/cnt_reg[1]/Q
                         net (fo=9, routed)           0.177     1.791    PWM_ControllerA/cnt_reg_n_0_[1]
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  PWM_ControllerA/cnt_dir_i_1/O
                         net (fo=1, routed)           0.000     1.836    PWM_ControllerA/cnt_dir_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  PWM_ControllerA/cnt_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.987    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  PWM_ControllerA/cnt_dir_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.091     1.579    PWM_ControllerA/cnt_dir_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 PWM_ControllerB/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PWM_ControllerB/clk_div_reg[3]/Q
                         net (fo=3, routed)           0.171     1.784    PWM_ControllerB/clk_div_reg[3]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.045     1.829 r  PWM_ControllerB/clk_div[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.829    PWM_ControllerB/plusOp__0[3]
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[3]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.092     1.563    PWM_ControllerB/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 PWM_ControllerA/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.824%)  route 0.208ns (53.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  PWM_ControllerA/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  PWM_ControllerA/cnt_reg[0]/Q
                         net (fo=8, routed)           0.208     1.822    PWM_ControllerA/cnt_reg_n_0_[0]
    SLICE_X4Y90          LUT1 (Prop_lut1_I0_O)        0.042     1.864 r  PWM_ControllerA/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    PWM_ControllerA/cnt[0]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  PWM_ControllerA/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.988    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  PWM_ControllerA/cnt_reg[0]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.105     1.578    PWM_ControllerA/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 PWM_ControllerA/cnt_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.256ns (59.389%)  route 0.175ns (40.611%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  PWM_ControllerA/cnt_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  PWM_ControllerA/cnt_dir_reg/Q
                         net (fo=8, routed)           0.175     1.788    PWM_ControllerA/cnt_dir_reg_n_0
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  PWM_ControllerA/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.833    PWM_ControllerA/cnt[4]_i_5_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.903 r  PWM_ControllerA/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    PWM_ControllerA/cnt_reg[4]_i_1_n_7
    SLICE_X5Y90          FDRE                                         r  PWM_ControllerA/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.988    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  PWM_ControllerA/cnt_reg[1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.105     1.594    PWM_ControllerA/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.185ns (43.231%)  route 0.243ns (56.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.243     1.857    PWM_ControllerA/clk_div_reg[0]
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.044     1.901 r  PWM_ControllerA/clk_div[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    PWM_ControllerA/plusOp[2]
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.988    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[2]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.107     1.580    PWM_ControllerA/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 PWM_ControllerB/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.187ns (43.451%)  route 0.243ns (56.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PWM_ControllerB/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.243     1.856    PWM_ControllerB/clk_div_reg[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.046     1.902 r  PWM_ControllerB/clk_div[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.902    PWM_ControllerB/plusOp__0[2]
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[2]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.107     1.578    PWM_ControllerB/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 PWM_ControllerB/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/cnt_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.224%)  route 0.255ns (57.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  PWM_ControllerB/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  PWM_ControllerB/cnt_reg[3]/Q
                         net (fo=9, routed)           0.255     1.869    PWM_ControllerB/cnt_reg_n_0_[3]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.914 r  PWM_ControllerB/cnt_dir_i_1__0/O
                         net (fo=1, routed)           0.000     1.914    PWM_ControllerB/cnt_dir_i_1__0_n_0
    SLICE_X0Y87          FDRE                                         r  PWM_ControllerB/cnt_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.987    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  PWM_ControllerB/cnt_dir_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.091     1.579    PWM_ControllerB/cnt_dir_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 PWM_ControllerB/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.536%)  route 0.241ns (56.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  PWM_ControllerB/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.241     1.853    PWM_ControllerB/clk_div_reg[0]
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.045     1.898 r  PWM_ControllerB/clk_div[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.898    PWM_ControllerB/plusOp__0[0]
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[0]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.092     1.563    PWM_ControllerB/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 PWM_ControllerA/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerA/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.364%)  route 0.243ns (56.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  PWM_ControllerA/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.243     1.857    PWM_ControllerA/clk_div_reg[0]
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.902 r  PWM_ControllerA/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    PWM_ControllerA/plusOp[1]
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.988    PWM_ControllerA/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  PWM_ControllerA/clk_div_reg[1]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.091     1.564    PWM_ControllerA/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 PWM_ControllerB/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_ControllerB/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.319%)  route 0.243ns (56.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PWM_ControllerB/clk_div_reg[0]/Q
                         net (fo=6, routed)           0.243     1.856    PWM_ControllerB/clk_div_reg[0]
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.901 r  PWM_ControllerB/clk_div[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.901    PWM_ControllerB/plusOp__0[1]
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    PWM_ControllerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  PWM_ControllerB/clk_div_reg[1]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.091     1.562    PWM_ControllerB/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89    PWM_ControllerA/cnt_dir_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90    PWM_ControllerA/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90    PWM_ControllerA/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90    PWM_ControllerA/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90    PWM_ControllerA/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89    PWM_ControllerA/cnt_dir_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90    PWM_ControllerA/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    PWM_ControllerA/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    PWM_ControllerA/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    PWM_ControllerA/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    PWM_ControllerA/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    PWM_ControllerA/clk_div_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89    PWM_ControllerA/cnt_dir_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90    PWM_ControllerA/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    PWM_ControllerA/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    PWM_ControllerA/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    PWM_ControllerA/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    PWM_ControllerA/cnt_reg[4]/C



