// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_rx_app_if (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        appListenPortReq_V_V_dout,
        appListenPortReq_V_V_empty_n,
        appListenPortReq_V_V_read,
        portTable2rxApp_listen_rsp_V_dout,
        portTable2rxApp_listen_rsp_V_empty_n,
        portTable2rxApp_listen_rsp_V_read,
        rxApp2portTable_listen_req_V_V_din,
        rxApp2portTable_listen_req_V_V_full_n,
        rxApp2portTable_listen_req_V_V_write,
        appListenPortRsp_V_din,
        appListenPortRsp_V_full_n,
        appListenPortRsp_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] appListenPortReq_V_V_dout;
input   appListenPortReq_V_V_empty_n;
output   appListenPortReq_V_V_read;
input  [0:0] portTable2rxApp_listen_rsp_V_dout;
input   portTable2rxApp_listen_rsp_V_empty_n;
output   portTable2rxApp_listen_rsp_V_read;
output  [15:0] rxApp2portTable_listen_req_V_V_din;
input   rxApp2portTable_listen_req_V_V_full_n;
output   rxApp2portTable_listen_req_V_V_write;
output   appListenPortRsp_V_din;
input   appListenPortRsp_V_full_n;
output   appListenPortRsp_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg appListenPortReq_V_V_read;
reg portTable2rxApp_listen_rsp_V_read;
reg rxApp2portTable_listen_req_V_V_write;
reg appListenPortRsp_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] brmerge_fu_115_p2;
wire   [0:0] brmerge1_demorgan_fu_127_p2;
reg    ap_sig_bdd_60;
reg   [0:0] brmerge_reg_139;
reg   [0:0] brmerge1_demorgan_reg_148;
reg    ap_sig_bdd_82;
reg   [0:0] rai_wait = 1'b0;
reg   [15:0] tmp_V_reg_143;
reg   [0:0] tmp_481_reg_152;
wire   [0:0] tmp_not_fu_109_p0;
wire   [0:0] tmp_not_fu_109_p2;
wire   [0:0] brmerge1_demorgan_fu_127_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_54;
reg    ap_sig_bdd_89;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_89) begin
        if (ap_sig_bdd_54) begin
            rai_wait <= ap_const_lv1_0;
        end else if ((brmerge_fu_115_p2 == ap_const_lv1_0)) begin
            rai_wait <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(brmerge_fu_115_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        brmerge1_demorgan_reg_148 <= brmerge1_demorgan_fu_127_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        brmerge_reg_139 <= brmerge_fu_115_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(brmerge_fu_115_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge1_demorgan_fu_127_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_481_reg_152 <= portTable2rxApp_listen_rsp_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_115_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_V_reg_143 <= appListenPortReq_V_V_dout;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_60 or ap_sig_bdd_82)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_60 or ap_sig_bdd_82)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// appListenPortReq_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or brmerge_fu_115_p2 or ap_sig_bdd_60 or ap_sig_bdd_82)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_115_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        appListenPortReq_V_V_read = ap_const_logic_1;
    end else begin
        appListenPortReq_V_V_read = ap_const_logic_0;
    end
end

/// appListenPortRsp_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_60 or brmerge_reg_139 or brmerge1_demorgan_reg_148 or ap_sig_bdd_82)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_139) & ~(ap_const_lv1_0 == brmerge1_demorgan_reg_148) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        appListenPortRsp_V_write = ap_const_logic_1;
    end else begin
        appListenPortRsp_V_write = ap_const_logic_0;
    end
end

/// portTable2rxApp_listen_rsp_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or brmerge_fu_115_p2 or brmerge1_demorgan_fu_127_p2 or ap_sig_bdd_60 or ap_sig_bdd_82)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(brmerge_fu_115_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge1_demorgan_fu_127_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        portTable2rxApp_listen_rsp_V_read = ap_const_logic_1;
    end else begin
        portTable2rxApp_listen_rsp_V_read = ap_const_logic_0;
    end
end

/// rxApp2portTable_listen_req_V_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_60 or brmerge_reg_139 or ap_sig_bdd_82)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_139) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        rxApp2portTable_listen_req_V_V_write = ap_const_logic_1;
    end else begin
        rxApp2portTable_listen_req_V_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_60 or ap_sig_bdd_82 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_54 assign process. ///
always @ (brmerge_fu_115_p2 or brmerge1_demorgan_fu_127_p2)
begin
    ap_sig_bdd_54 = (~(brmerge_fu_115_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge1_demorgan_fu_127_p2));
end

/// ap_sig_bdd_60 assign process. ///
always @ (ap_start or ap_done_reg or appListenPortReq_V_V_empty_n or brmerge_fu_115_p2 or portTable2rxApp_listen_rsp_V_empty_n or brmerge1_demorgan_fu_127_p2)
begin
    ap_sig_bdd_60 = (((appListenPortReq_V_V_empty_n == ap_const_logic_0) & (brmerge_fu_115_p2 == ap_const_lv1_0)) | ((portTable2rxApp_listen_rsp_V_empty_n == ap_const_logic_0) & ~(brmerge_fu_115_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge1_demorgan_fu_127_p2)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_82 assign process. ///
always @ (rxApp2portTable_listen_req_V_V_full_n or brmerge_reg_139 or appListenPortRsp_V_full_n or brmerge1_demorgan_reg_148)
begin
    ap_sig_bdd_82 = (((rxApp2portTable_listen_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == brmerge_reg_139)) | ((appListenPortRsp_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == brmerge_reg_139) & ~(ap_const_lv1_0 == brmerge1_demorgan_reg_148)));
end

/// ap_sig_bdd_89 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_60 or ap_sig_bdd_82)
begin
    ap_sig_bdd_89 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_60) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end
assign appListenPortRsp_V_din = tmp_481_reg_152;
assign brmerge1_demorgan_fu_127_p1 = portTable2rxApp_listen_rsp_V_empty_n;
assign brmerge1_demorgan_fu_127_p2 = (rai_wait & brmerge1_demorgan_fu_127_p1);
assign brmerge_fu_115_p2 = (rai_wait | tmp_not_fu_109_p2);
assign rxApp2portTable_listen_req_V_V_din = tmp_V_reg_143;
assign tmp_not_fu_109_p0 = appListenPortReq_V_V_empty_n;
assign tmp_not_fu_109_p2 = (tmp_not_fu_109_p0 ^ ap_const_lv1_1);


endmodule //toe_rx_app_if

