

================================================================
== Vivado HLS Report for 'CvtColor'
================================================================
* Date:           Fri Jul 12 17:42:45 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        edge_detector
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z015clg485-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     7.656|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2081161|    1|  2081161|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2081160| 3 ~ 1927 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1924|         6|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      3|      -|      -|
|Expression       |        -|      -|      0|     59|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     40|
|Register         |        0|      -|    296|     64|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      3|    296|    163|
+-----------------+---------+-------+-------+-------+
|Available        |      200|    160|  93600|  46800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |edge_detector_maccud_U20  |edge_detector_maccud  | i0 * i1 + i2 |
    |edge_detector_macdEe_U21  |edge_detector_macdEe  | i0 + i1 * i2 |
    |edge_detector_mulbkb_U19  |edge_detector_mulbkb  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_226_p2                       |     +    |      0|  0|  11|          11|           1|
    |j_fu_241_p2                       |     +    |      0|  0|  11|          11|           1|
    |p_Val2_10_fu_279_p2               |     +    |      0|  0|   8|           8|           8|
    |ap_block_state8_pp0_stage0_iter5  |    and   |      0|  0|   1|           1|           1|
    |tmp_52_i_fu_236_p2                |   icmp   |      0|  0|   5|          12|          12|
    |tmp_i_fu_221_p2                   |   icmp   |      0|  0|   5|          12|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   1|           1|           1|
    |deleted_zeros_fu_306_p2           |    or    |      0|  0|   1|           1|           1|
    |p_Val2_s_fu_312_p3                |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |rev_fu_292_p2                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  59|          64|          52|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   4|          5|    1|          5|
    |ap_done                      |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter5      |   3|          2|    1|          2|
    |i_i_reg_195                  |   3|          2|   11|         22|
    |j_i_reg_206                  |   3|          2|   11|         22|
    |p_dst_data_stream_V_blk_n    |   3|          2|    1|          2|
    |p_src_cols_V_blk_n           |   3|          2|    1|          2|
    |p_src_data_stream_0_V_blk_n  |   3|          2|    1|          2|
    |p_src_data_stream_1_V_blk_n  |   3|          2|    1|          2|
    |p_src_data_stream_2_V_blk_n  |   3|          2|    1|          2|
    |p_src_rows_V_blk_n           |   3|          2|    1|          2|
    |real_start                   |   3|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  40|         29|   33|         69|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |i_i_reg_195                   |  11|   0|   11|          0|
    |i_reg_358                     |  11|   0|   11|          0|
    |j_i_reg_206                   |  11|   0|   11|          0|
    |p_Val2_s_reg_397              |   8|   0|    8|          0|
    |p_src_cols_V_read_reg_344     |  12|   0|   12|          0|
    |p_src_rows_V_read_reg_349     |  12|   0|   12|          0|
    |r_V_i_i_reg_387               |  29|   0|   29|          0|
    |ret_V_reg_392                 |  29|   0|   29|          0|
    |start_once_reg                |   1|   0|    1|          0|
    |tmp_52_i_reg_363              |   1|   0|    1|          0|
    |tmp_56_reg_372                |   8|   0|    8|          0|
    |tmp_57_reg_377                |   8|   0|    8|          0|
    |tmp_58_reg_382                |   8|   0|    8|          0|
    |tmp_58_reg_382_pp0_iter2_reg  |   8|   0|    8|          0|
    |tmp_52_i_reg_363              |  64|  32|    1|          0|
    |tmp_57_reg_377                |  64|  32|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 296|  64|  177|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|start_out                      | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|start_write                    | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|p_src_rows_V_dout              |  in |   12|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_empty_n           |  in |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_read              | out |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_cols_V_dout              |  in |   12|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_empty_n           |  in |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_read              | out |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_V_din        | out |    8|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_full_n     |  in |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_write      | out |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

