Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 24 15:05:15 2024
| Host         : LAPTOP-PA7VPFHD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dodge_game_timing_summary_routed.rpt -pb dodge_game_timing_summary_routed.pb -rpx dodge_game_timing_summary_routed.rpx -warn_on_violation
| Design       : dodge_game
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    55          
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: pulse_300ms_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.982        0.000                      0                  145        0.101        0.000                      0                  145        3.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.982        0.000                      0                  145        0.101        0.000                      0                  145        3.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 btn_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            player_pos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.890ns (25.922%)  route 2.543ns (74.078%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.669     5.743    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  btn_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     6.261 r  btn_reg_reg[0]/Q
                         net (fo=4, routed)           0.705     6.966    btn_reg_reg_n_0_[0]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.090 r  player_pos[5]_i_4/O
                         net (fo=5, routed)           0.973     8.063    btn0_pressed
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.187 r  player_pos[5]_i_2/O
                         net (fo=7, routed)           0.333     8.519    player_pos[5]_i_2_n_0
    SLICE_X47Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.643 r  player_pos[5]_i_1/O
                         net (fo=4, routed)           0.533     9.176    player_pos[5]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  player_pos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.495    13.260    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  player_pos_reg[1]/C
                         clock pessimism              0.458    13.718    
                         clock uncertainty           -0.035    13.682    
    SLICE_X46Y48         FDRE (Setup_fdre_C_R)       -0.524    13.158    player_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 btn_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            player_pos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.890ns (25.922%)  route 2.543ns (74.078%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.669     5.743    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  btn_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     6.261 r  btn_reg_reg[0]/Q
                         net (fo=4, routed)           0.705     6.966    btn_reg_reg_n_0_[0]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.090 r  player_pos[5]_i_4/O
                         net (fo=5, routed)           0.973     8.063    btn0_pressed
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.187 r  player_pos[5]_i_2/O
                         net (fo=7, routed)           0.333     8.519    player_pos[5]_i_2_n_0
    SLICE_X47Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.643 r  player_pos[5]_i_1/O
                         net (fo=4, routed)           0.533     9.176    player_pos[5]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  player_pos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.495    13.260    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  player_pos_reg[3]/C
                         clock pessimism              0.458    13.718    
                         clock uncertainty           -0.035    13.682    
    SLICE_X46Y48         FDRE (Setup_fdre_C_R)       -0.524    13.158    player_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 btn_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            player_pos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.890ns (25.922%)  route 2.543ns (74.078%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.669     5.743    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  btn_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     6.261 r  btn_reg_reg[0]/Q
                         net (fo=4, routed)           0.705     6.966    btn_reg_reg_n_0_[0]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.090 r  player_pos[5]_i_4/O
                         net (fo=5, routed)           0.973     8.063    btn0_pressed
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.187 r  player_pos[5]_i_2/O
                         net (fo=7, routed)           0.333     8.519    player_pos[5]_i_2_n_0
    SLICE_X47Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.643 r  player_pos[5]_i_1/O
                         net (fo=4, routed)           0.533     9.176    player_pos[5]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  player_pos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.495    13.260    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  player_pos_reg[4]/C
                         clock pessimism              0.458    13.718    
                         clock uncertainty           -0.035    13.682    
    SLICE_X46Y48         FDRE (Setup_fdre_C_R)       -0.524    13.158    player_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 counter_300ms_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_300ms_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.828ns (24.099%)  route 2.608ns (75.901%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_300ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     6.197 r  counter_300ms_reg[12]/Q
                         net (fo=2, routed)           0.683     6.880    counter_300ms_reg[12]
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.004 r  counter_300ms[0]_i_6/O
                         net (fo=1, routed)           0.815     7.819    counter_300ms[0]_i_6_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  counter_300ms[0]_i_4/O
                         net (fo=2, routed)           0.432     8.376    counter_300ms[0]_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.500 r  counter_300ms[0]_i_1/O
                         net (fo=25, routed)          0.677     9.177    counter_300ms[0]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  counter_300ms_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.493    13.258    clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_300ms_reg[0]/C
                         clock pessimism              0.458    13.716    
                         clock uncertainty           -0.035    13.680    
    SLICE_X49Y43         FDRE (Setup_fdre_C_R)       -0.429    13.251    counter_300ms_reg[0]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 counter_300ms_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_300ms_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.828ns (24.099%)  route 2.608ns (75.901%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_300ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     6.197 r  counter_300ms_reg[12]/Q
                         net (fo=2, routed)           0.683     6.880    counter_300ms_reg[12]
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.004 r  counter_300ms[0]_i_6/O
                         net (fo=1, routed)           0.815     7.819    counter_300ms[0]_i_6_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  counter_300ms[0]_i_4/O
                         net (fo=2, routed)           0.432     8.376    counter_300ms[0]_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.500 r  counter_300ms[0]_i_1/O
                         net (fo=25, routed)          0.677     9.177    counter_300ms[0]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  counter_300ms_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.493    13.258    clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_300ms_reg[1]/C
                         clock pessimism              0.458    13.716    
                         clock uncertainty           -0.035    13.680    
    SLICE_X49Y43         FDRE (Setup_fdre_C_R)       -0.429    13.251    counter_300ms_reg[1]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 counter_300ms_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_300ms_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.828ns (24.099%)  route 2.608ns (75.901%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_300ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     6.197 r  counter_300ms_reg[12]/Q
                         net (fo=2, routed)           0.683     6.880    counter_300ms_reg[12]
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.004 r  counter_300ms[0]_i_6/O
                         net (fo=1, routed)           0.815     7.819    counter_300ms[0]_i_6_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  counter_300ms[0]_i_4/O
                         net (fo=2, routed)           0.432     8.376    counter_300ms[0]_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.500 r  counter_300ms[0]_i_1/O
                         net (fo=25, routed)          0.677     9.177    counter_300ms[0]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  counter_300ms_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.493    13.258    clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_300ms_reg[2]/C
                         clock pessimism              0.458    13.716    
                         clock uncertainty           -0.035    13.680    
    SLICE_X49Y43         FDRE (Setup_fdre_C_R)       -0.429    13.251    counter_300ms_reg[2]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 counter_300ms_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_300ms_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.828ns (24.099%)  route 2.608ns (75.901%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_300ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     6.197 r  counter_300ms_reg[12]/Q
                         net (fo=2, routed)           0.683     6.880    counter_300ms_reg[12]
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.004 r  counter_300ms[0]_i_6/O
                         net (fo=1, routed)           0.815     7.819    counter_300ms[0]_i_6_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  counter_300ms[0]_i_4/O
                         net (fo=2, routed)           0.432     8.376    counter_300ms[0]_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.500 r  counter_300ms[0]_i_1/O
                         net (fo=25, routed)          0.677     9.177    counter_300ms[0]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  counter_300ms_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.493    13.258    clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_300ms_reg[3]/C
                         clock pessimism              0.458    13.716    
                         clock uncertainty           -0.035    13.680    
    SLICE_X49Y43         FDRE (Setup_fdre_C_R)       -0.429    13.251    counter_300ms_reg[3]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 btn_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            player_pos_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.890ns (25.922%)  route 2.543ns (74.078%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.669     5.743    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  btn_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     6.261 r  btn_reg_reg[0]/Q
                         net (fo=4, routed)           0.705     6.966    btn_reg_reg_n_0_[0]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.090 r  player_pos[5]_i_4/O
                         net (fo=5, routed)           0.973     8.063    btn0_pressed
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.187 r  player_pos[5]_i_2/O
                         net (fo=7, routed)           0.333     8.519    player_pos[5]_i_2_n_0
    SLICE_X47Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.643 r  player_pos[5]_i_1/O
                         net (fo=4, routed)           0.533     9.176    player_pos[5]_i_1_n_0
    SLICE_X47Y48         FDRE                                         r  player_pos_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.495    13.260    clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  player_pos_reg[5]/C
                         clock pessimism              0.458    13.718    
                         clock uncertainty           -0.035    13.682    
    SLICE_X47Y48         FDRE (Setup_fdre_C_R)       -0.429    13.253    player_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 counter_300ms_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_300ms_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.828ns (24.549%)  route 2.545ns (75.451%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_300ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     6.197 r  counter_300ms_reg[12]/Q
                         net (fo=2, routed)           0.683     6.880    counter_300ms_reg[12]
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.004 r  counter_300ms[0]_i_6/O
                         net (fo=1, routed)           0.815     7.819    counter_300ms[0]_i_6_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  counter_300ms[0]_i_4/O
                         net (fo=2, routed)           0.432     8.376    counter_300ms[0]_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.500 r  counter_300ms[0]_i_1/O
                         net (fo=25, routed)          0.614     9.113    counter_300ms[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  counter_300ms_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.493    13.258    clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_300ms_reg[12]/C
                         clock pessimism              0.483    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.429    13.276    counter_300ms_reg[12]
  -------------------------------------------------------------------
                         required time                         13.276    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 counter_300ms_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_300ms_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.828ns (24.549%)  route 2.545ns (75.451%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_300ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     6.197 r  counter_300ms_reg[12]/Q
                         net (fo=2, routed)           0.683     6.880    counter_300ms_reg[12]
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.004 r  counter_300ms[0]_i_6/O
                         net (fo=1, routed)           0.815     7.819    counter_300ms[0]_i_6_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.943 f  counter_300ms[0]_i_4/O
                         net (fo=2, routed)           0.432     8.376    counter_300ms[0]_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.500 r  counter_300ms[0]_i_1/O
                         net (fo=25, routed)          0.614     9.113    counter_300ms[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  counter_300ms_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.493    13.258    clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_300ms_reg[13]/C
                         clock pessimism              0.483    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.429    13.276    counter_300ms_reg[13]
  -------------------------------------------------------------------
                         required time                         13.276    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  4.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 player_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.250ns (50.213%)  route 0.248ns (49.787%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  player_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  player_pos_reg[0]/Q
                         net (fo=5, routed)           0.248     2.038    player_pos_reg_n_0_[0]
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.083 r  col[0]_i_3/O
                         net (fo=1, routed)           0.000     2.083    col[0]_i_3_n_0
    SLICE_X46Y51         MUXF7 (Prop_muxf7_I1_O)      0.064     2.147 r  col_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.147    col[0]
    SLICE_X46Y51         FDRE                                         r  col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  col_reg[0]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.134     2.045    col_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 player_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.261ns (51.638%)  route 0.244ns (48.362%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  player_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  player_pos_reg[5]/Q
                         net (fo=5, routed)           0.244     2.035    player_pos_reg_n_0_[5]
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  col[5]_i_3/O
                         net (fo=1, routed)           0.000     2.080    col[5]_i_3_n_0
    SLICE_X46Y51         MUXF7 (Prop_muxf7_I1_O)      0.075     2.155 r  col_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.155    col[5]
    SLICE_X46Y51         FDRE                                         r  col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  col_reg[5]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.134     2.045    col_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 scan_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.248ns (48.524%)  route 0.263ns (51.476%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.642    clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  scan_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  scan_counter_reg[0]/Q
                         net (fo=22, routed)          0.263     2.046    scan_counter[0]
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.091 r  col[1]_i_2/O
                         net (fo=1, routed)           0.000     2.091    col[1]_i_2_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     2.153 r  col_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.153    col[1]
    SLICE_X45Y49         FDRE                                         r  col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  col_reg[1]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105     2.021    col_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 player_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.273ns (50.633%)  route 0.266ns (49.367%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  player_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164     1.813 r  player_pos_reg[3]/Q
                         net (fo=6, routed)           0.266     2.079    player_pos_reg_n_0_[3]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.124 r  col[3]_i_3/O
                         net (fo=1, routed)           0.000     2.124    col[3]_i_3_n_0
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I1_O)      0.064     2.188 r  col_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.188    col[3]
    SLICE_X46Y50         FDRE                                         r  col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  col_reg[3]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     2.045    col_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 player_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            player_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.705%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  player_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  player_pos_reg[5]/Q
                         net (fo=5, routed)           0.115     1.906    player_pos_reg_n_0_[5]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.951 r  player_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     1.951    player_pos[4]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  player_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  player_pos_reg[4]/C
                         clock pessimism             -0.510     1.662    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.121     1.783    player_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pulse_1ms_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            col_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.960%)  route 0.274ns (66.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.642    clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  pulse_1ms_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  pulse_1ms_flag_reg/Q
                         net (fo=19, routed)          0.274     2.057    pulse_1ms_flag
    SLICE_X45Y49         FDRE                                         r  col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  col_reg[1]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X45Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.877    col_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 btn_reg_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            player_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.213%)  route 0.094ns (30.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  btn_reg_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.813 f  btn_reg_next_reg[0]/Q
                         net (fo=3, routed)           0.094     1.907    btn_reg_next_reg_n_0_[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I1_O)        0.048     1.955 r  player_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.955    player_pos[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  player_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  player_pos_reg[0]/C
                         clock pessimism             -0.510     1.662    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.105     1.767    player_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pulse_300ms_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_300ms_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.561     1.647    clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  pulse_300ms_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.128     1.775 r  pulse_300ms_sync_reg/Q
                         net (fo=1, routed)           0.062     1.837    pulse_300ms_sync
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.099     1.936 r  pulse_300ms_flag_i_1/O
                         net (fo=1, routed)           0.000     1.936    pulse_300ms_flag0
    SLICE_X48Y46         FDRE                                         r  pulse_300ms_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     2.171    clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  pulse_300ms_flag_reg/C
                         clock pessimism             -0.524     1.647    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.091     1.738    pulse_300ms_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pulse_1ms_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_1ms_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.642    clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  pulse_1ms_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.128     1.770 r  pulse_1ms_sync_reg/Q
                         net (fo=1, routed)           0.062     1.832    pulse_1ms_sync
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.099     1.931 r  pulse_1ms_flag_i_1/O
                         net (fo=1, routed)           0.000     1.931    pulse_1ms_flag0
    SLICE_X48Y52         FDRE                                         r  pulse_1ms_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  pulse_1ms_flag_reg/C
                         clock pessimism             -0.525     1.642    
    SLICE_X48Y52         FDRE (Hold_fdre_C_D)         0.091     1.733    pulse_1ms_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 player_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.251ns (44.003%)  route 0.319ns (55.997%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  player_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  player_pos_reg[2]/Q
                         net (fo=7, routed)           0.319     2.110    player_pos_reg_n_0_[2]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.155 r  col[2]_i_3/O
                         net (fo=1, routed)           0.000     2.155    col[2]_i_3_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I1_O)      0.065     2.220 r  col_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.220    col[2]
    SLICE_X48Y51         FDRE                                         r  col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  col_reg[2]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.105     2.016    col_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X48Y48    FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X48Y48    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X48Y48    FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X48Y48    FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X48Y48    FSM_onehot_state_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y49    btn_reg_next_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y47    btn_reg_next_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y49    btn_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X48Y50    btn_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y48    FSM_onehot_state_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 4.028ns (44.521%)  route 5.020ns (55.479%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[2]/Q
                         net (fo=1, routed)           5.020     5.476    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     9.048 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.048    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.721ns  (logic 4.151ns (47.604%)  route 4.569ns (52.396%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led_reg[1]/Q
                         net (fo=1, routed)           4.569     4.988    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.732     8.721 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.721    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.560ns  (logic 3.986ns (46.563%)  route 4.574ns (53.437%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[0]/Q
                         net (fo=1, routed)           4.574     5.030    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     8.560 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.560    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[6][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.730ns  (logic 0.870ns (31.866%)  route 1.860ns (68.134%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE                         0.000     0.000 r  drop_reg[6][4]/C
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drop_reg[6][4]/Q
                         net (fo=2, routed)           1.017     1.436    drop_reg[6][4]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.299     1.735 r  FSM_onehot_state_next[4]_i_3/O
                         net (fo=5, routed)           0.843     2.578    FSM_onehot_state_next[4]_i_3_n_0
    SLICE_X48Y49         LUT3 (Prop_lut3_I1_O)        0.152     2.730 r  FSM_onehot_state_next[4]_i_1/O
                         net (fo=1, routed)           0.000     2.730    FSM_onehot_state_next[4]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  FSM_onehot_state_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[6][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.702ns  (logic 0.842ns (31.160%)  route 1.860ns (68.840%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE                         0.000     0.000 r  drop_reg[6][4]/C
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drop_reg[6][4]/Q
                         net (fo=2, routed)           1.017     1.436    drop_reg[6][4]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.299     1.735 f  FSM_onehot_state_next[4]_i_3/O
                         net (fo=5, routed)           0.843     2.578    FSM_onehot_state_next[4]_i_3_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     2.702 r  FSM_onehot_state_next[0]_i_1/O
                         net (fo=1, routed)           0.000     2.702    FSM_onehot_state_next[0]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  FSM_onehot_state_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[6][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.625ns  (logic 0.842ns (32.073%)  route 1.783ns (67.927%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE                         0.000     0.000 r  drop_reg[6][0]/C
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drop_reg[6][0]/Q
                         net (fo=2, routed)           0.959     1.378    drop_reg[6][0]
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.299     1.677 r  FSM_onehot_state_next[4]_i_2/O
                         net (fo=5, routed)           0.824     2.501    FSM_onehot_state_next[4]_i_2_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.625 r  FSM_onehot_state_next[1]_i_1/O
                         net (fo=1, routed)           0.000     2.625    FSM_onehot_state_next[1]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  FSM_onehot_state_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[6][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.561ns  (logic 0.870ns (33.965%)  route 1.691ns (66.035%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE                         0.000     0.000 r  drop_reg[6][4]/C
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drop_reg[6][4]/Q
                         net (fo=2, routed)           1.017     1.436    drop_reg[6][4]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.299     1.735 r  FSM_onehot_state_next[4]_i_3/O
                         net (fo=5, routed)           0.674     2.409    FSM_onehot_state_next[4]_i_3_n_0
    SLICE_X48Y49         LUT3 (Prop_lut3_I1_O)        0.152     2.561 r  FSM_onehot_state_next[3]_i_1/O
                         net (fo=1, routed)           0.000     2.561    FSM_onehot_state_next[3]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  FSM_onehot_state_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[6][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.842ns (33.235%)  route 1.691ns (66.765%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE                         0.000     0.000 r  drop_reg[6][4]/C
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drop_reg[6][4]/Q
                         net (fo=2, routed)           1.017     1.436    drop_reg[6][4]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.299     1.735 r  FSM_onehot_state_next[4]_i_3/O
                         net (fo=5, routed)           0.674     2.409    FSM_onehot_state_next[4]_i_3_n_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124     2.533 r  FSM_onehot_state_next[2]_i_1/O
                         net (fo=1, routed)           0.000     2.533    FSM_onehot_state_next[2]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  FSM_onehot_state_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.688ns  (logic 0.670ns (39.685%)  route 1.018ns (60.315%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE                         0.000     0.000 r  lfsr_reg[2]/C
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lfsr_reg[2]/Q
                         net (fo=7, routed)           1.018     1.536    lfsr_reg_n_0_[2]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.152     1.688 r  drop[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.688    drop[0][5]_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  drop_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.660ns  (logic 0.642ns (38.668%)  route 1.018ns (61.332%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE                         0.000     0.000 r  lfsr_reg[2]/C
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lfsr_reg[2]/Q
                         net (fo=7, routed)           1.018     1.536    lfsr_reg_n_0_[2]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.660 r  drop[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.660    drop[0][4]_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  drop_reg[0][4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drop_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.199%)  route 0.108ns (45.801%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDRE                         0.000     0.000 r  drop_reg[0][3]/C
    SLICE_X47Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  drop_reg[0][3]/Q
                         net (fo=2, routed)           0.108     0.236    drop_reg[0][3]
    SLICE_X45Y51         FDRE                                         r  drop_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.872%)  route 0.124ns (49.128%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE                         0.000     0.000 r  drop_reg[0][5]/C
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  drop_reg[0][5]/Q
                         net (fo=2, routed)           0.124     0.252    drop_reg[0][5]
    SLICE_X45Y51         FDRE                                         r  drop_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE                         0.000     0.000 r  drop_reg[1][2]/C
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drop_reg[1][2]/Q
                         net (fo=2, routed)           0.116     0.257    drop_reg[1][2]
    SLICE_X47Y51         FDRE                                         r  drop_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[5][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[6][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.159%)  route 0.132ns (50.841%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE                         0.000     0.000 r  drop_reg[5][1]/C
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  drop_reg[5][1]/Q
                         net (fo=2, routed)           0.132     0.260    drop_reg[5][1]
    SLICE_X44Y49         FDRE                                         r  drop_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[3][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.092%)  route 0.125ns (46.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE                         0.000     0.000 r  drop_reg[2][5]/C
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drop_reg[2][5]/Q
                         net (fo=2, routed)           0.125     0.266    drop_reg[2][5]
    SLICE_X45Y51         FDRE                                         r  drop_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE                         0.000     0.000 r  drop_reg[1][4]/C
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drop_reg[1][4]/Q
                         net (fo=2, routed)           0.126     0.267    drop_reg[1][4]
    SLICE_X44Y50         FDRE                                         r  drop_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[5][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.618%)  route 0.127ns (47.382%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE                         0.000     0.000 r  drop_reg[4][4]/C
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drop_reg[4][4]/Q
                         net (fo=2, routed)           0.127     0.268    drop_reg[4][4]
    SLICE_X44Y49         FDRE                                         r  drop_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.173%)  route 0.129ns (47.827%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE                         0.000     0.000 r  drop_reg[1][1]/C
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drop_reg[1][1]/Q
                         net (fo=2, routed)           0.129     0.270    drop_reg[1][1]
    SLICE_X44Y49         FDRE                                         r  drop_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[3][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE                         0.000     0.000 r  drop_reg[2][4]/C
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drop_reg[2][4]/Q
                         net (fo=2, routed)           0.131     0.272    drop_reg[2][4]
    SLICE_X45Y50         FDRE                                         r  drop_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_reg[2][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.721%)  route 0.132ns (48.279%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE                         0.000     0.000 r  drop_reg[2][3]/C
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drop_reg[2][3]/Q
                         net (fo=2, routed)           0.132     0.273    drop_reg[2][3]
    SLICE_X45Y50         FDRE                                         r  drop_reg[3][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 4.080ns (46.309%)  route 4.730ns (53.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.650     5.724    clk_IBUF_BUFG
    SLICE_X48Y55         FDSE                                         r  row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDSE (Prop_fdse_C_Q)         0.456     6.180 r  row_reg[2]/Q
                         net (fo=1, routed)           4.730    10.910    ar_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.624    14.533 r  ar_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.533    ar[2]
    U13                                                               r  ar[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.772ns  (logic 4.082ns (46.528%)  route 4.691ns (53.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.650     5.724    clk_IBUF_BUFG
    SLICE_X49Y55         FDSE                                         r  row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDSE (Prop_fdse_C_Q)         0.456     6.180 r  row_reg[1]/Q
                         net (fo=1, routed)           4.691    10.870    ar_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         3.626    14.496 r  ar_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.496    ar[1]
    U12                                                               r  ar[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.641ns  (logic 4.081ns (47.225%)  route 4.561ns (52.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.650     5.724    clk_IBUF_BUFG
    SLICE_X49Y55         FDSE                                         r  row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDSE (Prop_fdse_C_Q)         0.456     6.180 r  row_reg[3]/Q
                         net (fo=1, routed)           4.561    10.740    ar_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         3.625    14.365 r  ar_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.365    ar[3]
    V13                                                               r  ar[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.533ns  (logic 4.041ns (47.357%)  route 4.492ns (52.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.651     5.725    clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.456     6.181 r  col_reg[2]/Q
                         net (fo=1, routed)           4.492    10.673    ar_OBUF[10]
    T16                  OBUF (Prop_obuf_I_O)         3.585    14.258 r  ar_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.258    ar[10]
    T16                                                               r  ar[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.527ns  (logic 4.227ns (49.570%)  route 4.300ns (50.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.650     5.724    clk_IBUF_BUFG
    SLICE_X49Y55         FDSE                                         r  row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDSE (Prop_fdse_C_Q)         0.419     6.143 r  row_reg[4]/Q
                         net (fo=1, routed)           4.300    10.443    ar_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.808    14.251 r  ar_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.251    ar[4]
    V15                                                               r  ar[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 4.195ns (49.436%)  route 4.291ns (50.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.650     5.724    clk_IBUF_BUFG
    SLICE_X49Y55         FDSE                                         r  row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDSE (Prop_fdse_C_Q)         0.419     6.143 r  row_reg[7]/Q
                         net (fo=1, routed)           4.291    10.433    ar_OBUF[7]
    U17                  OBUF (Prop_obuf_I_O)         3.776    14.209 r  ar_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.209    ar[7]
    U17                                                               r  ar[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.469ns  (logic 4.039ns (47.699%)  route 4.429ns (52.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.650     5.724    clk_IBUF_BUFG
    SLICE_X48Y54         FDSE                                         r  row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDSE (Prop_fdse_C_Q)         0.456     6.180 r  row_reg[0]/Q
                         net (fo=1, routed)           4.429    10.609    ar_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.583    14.192 r  ar_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.192    ar[0]
    T14                                                               r  ar[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.404ns  (logic 4.169ns (49.613%)  route 4.234ns (50.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.650     5.724    clk_IBUF_BUFG
    SLICE_X49Y55         FDSE                                         r  row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDSE (Prop_fdse_C_Q)         0.419     6.143 r  row_reg[5]/Q
                         net (fo=1, routed)           4.234    10.377    ar_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.750    14.127 r  ar_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.127    ar[5]
    T15                                                               r  ar[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 4.046ns (50.244%)  route 4.007ns (49.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.652     5.726    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518     6.244 r  col_reg[3]/Q
                         net (fo=1, routed)           4.007    10.251    ar_OBUF[11]
    R17                  OBUF (Prop_obuf_I_O)         3.528    13.779 r  ar_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.779    ar[11]
    R17                                                               r  ar[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 4.084ns (51.548%)  route 3.839ns (48.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.652     5.726    clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518     6.244 r  col_reg[0]/Q
                         net (fo=1, routed)           3.839    10.082    ar_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         3.566    13.648 r  ar_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.648    ar[8]
    V17                                                               r  ar[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_state_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.940%)  route 0.146ns (44.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  FSM_onehot_state_reg_reg[1]/Q
                         net (fo=5, routed)           0.146     1.936    FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.981 r  FSM_onehot_state_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.981    FSM_onehot_state_next[1]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  FSM_onehot_state_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.227ns (61.838%)  route 0.140ns (38.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.128     1.776 r  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=6, routed)           0.140     1.916    FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.099     2.015 r  led[2]_i_2/O
                         net (fo=1, routed)           0.000     2.015    led[2]_i_2_n_0
    SLICE_X49Y50         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.899%)  route 0.211ns (53.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  FSM_onehot_state_reg_reg[1]/Q
                         net (fo=5, routed)           0.211     2.000    FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X49Y50         LUT4 (Prop_lut4_I3_O)        0.045     2.045 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.045    led[0]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.187ns (47.032%)  route 0.211ns (52.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  FSM_onehot_state_reg_reg[1]/Q
                         net (fo=5, routed)           0.211     2.000    FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.046     2.046 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     2.046    led[1]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_state_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.186ns (44.273%)  route 0.234ns (55.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  FSM_onehot_state_reg_reg[3]/Q
                         net (fo=7, routed)           0.234     2.023    FSM_onehot_state_reg_reg_n_0_[3]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  FSM_onehot_state_next[0]_i_1/O
                         net (fo=1, routed)           0.000     2.068    FSM_onehot_state_next[0]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  FSM_onehot_state_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_state_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.187ns (44.405%)  route 0.234ns (55.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  FSM_onehot_state_reg_reg[3]/Q
                         net (fo=7, routed)           0.234     2.023    FSM_onehot_state_reg_reg_n_0_[3]
    SLICE_X48Y49         LUT3 (Prop_lut3_I2_O)        0.046     2.069 r  FSM_onehot_state_next[4]_i_1/O
                         net (fo=1, routed)           0.000     2.069    FSM_onehot_state_next[4]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  FSM_onehot_state_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_state_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.186ns (37.427%)  route 0.311ns (62.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  FSM_onehot_state_reg_reg[1]/Q
                         net (fo=5, routed)           0.311     2.100    FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.045     2.145 r  FSM_onehot_state_next[2]_i_1/O
                         net (fo=1, routed)           0.000     2.145    FSM_onehot_state_next[2]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  FSM_onehot_state_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_state_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.186ns (35.955%)  route 0.331ns (64.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.331     2.120    FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X48Y49         LUT3 (Prop_lut3_I2_O)        0.045     2.165 r  FSM_onehot_state_next[3]_i_1/O
                         net (fo=1, routed)           0.000     2.165    FSM_onehot_state_next[3]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  FSM_onehot_state_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.186ns (29.010%)  route 0.455ns (70.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  FSM_onehot_state_reg_reg[1]/Q
                         net (fo=5, routed)           0.148     1.937    FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.982 r  led[2]_i_1/O
                         net (fo=3, routed)           0.308     2.289    led[2]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.186ns (29.010%)  route 0.455ns (70.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  FSM_onehot_state_reg_reg[1]/Q
                         net (fo=5, routed)           0.148     1.937    FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.982 r  led[2]_i_1/O
                         net (fo=3, routed)           0.308     2.289    led[2]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            btn_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.198ns  (logic 1.463ns (23.612%)  route 4.734ns (76.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           4.734     6.198    btn_IBUF[0]
    SLICE_X46Y49         FDRE                                         r  btn_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.495     5.260    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  btn_reg_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            btn_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.137ns  (logic 1.464ns (23.852%)  route 4.674ns (76.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           4.674     6.137    btn_IBUF[1]
    SLICE_X48Y50         FDRE                                         r  btn_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.478     5.242    clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  btn_reg_reg[1]/C

Slack:                    inf
  Source:                 drop_reg[6][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.224ns  (logic 0.932ns (41.908%)  route 1.292ns (58.092%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE                         0.000     0.000 r  drop_reg[6][0]/C
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drop_reg[6][0]/Q
                         net (fo=2, routed)           1.292     1.711    drop_reg[6][0]
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.299     2.010 r  col[0]_i_3/O
                         net (fo=1, routed)           0.000     2.010    col[0]_i_3_n_0
    SLICE_X46Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     2.224 r  col_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.224    col[0]
    SLICE_X46Y51         FDRE                                         r  col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.479     5.243    clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  col_reg[0]/C

Slack:                    inf
  Source:                 drop_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.821ns (39.805%)  route 1.242ns (60.195%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE                         0.000     0.000 r  drop_reg[1][5]/C
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drop_reg[1][5]/Q
                         net (fo=2, routed)           1.242     1.698    drop_reg[1][5]
    SLICE_X46Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.822 r  col[5]_i_2/O
                         net (fo=1, routed)           0.000     1.822    col[5]_i_2_n_0
    SLICE_X46Y51         MUXF7 (Prop_muxf7_I0_O)      0.241     2.063 r  col_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.063    col[5]
    SLICE_X46Y51         FDRE                                         r  col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.479     5.243    clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  col_reg[5]/C

Slack:                    inf
  Source:                 drop_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.055ns  (logic 0.930ns (45.245%)  route 1.125ns (54.755%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE                         0.000     0.000 r  drop_reg[0][1]/C
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drop_reg[0][1]/Q
                         net (fo=2, routed)           1.125     1.544    drop_reg[0][1]
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.299     1.843 r  col[1]_i_2/O
                         net (fo=1, routed)           0.000     1.843    col[1]_i_2_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     2.055 r  col_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.055    col[1]
    SLICE_X45Y49         FDRE                                         r  col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.495     5.260    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  col_reg[1]/C

Slack:                    inf
  Source:                 drop_reg[6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.927ns  (logic 0.932ns (48.353%)  route 0.995ns (51.647%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE                         0.000     0.000 r  drop_reg[6][2]/C
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drop_reg[6][2]/Q
                         net (fo=2, routed)           0.995     1.414    drop_reg[6][2]
    SLICE_X48Y51         LUT6 (Prop_lut6_I1_O)        0.296     1.710 r  col[2]_i_3/O
                         net (fo=1, routed)           0.000     1.710    col[2]_i_3_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     1.927 r  col_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.927    col[2]
    SLICE_X48Y51         FDRE                                         r  col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.478     5.242    clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  col_reg[2]/C

Slack:                    inf
  Source:                 drop_reg[6][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.795ns  (logic 0.794ns (44.246%)  route 1.001ns (55.754%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE                         0.000     0.000 r  drop_reg[6][3]/C
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drop_reg[6][3]/Q
                         net (fo=2, routed)           1.001     1.457    drop_reg[6][3]
    SLICE_X46Y50         LUT6 (Prop_lut6_I1_O)        0.124     1.581 r  col[3]_i_3/O
                         net (fo=1, routed)           0.000     1.581    col[3]_i_3_n_0
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     1.795 r  col_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    col[3]
    SLICE_X46Y50         FDRE                                         r  col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.479     5.243    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  col_reg[3]/C

Slack:                    inf
  Source:                 drop_reg[5][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.790ns  (logic 0.962ns (53.736%)  route 0.828ns (46.264%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE                         0.000     0.000 r  drop_reg[5][4]/C
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drop_reg[5][4]/Q
                         net (fo=2, routed)           0.828     1.247    drop_reg[5][4]
    SLICE_X46Y50         LUT6 (Prop_lut6_I3_O)        0.296     1.543 r  col[4]_i_3/O
                         net (fo=1, routed)           0.000     1.543    col[4]_i_3_n_0
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I1_O)      0.247     1.790 r  col_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    col[4]
    SLICE_X46Y50         FDRE                                         r  col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.479     5.243    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  col_reg[4]/C

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.456ns (41.205%)  route 0.651ns (58.795%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE                         0.000     0.000 r  FSM_onehot_state_next_reg[0]/C
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_state_next_reg[0]/Q
                         net (fo=1, routed)           0.651     1.107    FSM_onehot_state_next_reg_n_0_[0]
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.494     5.259    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.164%)  route 0.530ns (55.836%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE                         0.000     0.000 r  FSM_onehot_state_next_reg[4]/C
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM_onehot_state_next_reg[4]/Q
                         net (fo=1, routed)           0.530     0.949    FSM_onehot_state_next_reg_n_0_[4]
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.494     5.259    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE                         0.000     0.000 r  FSM_onehot_state_next_reg[3]/C
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_next_reg[3]/Q
                         net (fo=1, routed)           0.121     0.249    FSM_onehot_state_next_reg_n_0_[3]
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[3]/C

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE                         0.000     0.000 r  FSM_onehot_state_next_reg[2]/C
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_next_reg[2]/Q
                         net (fo=1, routed)           0.115     0.256    FSM_onehot_state_next_reg_n_0_[2]
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[2]/C

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.960%)  route 0.147ns (51.040%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE                         0.000     0.000 r  FSM_onehot_state_next_reg[1]/C
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_next_reg[1]/Q
                         net (fo=1, routed)           0.147     0.288    FSM_onehot_state_next_reg_n_0_[1]
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[1]/C

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.593%)  route 0.180ns (58.407%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE                         0.000     0.000 r  FSM_onehot_state_next_reg[4]/C
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_next_reg[4]/Q
                         net (fo=1, routed)           0.180     0.308    FSM_onehot_state_next_reg_n_0_[4]
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[4]/C

Slack:                    inf
  Source:                 drop_reg[5][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.250ns (68.812%)  route 0.113ns (31.188%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE                         0.000     0.000 r  drop_reg[5][3]/C
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drop_reg[5][3]/Q
                         net (fo=2, routed)           0.113     0.254    drop_reg[5][3]
    SLICE_X46Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.299 r  col[3]_i_3/O
                         net (fo=1, routed)           0.000     0.299    col[3]_i_3_n_0
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I1_O)      0.064     0.363 r  col_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    col[3]
    SLICE_X46Y50         FDRE                                         r  col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  col_reg[3]/C

Slack:                    inf
  Source:                 drop_reg[4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.250ns (68.281%)  route 0.116ns (31.719%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE                         0.000     0.000 r  drop_reg[4][0]/C
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drop_reg[4][0]/Q
                         net (fo=2, routed)           0.116     0.257    drop_reg[4][0]
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.302 r  col[0]_i_3/O
                         net (fo=1, routed)           0.000     0.302    col[0]_i_3_n_0
    SLICE_X46Y51         MUXF7 (Prop_muxf7_I1_O)      0.064     0.366 r  col_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    col[0]
    SLICE_X46Y51         FDRE                                         r  col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  col_reg[0]/C

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.350%)  route 0.227ns (61.650%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE                         0.000     0.000 r  FSM_onehot_state_next_reg[0]/C
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_next_reg[0]/Q
                         net (fo=1, routed)           0.227     0.368    FSM_onehot_state_next_reg_n_0_[0]
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 drop_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.259ns (65.055%)  route 0.139ns (34.945%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE                         0.000     0.000 r  drop_reg[1][4]/C
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drop_reg[1][4]/Q
                         net (fo=2, routed)           0.139     0.280    drop_reg[1][4]
    SLICE_X46Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.325 r  col[4]_i_2/O
                         net (fo=1, routed)           0.000     0.325    col[4]_i_2_n_0
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I0_O)      0.073     0.398 r  col_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.398    col[4]
    SLICE_X46Y50         FDRE                                         r  col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  col_reg[4]/C

Slack:                    inf
  Source:                 drop_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.248ns (53.907%)  route 0.212ns (46.093%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE                         0.000     0.000 r  drop_reg[1][2]/C
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drop_reg[1][2]/Q
                         net (fo=2, routed)           0.212     0.353    drop_reg[1][2]
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.045     0.398 r  col[2]_i_2/O
                         net (fo=1, routed)           0.000     0.398    col[2]_i_2_n_0
    SLICE_X48Y51         MUXF7 (Prop_muxf7_I0_O)      0.062     0.460 r  col_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.460    col[2]
    SLICE_X48Y51         FDRE                                         r  col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  col_reg[2]/C

Slack:                    inf
  Source:                 drop_reg[6][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.291ns (62.483%)  route 0.175ns (37.517%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE                         0.000     0.000 r  drop_reg[6][1]/C
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  drop_reg[6][1]/Q
                         net (fo=2, routed)           0.175     0.303    drop_reg[6][1]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.098     0.401 r  col[1]_i_3/O
                         net (fo=1, routed)           0.000     0.401    col[1]_i_3_n_0
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     0.466 r  col_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.466    col[1]
    SLICE_X45Y49         FDRE                                         r  col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  col_reg[1]/C





