{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458084571409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458084571435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 00:29:30 2016 " "Processing started: Wed Mar 16 00:29:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458084571435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458084571435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lineoblique_test -c lineoblique_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off lineoblique_test -c lineoblique_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458084571436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1458084572639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller " "Found entity 1: mtl_controller" {  } { { "mtl_controller.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/mtl_controller.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458084598690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458084598690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineoblique.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineoblique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineoblique " "Found entity 1: lineoblique" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458084598696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458084598696 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LineCUBE.sv(23) " "Verilog HDL information at LineCUBE.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "LineCUBE.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/LineCUBE.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1458084598701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linecube.sv 1 1 " "Found 1 design units, including 1 entities, in source file linecube.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LineCUBE " "Found entity 1: LineCUBE" {  } { { "LineCUBE.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/LineCUBE.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458084598703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458084598703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xycount.sv 1 1 " "Found 1 design units, including 1 entities, in source file xycount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XYcount " "Found entity 1: XYcount" {  } { { "XYcount.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/XYcount.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458084598708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458084598708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineoblique_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineoblique_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineoblique_testbench " "Found entity 1: lineoblique_testbench" {  } { { "lineoblique_testbench.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique_testbench.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458084598715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458084598715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lineoblique " "Elaborating entity \"lineoblique\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458084598814 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done_mark lineoblique.sv(9) " "Output port \"done_mark\" at lineoblique.sv(9) has no driver" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458084598820 "|lineoblique"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "start_mark lineoblique.sv(9) " "Output port \"start_mark\" at lineoblique.sv(9) has no driver" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458084598821 "|lineoblique"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XYcount XYcount:cnt " "Elaborating entity \"XYcount\" for hierarchy \"XYcount:cnt\"" {  } { { "lineoblique.sv" "cnt" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458084598868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LineCUBE LineCUBE:line " "Elaborating entity \"LineCUBE\" for hierarchy \"LineCUBE:line\"" {  } { { "lineoblique.sv" "line" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458084598946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LineCUBE.sv(41) " "Verilog HDL assignment warning at LineCUBE.sv(41): truncated value with size 32 to match size of target (11)" {  } { { "LineCUBE.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/LineCUBE.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458084598952 "|lineoblique|LineCUBE:line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LineCUBE.sv(51) " "Verilog HDL assignment warning at LineCUBE.sv(51): truncated value with size 32 to match size of target (11)" {  } { { "LineCUBE.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/LineCUBE.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458084598953 "|lineoblique|LineCUBE:line"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1458084600320 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done_mark GND " "Pin \"done_mark\" is stuck at GND" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|done_mark"} { "Warning" "WMLS_MLS_STUCK_PIN" "start_mark GND " "Pin \"start_mark\" is stuck at GND" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|start_mark"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] VCC " "Pin \"red\[1\]\" is stuck at VCC" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] VCC " "Pin \"red\[2\]\" is stuck at VCC" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] VCC " "Pin \"red\[4\]\" is stuck at VCC" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] VCC " "Pin \"red\[6\]\" is stuck at VCC" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] VCC " "Pin \"green\[1\]\" is stuck at VCC" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] VCC " "Pin \"green\[2\]\" is stuck at VCC" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] VCC " "Pin \"green\[6\]\" is stuck at VCC" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/lineoblique.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458084601268 "|lineoblique|blue[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458084601268 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1458084601506 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1458084602357 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/output_files/lineoblique_test.map.smsg " "Generated suppressed messages file C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique/output_files/lineoblique_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1458084602461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458084602907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458084602907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458084603158 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458084603158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458084603158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458084603158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "772 " "Peak virtual memory: 772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458084603325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 00:30:03 2016 " "Processing ended: Wed Mar 16 00:30:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458084603325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458084603325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458084603325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458084603325 ""}
