###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       545389   # Number of WRITE/WRITEP commands
num_reads_done                 =      1497611   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1178619   # Number of read row buffer hits
num_read_cmds                  =      1497599   # Number of READ/READP commands
num_writes_done                =       545452   # Number of read requests issued
num_write_row_hits             =       480823   # Number of write row buffer hits
num_act_cmds                   =       387700   # Number of ACT commands
num_pre_cmds                   =       387671   # Number of PRE commands
num_ondemand_pres              =       360154   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9632424   # Cyles of rank active rank.0
rank_active_cycles.1           =      9517684   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       367576   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       482316   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1985862   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22299   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4171   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4216   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1756   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1267   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          979   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          863   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          823   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          786   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20086   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          122   # Write cmd latency (cycles)
write_latency[20-39]           =         1279   # Write cmd latency (cycles)
write_latency[40-59]           =         1511   # Write cmd latency (cycles)
write_latency[60-79]           =         2188   # Write cmd latency (cycles)
write_latency[80-99]           =         2751   # Write cmd latency (cycles)
write_latency[100-119]         =         3412   # Write cmd latency (cycles)
write_latency[120-139]         =         3928   # Write cmd latency (cycles)
write_latency[140-159]         =         4356   # Write cmd latency (cycles)
write_latency[160-179]         =         5012   # Write cmd latency (cycles)
write_latency[180-199]         =         5820   # Write cmd latency (cycles)
write_latency[200-]            =       515010   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           17   # Read request latency (cycles)
read_latency[20-39]            =       218316   # Read request latency (cycles)
read_latency[40-59]            =       111102   # Read request latency (cycles)
read_latency[60-79]            =       109880   # Read request latency (cycles)
read_latency[80-99]            =        82455   # Read request latency (cycles)
read_latency[100-119]          =        71638   # Read request latency (cycles)
read_latency[120-139]          =        64714   # Read request latency (cycles)
read_latency[140-159]          =        57425   # Read request latency (cycles)
read_latency[160-179]          =        51919   # Read request latency (cycles)
read_latency[180-199]          =        46802   # Read request latency (cycles)
read_latency[200-]             =       683343   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.72258e+09   # Write energy
read_energy                    =  6.03832e+09   # Read energy
act_energy                     =  1.06075e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.76436e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.31512e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01063e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93903e+09   # Active standby energy rank.1
average_read_latency           =       310.41   # Average read request latency (cycles)
average_interarrival           =      4.89449   # Average request interarrival latency (cycles)
total_energy                   =  2.28839e+10   # Total energy (pJ)
average_power                  =      2288.39   # Average power (mW)
average_bandwidth              =      17.4341   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       527053   # Number of WRITE/WRITEP commands
num_reads_done                 =      1426243   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1081542   # Number of read row buffer hits
num_read_cmds                  =      1426243   # Number of READ/READP commands
num_writes_done                =       527122   # Number of read requests issued
num_write_row_hits             =       439067   # Number of write row buffer hits
num_act_cmds                   =       436575   # Number of ACT commands
num_pre_cmds                   =       436544   # Number of PRE commands
num_ondemand_pres              =       410180   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9595393   # Cyles of rank active rank.0
rank_active_cycles.1           =      9569477   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       404607   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       430523   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1891259   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27008   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4339   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4258   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1766   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1258   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          992   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          886   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          875   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          777   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20035   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          132   # Write cmd latency (cycles)
write_latency[20-39]           =         1048   # Write cmd latency (cycles)
write_latency[40-59]           =         1228   # Write cmd latency (cycles)
write_latency[60-79]           =         1941   # Write cmd latency (cycles)
write_latency[80-99]           =         2501   # Write cmd latency (cycles)
write_latency[100-119]         =         3191   # Write cmd latency (cycles)
write_latency[120-139]         =         3948   # Write cmd latency (cycles)
write_latency[140-159]         =         4889   # Write cmd latency (cycles)
write_latency[160-179]         =         5835   # Write cmd latency (cycles)
write_latency[180-199]         =         7120   # Write cmd latency (cycles)
write_latency[200-]            =       495220   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       249807   # Read request latency (cycles)
read_latency[40-59]            =       123287   # Read request latency (cycles)
read_latency[60-79]            =       136430   # Read request latency (cycles)
read_latency[80-99]            =        92004   # Read request latency (cycles)
read_latency[100-119]          =        77735   # Read request latency (cycles)
read_latency[120-139]          =        68574   # Read request latency (cycles)
read_latency[140-159]          =        56893   # Read request latency (cycles)
read_latency[160-179]          =        48337   # Read request latency (cycles)
read_latency[180-199]          =        41178   # Read request latency (cycles)
read_latency[200-]             =       531993   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.63105e+09   # Write energy
read_energy                    =  5.75061e+09   # Read energy
act_energy                     =  1.19447e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.94211e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.06651e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98753e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97135e+09   # Active standby energy rank.1
average_read_latency           =      263.746   # Average read request latency (cycles)
average_interarrival           =      5.11913   # Average request interarrival latency (cycles)
total_energy                   =  2.26405e+10   # Total energy (pJ)
average_power                  =      2264.05   # Average power (mW)
average_bandwidth              =      16.6687   # Average bandwidth
