# HLS-UART Vivado Project Setup Guide

æœ¬æ–‡æ¡£è¯´æ˜å¦‚ä½•ä½¿ç”¨TCLè„šæœ¬åœ¨Vivadoä¸­åˆ›å»ºå¸¦æœ‰AXI-DMAçš„HLS-UARTç³»ç»Ÿã€‚

## ğŸ“‹ å‰ç½®è¦æ±‚

1. **Vivado** 2019.1 æˆ–æ›´é«˜ç‰ˆæœ¬
2. **HLS IP**: å·²å®ŒæˆHLSç»¼åˆçš„uart_hls IP
3. **æ¿å¡æ–‡ä»¶**: BKB220æ¿å¡å®šä¹‰æ–‡ä»¶ï¼ˆå¯é€‰ï¼Œä½†æ¨èï¼‰

## ğŸ¯ ç³»ç»Ÿæ¶æ„

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     Zynq PS (ARM)                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚  â”‚ M_AXI_GP0â”œâ”€â”€â”€â”€â–º AXI Interâ”œâ”€â”€â”€â”€â–ºâ”‚  DMAs   â”‚             â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚  connect â”‚    â”‚ Control â”‚             â”‚
â”‚                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                              â”‚
â”‚  â”‚S_AXI_HP0 â—„â”€â”€â”€ AXI Interconnect â—„â”€â”€â”€ DMA Data          â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                              â”‚
â”‚                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                              â”‚
â”‚  â”‚  IRQ_F2P â—„â”€â”€â”€ Concat â—„â”€â”€â”€ DMA Interrupts              â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚         AXI Stream Data Flow           â”‚
        â”‚                                        â”‚
        â”‚  DMA_TX â”€â”€(MM2S)â”€â”€â–º UART_TX â”€â”€â–º PMOD1_d0 (Y7)
        â”‚                                        â”‚
        â”‚  DMA_RX â—„â”€(S2MM)â”€â”€â”€ UART_RX â—„â”€â”€ PMOD1_d1 (Y9)
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸš€ å¿«é€Ÿå¼€å§‹

### æ–¹æ³•1: ä½¿ç”¨TCLè„šæœ¬è‡ªåŠ¨åˆ›å»º

```bash
# åœ¨vivado_srcç›®å½•ä¸‹è¿è¡Œ
cd hls-uart/vivado_src

# å¯åŠ¨Vivadoå¹¶è¿è¡ŒTCLè„šæœ¬
vivado -mode batch -source create_uart_project.tcl
```

### æ–¹æ³•2: åœ¨Vivado GUIä¸­è¿è¡Œ

```tcl
# æ‰“å¼€Vivado
# Tcl Consoleä¸­æ‰§è¡Œ:
cd D:/temp_projs/M02/hls-uart-claude/hls-uart/vivado_src
source create_uart_project.tcl
```

## ğŸ“ é…ç½®è¯´æ˜

### 1. UARTå¼•è„šæ˜ å°„ï¼ˆPMOD1ï¼‰

| ä¿¡å· | PMOD1å¼•è„š | FPGAå¼•è„š | æ–¹å‘ | è¯´æ˜ |
|------|----------|---------|------|------|
| uart_txd | pmod1_d0 | Y7 | Output | UARTå‘é€ |
| uart_rxd | pmod1_d1 | Y9 | Input | UARTæ¥æ”¶ |

### 2. å†…å­˜æ˜ å°„ï¼ˆé»˜è®¤åœ°å€ï¼‰

è¿è¡Œè„šæœ¬åï¼Œä¼šè‡ªåŠ¨åˆ†é…ä»¥ä¸‹åœ°å€ï¼ˆå¯åœ¨Address Editorä¸­æŸ¥çœ‹ï¼‰ï¼š

```
AXI DMA TX Control:  0x4000_0000 - 0x4000_FFFF
AXI DMA RX Control:  0x4001_0000 - 0x4001_FFFF
UART HLS Control:    0x4002_0000 - 0x4002_FFFF
```

### 3. DMAé…ç½®

**TX DMA (Memory to Stream):**
- Data Width: 64-bit
- Stream Width: 8-bit
- Burst Size: 16
- Buffer Length: å¯é…ç½®

**RX DMA (Stream to Memory):**
- Data Width: 64-bit
- Stream Width: 8-bit
- Burst Size: 16
- Buffer Length: å¯é…ç½®

### 4. ä¸­æ–­é…ç½®

- IRQ 0: DMA TXå®Œæˆä¸­æ–­
- IRQ 1: DMA RXå®Œæˆä¸­æ–­

## ğŸ”§ è‡ªå®šä¹‰é…ç½®

### ä¿®æ”¹UARTå¼•è„š

ç¼–è¾‘ `uart_pins.xdc` æ–‡ä»¶:

```tcl
# ä½¿ç”¨PMOD2æ›¿ä»£PMOD1
set_property -dict {PACKAGE_PIN T11 IOSTANDARD LVCMOS33} [get_ports uart_txd]
set_property -dict {PACKAGE_PIN T12 IOSTANDARD LVCMOS33} [get_ports uart_rxd]
```

### ä¿®æ”¹HLS IPè·¯å¾„

ç¼–è¾‘ `create_uart_project.tcl`:

```tcl
# ç¬¬10è¡Œä¿®æ”¹HLS IPè·¯å¾„
set hls_ip_repo "../your_hls_path/solution1/impl/ip"
```

### æ·»åŠ æ¿å¡æ–‡ä»¶

å¦‚æœVivadoæœªè¯†åˆ«BKB220æ¿å¡ï¼š

1. ä¸‹è½½æ¿å¡æ–‡ä»¶
2. å¤åˆ¶åˆ°: `<Vivadoå®‰è£…ç›®å½•>/data/boards/board_files/`
3. é‡å¯Vivado

## ğŸ—ï¸ æ„å»ºæµç¨‹

### è‡ªåŠ¨æ„å»ºè„šæœ¬

```bash
# è¿è¡Œå®Œæ•´æ„å»ºæµç¨‹
vivado -mode batch -source build_project.tcl
```

### æ‰‹åŠ¨æ„å»ºæ­¥éª¤

```tcl
# 1. æ‰“å¼€é¡¹ç›®
open_project vivado_project/hls_uart_dma.xpr

# 2. ç»¼åˆ
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1

# 3. å®ç°
launch_runs impl_1 -jobs 4
wait_on_run impl_1

# 4. ç”Ÿæˆæ¯”ç‰¹æµ
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1

# 5. å¯¼å‡ºç¡¬ä»¶ï¼ˆåŒ…å«æ¯”ç‰¹æµï¼‰
write_hw_platform -fixed -include_bit -force \
    -file ./uart_system_wrapper.xsa
```

## ğŸ“Š èµ„æºä½¿ç”¨ä¼°è®¡

| èµ„æº | ä½¿ç”¨é‡ | å¯ç”¨é‡ | ä½¿ç”¨ç‡ |
|------|--------|--------|--------|
| LUT | ~3500 | 53200 | ~6.5% |
| FF | ~5000 | 106400 | ~4.7% |
| BRAM | ~10 | 140 | ~7% |
| DSP | 0 | 220 | 0% |

*å®é™…ä½¿ç”¨é‡å–å†³äºHLS IPä¼˜åŒ–å’ŒDMAé…ç½®*

## ğŸ› æ•…éšœæ’é™¤

### é—®é¢˜1: HLS IPæœªæ‰¾åˆ°

**é”™è¯¯ä¿¡æ¯:**
```
WARNING: Could not add HLS UART IP
```

**è§£å†³æ–¹æ³•:**
1. ç¡®è®¤HLSå·²å®Œæˆç»¼åˆ: `vivado_hls -f run_hls.tcl`
2. æ£€æŸ¥IPè·¯å¾„æ˜¯å¦æ­£ç¡®
3. æ‰‹åŠ¨æ·»åŠ IPä»“åº“: Tools â†’ Settings â†’ IP â†’ Repository

### é—®é¢˜2: æ¿å¡æ–‡ä»¶æœªæ‰¾åˆ°

**é”™è¯¯ä¿¡æ¯:**
```
WARNING: Board part not found
```

**è§£å†³æ–¹æ³•:**
1. ä¸‹è½½BKB220æ¿å¡æ–‡ä»¶
2. å®‰è£…åˆ°Vivadoæ¿å¡ç›®å½•
3. æˆ–åœ¨è„šæœ¬ä¸­ä½¿ç”¨ `-part xc7z020clg400-1` ä»£æ›¿æ¿å¡

### é—®é¢˜3: åœ°å€åˆ†é…é”™è¯¯

**è§£å†³æ–¹æ³•:**
1. æ‰“å¼€Block Design
2. æ‰“å¼€Address Editor
3. æ‰‹åŠ¨éªŒè¯/è°ƒæ•´åœ°å€èŒƒå›´
4. ç¡®ä¿æ— åœ°å€é‡å 

### é—®é¢˜4: AXI Streamè¿æ¥é”™è¯¯

**æ£€æŸ¥é¡¹:**
- Streamæ•°æ®å®½åº¦åŒ¹é… (éƒ½æ˜¯8-bit)
- TDATA, TVALID, TREADYä¿¡å·éƒ½å·²è¿æ¥
- TKEEP, TLASTä¿¡å·æ­£ç¡®å¤„ç†

## ğŸ“š å‚è€ƒæ–‡æ¡£

1. **Vivado Design Suite User Guide - Designing with IP (UG896)**
2. **AXI DMA v7.1 Product Guide (PG021)**
3. **Zynq-7000 Technical Reference Manual (UG585)**
4. **Vivado Design Suite Tcl Command Reference Guide (UG835)**

## ğŸ”— ç›¸å…³æ–‡ä»¶

- `create_uart_project.tcl` - é¡¹ç›®åˆ›å»ºè„šæœ¬
- `build_project.tcl` - æ„å»ºè„šæœ¬ï¼ˆå¾…åˆ›å»ºï¼‰
- `uart_pins.xdc` - å¼•è„šçº¦æŸæ–‡ä»¶ï¼ˆè‡ªåŠ¨ç”Ÿæˆï¼‰
- `BK_B220.xdc` - BKB220å®Œæ•´çº¦æŸæ–‡ä»¶

## ğŸ“ æŠ€æœ¯æ”¯æŒ

å¦‚æœ‰é—®é¢˜ï¼Œè¯·æ£€æŸ¥ï¼š
1. Vivadoç‰ˆæœ¬å…¼å®¹æ€§
2. HLS IPæ˜¯å¦æ­£ç¡®å¯¼å‡º
3. æ¿å¡æ–‡ä»¶æ˜¯å¦æ­£ç¡®å®‰è£…
4. çº¦æŸæ–‡ä»¶å¼•è„šå®šä¹‰æ˜¯å¦æ­£ç¡®

---

**ç‰ˆæœ¬**: 1.0
**æ›´æ–°æ—¥æœŸ**: 2025-01-02
**é€‚ç”¨å¹³å°**: BKB220 (Zynq 7020)
