ClockControlRegister,CR,EnableFlag,Internal high-speed clock enable,HSION,0,1,rw
ClockControlRegister,CR,ReadyFlag,Internal high-speed clock ready flag,HSIRDY,1,1,r
ClockControlRegister,CR,,"Reserved, must be kept at reset value",Reserved,2,1,
ClockControlRegister,CR,,Internal high-speed clock trimming,HSITRIM,3,5,rw
ClockControlRegister,CR,,Internal high-speed clock calibration,HSICAL,8,8,r
ClockControlRegister,CR,EnableFlag,HSE clock enable,HSEON,16,1,rw
ClockControlRegister,CR,ReadyFlag,HSE clock ready flag,HSERDY,17,1,r
ClockControlRegister,CR,HseClockBypass,HSE clock bypass,HSEBYP,18,1,rw
ClockControlRegister,CR,EnableFlag,Clock security system enable,CSSON,19,1,rw
ClockControlRegister,CR,,"Reserved, must be kept at reset value.",Reserved,20,4,
ClockControlRegister,CR,EnableFlag,Main PLL (PLL) enable,PLLON,24,1,rw
ClockControlRegister,CR,ReadyFlag,Main PLL (PLL) clock ready flag,PLLRDY,25,1,r
ClockControlRegister,CR,EnableFlag,PLLI2S enable,PLLI2SON,26,1,rw
ClockControlRegister,CR,ReadyFlag,PLLI2S clock ready flag,PLLI2SRDY,27,1,r
PllConfigurationRegiser,PLLCFGR,,Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock,PLLM,0,5,rw
PllConfigurationRegiser,PLLCFGR,,Main PLL (PLL) multiplication factor for VCO,PLLN,6,9,rw
PllConfigurationRegiser,PLLCFGR,,,RESERVED1,15,1,
PllConfigurationRegiser,PLLCFGR,MainPllDivisionFactor,Main PLL (PLL) division factor for main system clock,PLLP,16,2,rw
PllConfigurationRegiser,PLLCFGR,,,RESERVED2,18,4,
PllConfigurationRegiser,PLLCFGR,MainPllAndAudioPllEntryClockSource,Main PLL(PLL) and audio PLL (PLLI2S) entry clock source,PLLSRC,22,1,rw
PllConfigurationRegiser,PLLCFGR,,,RESERVED3,23,1,
PllConfigurationRegiser,PLLCFGR,,Main PLL (PLL) division factor for USB OTG FS SDIO and random number generator clocks,PLLQ,24,4,rw
ClockConfigurationRegister,CFGR,SystemClock,System clock switch,SW,0,2,rw
ClockConfigurationRegister,CFGR,SystemClock,System clock switch status,SWS,2,2,r
ClockConfigurationRegister,CFGR,AhbPrescaler,AHB prescaler,HPRE,4,4,rw
ClockConfigurationRegister,CFGR,,,Reserved,8,2,
ClockConfigurationRegister,CFGR,ApbPrescaler,APB Low speed prescaler (APB1),PPRE1,10,3,rw
ClockConfigurationRegister,CFGR,ApbPrescaler,APB high-speed prescaler (APB2),PPRE2,13,3,rw
ClockConfigurationRegister,CFGR,,HSE division factor for RTC clock,RTCPRE,16,5,rw
ClockConfigurationRegister,CFGR,MicrocontrollerClockOutput1,Microcontroller clock output 1,MCO1,21,2,rw
ClockConfigurationRegister,CFGR,I2SClockSelection,I2S clock selection,I2SSCR,23,1,rw
ClockConfigurationRegister,CFGR,McoPrescaler,MCO1 prescaler,MCO1PRE,24,3,rw
ClockConfigurationRegister,CFGR,McoPrescaler,MCO2 prescaler,MCO2PRE,27,3,rw
ClockConfigurationRegister,CFGR,MicrocontrollerClockOutput2,Microcontroller clock output 2,MCO2,30,2,rw
ClockInterruptRegister,CIR,ReadyFlag,,LSIRDYF,0,1,r
ClockInterruptRegister,CIR,ReadyFlag,,LSERDYF,1,1,r
ClockInterruptRegister,CIR,ReadyFlag,,HSIRDYF,2,1,r
ClockInterruptRegister,CIR,ReadyFlag,,HSERDYF,3,1,r
ClockInterruptRegister,CIR,ReadyFlag,,PLLRDYF,4,1,r
ClockInterruptRegister,CIR,ReadyFlag,,PLLI2SRDYF,5,1,r
ClockInterruptRegister,CIR,,,Reserved1,6,1,
ClockInterruptRegister,CIR,ClockSecuritySystemInterruptFlag,,CSSF,7,1,r
ClockInterruptRegister,CIR,EnableFlag,,LSIRDYIE,8,1,rw
ClockInterruptRegister,CIR,EnableFlag,,LSERDYIE,9,1,rw
ClockInterruptRegister,CIR,EnableFlag,,HSIRDYIE,10,1,rw
ClockInterruptRegister,CIR,EnableFlag,,HSERDYIE,11,1,rw
ClockInterruptRegister,CIR,EnableFlag,,PLLRDYIE,12,1,rw
ClockInterruptRegister,CIR,EnableFlag,,PLLI2SRDYIE,13,1,rw
ClockInterruptRegister,CIR,,,Reserved2,14,2,
ClockInterruptRegister,CIR,ClearFlag,,LSIRDYC,16,1,w
ClockInterruptRegister,CIR,ClearFlag,,LSERDYC,17,1,w
ClockInterruptRegister,CIR,ClearFlag,,HSIRDYC,18,1,w
ClockInterruptRegister,CIR,ClearFlag,,HSERDYC,19,1,w
ClockInterruptRegister,CIR,ClearFlag,,PLLRDYC,20,1,w
ClockInterruptRegister,CIR,ClearFlag,,PLLI2SRDYC,21,1,w
ClockInterruptRegister,CIR,,,Reserved3,22,1,
ClockInterruptRegister,CIR,ClearFlag,,CSSC,23,1,w
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,GPIOARST,0,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,GPIOBRST,1,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,GPIOCRST,2,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,GPIODRST,3,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,GPIOERST,4,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,GPIOFRST,5,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,GPIOGRST,6,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,GPIOHRST,7,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,GPIOIRST,8,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,,,Reserved,9,3,
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,CRCRST,12,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,,,Reserved,13,8,
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,DMA1RST,21,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,DMA2RST,22,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,,,Reserved,23,2,
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,ETHMACRST,25,1,rw
Ahb1PeripheralResetRegister,AHB1RSTR,,,Reserved,26,3,
Ahb1PeripheralResetRegister,AHB1RSTR,ResetFlag,,OTGHSRST,29,1,rw
Ahb2PeripheralResetRegister,AHB2RSTR,ResetFlag,,DCMIRST,0,1,rw
Ahb2PeripheralResetRegister,AHB2RSTR,,,Reserved,1,3,
Ahb2PeripheralResetRegister,AHB2RSTR,ResetFlag,,CRYPRST,4,1,rw
Ahb2PeripheralResetRegister,AHB2RSTR,ResetFlag,,HASHRST,5,1,rw
Ahb2PeripheralResetRegister,AHB2RSTR,ResetFlag,,RNGRST,6,1,rw
Ahb2PeripheralResetRegister,AHB2RSTR,ResetFlag,,OTGFSRST,7,1,rw
Ahb3PeripheralResetRegister,AHB3RSTR,ResetFlag,,FSMCRST,0,1,rw
Reserved,,,,,,,
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,TIM2RST,0,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,TIM3RST,1,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,TIM4RST,2,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,TIM5RST,3,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,TIM6RST,4,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,TIM7RST,5,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,TIM12RST,6,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,TIM13RST,7,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,TIM14RST,8,1,rw
Apb1PeripheralResetRegister,APB1RSTR,,,Reserved,9,2,
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,WWDGRST,11,1,rw
Apb1PeripheralResetRegister,APB1RSTR,,,Reserved,12,2,
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,SPI2RST,14,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,SPI3RST,15,1,rw
Apb1PeripheralResetRegister,APB1RSTR,,,Reserved,16,1,
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,UART2RST,17,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,UART3RST,18,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,UART4RST,19,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,UART5RST,20,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,I2C1RST,21,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,I2C2RST,22,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,I2C3RST,23,1,rw
Apb1PeripheralResetRegister,APB1RSTR,,,Reserved,24,1,
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,CAN1RST,25,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,CAN2RST,26,1,rw
Apb1PeripheralResetRegister,APB1RSTR,,,Reserved,27,1,
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,PWRRST,28,1,rw
Apb1PeripheralResetRegister,APB1RSTR,ResetFlag,,DACRST,29,1,rw
Apb2PeripheralResetRegister,APB2RSTR,ResetFlag,,TIM1RST,0,1,rw
Apb2PeripheralResetRegister,APB2RSTR,ResetFlag,,TIM8RST,1,1,rw
Apb2PeripheralResetRegister,APB2RSTR,,,Reserved,2,2,
Apb2PeripheralResetRegister,APB2RSTR,ResetFlag,,USART1RST,4,1,rw
Apb2PeripheralResetRegister,APB2RSTR,ResetFlag,,USART6RST,5,1,rw
Apb2PeripheralResetRegister,APB2RSTR,,,Reserved,6,2,
Apb2PeripheralResetRegister,APB2RSTR,ResetFlag,,ADCRST,8,1,rw
Apb2PeripheralResetRegister,APB2RSTR,,,Reserved,9,2,
Apb2PeripheralResetRegister,APB2RSTR,ResetFlag,,SDIORST,11,1,rw
Apb2PeripheralResetRegister,APB2RSTR,ResetFlag,,SPI1RST,12,1,rw
Apb2PeripheralResetRegister,APB2RSTR,,,Reserved,13,1,
Apb2PeripheralResetRegister,APB2RSTR,ResetFlag,,SYSCFGRST,14,1,rw
Apb2PeripheralResetRegister,APB2RSTR,,,Reserved,15,1,
Apb2PeripheralResetRegister,APB2RSTR,ResetFlag,,TIM9RST,16,1,rw
Apb2PeripheralResetRegister,APB2RSTR,ResetFlag,,TIM10RST,17,1,rw
Apb2PeripheralResetRegister,APB2RSTR,ResetFlag,,TIM11RST,18,1,rw
Reserved,,,,,,,
Reserved,,,,,,,
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,GPIOAEN,0,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,GPIOBEN,1,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,GPIOCEN,2,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,GPIODEN,3,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,GPIOEEN,4,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,GPIOFEN,5,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,GPIOGEN,6,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,GPIOHEN,7,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,GPIOIEN,8,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,,,Reserved,9,3,
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,CRCEN,12,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,,,Reserved,13,5,
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,BKPSRAMEN,18,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,,,Reserved,19,1,
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,CCMDATARAMEN,20,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,DMA1EN,21,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,DMA2EN,22,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,,,Reserved,23,2,
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,ETHMACEN,25,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,ETHMACTXEN,26,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,ETHMACRXEN,27,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,ETHMACPTPEN,28,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,OTGHSEN,29,1,rw
Ahb1PeripheralClockEnableRegister,AHB1ENR,EnableFlag,,OTGHSULPIEN,30,1,rw
Ahb2PeripheralClockEnableRegister,AHB2ENR,EnableFlag,,DCMIEN,0,1,rw
Ahb2PeripheralClockEnableRegister,AHB2ENR,,,Reserved,1,3,
Ahb2PeripheralClockEnableRegister,AHB2ENR,EnableFlag,,CRYPEN,4,1,rw
Ahb2PeripheralClockEnableRegister,AHB2ENR,EnableFlag,,HASHEN,5,1,rw
Ahb2PeripheralClockEnableRegister,AHB2ENR,EnableFlag,,RNGEN,6,1,rw
Ahb2PeripheralClockEnableRegister,AHB2ENR,EnableFlag,,OTGFSEN,7,1,rw
Ahb3PeripheralClockEnableRegister,AHB3ENR,EnableFlag,,FSMCEN,0,1,rw
Reserved,,,,,,,
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,TIM2EN,0,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,TIM3EN,1,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,TIM4EN,2,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,TIM5EN,3,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,TIM6EN,4,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,TIM7EN,5,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,TIM12EN,6,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,TIM13EN,7,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,TIM14EN,8,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,,,Reserved,9,2,
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,WWDGEN,11,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,Reserved,12,2,
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,SPI2EN,14,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,SPI3EN,15,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,,,Reserved,16,1,
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,USART2EN,17,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,USART3EN,18,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,UART4EN,19,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,UART5EN,20,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,I2C1EN,21,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,I2C2EN,22,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,I2C3EN,23,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,,,Reserved,24,1,
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,CAN1EN,25,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,CAN2EN,26,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,,,Reserved,27,1,
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,PWREN,28,1,rw
Apb1PeripheralClockEnableRegister,APB1ENR,EnableFlag,,DACEN,29,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,TIM1EN,0,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,TIM8EN,1,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,,,Reserved,2,2,
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,USART1EN,4,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,USART6EN,5,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,,,Reserved,6,2,
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,ADC1EN,8,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,ADC2EN,9,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,ADC3EN,10,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,SDIOEN,11,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,SPI1EN,12,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,,,Reserved,13,1,
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,SYSCFGEN,14,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,,,Reserved,15,1,
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,TIM9EN,16,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,TIM10EN,17,1,rw
Apb2PeripheralClockEnableRegister,APB2ENR,EnableFlag,,TIM11EN,18,1,rw
Reserved,,,,,,,
Reserved,,,,,,,
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,GPIOALPEN,0,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,GPIOBLPEN,1,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,GPIOCLPEN,2,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,GPIODLPEN,3,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,GPIOELPEN,4,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,GPIOFLPEN,5,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,GPIOGLPEN,6,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,GPIOHLPEN,7,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,GPIOILPEN,8,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,,,Reserved,9,3,
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,CRCLPEN,12,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,,,Reserved,13,2,
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,FLITFLPEN,15,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,SRAM1LPEN,16,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,SRAM2LPEN,17,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,BKPSRAMLPEN,18,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,,,Reserved,19,2,
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,DMA1LPEN,21,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,DMA2LPEN,22,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,,,Reserved,23,2,
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,ETHMACLPEN,25,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,ETHMACTXLPEN,26,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,ETHMACRXLPEN,27,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,ETHMACPTPLPEN,28,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,OTGHSLPEN,29,1,rw
Ahb1PeripheralClockEnableInLowPowerModeRegister,AHB1LPENR,EnableFlag,,OTGHSULPILPEN,30,1,rw
Ahb2PeripheralClockEnableInLowPowerModeRegister,AHB2LPENR,EnableFlag,,DCMILPEN,0,1,rw
Ahb2PeripheralClockEnableInLowPowerModeRegister,AHB2LPENR,,,Reserved,1,3,
Ahb2PeripheralClockEnableInLowPowerModeRegister,AHB2LPENR,EnableFlag,,CRYPLPEN,4,1,rw
Ahb2PeripheralClockEnableInLowPowerModeRegister,AHB2LPENR,EnableFlag,,HASHLPEN,5,1,rw
Ahb2PeripheralClockEnableInLowPowerModeRegister,AHB2LPENR,EnableFlag,,RNGLPEN,6,1,rw
Ahb2PeripheralClockEnableInLowPowerModeRegister,AHB2LPENR,EnableFlag,,OTGFSLPEN,7,1,rw
Ahb3PeripheralClockEnableInLowPowerModeRegister,AHB3LPENR,EnableFlag,,FSMCLPEN,0,1,rw
Reserved,,,,,,,
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,TIM2LPEN,0,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,TIM3LPEN,1,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,TIM4LPEN,2,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,TIM5LPEN,3,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,TIM6LPEN,4,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,TIM7LPEN,5,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,TIM12LPEN,6,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,TIM13LPEN,7,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,TIM14LPEN,8,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,,,Reserved,9,2,
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,WWDGLPEN,11,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,,,Reserved,12,2,
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,SPI2LPEN,14,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,SPI3LPEN,15,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,,,Reserved,16,1,
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,USART2LPEN,17,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,USART3LPEN,18,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,UART4LPEN,19,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,UART5LPEN,20,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,I2C1LPEN,21,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,I2C2LPEN,22,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,I2C3LPEN,23,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,,,Reserved,24,1,
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,CAN1LPEN,25,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,CAN2LPEN,26,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,,,Reserved,27,1,
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,PWRLPEN,28,1,rw
Apb1PeripheralClockEnableInLowPowerModeRegister,APB1LPENR,EnableFlag,,DACLPEN,29,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,TIM1LPEN,0,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,TIM8LPEN,1,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,,,Reserved,2,2,
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,USART1LPEN,4,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,USART6LPEN,5,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,,,Reserved,2,2,
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,ADC1LPEN,8,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,ADC2LPEN,9,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,ADC3LPEN,10,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,SDIOLPEN,11,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,SPI1LPEN,12,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,,,Reserved,13,1,
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,SYSCFGLPEN,14,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,,,Reserved,15,1,
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,TIM9LPEN,16,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,TIM10LPEN,17,1,rw
Apb2PeripheralClockEnableInLowPowerModeRegister,APB2LPENR,EnableFlag,,TIM11LPEN,18,1,rw
Reserved,,,,,,,
Reserved,,,,,,,
BackupDomainControlRegister,BDCR,EnableFlag,,LSEON,0,1,rw
BackupDomainControlRegister,BDCR,ReadyFlag,,LSERDY,1,1,r
BackupDomainControlRegister,BDCR,ExternalLowSpeedOscillatorBypass,,LSEBYP,2,1,rw
BackupDomainControlRegister,BDCR,,,Reserved,3,5,
BackupDomainControlRegister,BDCR,RtcClockSourceSelection,,RTCSEL,8,2,rw
BackupDomainControlRegister,BDCR,,,Reserved,10,5,
BackupDomainControlRegister,BDCR,EnableFlag,,RTCEN,15,1,rw
BackupDomainControlRegister,BDCR,ResetFlag,,BDRST,16,1,rw
ClockControlAndStatusRegister,CSR,EnableFlag,,LSION,0,1,rw
ClockControlAndStatusRegister,CSR,ReadyFlag,,LSIRDY,1,1,r
ClockControlAndStatusRegister,CSR,,,Reserved,2,22,
ClockControlAndStatusRegister,CSR,ClearFlag,,RMVF,24,1,rw
ClockControlAndStatusRegister,CSR,ResetOccurredFlag,,BORRSTF,25,1,r
ClockControlAndStatusRegister,CSR,ResetOccurredFlag,,PINRSTF,26,1,r
ClockControlAndStatusRegister,CSR,ResetOccurredFlag,,PORRSTF,27,1,r
ClockControlAndStatusRegister,CSR,ResetOccurredFlag,,SFTRSTF,28,1,r
ClockControlAndStatusRegister,CSR,ResetOccurredFlag,,IWDGRSTF,29,1,r
ClockControlAndStatusRegister,CSR,ResetOccurredFlag,,WWDGRSTF,30,1,r
ClockControlAndStatusRegister,CSR,ResetOccurredFlag,,LPWRRSTF,31,1,r
Reserved,,,,,,,
Reserved,,,,,,,
SpreadSpectrumClockGenerationRegister,SSCGR,,Modulation period,MODPER,0,13,rw
SpreadSpectrumClockGenerationRegister,SSCGR,,Incrementation step,INCSTEP,13,15,rw
SpreadSpectrumClockGenerationRegister,SSCGR,,,Reserved,28,2,
SpreadSpectrumClockGenerationRegister,SSCGR,SpreadSelect,Spread Select,SPREADSEL,30,1,rw
SpreadSpectrumClockGenerationRegister,SSCGR,EnableFlag,Spread spectrum modulation enable,SSCGEN,31,1,rw
PLLI2SConfigurationRegister,PLLI2SCFGR,,,Reserved,0,6,
PLLI2SConfigurationRegister,PLLI2SCFGR,,PLLI2S multiplication factor for VCO,PLLI2SN,6,9,rw
PLLI2SConfigurationRegister,PLLI2SCFGR,,,Reserved,15,13,
PLLI2SConfigurationRegister,PLLI2SCFGR,,PLLI2S division factor for I2S clocks,PLLI2SR,28,3,rw