module part2(SW, LEDR);
	input [8:0]SW;
	output [9:0]LEDR;
	wire c1, c2, c3;
	
	FA bit0(SW[4], SW[0], SW[8], LEDR[0], c1);
	FA bit1(SW[5], SW[1], c1, LEDR[1], c2);
	FA bit2(SW[6], SW[2], c2, LEDR[2], c3);
	FA bit3(SW[7], SW[3], c3, LEDR[3], LEDR[9]);
endmodule

module FA(a, b, cin, s, cout);
	input a, b, cin;
	output s, cout;
	assign s = cin ^ a ^ b;
	assign cout = (a & b) | (a & cin) | (b & cin);
endmodule

	