<stg><name>banker_algorithm</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="22">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="7">
<condition id="35">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="23">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="2">
<condition id="33">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="6">
<condition id="26">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="7">
<condition id="31">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="6" to="3">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i64]* %available) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %allocated) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %max) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([12 x i64]* %need) nounwind, !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @banker_algorithm_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit3:0  %i = phi i3 [ 0, %0 ], [ %i_1, %.loopexit3.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="3">
<![CDATA[
.loopexit3:1  %i_cast2_cast = zext i3 %i to i5

]]></Node>
<StgValue><ssdm name="i_cast2_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.loopexit3:2  %tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit3:3  %tmp_7 = sub i5 %tmp_5, %i_cast2_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit3:4  %tmp = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %i, i32 2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit3:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit3:6  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit3:7  br i1 %tmp, label %.loopexit.loopexit6, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit6:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i2 [ %j_1, %.critedge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="2">
<![CDATA[
.preheader:1  %j_cast1 = zext i2 %j to i64

]]></Node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="2">
<![CDATA[
.preheader:2  %j_cast1_cast = zext i2 %j to i5

]]></Node>
<StgValue><ssdm name="j_cast1_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %tmp_8 = add i5 %tmp_7, %j_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
.preheader:4  %tmp_8_cast = sext i5 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:5  %allocated_addr = getelementptr [12 x i64]* %allocated, i64 0, i64 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="allocated_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:6  %need_addr = getelementptr [12 x i64]* %need, i64 0, i64 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="need_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:7  %tmp_1 = icmp eq i2 %j, -1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:8  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:9  %j_1 = add i2 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:10  br i1 %tmp_1, label %.loopexit3.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="4">
<![CDATA[
:0  %need_load = load i64* %need_addr, align 8

]]></Node>
<StgValue><ssdm name="need_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %available_addr = getelementptr [3 x i64]* %available, i64 0, i64 %j_cast1

]]></Node>
<StgValue><ssdm name="available_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="2">
<![CDATA[
:2  %available_load = load i64* %available_addr, align 8

]]></Node>
<StgValue><ssdm name="available_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3.loopexit:0  br label %.loopexit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="4">
<![CDATA[
:0  %need_load = load i64* %need_addr, align 8

]]></Node>
<StgValue><ssdm name="need_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="2">
<![CDATA[
:2  %available_load = load i64* %available_addr, align 8

]]></Node>
<StgValue><ssdm name="available_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
:5  %allocated_load = load i64* %allocated_addr, align 8

]]></Node>
<StgValue><ssdm name="allocated_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_2 = sub nsw i64 %available_load, %need_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:4  store i64 %tmp_2, i64* %available_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
:5  %allocated_load = load i64* %allocated_addr, align 8

]]></Node>
<StgValue><ssdm name="allocated_load"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_3 = add nsw i64 %allocated_load, %need_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
:7  store i64 %tmp_3, i64* %allocated_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4 = icmp sgt i64 %need_load, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_4, label %.loopexit.loopexit, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:0  %tmp_6 = add i64 %allocated_load, %available_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
.critedge:1  store i64 %tmp_6, i64* %available_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.critedge:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_0 = phi i2 [ -1, %.loopexit.loopexit ], [ 1, %.loopexit.loopexit6 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="2">
<![CDATA[
.loopexit:1  %p_0_cast = sext i2 %p_0 to i64

]]></Node>
<StgValue><ssdm name="p_0_cast"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64">
<![CDATA[
.loopexit:2  ret i64 %p_0_cast

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="available" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="available"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="allocated" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="allocated"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="max" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="max"/></StgValue>
</port>
<port id="71" name="need" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="need"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="73" from="_ssdm_op_SpecBitsMap" to="StgValue_8" fromId="72" toId="8">
</dataflow>
<dataflow id="74" from="available" to="StgValue_8" fromId="68" toId="8">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="72" toId="9">
</dataflow>
<dataflow id="76" from="allocated" to="StgValue_9" fromId="69" toId="9">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="72" toId="10">
</dataflow>
<dataflow id="78" from="max" to="StgValue_10" fromId="70" toId="10">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="72" toId="11">
</dataflow>
<dataflow id="80" from="need" to="StgValue_11" fromId="71" toId="11">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecBitsMap" to="StgValue_12" fromId="72" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_82" to="StgValue_12" fromId="82" toId="12">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecTopModule" to="StgValue_13" fromId="84" toId="13">
</dataflow>
<dataflow id="87" from="banker_algorithm_str" to="StgValue_13" fromId="86" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_88" to="i" fromId="88" toId="15">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="StgValue_14" to="i" fromId="14" toId="15">
</dataflow>
<dataflow id="91" from="i_1" to="i" fromId="21" toId="15">
<BackEdge/>
<condition id="44">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="92" from="StgValue_39" to="i" fromId="39" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="93" from="i" to="i_cast2_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="95" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_5" fromId="94" toId="17">
</dataflow>
<dataflow id="96" from="i" to="tmp_5" fromId="15" toId="17">
</dataflow>
<dataflow id="98" from="StgValue_97" to="tmp_5" fromId="97" toId="17">
</dataflow>
<dataflow id="99" from="tmp_5" to="tmp_7" fromId="17" toId="18">
</dataflow>
<dataflow id="100" from="i_cast2_cast" to="tmp_7" fromId="16" toId="18">
</dataflow>
<dataflow id="102" from="_ssdm_op_BitSelect.i1.i3.i32" to="tmp" fromId="101" toId="19">
</dataflow>
<dataflow id="103" from="i" to="tmp" fromId="15" toId="19">
</dataflow>
<dataflow id="105" from="StgValue_104" to="tmp" fromId="104" toId="19">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="106" toId="20">
</dataflow>
<dataflow id="109" from="StgValue_108" to="empty" fromId="108" toId="20">
</dataflow>
<dataflow id="111" from="StgValue_110" to="empty" fromId="110" toId="20">
</dataflow>
<dataflow id="113" from="StgValue_112" to="empty" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="i" to="i_1" fromId="15" toId="21">
</dataflow>
<dataflow id="116" from="StgValue_115" to="i_1" fromId="115" toId="21">
</dataflow>
<dataflow id="117" from="tmp" to="StgValue_22" fromId="19" toId="22">
</dataflow>
<dataflow id="118" from="j_1" to="j" fromId="34" toId="25">
<BackEdge/>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="StgValue_53" to="j" fromId="53" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="120" from="StgValue_97" to="j" fromId="97" toId="25">
<condition id="46">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="StgValue_23" to="j" fromId="23" toId="25">
</dataflow>
<dataflow id="122" from="j" to="j_cast1" fromId="25" toId="26">
</dataflow>
<dataflow id="123" from="j" to="j_cast1_cast" fromId="25" toId="27">
</dataflow>
<dataflow id="124" from="tmp_7" to="tmp_8" fromId="18" toId="28">
</dataflow>
<dataflow id="125" from="j_cast1_cast" to="tmp_8" fromId="27" toId="28">
</dataflow>
<dataflow id="126" from="tmp_8" to="tmp_8_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="127" from="allocated" to="allocated_addr" fromId="69" toId="30">
</dataflow>
<dataflow id="128" from="StgValue_82" to="allocated_addr" fromId="82" toId="30">
</dataflow>
<dataflow id="129" from="tmp_8_cast" to="allocated_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="130" from="need" to="need_addr" fromId="71" toId="31">
</dataflow>
<dataflow id="131" from="StgValue_82" to="need_addr" fromId="82" toId="31">
</dataflow>
<dataflow id="132" from="tmp_8_cast" to="need_addr" fromId="29" toId="31">
</dataflow>
<dataflow id="133" from="j" to="tmp_1" fromId="25" toId="32">
</dataflow>
<dataflow id="135" from="StgValue_134" to="tmp_1" fromId="134" toId="32">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="106" toId="33">
</dataflow>
<dataflow id="137" from="StgValue_108" to="empty_2" fromId="108" toId="33">
</dataflow>
<dataflow id="139" from="StgValue_138" to="empty_2" fromId="138" toId="33">
</dataflow>
<dataflow id="140" from="StgValue_112" to="empty_2" fromId="112" toId="33">
</dataflow>
<dataflow id="141" from="j" to="j_1" fromId="25" toId="34">
</dataflow>
<dataflow id="143" from="StgValue_142" to="j_1" fromId="142" toId="34">
</dataflow>
<dataflow id="144" from="tmp_1" to="StgValue_35" fromId="32" toId="35">
</dataflow>
<dataflow id="145" from="need_addr" to="need_load" fromId="31" toId="36">
</dataflow>
<dataflow id="146" from="available" to="available_addr" fromId="68" toId="37">
</dataflow>
<dataflow id="147" from="StgValue_82" to="available_addr" fromId="82" toId="37">
</dataflow>
<dataflow id="148" from="j_cast1" to="available_addr" fromId="26" toId="37">
</dataflow>
<dataflow id="149" from="available_addr" to="available_load" fromId="37" toId="38">
</dataflow>
<dataflow id="150" from="need_addr" to="need_load" fromId="31" toId="40">
</dataflow>
<dataflow id="151" from="available_addr" to="available_load" fromId="37" toId="41">
</dataflow>
<dataflow id="152" from="allocated_addr" to="allocated_load" fromId="30" toId="42">
</dataflow>
<dataflow id="153" from="available_load" to="tmp_2" fromId="41" toId="43">
</dataflow>
<dataflow id="154" from="need_load" to="tmp_2" fromId="40" toId="43">
</dataflow>
<dataflow id="155" from="tmp_2" to="StgValue_44" fromId="43" toId="44">
</dataflow>
<dataflow id="156" from="available_addr" to="StgValue_44" fromId="37" toId="44">
</dataflow>
<dataflow id="157" from="allocated_addr" to="allocated_load" fromId="30" toId="45">
</dataflow>
<dataflow id="158" from="allocated_load" to="tmp_3" fromId="45" toId="46">
</dataflow>
<dataflow id="159" from="need_load" to="tmp_3" fromId="40" toId="46">
</dataflow>
<dataflow id="160" from="tmp_3" to="StgValue_47" fromId="46" toId="47">
</dataflow>
<dataflow id="161" from="allocated_addr" to="StgValue_47" fromId="30" toId="47">
</dataflow>
<dataflow id="162" from="need_load" to="tmp_4" fromId="40" toId="48">
</dataflow>
<dataflow id="163" from="tmp_2" to="tmp_4" fromId="43" toId="48">
</dataflow>
<dataflow id="164" from="tmp_4" to="StgValue_49" fromId="48" toId="49">
</dataflow>
<dataflow id="165" from="allocated_load" to="tmp_6" fromId="45" toId="50">
</dataflow>
<dataflow id="166" from="available_load" to="tmp_6" fromId="41" toId="50">
</dataflow>
<dataflow id="167" from="tmp_6" to="StgValue_52" fromId="50" toId="52">
</dataflow>
<dataflow id="168" from="available_addr" to="StgValue_52" fromId="37" toId="52">
</dataflow>
<dataflow id="169" from="StgValue_134" to="p_0" fromId="134" toId="54">
<condition id="47">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="StgValue_51" to="p_0" fromId="51" toId="54">
</dataflow>
<dataflow id="171" from="StgValue_142" to="p_0" fromId="142" toId="54">
<condition id="48">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="172" from="StgValue_24" to="p_0" fromId="24" toId="54">
</dataflow>
<dataflow id="173" from="p_0" to="p_0_cast" fromId="54" toId="55">
</dataflow>
<dataflow id="174" from="p_0_cast" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="175" from="tmp" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="176" from="tmp_1" to="StgValue_3" fromId="32" toId="3">
</dataflow>
<dataflow id="177" from="tmp_4" to="StgValue_5" fromId="48" toId="5">
</dataflow>
</dataflows>


</stg>
