{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl " "Info (293027): Source file: C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl " "Info (293027): Source file: C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl " "Info (293027): Source file: C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 10:53:01 2012 " "Info: Processing started: Tue Mar 27 10:53:01 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off daq_fpga -c QUSBEVB_REVA_EP2C20_Template " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off daq_fpga -c QUSBEVB_REVA_EP2C20_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_48m_in.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pll_48m_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_48m_in-SYN " "Info (12022): Found design unit 1: pll_48m_in-SYN" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/PLL_48M_in.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_48M_in " "Info (12023): Found entity 1: PLL_48M_in" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/PLL_48M_in.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "template.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file template.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Template " "Info (12023): Found entity 1: Template" {  } { { "Template.bdf" "" { Schematic "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/Template.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_disparo.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control_disparo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_disparo-disparador " "Info (12022): Found design unit 1: control_disparo-disparador" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_disparo " "Info (12023): Found entity 1: control_disparo" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fifo0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Info (12022): Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/fifo0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Info (12023): Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "retrasar_entrada.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file retrasar_entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Retrasar_entrada-rtl " "Info (12022): Found design unit 1: Retrasar_entrada-rtl" {  } { { "Retrasar_entrada.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/Retrasar_entrada.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Retrasar_entrada " "Info (12023): Found entity 1: Retrasar_entrada" {  } { { "Retrasar_entrada.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/Retrasar_entrada.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Template " "Info (12127): Elaborating entity \"Template\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_disparo control_disparo:inst " "Info (12128): Elaborating entity \"control_disparo\" for hierarchy \"control_disparo:inst\"" {  } { { "Template.bdf" "inst" { Schematic "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/Template.bdf" { { 152 232 480 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "t_integracion control_disparo.vhdl(38) " "Warning (10542): VHDL Variable Declaration warning at control_disparo.vhdl(38): used initial value expression for variable \"t_integracion\" because variable was never assigned a value" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 38 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EP control_disparo.vhdl(48) " "Warning (10631): VHDL Process Statement warning at control_disparo.vhdl(48): inferring latch(es) for signal or variable \"EP\", which holds its previous value in one or more paths through the process" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ngate_sig control_disparo.vhdl(117) " "Warning (10492): VHDL Process Statement warning at control_disparo.vhdl(117): signal \"ngate_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conv_sig control_disparo.vhdl(118) " "Warning (10492): VHDL Process Statement warning at control_disparo.vhdl(118): signal \"conv_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ngate_sig control_disparo.vhdl(67) " "Warning (10631): VHDL Process Statement warning at control_disparo.vhdl(67): inferring latch(es) for signal or variable \"ngate_sig\", which holds its previous value in one or more paths through the process" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "conv_sig control_disparo.vhdl(67) " "Warning (10631): VHDL Process Statement warning at control_disparo.vhdl(67): inferring latch(es) for signal or variable \"conv_sig\", which holds its previous value in one or more paths through the process" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset control_disparo.vhdl(67) " "Warning (10631): VHDL Process Statement warning at control_disparo.vhdl(67): inferring latch(es) for signal or variable \"reset\", which holds its previous value in one or more paths through the process" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "integrando control_disparo.vhdl(67) " "Warning (10631): VHDL Process Statement warning at control_disparo.vhdl(67): inferring latch(es) for signal or variable \"integrando\", which holds its previous value in one or more paths through the process" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn control_disparo.vhdl(132) " "Warning (10492): VHDL Process Statement warning at control_disparo.vhdl(132): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut control_disparo.vhdl(124) " "Warning (10631): VHDL Process Statement warning at control_disparo.vhdl(124): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[0\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[1\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[2\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[3\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[4\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[5\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[6\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[7\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[8\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[8\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[9\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[9\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[10\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[10\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[11\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[11\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[12\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[12\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[13\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[13\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[14\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[14\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[15\] control_disparo.vhdl(124) " "Info (10041): Inferred latch for \"dataOut\[15\]\" at control_disparo.vhdl(124)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrando control_disparo.vhdl(67) " "Info (10041): Inferred latch for \"integrando\" at control_disparo.vhdl(67)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset control_disparo.vhdl(67) " "Info (10041): Inferred latch for \"reset\" at control_disparo.vhdl(67)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_sig control_disparo.vhdl(67) " "Info (10041): Inferred latch for \"conv_sig\" at control_disparo.vhdl(67)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ngate_sig control_disparo.vhdl(67) " "Info (10041): Inferred latch for \"ngate_sig\" at control_disparo.vhdl(67)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EP\[0\] control_disparo.vhdl(48) " "Info (10041): Inferred latch for \"EP\[0\]\" at control_disparo.vhdl(48)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EP\[1\] control_disparo.vhdl(48) " "Info (10041): Inferred latch for \"EP\[1\]\" at control_disparo.vhdl(48)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "EP\[1\] control_disparo.vhdl(71) " "Error (10028): Can't resolve multiple constant drivers for net \"EP\[1\]\" at control_disparo.vhdl(71)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 71 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "control_disparo.vhdl(48) " "Error (10029): Constant driver at control_disparo.vhdl(48)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 48 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "EP\[0\] control_disparo.vhdl(71) " "Error (10028): Can't resolve multiple constant drivers for net \"EP\[0\]\" at control_disparo.vhdl(71)" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/control_disparo.vhdl" 71 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "control_disparo:inst " "Error (12152): Can't elaborate user hierarchy \"control_disparo:inst\"" {  } { { "Template.bdf" "inst" { Schematic "C:/Documents and Settings/rchil/Escritorio/daq_sub_fpga/Template.bdf" { { 152 232 480 280 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 11 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Error: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 27 10:53:04 2012 " "Error: Processing ended: Tue Mar 27 10:53:04 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 11 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 6 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
