
Castom_board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eae8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ef8  0800ebf8  0800ebf8  0001ebf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800faf0  0800faf0  00020250  2**0
                  CONTENTS
  4 .ARM          00000000  0800faf0  0800faf0  00020250  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800faf0  0800faf0  00020250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800faf0  0800faf0  0001faf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800faf4  0800faf4  0001faf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  0800faf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e60  20000250  0800fd48  00020250  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200010b0  0800fd48  000210b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dc5b  00000000  00000000  00020279  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003db2  00000000  00000000  0003ded4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001620  00000000  00000000  00041c88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001468  00000000  00000000  000432a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b92c  00000000  00000000  00044710  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00017237  00000000  00000000  0006003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009168d  00000000  00000000  00077273  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00108900  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bf4  00000000  00000000  0010897c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000250 	.word	0x20000250
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ebe0 	.word	0x0800ebe0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000254 	.word	0x20000254
 800014c:	0800ebe0 	.word	0x0800ebe0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	; 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bf8:	f1a2 0201 	sub.w	r2, r2, #1
 8000bfc:	d1ed      	bne.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_fmul>:
 8000d58:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d60:	bf1e      	ittt	ne
 8000d62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d66:	ea92 0f0c 	teqne	r2, ip
 8000d6a:	ea93 0f0c 	teqne	r3, ip
 8000d6e:	d06f      	beq.n	8000e50 <__aeabi_fmul+0xf8>
 8000d70:	441a      	add	r2, r3
 8000d72:	ea80 0c01 	eor.w	ip, r0, r1
 8000d76:	0240      	lsls	r0, r0, #9
 8000d78:	bf18      	it	ne
 8000d7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d7e:	d01e      	beq.n	8000dbe <__aeabi_fmul+0x66>
 8000d80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d8c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d90:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d94:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d98:	bf3e      	ittt	cc
 8000d9a:	0049      	lslcc	r1, r1, #1
 8000d9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000da0:	005b      	lslcc	r3, r3, #1
 8000da2:	ea40 0001 	orr.w	r0, r0, r1
 8000da6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000daa:	2afd      	cmp	r2, #253	; 0xfd
 8000dac:	d81d      	bhi.n	8000dea <__aeabi_fmul+0x92>
 8000dae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000db2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db6:	bf08      	it	eq
 8000db8:	f020 0001 	biceq.w	r0, r0, #1
 8000dbc:	4770      	bx	lr
 8000dbe:	f090 0f00 	teq	r0, #0
 8000dc2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dc6:	bf08      	it	eq
 8000dc8:	0249      	lsleq	r1, r1, #9
 8000dca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dd2:	3a7f      	subs	r2, #127	; 0x7f
 8000dd4:	bfc2      	ittt	gt
 8000dd6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dde:	4770      	bxgt	lr
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de4:	f04f 0300 	mov.w	r3, #0
 8000de8:	3a01      	subs	r2, #1
 8000dea:	dc5d      	bgt.n	8000ea8 <__aeabi_fmul+0x150>
 8000dec:	f112 0f19 	cmn.w	r2, #25
 8000df0:	bfdc      	itt	le
 8000df2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000df6:	4770      	bxle	lr
 8000df8:	f1c2 0200 	rsb	r2, r2, #0
 8000dfc:	0041      	lsls	r1, r0, #1
 8000dfe:	fa21 f102 	lsr.w	r1, r1, r2
 8000e02:	f1c2 0220 	rsb	r2, r2, #32
 8000e06:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e0a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e0e:	f140 0000 	adc.w	r0, r0, #0
 8000e12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e16:	bf08      	it	eq
 8000e18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1c:	4770      	bx	lr
 8000e1e:	f092 0f00 	teq	r2, #0
 8000e22:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e26:	bf02      	ittt	eq
 8000e28:	0040      	lsleq	r0, r0, #1
 8000e2a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e2e:	3a01      	subeq	r2, #1
 8000e30:	d0f9      	beq.n	8000e26 <__aeabi_fmul+0xce>
 8000e32:	ea40 000c 	orr.w	r0, r0, ip
 8000e36:	f093 0f00 	teq	r3, #0
 8000e3a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e3e:	bf02      	ittt	eq
 8000e40:	0049      	lsleq	r1, r1, #1
 8000e42:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e46:	3b01      	subeq	r3, #1
 8000e48:	d0f9      	beq.n	8000e3e <__aeabi_fmul+0xe6>
 8000e4a:	ea41 010c 	orr.w	r1, r1, ip
 8000e4e:	e78f      	b.n	8000d70 <__aeabi_fmul+0x18>
 8000e50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e54:	ea92 0f0c 	teq	r2, ip
 8000e58:	bf18      	it	ne
 8000e5a:	ea93 0f0c 	teqne	r3, ip
 8000e5e:	d00a      	beq.n	8000e76 <__aeabi_fmul+0x11e>
 8000e60:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e64:	bf18      	it	ne
 8000e66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	d1d8      	bne.n	8000e1e <__aeabi_fmul+0xc6>
 8000e6c:	ea80 0001 	eor.w	r0, r0, r1
 8000e70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e74:	4770      	bx	lr
 8000e76:	f090 0f00 	teq	r0, #0
 8000e7a:	bf17      	itett	ne
 8000e7c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e80:	4608      	moveq	r0, r1
 8000e82:	f091 0f00 	teqne	r1, #0
 8000e86:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e8a:	d014      	beq.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e8c:	ea92 0f0c 	teq	r2, ip
 8000e90:	d101      	bne.n	8000e96 <__aeabi_fmul+0x13e>
 8000e92:	0242      	lsls	r2, r0, #9
 8000e94:	d10f      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e96:	ea93 0f0c 	teq	r3, ip
 8000e9a:	d103      	bne.n	8000ea4 <__aeabi_fmul+0x14c>
 8000e9c:	024b      	lsls	r3, r1, #9
 8000e9e:	bf18      	it	ne
 8000ea0:	4608      	movne	r0, r1
 8000ea2:	d108      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ea4:	ea80 0001 	eor.w	r0, r0, r1
 8000ea8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eb4:	4770      	bx	lr
 8000eb6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eba:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ebe:	4770      	bx	lr

08000ec0 <__aeabi_fdiv>:
 8000ec0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ec4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec8:	bf1e      	ittt	ne
 8000eca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ece:	ea92 0f0c 	teqne	r2, ip
 8000ed2:	ea93 0f0c 	teqne	r3, ip
 8000ed6:	d069      	beq.n	8000fac <__aeabi_fdiv+0xec>
 8000ed8:	eba2 0203 	sub.w	r2, r2, r3
 8000edc:	ea80 0c01 	eor.w	ip, r0, r1
 8000ee0:	0249      	lsls	r1, r1, #9
 8000ee2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ee6:	d037      	beq.n	8000f58 <__aeabi_fdiv+0x98>
 8000ee8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000eec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ef0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ef8:	428b      	cmp	r3, r1
 8000efa:	bf38      	it	cc
 8000efc:	005b      	lslcc	r3, r3, #1
 8000efe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f02:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f06:	428b      	cmp	r3, r1
 8000f08:	bf24      	itt	cs
 8000f0a:	1a5b      	subcs	r3, r3, r1
 8000f0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f10:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f1a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f1e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f22:	bf24      	itt	cs
 8000f24:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f2c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f36:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	bf18      	it	ne
 8000f3e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f42:	d1e0      	bne.n	8000f06 <__aeabi_fdiv+0x46>
 8000f44:	2afd      	cmp	r2, #253	; 0xfd
 8000f46:	f63f af50 	bhi.w	8000dea <__aeabi_fmul+0x92>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f50:	bf08      	it	eq
 8000f52:	f020 0001 	biceq.w	r0, r0, #1
 8000f56:	4770      	bx	lr
 8000f58:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f5c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f60:	327f      	adds	r2, #127	; 0x7f
 8000f62:	bfc2      	ittt	gt
 8000f64:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f68:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f6c:	4770      	bxgt	lr
 8000f6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	3a01      	subs	r2, #1
 8000f78:	e737      	b.n	8000dea <__aeabi_fmul+0x92>
 8000f7a:	f092 0f00 	teq	r2, #0
 8000f7e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f82:	bf02      	ittt	eq
 8000f84:	0040      	lsleq	r0, r0, #1
 8000f86:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f8a:	3a01      	subeq	r2, #1
 8000f8c:	d0f9      	beq.n	8000f82 <__aeabi_fdiv+0xc2>
 8000f8e:	ea40 000c 	orr.w	r0, r0, ip
 8000f92:	f093 0f00 	teq	r3, #0
 8000f96:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f9a:	bf02      	ittt	eq
 8000f9c:	0049      	lsleq	r1, r1, #1
 8000f9e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fa2:	3b01      	subeq	r3, #1
 8000fa4:	d0f9      	beq.n	8000f9a <__aeabi_fdiv+0xda>
 8000fa6:	ea41 010c 	orr.w	r1, r1, ip
 8000faa:	e795      	b.n	8000ed8 <__aeabi_fdiv+0x18>
 8000fac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb0:	ea92 0f0c 	teq	r2, ip
 8000fb4:	d108      	bne.n	8000fc8 <__aeabi_fdiv+0x108>
 8000fb6:	0242      	lsls	r2, r0, #9
 8000fb8:	f47f af7d 	bne.w	8000eb6 <__aeabi_fmul+0x15e>
 8000fbc:	ea93 0f0c 	teq	r3, ip
 8000fc0:	f47f af70 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e776      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fc8:	ea93 0f0c 	teq	r3, ip
 8000fcc:	d104      	bne.n	8000fd8 <__aeabi_fdiv+0x118>
 8000fce:	024b      	lsls	r3, r1, #9
 8000fd0:	f43f af4c 	beq.w	8000e6c <__aeabi_fmul+0x114>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e76e      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fd8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fdc:	bf18      	it	ne
 8000fde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fe2:	d1ca      	bne.n	8000f7a <__aeabi_fdiv+0xba>
 8000fe4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fe8:	f47f af5c 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fec:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000ff0:	f47f af3c 	bne.w	8000e6c <__aeabi_fmul+0x114>
 8000ff4:	e75f      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ff6:	bf00      	nop

08000ff8 <__gesf2>:
 8000ff8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000ffc:	e006      	b.n	800100c <__cmpsf2+0x4>
 8000ffe:	bf00      	nop

08001000 <__lesf2>:
 8001000:	f04f 0c01 	mov.w	ip, #1
 8001004:	e002      	b.n	800100c <__cmpsf2+0x4>
 8001006:	bf00      	nop

08001008 <__cmpsf2>:
 8001008:	f04f 0c01 	mov.w	ip, #1
 800100c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001010:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001014:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001018:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800101c:	bf18      	it	ne
 800101e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001022:	d011      	beq.n	8001048 <__cmpsf2+0x40>
 8001024:	b001      	add	sp, #4
 8001026:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800102a:	bf18      	it	ne
 800102c:	ea90 0f01 	teqne	r0, r1
 8001030:	bf58      	it	pl
 8001032:	ebb2 0003 	subspl.w	r0, r2, r3
 8001036:	bf88      	it	hi
 8001038:	17c8      	asrhi	r0, r1, #31
 800103a:	bf38      	it	cc
 800103c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001040:	bf18      	it	ne
 8001042:	f040 0001 	orrne.w	r0, r0, #1
 8001046:	4770      	bx	lr
 8001048:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800104c:	d102      	bne.n	8001054 <__cmpsf2+0x4c>
 800104e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001052:	d105      	bne.n	8001060 <__cmpsf2+0x58>
 8001054:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001058:	d1e4      	bne.n	8001024 <__cmpsf2+0x1c>
 800105a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800105e:	d0e1      	beq.n	8001024 <__cmpsf2+0x1c>
 8001060:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <__aeabi_cfrcmple>:
 8001068:	4684      	mov	ip, r0
 800106a:	4608      	mov	r0, r1
 800106c:	4661      	mov	r1, ip
 800106e:	e7ff      	b.n	8001070 <__aeabi_cfcmpeq>

08001070 <__aeabi_cfcmpeq>:
 8001070:	b50f      	push	{r0, r1, r2, r3, lr}
 8001072:	f7ff ffc9 	bl	8001008 <__cmpsf2>
 8001076:	2800      	cmp	r0, #0
 8001078:	bf48      	it	mi
 800107a:	f110 0f00 	cmnmi.w	r0, #0
 800107e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001080 <__aeabi_fcmpeq>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff fff4 	bl	8001070 <__aeabi_cfcmpeq>
 8001088:	bf0c      	ite	eq
 800108a:	2001      	moveq	r0, #1
 800108c:	2000      	movne	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmplt>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffea 	bl	8001070 <__aeabi_cfcmpeq>
 800109c:	bf34      	ite	cc
 800109e:	2001      	movcc	r0, #1
 80010a0:	2000      	movcs	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmple>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffe0 	bl	8001070 <__aeabi_cfcmpeq>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpge>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffd2 	bl	8001068 <__aeabi_cfrcmple>
 80010c4:	bf94      	ite	ls
 80010c6:	2001      	movls	r0, #1
 80010c8:	2000      	movhi	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpgt>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffc8 	bl	8001068 <__aeabi_cfrcmple>
 80010d8:	bf34      	ite	cc
 80010da:	2001      	movcc	r0, #1
 80010dc:	2000      	movcs	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_f2iz>:
 80010e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010ec:	d30f      	bcc.n	800110e <__aeabi_f2iz+0x2a>
 80010ee:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010f6:	d90d      	bls.n	8001114 <__aeabi_f2iz+0x30>
 80010f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001100:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001104:	fa23 f002 	lsr.w	r0, r3, r2
 8001108:	bf18      	it	ne
 800110a:	4240      	negne	r0, r0
 800110c:	4770      	bx	lr
 800110e:	f04f 0000 	mov.w	r0, #0
 8001112:	4770      	bx	lr
 8001114:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001118:	d101      	bne.n	800111e <__aeabi_f2iz+0x3a>
 800111a:	0242      	lsls	r2, r0, #9
 800111c:	d105      	bne.n	800112a <__aeabi_f2iz+0x46>
 800111e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001122:	bf08      	it	eq
 8001124:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr

08001130 <touch_send>:
}dev_info;

// ----------------------------------------------------------------------------
// Send data in fingerprint module
int touch_send(uint8_t* packet, int len)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
	//HAL_UART_Transmit(&huart1,packet,len,1000);
	int rtn;
	rtn = HAL_UART_Transmit(&huart2, packet, (uint16_t)len, 10000);
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	b29a      	uxth	r2, r3
 800113e:	f242 7310 	movw	r3, #10000	; 0x2710
 8001142:	6879      	ldr	r1, [r7, #4]
 8001144:	4807      	ldr	r0, [pc, #28]	; (8001164 <touch_send+0x34>)
 8001146:	f009 fc1b 	bl	800a980 <HAL_UART_Transmit>
 800114a:	4603      	mov	r3, r0
 800114c:	60fb      	str	r3, [r7, #12]
	if(rtn != HAL_OK)
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <touch_send+0x28>
	{
		// Error connection
		return 9;
 8001154:	2309      	movs	r3, #9
 8001156:	e000      	b.n	800115a <touch_send+0x2a>
	}
	return HAL_OK;
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000bdc 	.word	0x20000bdc

08001168 <touch_rcv>:
// ----------------------------------------------------------------------------
// Receive data in fingerprint module
int touch_rcv(uint8_t* packet, int len,int timeout)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
	int rtn;
	HAL_UART_Receive(&huart2, packet, len, timeout);
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	b29a      	uxth	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	68f9      	ldr	r1, [r7, #12]
 800117c:	4806      	ldr	r0, [pc, #24]	; (8001198 <touch_rcv+0x30>)
 800117e:	f009 fc91 	bl	800aaa4 <HAL_UART_Receive>
	if(rtn != HAL_OK)
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <touch_rcv+0x24>
	{
		// Error connection
		return 9;
 8001188:	2309      	movs	r3, #9
 800118a:	e000      	b.n	800118e <touch_rcv+0x26>
	}
	return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000bdc 	.word	0x20000bdc

0800119c <get_checksum>:
// ----------------------------------------------------------------------------
uint16_t get_checksum(uint8_t *package, int len)
{
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
    int i = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	60fb      	str	r3, [r7, #12]
    uint16_t checksum = 0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	817b      	strh	r3, [r7, #10]
    for (; i < len - 2; i++)
 80011ae:	e00a      	b.n	80011c6 <get_checksum+0x2a>
    {
        checksum += *(package + i);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	4413      	add	r3, r2
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	897b      	ldrh	r3, [r7, #10]
 80011bc:	4413      	add	r3, r2
 80011be:	817b      	strh	r3, [r7, #10]
    for (; i < len - 2; i++)
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	3301      	adds	r3, #1
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	3b02      	subs	r3, #2
 80011ca:	68fa      	ldr	r2, [r7, #12]
 80011cc:	429a      	cmp	r2, r3
 80011ce:	dbef      	blt.n	80011b0 <get_checksum+0x14>
    }
    return checksum;
 80011d0:	897b      	ldrh	r3, [r7, #10]
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3714      	adds	r7, #20
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr

080011dc <create_command_package>:
// ----------------------------------------------------------------------------
void create_command_package(uint32_t param, uint16_t command,uint8_t* package)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	460b      	mov	r3, r1
 80011e6:	607a      	str	r2, [r7, #4]
 80011e8:	817b      	strh	r3, [r7, #10]
    uint16_t checksum;
    package[0] = 0x55;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2255      	movs	r2, #85	; 0x55
 80011ee:	701a      	strb	r2, [r3, #0]
    package[1] = 0xAA;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	3301      	adds	r3, #1
 80011f4:	22aa      	movs	r2, #170	; 0xaa
 80011f6:	701a      	strb	r2, [r3, #0]
    package[2] = 0x01;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3302      	adds	r3, #2
 80011fc:	2201      	movs	r2, #1
 80011fe:	701a      	strb	r2, [r3, #0]
    package[3] = 0x00;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	3303      	adds	r3, #3
 8001204:	2200      	movs	r2, #0
 8001206:	701a      	strb	r2, [r3, #0]
    package[4] = param & 0xFF;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3304      	adds	r3, #4
 800120c:	68fa      	ldr	r2, [r7, #12]
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	701a      	strb	r2, [r3, #0]
    package[5] = (param >> 8) & 0xFF;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	0a1a      	lsrs	r2, r3, #8
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3305      	adds	r3, #5
 800121a:	b2d2      	uxtb	r2, r2
 800121c:	701a      	strb	r2, [r3, #0]
    package[6] = (param >> 16) & 0xFF;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	0c1a      	lsrs	r2, r3, #16
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	3306      	adds	r3, #6
 8001226:	b2d2      	uxtb	r2, r2
 8001228:	701a      	strb	r2, [r3, #0]
    package[7] = (param >> 24) & 0xFF;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	0e1a      	lsrs	r2, r3, #24
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	3307      	adds	r3, #7
 8001232:	b2d2      	uxtb	r2, r2
 8001234:	701a      	strb	r2, [r3, #0]
    package[8] = command & 0xFF;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	3308      	adds	r3, #8
 800123a:	897a      	ldrh	r2, [r7, #10]
 800123c:	b2d2      	uxtb	r2, r2
 800123e:	701a      	strb	r2, [r3, #0]
    package[9] = (command >> 8) & 0xFF;
 8001240:	897b      	ldrh	r3, [r7, #10]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29a      	uxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	3309      	adds	r3, #9
 800124a:	b2d2      	uxtb	r2, r2
 800124c:	701a      	strb	r2, [r3, #0]
    checksum = get_checksum(package, COMMAND_PACKET_LEN);
 800124e:	210c      	movs	r1, #12
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff ffa3 	bl	800119c <get_checksum>
 8001256:	4603      	mov	r3, r0
 8001258:	82fb      	strh	r3, [r7, #22]
    package[10] = (checksum)&0xFF;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	330a      	adds	r3, #10
 800125e:	8afa      	ldrh	r2, [r7, #22]
 8001260:	b2d2      	uxtb	r2, r2
 8001262:	701a      	strb	r2, [r3, #0]
    package[11] = (checksum >> 8) & 0xFF;
 8001264:	8afb      	ldrh	r3, [r7, #22]
 8001266:	0a1b      	lsrs	r3, r3, #8
 8001268:	b29a      	uxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	330b      	adds	r3, #11
 800126e:	b2d2      	uxtb	r2, r2
 8001270:	701a      	strb	r2, [r3, #0]
}
 8001272:	bf00      	nop
 8001274:	3718      	adds	r7, #24
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <rcv_ack>:
// ----------------------------------------------------------------------------
// Check answer from fingerprint module
int rcv_ack(uint8_t* packet, int len,int timeout)
{
 800127a:	b580      	push	{r7, lr}
 800127c:	b086      	sub	sp, #24
 800127e:	af00      	add	r7, sp, #0
 8001280:	60f8      	str	r0, [r7, #12]
 8001282:	60b9      	str	r1, [r7, #8]
 8001284:	607a      	str	r2, [r7, #4]
	uint16_t calc_checksum;
	uint16_t recv_checksum;
	touch_rcv(packet,len,timeout);
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	68b9      	ldr	r1, [r7, #8]
 800128a:	68f8      	ldr	r0, [r7, #12]
 800128c:	f7ff ff6c 	bl	8001168 <touch_rcv>
	recv_checksum = packet[len - 2]  | packet[len - 1] << 8;
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	3b02      	subs	r3, #2
 8001294:	68fa      	ldr	r2, [r7, #12]
 8001296:	4413      	add	r3, r2
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	b21a      	sxth	r2, r3
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	3b01      	subs	r3, #1
 80012a0:	68f9      	ldr	r1, [r7, #12]
 80012a2:	440b      	add	r3, r1
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	021b      	lsls	r3, r3, #8
 80012a8:	b21b      	sxth	r3, r3
 80012aa:	4313      	orrs	r3, r2
 80012ac:	b21b      	sxth	r3, r3
 80012ae:	82fb      	strh	r3, [r7, #22]
	calc_checksum = get_checksum(packet,len);
 80012b0:	68b9      	ldr	r1, [r7, #8]
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f7ff ff72 	bl	800119c <get_checksum>
 80012b8:	4603      	mov	r3, r0
 80012ba:	82bb      	strh	r3, [r7, #20]
	if(recv_checksum != calc_checksum){
 80012bc:	8afa      	ldrh	r2, [r7, #22]
 80012be:	8abb      	ldrh	r3, [r7, #20]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d001      	beq.n	80012c8 <rcv_ack+0x4e>
		return 9;
 80012c4:	2309      	movs	r3, #9
 80012c6:	e007      	b.n	80012d8 <rcv_ack+0x5e>
	}else if(packet[8] != ACK){
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	3308      	adds	r3, #8
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2b30      	cmp	r3, #48	; 0x30
 80012d0:	d001      	beq.n	80012d6 <rcv_ack+0x5c>
		return 9;
 80012d2:	2309      	movs	r3, #9
 80012d4:	e000      	b.n	80012d8 <rcv_ack+0x5e>
	}
	return HAL_OK;
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <touch_bakcklight>:
/*
 * Turn off LED 1
 * Turn ON LED 1
 */
void touch_bakcklight(int value)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	create_command_package(value, CMOSLED_CMD, command_packet);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4a0a      	ldr	r2, [pc, #40]	; (8001314 <touch_bakcklight+0x34>)
 80012ec:	2112      	movs	r1, #18
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff ff74 	bl	80011dc <create_command_package>
	touch_send(command_packet,COMMAND_PACKET_LEN);
 80012f4:	210c      	movs	r1, #12
 80012f6:	4807      	ldr	r0, [pc, #28]	; (8001314 <touch_bakcklight+0x34>)
 80012f8:	f7ff ff1a 	bl	8001130 <touch_send>

	if(rcv_ack(response_packet,REPONSE_PACKET_LEN,1000) != HAL_OK){
 80012fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001300:	210c      	movs	r1, #12
 8001302:	4805      	ldr	r0, [pc, #20]	; (8001318 <touch_bakcklight+0x38>)
 8001304:	f7ff ffb9 	bl	800127a <rcv_ack>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
		if(value != 0){
			//printf("Touch: Backlight ON");
		}else{
			//printf("Touch: Backlight OFF");
		}
}
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	2000026c 	.word	0x2000026c
 8001318:	20000278 	.word	0x20000278

0800131c <touch_is_press_finger>:
// ----------------------------------------------------------------------------
// LED must be turn on for finger detection detection
int touch_is_press_finger(){
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
	create_command_package(1, ISPRESSFINGER_CMD, command_packet);
 8001320:	4a14      	ldr	r2, [pc, #80]	; (8001374 <touch_is_press_finger+0x58>)
 8001322:	2126      	movs	r1, #38	; 0x26
 8001324:	2001      	movs	r0, #1
 8001326:	f7ff ff59 	bl	80011dc <create_command_package>
	touch_send(command_packet,COMMAND_PACKET_LEN);
 800132a:	210c      	movs	r1, #12
 800132c:	4811      	ldr	r0, [pc, #68]	; (8001374 <touch_is_press_finger+0x58>)
 800132e:	f7ff feff 	bl	8001130 <touch_send>
	if(rcv_ack(response_packet,REPONSE_PACKET_LEN,1000) != HAL_OK){
 8001332:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001336:	210c      	movs	r1, #12
 8001338:	480f      	ldr	r0, [pc, #60]	; (8001378 <touch_is_press_finger+0x5c>)
 800133a:	f7ff ff9e 	bl	800127a <rcv_ack>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d002      	beq.n	800134a <touch_is_press_finger+0x2e>
		//Error Handling
		return -1;
 8001344:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001348:	e012      	b.n	8001370 <touch_is_press_finger+0x54>
	}
	if(response_packet[4] == 0 && response_packet[5] == 0 && response_packet[6] == 0 && response_packet[7] == 0){
 800134a:	4b0b      	ldr	r3, [pc, #44]	; (8001378 <touch_is_press_finger+0x5c>)
 800134c:	791b      	ldrb	r3, [r3, #4]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d10d      	bne.n	800136e <touch_is_press_finger+0x52>
 8001352:	4b09      	ldr	r3, [pc, #36]	; (8001378 <touch_is_press_finger+0x5c>)
 8001354:	795b      	ldrb	r3, [r3, #5]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d109      	bne.n	800136e <touch_is_press_finger+0x52>
 800135a:	4b07      	ldr	r3, [pc, #28]	; (8001378 <touch_is_press_finger+0x5c>)
 800135c:	799b      	ldrb	r3, [r3, #6]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d105      	bne.n	800136e <touch_is_press_finger+0x52>
 8001362:	4b05      	ldr	r3, [pc, #20]	; (8001378 <touch_is_press_finger+0x5c>)
 8001364:	79db      	ldrb	r3, [r3, #7]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <touch_is_press_finger+0x52>
		//printf("Touch: Finger Press");
		return 1;
 800136a:	2301      	movs	r3, #1
 800136c:	e000      	b.n	8001370 <touch_is_press_finger+0x54>
	}
	//printf("Touch: No Finger Press");
	return 0;
 800136e:	2300      	movs	r3, #0
}
 8001370:	4618      	mov	r0, r3
 8001372:	bd80      	pop	{r7, pc}
 8001374:	2000026c 	.word	0x2000026c
 8001378:	20000278 	.word	0x20000278

0800137c <touch_delete_all_fingerprints>:
// ----------------------------------------------------------------------------
int touch_delete_all_fingerprints(){
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	create_command_package(0, DELETEALL, command_packet);
 8001380:	4a0a      	ldr	r2, [pc, #40]	; (80013ac <touch_delete_all_fingerprints+0x30>)
 8001382:	2141      	movs	r1, #65	; 0x41
 8001384:	2000      	movs	r0, #0
 8001386:	f7ff ff29 	bl	80011dc <create_command_package>
	touch_send(command_packet,COMMAND_PACKET_LEN);
 800138a:	210c      	movs	r1, #12
 800138c:	4807      	ldr	r0, [pc, #28]	; (80013ac <touch_delete_all_fingerprints+0x30>)
 800138e:	f7ff fecf 	bl	8001130 <touch_send>
	if(rcv_ack(response_packet,REPONSE_PACKET_LEN,1000) != HAL_OK){
 8001392:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001396:	210c      	movs	r1, #12
 8001398:	4805      	ldr	r0, [pc, #20]	; (80013b0 <touch_delete_all_fingerprints+0x34>)
 800139a:	f7ff ff6e 	bl	800127a <rcv_ack>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <touch_delete_all_fingerprints+0x2c>
		//Error Handling
		return 9;
 80013a4:	2309      	movs	r3, #9
 80013a6:	e7ff      	b.n	80013a8 <touch_delete_all_fingerprints+0x2c>
	}
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	2000026c 	.word	0x2000026c
 80013b0:	20000278 	.word	0x20000278

080013b4 <touch_enroll_start>:
// ----------------------------------------------------------------------------
void touch_enroll_start(int id){
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	//if poss > 200 no save mode
	if(id >= 200){
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2bc7      	cmp	r3, #199	; 0xc7
 80013c0:	dd02      	ble.n	80013c8 <touch_enroll_start+0x14>
		id = -1;
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013c6:	607b      	str	r3, [r7, #4]
	}
	create_command_package(id, ENROLLSTART_CMD, command_packet);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4a0a      	ldr	r2, [pc, #40]	; (80013f4 <touch_enroll_start+0x40>)
 80013cc:	2122      	movs	r1, #34	; 0x22
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff ff04 	bl	80011dc <create_command_package>
	touch_send(command_packet,COMMAND_PACKET_LEN);
 80013d4:	210c      	movs	r1, #12
 80013d6:	4807      	ldr	r0, [pc, #28]	; (80013f4 <touch_enroll_start+0x40>)
 80013d8:	f7ff feaa 	bl	8001130 <touch_send>
	if(rcv_ack(response_packet,REPONSE_PACKET_LEN,1000) != HAL_OK){
 80013dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013e0:	210c      	movs	r1, #12
 80013e2:	4805      	ldr	r0, [pc, #20]	; (80013f8 <touch_enroll_start+0x44>)
 80013e4:	f7ff ff49 	bl	800127a <rcv_ack>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
		//Error Handling
		return;
	}
}
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	2000026c 	.word	0x2000026c
 80013f8:	20000278 	.word	0x20000278

080013fc <touch_capture_finger>:
// ----------------------------------------------------------------------------
int touch_capture_finger(){
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
	//Non zero argument to capture best image posible
	create_command_package(1, CAPTUREFINGERPRINT_CMD, command_packet);
 8001400:	4a0b      	ldr	r2, [pc, #44]	; (8001430 <touch_capture_finger+0x34>)
 8001402:	2160      	movs	r1, #96	; 0x60
 8001404:	2001      	movs	r0, #1
 8001406:	f7ff fee9 	bl	80011dc <create_command_package>
	touch_send(command_packet,COMMAND_PACKET_LEN);
 800140a:	210c      	movs	r1, #12
 800140c:	4808      	ldr	r0, [pc, #32]	; (8001430 <touch_capture_finger+0x34>)
 800140e:	f7ff fe8f 	bl	8001130 <touch_send>
	if(rcv_ack(response_packet,REPONSE_PACKET_LEN,1000) != HAL_OK)
 8001412:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001416:	210c      	movs	r1, #12
 8001418:	4806      	ldr	r0, [pc, #24]	; (8001434 <touch_capture_finger+0x38>)
 800141a:	f7ff ff2e 	bl	800127a <rcv_ack>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <touch_capture_finger+0x2c>
	{
		//Error Handling
		return 9;
 8001424:	2309      	movs	r3, #9
 8001426:	e000      	b.n	800142a <touch_capture_finger+0x2e>
	}
	return 1;
 8001428:	2301      	movs	r3, #1
}
 800142a:	4618      	mov	r0, r3
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	2000026c 	.word	0x2000026c
 8001434:	20000278 	.word	0x20000278

08001438 <touch_enroll_1>:
// ----------------------------------------------------------------------------
void touch_enroll_1(){
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
	//Non zero argument to capture best image posible
	create_command_package(1, ENROLL1_CMD, command_packet);
 800143c:	4a08      	ldr	r2, [pc, #32]	; (8001460 <touch_enroll_1+0x28>)
 800143e:	2123      	movs	r1, #35	; 0x23
 8001440:	2001      	movs	r0, #1
 8001442:	f7ff fecb 	bl	80011dc <create_command_package>
	touch_send(command_packet,COMMAND_PACKET_LEN);
 8001446:	210c      	movs	r1, #12
 8001448:	4805      	ldr	r0, [pc, #20]	; (8001460 <touch_enroll_1+0x28>)
 800144a:	f7ff fe71 	bl	8001130 <touch_send>
	if(rcv_ack(response_packet,REPONSE_PACKET_LEN,1000) != HAL_OK){
 800144e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001452:	210c      	movs	r1, #12
 8001454:	4803      	ldr	r0, [pc, #12]	; (8001464 <touch_enroll_1+0x2c>)
 8001456:	f7ff ff10 	bl	800127a <rcv_ack>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
		//Error Handling
		return;
	}
}
 800145e:	bd80      	pop	{r7, pc}
 8001460:	2000026c 	.word	0x2000026c
 8001464:	20000278 	.word	0x20000278

08001468 <touch_enroll_2>:
// ----------------------------------------------------------------------------
void touch_enroll_2(){
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
	//Non zero argument to capture best image posible
	create_command_package(1, ENROLL2_CMD, command_packet);
 800146c:	4a08      	ldr	r2, [pc, #32]	; (8001490 <touch_enroll_2+0x28>)
 800146e:	2124      	movs	r1, #36	; 0x24
 8001470:	2001      	movs	r0, #1
 8001472:	f7ff feb3 	bl	80011dc <create_command_package>
	touch_send(command_packet,COMMAND_PACKET_LEN);
 8001476:	210c      	movs	r1, #12
 8001478:	4805      	ldr	r0, [pc, #20]	; (8001490 <touch_enroll_2+0x28>)
 800147a:	f7ff fe59 	bl	8001130 <touch_send>
	if(rcv_ack(response_packet,REPONSE_PACKET_LEN,1000) != HAL_OK){
 800147e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001482:	210c      	movs	r1, #12
 8001484:	4803      	ldr	r0, [pc, #12]	; (8001494 <touch_enroll_2+0x2c>)
 8001486:	f7ff fef8 	bl	800127a <rcv_ack>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
		//Error Handling
		return;
	}
}
 800148e:	bd80      	pop	{r7, pc}
 8001490:	2000026c 	.word	0x2000026c
 8001494:	20000278 	.word	0x20000278

08001498 <touch_enroll_3>:
// ----------------------------------------------------------------------------
//if no save mode extra data would be sent
void touch_enroll_3(int no_save_mode){
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	uint8_t* extra_data;
	//Non zero argument to capture best image posible
	create_command_package(1, ENROLL3_CMD, command_packet);
 80014a0:	4a14      	ldr	r2, [pc, #80]	; (80014f4 <touch_enroll_3+0x5c>)
 80014a2:	2125      	movs	r1, #37	; 0x25
 80014a4:	2001      	movs	r0, #1
 80014a6:	f7ff fe99 	bl	80011dc <create_command_package>
	touch_send(command_packet,COMMAND_PACKET_LEN);
 80014aa:	210c      	movs	r1, #12
 80014ac:	4811      	ldr	r0, [pc, #68]	; (80014f4 <touch_enroll_3+0x5c>)
 80014ae:	f7ff fe3f 	bl	8001130 <touch_send>
	if(rcv_ack(response_packet,REPONSE_PACKET_LEN,1000) != HAL_OK){
 80014b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014b6:	210c      	movs	r1, #12
 80014b8:	480f      	ldr	r0, [pc, #60]	; (80014f8 <touch_enroll_3+0x60>)
 80014ba:	f7ff fede 	bl	800127a <rcv_ack>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d111      	bne.n	80014e8 <touch_enroll_3+0x50>
		//Error Handling
		return;
	}
	if(!no_save_mode){
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d010      	beq.n	80014ec <touch_enroll_3+0x54>
		return;
	}
	//TODO: Delete Magic Number
	extra_data = (uint8_t*)malloc(498);
 80014ca:	f44f 70f9 	mov.w	r0, #498	; 0x1f2
 80014ce:	f00a f8df 	bl	800b690 <malloc>
 80014d2:	4603      	mov	r3, r0
 80014d4:	60fb      	str	r3, [r7, #12]
	//TODO: Calc real accurate timeout
	touch_rcv(extra_data,498,10000);
 80014d6:	f242 7210 	movw	r2, #10000	; 0x2710
 80014da:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 80014de:	68f8      	ldr	r0, [r7, #12]
 80014e0:	f7ff fe42 	bl	8001168 <touch_rcv>
	//TODO: Info handling
	if(extra_data[1]){
		//printf("s");
	}
	return;
 80014e4:	bf00      	nop
 80014e6:	e002      	b.n	80014ee <touch_enroll_3+0x56>
		return;
 80014e8:	bf00      	nop
 80014ea:	e000      	b.n	80014ee <touch_enroll_3+0x56>
		return;
 80014ec:	bf00      	nop
}
 80014ee:	3710      	adds	r7, #16
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	2000026c 	.word	0x2000026c
 80014f8:	20000278 	.word	0x20000278

080014fc <touch_open>:
// ----------------------------------------------------------------------------
void touch_open(int verbose){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
	dev_info* extra_info =  (dev_info*)malloc(sizeof(dev_info));
 8001504:	201e      	movs	r0, #30
 8001506:	f00a f8c3 	bl	800b690 <malloc>
 800150a:	4603      	mov	r3, r0
 800150c:	60fb      	str	r3, [r7, #12]
	if(!verbose){
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d115      	bne.n	8001540 <touch_open+0x44>
		create_command_package(0,1,command_packet);
 8001514:	4a1a      	ldr	r2, [pc, #104]	; (8001580 <touch_open+0x84>)
 8001516:	2101      	movs	r1, #1
 8001518:	2000      	movs	r0, #0
 800151a:	f7ff fe5f 	bl	80011dc <create_command_package>
		touch_send(command_packet,COMMAND_PACKET_LEN);
 800151e:	210c      	movs	r1, #12
 8001520:	4817      	ldr	r0, [pc, #92]	; (8001580 <touch_open+0x84>)
 8001522:	f7ff fe05 	bl	8001130 <touch_send>
		if(rcv_ack(response_packet,REPONSE_PACKET_LEN,1000) != HAL_OK)
 8001526:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800152a:	210c      	movs	r1, #12
 800152c:	4815      	ldr	r0, [pc, #84]	; (8001584 <touch_open+0x88>)
 800152e:	f7ff fea4 	bl	800127a <rcv_ack>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d01f      	beq.n	8001578 <touch_open+0x7c>
		{
			//Protocolo de errores
			free(extra_info);
 8001538:	68f8      	ldr	r0, [r7, #12]
 800153a:	f00a f8b1 	bl	800b6a0 <free>
			return;
 800153e:	e01b      	b.n	8001578 <touch_open+0x7c>
		}
	}else{
		create_command_package(0,1,command_packet);
 8001540:	4a0f      	ldr	r2, [pc, #60]	; (8001580 <touch_open+0x84>)
 8001542:	2101      	movs	r1, #1
 8001544:	2000      	movs	r0, #0
 8001546:	f7ff fe49 	bl	80011dc <create_command_package>
		touch_send(command_packet,COMMAND_PACKET_LEN);
 800154a:	210c      	movs	r1, #12
 800154c:	480c      	ldr	r0, [pc, #48]	; (8001580 <touch_open+0x84>)
 800154e:	f7ff fdef 	bl	8001130 <touch_send>
		if(rcv_ack(response_packet,REPONSE_PACKET_LEN,1000) != HAL_OK)
 8001552:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001556:	210c      	movs	r1, #12
 8001558:	480a      	ldr	r0, [pc, #40]	; (8001584 <touch_open+0x88>)
 800155a:	f7ff fe8e 	bl	800127a <rcv_ack>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d003      	beq.n	800156c <touch_open+0x70>
		{
			//Protocolo de errores
			free(extra_info);
 8001564:	68f8      	ldr	r0, [r7, #12]
 8001566:	f00a f89b 	bl	800b6a0 <free>
			return;
 800156a:	e005      	b.n	8001578 <touch_open+0x7c>
		}
		touch_rcv((uint8_t*)extra_info,sizeof(dev_info),2000);
 800156c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001570:	211e      	movs	r1, #30
 8001572:	68f8      	ldr	r0, [r7, #12]
 8001574:	f7ff fdf8 	bl	8001168 <touch_rcv>
	}
}
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	2000026c 	.word	0x2000026c
 8001584:	20000278 	.word	0x20000278

08001588 <identify>:
/*
 * return ID, if found.
 * return 0, if no matches.
 */
int identify(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
	// 1. Finger is presed?
	int touch_is_press_finger_status = touch_is_press_finger();
 800158e:	f7ff fec5 	bl	800131c <touch_is_press_finger>
 8001592:	60f8      	str	r0, [r7, #12]
	if(touch_is_press_finger_status == 1)        // Work OK
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2b01      	cmp	r3, #1
 8001598:	d127      	bne.n	80015ea <identify+0x62>
	{
		// 2. Capture finger
		int touch_capture_finger_status = touch_capture_finger();
 800159a:	f7ff ff2f 	bl	80013fc <touch_capture_finger>
 800159e:	60b8      	str	r0, [r7, #8]
		if(touch_capture_finger_status == 1)
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d121      	bne.n	80015ea <identify+0x62>
		{
			// 3
			int ack_reponse_code;
			create_command_package(0, IDENTIFY, command_packet);
 80015a6:	4a13      	ldr	r2, [pc, #76]	; (80015f4 <identify+0x6c>)
 80015a8:	2151      	movs	r1, #81	; 0x51
 80015aa:	2000      	movs	r0, #0
 80015ac:	f7ff fe16 	bl	80011dc <create_command_package>
			touch_send(command_packet,COMMAND_PACKET_LEN);
 80015b0:	210c      	movs	r1, #12
 80015b2:	4810      	ldr	r0, [pc, #64]	; (80015f4 <identify+0x6c>)
 80015b4:	f7ff fdbc 	bl	8001130 <touch_send>
			ack_reponse_code = rcv_ack(response_packet,REPONSE_PACKET_LEN,1000);
 80015b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015bc:	210c      	movs	r1, #12
 80015be:	480e      	ldr	r0, [pc, #56]	; (80015f8 <identify+0x70>)
 80015c0:	f7ff fe5b 	bl	800127a <rcv_ack>
 80015c4:	6078      	str	r0, [r7, #4]

			int ID = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	603b      	str	r3, [r7, #0]
			switch(ack_reponse_code)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d002      	beq.n	80015d6 <identify+0x4e>
 80015d0:	2b09      	cmp	r3, #9
 80015d2:	d005      	beq.n	80015e0 <identify+0x58>
 80015d4:	e006      	b.n	80015e4 <identify+0x5c>
			{
					case HAL_OK:
						ID = response_packet[4];
 80015d6:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <identify+0x70>)
 80015d8:	791b      	ldrb	r3, [r3, #4]
 80015da:	603b      	str	r3, [r7, #0]
						// sometimes fingerprint module can return '9' if touch unknown finger.
//						if(ID ==  9)
//						{
//							int l = 9999;
//						}
						return ID;
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	e004      	b.n	80015ea <identify+0x62>
					case 9:
						return 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	e002      	b.n	80015ea <identify+0x62>
					default:
						return -1;
 80015e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015e8:	e7ff      	b.n	80015ea <identify+0x62>
			}
		}
	}
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	2000026c 	.word	0x2000026c
 80015f8:	20000278 	.word	0x20000278

080015fc <my_wait_for_finger>:
}

// ----------------------------------------------------------------------------
// MY Entoles functions
// ----------------------------------------------------------------------------
void my_wait_for_finger() {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af02      	add	r7, sp, #8
	while (touch_is_press_finger() == 0) {
 8001602:	e008      	b.n	8001616 <my_wait_for_finger+0x1a>
		HAL_Delay(100);
 8001604:	2064      	movs	r0, #100	; 0x64
 8001606:	f005 fa4f 	bl	8006aa8 <HAL_Delay>
		print_text_on_OLED(0, 4, true, "Put finger...");
 800160a:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <my_wait_for_finger+0x3c>)
 800160c:	2201      	movs	r2, #1
 800160e:	2104      	movs	r1, #4
 8001610:	2000      	movs	r0, #0
 8001612:	f004 f84d 	bl	80056b0 <print_text_on_OLED>
	while (touch_is_press_finger() == 0) {
 8001616:	f7ff fe81 	bl	800131c <touch_is_press_finger>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0f1      	beq.n	8001604 <my_wait_for_finger+0x8>
	}
	claen_oled_lines(false, false, false, true, false);
 8001620:	2300      	movs	r3, #0
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	2301      	movs	r3, #1
 8001626:	2200      	movs	r2, #0
 8001628:	2100      	movs	r1, #0
 800162a:	2000      	movs	r0, #0
 800162c:	f003 ffca 	bl	80055c4 <claen_oled_lines>
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	0800ebf8 	.word	0x0800ebf8

0800163c <my_wait_for_finger_release>:
// ----------------------------------------------------------------------------
void my_wait_for_finger_release() {
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af02      	add	r7, sp, #8
	while (touch_is_press_finger() == 1) {
 8001642:	e008      	b.n	8001656 <my_wait_for_finger_release+0x1a>
		HAL_Delay(100);
 8001644:	2064      	movs	r0, #100	; 0x64
 8001646:	f005 fa2f 	bl	8006aa8 <HAL_Delay>
		print_text_on_OLED(0, 4, true, "Release finger...");
 800164a:	4b0b      	ldr	r3, [pc, #44]	; (8001678 <my_wait_for_finger_release+0x3c>)
 800164c:	2201      	movs	r2, #1
 800164e:	2104      	movs	r1, #4
 8001650:	2000      	movs	r0, #0
 8001652:	f004 f82d 	bl	80056b0 <print_text_on_OLED>
	while (touch_is_press_finger() == 1) {
 8001656:	f7ff fe61 	bl	800131c <touch_is_press_finger>
 800165a:	4603      	mov	r3, r0
 800165c:	2b01      	cmp	r3, #1
 800165e:	d0f1      	beq.n	8001644 <my_wait_for_finger_release+0x8>
	}
	claen_oled_lines(false, false, false, true, false);
 8001660:	2300      	movs	r3, #0
 8001662:	9300      	str	r3, [sp, #0]
 8001664:	2301      	movs	r3, #1
 8001666:	2200      	movs	r2, #0
 8001668:	2100      	movs	r1, #0
 800166a:	2000      	movs	r0, #0
 800166c:	f003 ffaa 	bl	80055c4 <claen_oled_lines>
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	0800ec08 	.word	0x0800ec08

0800167c <my_identification_enroll_user>:
void my_identification_enroll_user(int id_set)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af02      	add	r7, sp, #8
 8001682:	6078      	str	r0, [r7, #4]
	print_text_on_OLED(0, 3, true, "Enrolling ...");
 8001684:	4b2d      	ldr	r3, [pc, #180]	; (800173c <my_identification_enroll_user+0xc0>)
 8001686:	2201      	movs	r2, #1
 8001688:	2103      	movs	r1, #3
 800168a:	2000      	movs	r0, #0
 800168c:	f004 f810 	bl	80056b0 <print_text_on_OLED>

	touch_enroll_start(id_set);
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff fe8f 	bl	80013b4 <touch_enroll_start>
	my_wait_for_finger();
 8001696:	f7ff ffb1 	bl	80015fc <my_wait_for_finger>
	touch_capture_finger();
 800169a:	f7ff feaf 	bl	80013fc <touch_capture_finger>
	touch_enroll_1();
 800169e:	f7ff fecb 	bl	8001438 <touch_enroll_1>
	my_wait_for_finger_release();			// Забрати палець
 80016a2:	f7ff ffcb 	bl	800163c <my_wait_for_finger_release>
	my_wait_for_finger();
 80016a6:	f7ff ffa9 	bl	80015fc <my_wait_for_finger>
	touch_capture_finger();
 80016aa:	f7ff fea7 	bl	80013fc <touch_capture_finger>
	touch_enroll_2();
 80016ae:	f7ff fedb 	bl	8001468 <touch_enroll_2>
	my_wait_for_finger_release();			// Забрати палець
 80016b2:	f7ff ffc3 	bl	800163c <my_wait_for_finger_release>
	my_wait_for_finger();
 80016b6:	f7ff ffa1 	bl	80015fc <my_wait_for_finger>
	touch_capture_finger();
 80016ba:	f7ff fe9f 	bl	80013fc <touch_capture_finger>
	touch_enroll_3(0);
 80016be:	2000      	movs	r0, #0
 80016c0:	f7ff feea 	bl	8001498 <touch_enroll_3>
	my_wait_for_finger_release();			// Забрати палець
 80016c4:	f7ff ffba 	bl	800163c <my_wait_for_finger_release>

	touch_check_enrolled(id_set);
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f000 f83d 	bl	8001748 <touch_check_enrolled>

	claen_oled_lines(false, false, true, true, false);
 80016ce:	2300      	movs	r3, #0
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	2301      	movs	r3, #1
 80016d4:	2201      	movs	r2, #1
 80016d6:	2100      	movs	r1, #0
 80016d8:	2000      	movs	r0, #0
 80016da:	f003 ff73 	bl	80055c4 <claen_oled_lines>

	if(touch_check_enrolled(id_set) == 1 )
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f000 f832 	bl	8001748 <touch_check_enrolled>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d112      	bne.n	8001710 <my_identification_enroll_user+0x94>
	{
		print_text_on_OLED(0, 3, true, "Enrolled OK");
 80016ea:	4b15      	ldr	r3, [pc, #84]	; (8001740 <my_identification_enroll_user+0xc4>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	2103      	movs	r1, #3
 80016f0:	2000      	movs	r0, #0
 80016f2:	f003 ffdd 	bl	80056b0 <print_text_on_OLED>
		HAL_Delay(2000);
 80016f6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80016fa:	f005 f9d5 	bl	8006aa8 <HAL_Delay>
		claen_oled_lines(false, false, true, true, false);
 80016fe:	2300      	movs	r3, #0
 8001700:	9300      	str	r3, [sp, #0]
 8001702:	2301      	movs	r3, #1
 8001704:	2201      	movs	r2, #1
 8001706:	2100      	movs	r1, #0
 8001708:	2000      	movs	r0, #0
 800170a:	f003 ff5b 	bl	80055c4 <claen_oled_lines>
		// PROBLEM tru second time, or EXIT from where
		print_text_on_OLED(0, 3, true, "Enrolled ERROR");
		HAL_Delay(2000);
		claen_oled_lines(false, false, true, true, false);
	}
}
 800170e:	e011      	b.n	8001734 <my_identification_enroll_user+0xb8>
		print_text_on_OLED(0, 3, true, "Enrolled ERROR");
 8001710:	4b0c      	ldr	r3, [pc, #48]	; (8001744 <my_identification_enroll_user+0xc8>)
 8001712:	2201      	movs	r2, #1
 8001714:	2103      	movs	r1, #3
 8001716:	2000      	movs	r0, #0
 8001718:	f003 ffca 	bl	80056b0 <print_text_on_OLED>
		HAL_Delay(2000);
 800171c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001720:	f005 f9c2 	bl	8006aa8 <HAL_Delay>
		claen_oled_lines(false, false, true, true, false);
 8001724:	2300      	movs	r3, #0
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	2301      	movs	r3, #1
 800172a:	2201      	movs	r2, #1
 800172c:	2100      	movs	r1, #0
 800172e:	2000      	movs	r0, #0
 8001730:	f003 ff48 	bl	80055c4 <claen_oled_lines>
}
 8001734:	bf00      	nop
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	0800ec1c 	.word	0x0800ec1c
 8001740:	0800ec2c 	.word	0x0800ec2c
 8001744:	0800ec38 	.word	0x0800ec38

08001748 <touch_check_enrolled>:
// ----------------------------------------------------------------------------
/* Check if ID used or no.
 * return HAL_OK if used.
 * return HAL_OK if not used.
 */
int touch_check_enrolled(int id){
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
	int ack_reponse_code;
	//Non zero argument to capture best image posible
	create_command_package(id, CHECKENROLLMENT_CMD, command_packet);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4a10      	ldr	r2, [pc, #64]	; (8001794 <touch_check_enrolled+0x4c>)
 8001754:	2121      	movs	r1, #33	; 0x21
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff fd40 	bl	80011dc <create_command_package>
	touch_send(command_packet,COMMAND_PACKET_LEN);
 800175c:	210c      	movs	r1, #12
 800175e:	480d      	ldr	r0, [pc, #52]	; (8001794 <touch_check_enrolled+0x4c>)
 8001760:	f7ff fce6 	bl	8001130 <touch_send>
	ack_reponse_code = rcv_ack(response_packet,REPONSE_PACKET_LEN,1000);
 8001764:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001768:	210c      	movs	r1, #12
 800176a:	480b      	ldr	r0, [pc, #44]	; (8001798 <touch_check_enrolled+0x50>)
 800176c:	f7ff fd85 	bl	800127a <rcv_ack>
 8001770:	60f8      	str	r0, [r7, #12]
	switch(ack_reponse_code){
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d002      	beq.n	800177e <touch_check_enrolled+0x36>
 8001778:	2b09      	cmp	r3, #9
 800177a:	d002      	beq.n	8001782 <touch_check_enrolled+0x3a>
 800177c:	e003      	b.n	8001786 <touch_check_enrolled+0x3e>
		case 0:
			return 1;
 800177e:	2301      	movs	r3, #1
 8001780:	e003      	b.n	800178a <touch_check_enrolled+0x42>
		case 9:       // Error
			return 0;
 8001782:	2300      	movs	r3, #0
 8001784:	e001      	b.n	800178a <touch_check_enrolled+0x42>
		default:
			return -1;
 8001786:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 800178a:	4618      	mov	r0, r3
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	2000026c 	.word	0x2000026c
 8001798:	20000278 	.word	0x20000278

0800179c <save_data>:

}
// ----------------------------------------------------------------------------
// Main function for save data from one sensor in W24Q128 flash memory
void save_data(char * temperature_si7021,char * humidity_si7021)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
	// In W25q126 has 256 blocks. 65536*256 = 16 777 216 bytes

	static unsigned int number_of_measure = 1;			// Counter measure, it display in OLED
	static unsigned int flash_offset = 0;				// flash memory offset (One byre writer: flash_offset++)

	flash_offset = save_data_in_flash(temperature_si7021, humidity_si7021, number_of_measure, flash_offset);
 80017a6:	4b0f      	ldr	r3, [pc, #60]	; (80017e4 <save_data+0x48>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	4b0f      	ldr	r3, [pc, #60]	; (80017e8 <save_data+0x4c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	6839      	ldr	r1, [r7, #0]
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f000 f81b 	bl	80017ec <save_data_in_flash>
 80017b6:	4602      	mov	r2, r0
 80017b8:	4b0b      	ldr	r3, [pc, #44]	; (80017e8 <save_data+0x4c>)
 80017ba:	601a      	str	r2, [r3, #0]

	// For save all flash.
	if(flash_offset >= 16777216)    					// 16 777 216: the last byte on flash memory.
 80017bc:	4b0a      	ldr	r3, [pc, #40]	; (80017e8 <save_data+0x4c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017c4:	d305      	bcc.n	80017d2 <save_data+0x36>
	{
		flash_offset = 0;
 80017c6:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <save_data+0x4c>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
		W25qxx_EraseSector(0);							// First to all erase sector 0
 80017cc:	2000      	movs	r0, #0
 80017ce:	f004 ff53 	bl	8006678 <W25qxx_EraseSector>
	}
	number_of_measure ++;								// How many message was saved
 80017d2:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <save_data+0x48>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	3301      	adds	r3, #1
 80017d8:	4a02      	ldr	r2, [pc, #8]	; (80017e4 <save_data+0x48>)
 80017da:	6013      	str	r3, [r2, #0]
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000000 	.word	0x20000000
 80017e8:	20000288 	.word	0x20000288

080017ec <save_data_in_flash>:
// ----------------------------------------------------------------------------
unsigned int save_data_in_flash(char * temperature_si7021, char *humidity_si7021, unsigned int number_of_measure, unsigned int flash_offset)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b092      	sub	sp, #72	; 0x48
 80017f0:	af04      	add	r7, sp, #16
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
 80017f8:	603b      	str	r3, [r7, #0]
	char array [32] = {0};							// It is buffer where save data
 80017fa:	f107 0310 	add.w	r3, r7, #16
 80017fe:	2220      	movs	r2, #32
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f009 ff54 	bl	800b6b0 <memset>
	uint8_t size_array = sizeof(array)-1;
 8001808:	231f      	movs	r3, #31
 800180a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	sprintf(array,"%d %s%s %s%s",number_of_measure, temperature_si7021, "C", humidity_si7021, "%");	// Write data on array
 800180e:	f107 0010 	add.w	r0, r7, #16
 8001812:	4b13      	ldr	r3, [pc, #76]	; (8001860 <save_data_in_flash+0x74>)
 8001814:	9302      	str	r3, [sp, #8]
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	9301      	str	r3, [sp, #4]
 800181a:	4b12      	ldr	r3, [pc, #72]	; (8001864 <save_data_in_flash+0x78>)
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	4911      	ldr	r1, [pc, #68]	; (8001868 <save_data_in_flash+0x7c>)
 8001824:	f00a f802 	bl	800b82c <siprintf>

	for(int i = 0; i <=  size_array; i++)						// Write all bytes from array
 8001828:	2300      	movs	r3, #0
 800182a:	637b      	str	r3, [r7, #52]	; 0x34
 800182c:	e00e      	b.n	800184c <save_data_in_flash+0x60>
	{
		W25qxx_WriteByte(array[i], flash_offset);				// Write all bytes from array
 800182e:	f107 0210 	add.w	r2, r7, #16
 8001832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001834:	4413      	add	r3, r2
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	6839      	ldr	r1, [r7, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f004 ff84 	bl	8006748 <W25qxx_WriteByte>
//		{
//			/// Error
//			int lll = 999;
//		}
		/////////////////////////////////////////////
		flash_offset++;
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	3301      	adds	r3, #1
 8001844:	603b      	str	r3, [r7, #0]
	for(int i = 0; i <=  size_array; i++)						// Write all bytes from array
 8001846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001848:	3301      	adds	r3, #1
 800184a:	637b      	str	r3, [r7, #52]	; 0x34
 800184c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001850:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001852:	429a      	cmp	r2, r3
 8001854:	ddeb      	ble.n	800182e <save_data_in_flash+0x42>
	}
	/// Test ////////////////////////////////////
//	char test_page_read_buffer[265] = {0};
//	W25qxx_ReadPage(test_page_read_buffer, 0, 0, 0);
	///////////////////////////////////////////
	return flash_offset;
 8001856:	683b      	ldr	r3, [r7, #0]
}
 8001858:	4618      	mov	r0, r3
 800185a:	3738      	adds	r7, #56	; 0x38
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	0800ec58 	.word	0x0800ec58
 8001864:	0800ec5c 	.word	0x0800ec5c
 8001868:	0800ec48 	.word	0x0800ec48

0800186c <nmea0183_checksum>:
	}
}
//--------------------------------------------------------------------------------------------------------
// Checksum
int nmea0183_checksum(char *msg)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
	int checksum = 0;
 8001874:	2300      	movs	r3, #0
 8001876:	60fb      	str	r3, [r7, #12]

	for(int j = 1; j < strlen(msg) - 4; j++)
 8001878:	2301      	movs	r3, #1
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	e00a      	b.n	8001894 <nmea0183_checksum+0x28>
	{
		checksum = checksum^(unsigned)msg[j];
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	4413      	add	r3, r2
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	461a      	mov	r2, r3
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	4053      	eors	r3, r2
 800188c:	60fb      	str	r3, [r7, #12]
	for(int j = 1; j < strlen(msg) - 4; j++)
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	3301      	adds	r3, #1
 8001892:	60bb      	str	r3, [r7, #8]
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7fe fc5b 	bl	8000150 <strlen>
 800189a:	4603      	mov	r3, r0
 800189c:	1f1a      	subs	r2, r3, #4
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d8ec      	bhi.n	800187e <nmea0183_checksum+0x12>
	}
	return checksum;
 80018a4:	68fb      	ldr	r3, [r7, #12]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <parsing_GPGLL_line>:

//--------------------------------------------------------------------------------------------------------
void parsing_GPGLL_line(char *str_GPGLL)
{
 80018b0:	b590      	push	{r4, r7, lr}
 80018b2:	b0a9      	sub	sp, #164	; 0xa4
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
	char nmeaSnt[49] = {0};										// Main buffer for GPGLL line
 80018b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018bc:	2231      	movs	r2, #49	; 0x31
 80018be:	2100      	movs	r1, #0
 80018c0:	4618      	mov	r0, r3
 80018c2:	f009 fef5 	bl	800b6b0 <memset>

	//Copy to  "*" from str_GPGLL in nmeaSnt
	for(int i=0; (str_GPGLL[i] != '*') && (i < 50)  ; i++)
 80018c6:	2300      	movs	r3, #0
 80018c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80018cc:	e010      	b.n	80018f0 <parsing_GPGLL_line+0x40>
	{
		nmeaSnt[i]=str_GPGLL[i];    						// copy bytes from str_GPGLL in nmeaSnt
 80018ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	4413      	add	r3, r2
 80018d6:	7819      	ldrb	r1, [r3, #0]
 80018d8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80018dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80018e0:	4413      	add	r3, r2
 80018e2:	460a      	mov	r2, r1
 80018e4:	701a      	strb	r2, [r3, #0]
	for(int i=0; (str_GPGLL[i] != '*') && (i < 50)  ; i++)
 80018e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80018ea:	3301      	adds	r3, #1
 80018ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80018f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	4413      	add	r3, r2
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	2b2a      	cmp	r3, #42	; 0x2a
 80018fc:	d003      	beq.n	8001906 <parsing_GPGLL_line+0x56>
 80018fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001902:	2b31      	cmp	r3, #49	; 0x31
 8001904:	dde3      	ble.n	80018ce <parsing_GPGLL_line+0x1e>
	}
	// Check check sum
	char smNmbr[3]={0};     								// array for checksum
 8001906:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800190a:	2100      	movs	r1, #0
 800190c:	460a      	mov	r2, r1
 800190e:	801a      	strh	r2, [r3, #0]
 8001910:	460a      	mov	r2, r1
 8001912:	709a      	strb	r2, [r3, #2]
	char *rawSum;

	// Find "*"  (after '*' are checksum two numbers)
	rawSum = strstr(str_GPGLL, "*");                       	// Find "*" in nmeaSnt. (Find start checksum number)
 8001914:	212a      	movs	r1, #42	; 0x2a
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f009 ffb7 	bl	800b88a <strchr>
 800191c:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
	memcpy(smNmbr, &rawSum[1], 2);							// Copy checksum
 8001920:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001924:	3301      	adds	r3, #1
 8001926:	881b      	ldrh	r3, [r3, #0]
 8001928:	b29b      	uxth	r3, r3
 800192a:	87bb      	strh	r3, [r7, #60]	; 0x3c
	smNmbr[2]='\0';											// Add and of line '\0' sing
 800192c:	2300      	movs	r3, #0
 800192e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	uint8_t intSum = nmea0183_checksum(nmeaSnt);			// Checksum
 8001932:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff ff98 	bl	800186c <nmea0183_checksum>
 800193c:	4603      	mov	r3, r0
 800193e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	char hex[3];
	sprintf(hex, "%x", intSum);
 8001942:	f897 2087 	ldrb.w	r2, [r7, #135]	; 0x87
 8001946:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800194a:	49b2      	ldr	r1, [pc, #712]	; (8001c14 <parsing_GPGLL_line+0x364>)
 800194c:	4618      	mov	r0, r3
 800194e:	f009 ff6d 	bl	800b82c <siprintf>

	if(strstr(smNmbr, hex) != NULL)                         // Check if checksum line equal checksum after '*'
 8001952:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001956:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800195a:	4611      	mov	r1, r2
 800195c:	4618      	mov	r0, r3
 800195e:	f009 ffa9 	bl	800b8b4 <strstr>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	f000 8237 	beq.w	8001dd8 <parsing_GPGLL_line+0x528>
	{
		// Parsing string
		int i = 0;
 800196a:	2300      	movs	r3, #0
 800196c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		int count = 0;                                      // Count of elements
 8001970:	2300      	movs	r3, #0
 8001972:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		while(nmeaSnt[i] != '\0')							// not and of line
 8001976:	e227      	b.n	8001dc8 <parsing_GPGLL_line+0x518>
		{
			while(nmeaSnt[i] == ',')						// ',' pointed on start element
			{
				int g=0;
 8001978:	2300      	movs	r3, #0
 800197a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
				char str[12]={0};
 800197e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	605a      	str	r2, [r3, #4]
 8001988:	609a      	str	r2, [r3, #8]
				i++;										// Count of chars in nmeaSnt[i] array
 800198a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800198e:	3301      	adds	r3, #1
 8001990:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

				switch (count)
 8001994:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001998:	2b04      	cmp	r3, #4
 800199a:	f200 8202 	bhi.w	8001da2 <parsing_GPGLL_line+0x4f2>
 800199e:	a201      	add	r2, pc, #4	; (adr r2, 80019a4 <parsing_GPGLL_line+0xf4>)
 80019a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a4:	080019b9 	.word	0x080019b9
 80019a8:	08001b09 	.word	0x08001b09
 80019ac:	08001b5b 	.word	0x08001b5b
 80019b0:	08001cd1 	.word	0x08001cd1
 80019b4:	08001d23 	.word	0x08001d23
				{
					case 0:
						for(g=0; g<10; g++)
 80019b8:	2300      	movs	r3, #0
 80019ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80019be:	e014      	b.n	80019ea <parsing_GPGLL_line+0x13a>
						{
							GPS_data.lat[g] = nmeaSnt[i+g];
 80019c0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80019c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019c8:	4413      	add	r3, r2
 80019ca:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80019ce:	4413      	add	r3, r2
 80019d0:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 80019d4:	4a90      	ldr	r2, [pc, #576]	; (8001c18 <parsing_GPGLL_line+0x368>)
 80019d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019da:	4413      	add	r3, r2
 80019dc:	460a      	mov	r2, r1
 80019de:	701a      	strb	r2, [r3, #0]
						for(g=0; g<10; g++)
 80019e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019e4:	3301      	adds	r3, #1
 80019e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80019ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019ee:	2b09      	cmp	r3, #9
 80019f0:	dde6      	ble.n	80019c0 <parsing_GPGLL_line+0x110>
						}
						GPS_data.lat[10] = '\0';
 80019f2:	4b89      	ldr	r3, [pc, #548]	; (8001c18 <parsing_GPGLL_line+0x368>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	729a      	strb	r2, [r3, #10]

						// Save in global variable
						memset(str, 0 , sizeof(str));
 80019f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019fc:	220c      	movs	r2, #12
 80019fe:	2100      	movs	r1, #0
 8001a00:	4618      	mov	r0, r3
 8001a02:	f009 fe55 	bl	800b6b0 <memset>
						sprintf(str,"%s", GPS_data.lat);
 8001a06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a0a:	4983      	ldr	r1, [pc, #524]	; (8001c18 <parsing_GPGLL_line+0x368>)
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f009 ff49 	bl	800b8a4 <strcpy>
						strcpy(gps_lat, str);
 8001a12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a16:	4619      	mov	r1, r3
 8001a18:	4880      	ldr	r0, [pc, #512]	; (8001c1c <parsing_GPGLL_line+0x36c>)
 8001a1a:	f009 ff43 	bl	800b8a4 <strcpy>

						// Convert lat in coordinate for google maps
						// 1. Separate degrees from minutes
						float integer_part_lat = 0;
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	67bb      	str	r3, [r7, #120]	; 0x78
						float fractional_part_lat = 0;
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	677b      	str	r3, [r7, #116]	; 0x74
						char integer_part_char_lat[3]={0};
 8001a2a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a2e:	2100      	movs	r1, #0
 8001a30:	460a      	mov	r2, r1
 8001a32:	801a      	strh	r2, [r3, #0]
 8001a34:	460a      	mov	r2, r1
 8001a36:	709a      	strb	r2, [r3, #2]
						char fractional_part_char_lat[9]={0};
 8001a38:	f107 031c 	add.w	r3, r7, #28
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	721a      	strb	r2, [r3, #8]
						uint8_t k=0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

						for(uint8_t k=0; k<=11; k++)
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 8001a50:	e020      	b.n	8001a94 <parsing_GPGLL_line+0x1e4>
						{
							if(k<=1)
 8001a52:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d80b      	bhi.n	8001a72 <parsing_GPGLL_line+0x1c2>
							{
								integer_part_char_lat[k] = GPS_data.lat[k];        	  // Degrees
 8001a5a:	f897 208e 	ldrb.w	r2, [r7, #142]	; 0x8e
 8001a5e:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001a62:	496d      	ldr	r1, [pc, #436]	; (8001c18 <parsing_GPGLL_line+0x368>)
 8001a64:	5c8a      	ldrb	r2, [r1, r2]
 8001a66:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8001a6a:	440b      	add	r3, r1
 8001a6c:	f803 2c78 	strb.w	r2, [r3, #-120]
 8001a70:	e00b      	b.n	8001a8a <parsing_GPGLL_line+0x1da>
							}
							else
							{
								fractional_part_char_lat[k-2] = GPS_data.lat[k];      // Minutes
 8001a72:	f897 208e 	ldrb.w	r2, [r7, #142]	; 0x8e
 8001a76:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001a7a:	3b02      	subs	r3, #2
 8001a7c:	4966      	ldr	r1, [pc, #408]	; (8001c18 <parsing_GPGLL_line+0x368>)
 8001a7e:	5c8a      	ldrb	r2, [r1, r2]
 8001a80:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8001a84:	440b      	add	r3, r1
 8001a86:	f803 2c84 	strb.w	r2, [r3, #-132]
						for(uint8_t k=0; k<=11; k++)
 8001a8a:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001a8e:	3301      	adds	r3, #1
 8001a90:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 8001a94:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001a98:	2b0b      	cmp	r3, #11
 8001a9a:	d9da      	bls.n	8001a52 <parsing_GPGLL_line+0x1a2>
							}
						}

						// 2. Convert string in numbers
						integer_part_lat = atoi(integer_part_char_lat);          // save int part
 8001a9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f009 fd89 	bl	800b5b8 <atoi>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff f901 	bl	8000cb0 <__aeabi_i2f>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	67bb      	str	r3, [r7, #120]	; 0x78
						fractional_part_lat = atof(fractional_part_char_lat);	 // float part
 8001ab2:	f107 031c 	add.w	r3, r7, #28
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f009 fd7b 	bl	800b5b2 <atof>
 8001abc:	4603      	mov	r3, r0
 8001abe:	460c      	mov	r4, r1
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	4621      	mov	r1, r4
 8001ac4:	f7fe ffea 	bl	8000a9c <__aeabi_d2f>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	677b      	str	r3, [r7, #116]	; 0x74
 						// 3. Convert in degrees
						fractional_part_lat = (fractional_part_lat/60);
 8001acc:	4954      	ldr	r1, [pc, #336]	; (8001c20 <parsing_GPGLL_line+0x370>)
 8001ace:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001ad0:	f7ff f9f6 	bl	8000ec0 <__aeabi_fdiv>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	677b      	str	r3, [r7, #116]	; 0x74
						integer_part_lat = integer_part_lat + fractional_part_lat;
 8001ad8:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8001ada:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001adc:	f7ff f834 	bl	8000b48 <__addsf3>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	67bb      	str	r3, [r7, #120]	; 0x78
						// 4. Convert in string and save it in global variable
                        gcvt(integer_part_lat, 11, gps_latitude );
 8001ae4:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001ae6:	f7fe fc9f 	bl	8000428 <__aeabi_f2d>
 8001aea:	4b4e      	ldr	r3, [pc, #312]	; (8001c24 <parsing_GPGLL_line+0x374>)
 8001aec:	220b      	movs	r2, #11
 8001aee:	f009 fd67 	bl	800b5c0 <gcvt>
                        gps_latitude[9] = '\0';
 8001af2:	4b4c      	ldr	r3, [pc, #304]	; (8001c24 <parsing_GPGLL_line+0x374>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	725a      	strb	r2, [r3, #9]

						i = i+g;
 8001af8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001afc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b00:	4413      	add	r3, r2
 8001b02:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 8001b06:	e14c      	b.n	8001da2 <parsing_GPGLL_line+0x4f2>

					case 1:
						for (g =0; g<1; g++)
 8001b08:	2300      	movs	r3, #0
 8001b0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001b0e:	e015      	b.n	8001b3c <parsing_GPGLL_line+0x28c>
						{
							GPS_data.lat_letter[g] = nmeaSnt[i+g];
 8001b10:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001b14:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b18:	4413      	add	r3, r2
 8001b1a:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001b1e:	4413      	add	r3, r2
 8001b20:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8001b24:	4a3c      	ldr	r2, [pc, #240]	; (8001c18 <parsing_GPGLL_line+0x368>)
 8001b26:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b2a:	4413      	add	r3, r2
 8001b2c:	330b      	adds	r3, #11
 8001b2e:	460a      	mov	r2, r1
 8001b30:	701a      	strb	r2, [r3, #0]
						for (g =0; g<1; g++)
 8001b32:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b36:	3301      	adds	r3, #1
 8001b38:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001b3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	dde5      	ble.n	8001b10 <parsing_GPGLL_line+0x260>
						}
						GPS_data.lat_letter[2] = '\0';
 8001b44:	4b34      	ldr	r3, [pc, #208]	; (8001c18 <parsing_GPGLL_line+0x368>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	735a      	strb	r2, [r3, #13]
						i = i+g;
 8001b4a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001b4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b52:	4413      	add	r3, r2
 8001b54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 8001b58:	e123      	b.n	8001da2 <parsing_GPGLL_line+0x4f2>

					case 2:
						for(g=0; g<11; g++)
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001b60:	e015      	b.n	8001b8e <parsing_GPGLL_line+0x2de>
						{
							GPS_data.lon[g] = nmeaSnt[i+g];
 8001b62:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001b66:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b6a:	4413      	add	r3, r2
 8001b6c:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001b70:	4413      	add	r3, r2
 8001b72:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8001b76:	4a28      	ldr	r2, [pc, #160]	; (8001c18 <parsing_GPGLL_line+0x368>)
 8001b78:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b7c:	4413      	add	r3, r2
 8001b7e:	330d      	adds	r3, #13
 8001b80:	460a      	mov	r2, r1
 8001b82:	701a      	strb	r2, [r3, #0]
						for(g=0; g<11; g++)
 8001b84:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b88:	3301      	adds	r3, #1
 8001b8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001b8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b92:	2b0a      	cmp	r3, #10
 8001b94:	dde5      	ble.n	8001b62 <parsing_GPGLL_line+0x2b2>
						}
						GPS_data.lon[11] = '\0';
 8001b96:	4b20      	ldr	r3, [pc, #128]	; (8001c18 <parsing_GPGLL_line+0x368>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	761a      	strb	r2, [r3, #24]

						// Save in global variable
						memset(str, 0 , sizeof(str));
 8001b9c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ba0:	220c      	movs	r2, #12
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f009 fd83 	bl	800b6b0 <memset>
						sprintf(str,"%s", GPS_data.lon);
 8001baa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bae:	491e      	ldr	r1, [pc, #120]	; (8001c28 <parsing_GPGLL_line+0x378>)
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f009 fe77 	bl	800b8a4 <strcpy>
						strcpy(gps_lon, str);
 8001bb6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bba:	4619      	mov	r1, r3
 8001bbc:	481b      	ldr	r0, [pc, #108]	; (8001c2c <parsing_GPGLL_line+0x37c>)
 8001bbe:	f009 fe71 	bl	800b8a4 <strcpy>

						// Convert lon in coordinate for google mups
						// // 1. Separate degrees from minutes
						float integer_part_lon = 0;
 8001bc2:	f04f 0300 	mov.w	r3, #0
 8001bc6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
						float fractional_part_lon = 0;
 8001bca:	f04f 0300 	mov.w	r3, #0
 8001bce:	67fb      	str	r3, [r7, #124]	; 0x7c
						char integer_part_char_lon[3]={0};
 8001bd0:	f107 0318 	add.w	r3, r7, #24
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	460a      	mov	r2, r1
 8001bd8:	801a      	strh	r2, [r3, #0]
 8001bda:	460a      	mov	r2, r1
 8001bdc:	709a      	strb	r2, [r3, #2]
						char fractional_part_char_lon[10]={0};
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
 8001be8:	811a      	strh	r2, [r3, #8]

						for(k=0; k<=11; k++)
 8001bea:	2300      	movs	r3, #0
 8001bec:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001bf0:	e030      	b.n	8001c54 <parsing_GPGLL_line+0x3a4>
						{
							if(k<=2)
 8001bf2:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d81a      	bhi.n	8001c30 <parsing_GPGLL_line+0x380>
							{
								integer_part_char_lon[k] = GPS_data.lon[k];
 8001bfa:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8001bfe:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001c02:	4905      	ldr	r1, [pc, #20]	; (8001c18 <parsing_GPGLL_line+0x368>)
 8001c04:	440a      	add	r2, r1
 8001c06:	7b52      	ldrb	r2, [r2, #13]
 8001c08:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8001c0c:	440b      	add	r3, r1
 8001c0e:	f803 2c88 	strb.w	r2, [r3, #-136]
 8001c12:	e01a      	b.n	8001c4a <parsing_GPGLL_line+0x39a>
 8001c14:	0800ec60 	.word	0x0800ec60
 8001c18:	2000076c 	.word	0x2000076c
 8001c1c:	20000738 	.word	0x20000738
 8001c20:	42700000 	.word	0x42700000
 8001c24:	20000728 	.word	0x20000728
 8001c28:	20000779 	.word	0x20000779
 8001c2c:	20000748 	.word	0x20000748
							}
							else
							{
								fractional_part_char_lon[k-3] = GPS_data.lon[k];
 8001c30:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8001c34:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001c38:	3b03      	subs	r3, #3
 8001c3a:	4969      	ldr	r1, [pc, #420]	; (8001de0 <parsing_GPGLL_line+0x530>)
 8001c3c:	440a      	add	r2, r1
 8001c3e:	7b52      	ldrb	r2, [r2, #13]
 8001c40:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8001c44:	440b      	add	r3, r1
 8001c46:	f803 2c94 	strb.w	r2, [r3, #-148]
						for(k=0; k<=11; k++)
 8001c4a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001c4e:	3301      	adds	r3, #1
 8001c50:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001c54:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001c58:	2b0b      	cmp	r3, #11
 8001c5a:	d9ca      	bls.n	8001bf2 <parsing_GPGLL_line+0x342>
							}
						}

						// 2. Convert string in numbers
						integer_part_lon = atoi(integer_part_char_lon);          // save int part
 8001c5c:	f107 0318 	add.w	r3, r7, #24
 8001c60:	4618      	mov	r0, r3
 8001c62:	f009 fca9 	bl	800b5b8 <atoi>
 8001c66:	4603      	mov	r3, r0
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7ff f821 	bl	8000cb0 <__aeabi_i2f>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
						fractional_part_lon = atof(fractional_part_char_lon);	 // float part
 8001c74:	f107 030c 	add.w	r3, r7, #12
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f009 fc9a 	bl	800b5b2 <atof>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	460c      	mov	r4, r1
 8001c82:	4618      	mov	r0, r3
 8001c84:	4621      	mov	r1, r4
 8001c86:	f7fe ff09 	bl	8000a9c <__aeabi_d2f>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	67fb      	str	r3, [r7, #124]	; 0x7c
						// 3. Convert in degrees
						fractional_part_lon = (fractional_part_lon/60);
 8001c8e:	4955      	ldr	r1, [pc, #340]	; (8001de4 <parsing_GPGLL_line+0x534>)
 8001c90:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001c92:	f7ff f915 	bl	8000ec0 <__aeabi_fdiv>
 8001c96:	4603      	mov	r3, r0
 8001c98:	67fb      	str	r3, [r7, #124]	; 0x7c
						integer_part_lon = integer_part_lon + fractional_part_lon;
 8001c9a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001c9c:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001ca0:	f7fe ff52 	bl	8000b48 <__addsf3>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
						// 4. Convert in string and save it in global variable
					    gcvt(integer_part_lon, 11, gps_lontitude );
 8001caa:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001cae:	f7fe fbbb 	bl	8000428 <__aeabi_f2d>
 8001cb2:	4b4d      	ldr	r3, [pc, #308]	; (8001de8 <parsing_GPGLL_line+0x538>)
 8001cb4:	220b      	movs	r2, #11
 8001cb6:	f009 fc83 	bl	800b5c0 <gcvt>
					    gps_lontitude[10] = '\0';
 8001cba:	4b4b      	ldr	r3, [pc, #300]	; (8001de8 <parsing_GPGLL_line+0x538>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	729a      	strb	r2, [r3, #10]

						i = i+g;
 8001cc0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001cc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001cc8:	4413      	add	r3, r2
 8001cca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 8001cce:	e068      	b.n	8001da2 <parsing_GPGLL_line+0x4f2>

					case 3:
						for(g=0; g<1; g++)
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001cd6:	e015      	b.n	8001d04 <parsing_GPGLL_line+0x454>
						{
							GPS_data.lon_letter[g] = nmeaSnt[i+g];
 8001cd8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001cdc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001ce0:	4413      	add	r3, r2
 8001ce2:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001ce6:	4413      	add	r3, r2
 8001ce8:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8001cec:	4a3c      	ldr	r2, [pc, #240]	; (8001de0 <parsing_GPGLL_line+0x530>)
 8001cee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001cf2:	4413      	add	r3, r2
 8001cf4:	3319      	adds	r3, #25
 8001cf6:	460a      	mov	r2, r1
 8001cf8:	701a      	strb	r2, [r3, #0]
						for(g=0; g<1; g++)
 8001cfa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001cfe:	3301      	adds	r3, #1
 8001d00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001d04:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	dde5      	ble.n	8001cd8 <parsing_GPGLL_line+0x428>
						}
						GPS_data.lon_letter[2] = '\0';
 8001d0c:	4b34      	ldr	r3, [pc, #208]	; (8001de0 <parsing_GPGLL_line+0x530>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	76da      	strb	r2, [r3, #27]
						i = i+g;
 8001d12:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001d16:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d1a:	4413      	add	r3, r2
 8001d1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 8001d20:	e03f      	b.n	8001da2 <parsing_GPGLL_line+0x4f2>

					case 4:
						for(g=0; g<6; g++)
 8001d22:	2300      	movs	r3, #0
 8001d24:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001d28:	e015      	b.n	8001d56 <parsing_GPGLL_line+0x4a6>
						{
							GPS_data.time[g] = nmeaSnt[i+g];
 8001d2a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001d2e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d32:	4413      	add	r3, r2
 8001d34:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001d38:	4413      	add	r3, r2
 8001d3a:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8001d3e:	4a28      	ldr	r2, [pc, #160]	; (8001de0 <parsing_GPGLL_line+0x530>)
 8001d40:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d44:	4413      	add	r3, r2
 8001d46:	331b      	adds	r3, #27
 8001d48:	460a      	mov	r2, r1
 8001d4a:	701a      	strb	r2, [r3, #0]
						for(g=0; g<6; g++)
 8001d4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d50:	3301      	adds	r3, #1
 8001d52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001d56:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d5a:	2b05      	cmp	r3, #5
 8001d5c:	dde5      	ble.n	8001d2a <parsing_GPGLL_line+0x47a>
						}
						GPS_data.time[6] = '\0';
 8001d5e:	4b20      	ldr	r3, [pc, #128]	; (8001de0 <parsing_GPGLL_line+0x530>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						i = i+g;
 8001d66:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001d6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d6e:	4413      	add	r3, r2
 8001d70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

						// Save time in global variable
						memset(str, 0 , sizeof(str));
 8001d74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d78:	220c      	movs	r2, #12
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f009 fc97 	bl	800b6b0 <memset>
						sprintf(str,"%s", GPS_data.time);
 8001d82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d86:	4919      	ldr	r1, [pc, #100]	; (8001dec <parsing_GPGLL_line+0x53c>)
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f009 fd8b 	bl	800b8a4 <strcpy>
						strcpy(gps_time, str);
 8001d8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d92:	4619      	mov	r1, r3
 8001d94:	4816      	ldr	r0, [pc, #88]	; (8001df0 <parsing_GPGLL_line+0x540>)
 8001d96:	f009 fd85 	bl	800b8a4 <strcpy>

						GPGGA_data_is_ready = 1;
 8001d9a:	4b16      	ldr	r3, [pc, #88]	; (8001df4 <parsing_GPGLL_line+0x544>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	601a      	str	r2, [r3, #0]

						break;
 8001da0:	bf00      	nop
				}
				count++;
 8001da2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001da6:	3301      	adds	r3, #1
 8001da8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			while(nmeaSnt[i] == ',')						// ',' pointed on start element
 8001dac:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001db0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001db4:	4413      	add	r3, r2
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b2c      	cmp	r3, #44	; 0x2c
 8001dba:	f43f addd 	beq.w	8001978 <parsing_GPGLL_line+0xc8>
			}
			i++;
 8001dbe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		while(nmeaSnt[i] != '\0')							// not and of line
 8001dc8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001dcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001dd0:	4413      	add	r3, r2
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1e9      	bne.n	8001dac <parsing_GPGLL_line+0x4fc>
		}
	}
}
 8001dd8:	bf00      	nop
 8001dda:	37a4      	adds	r7, #164	; 0xa4
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd90      	pop	{r4, r7, pc}
 8001de0:	2000076c 	.word	0x2000076c
 8001de4:	42700000 	.word	0x42700000
 8001de8:	2000075c 	.word	0x2000075c
 8001dec:	20000787 	.word	0x20000787
 8001df0:	20000754 	.word	0x20000754
 8001df4:	2000028c 	.word	0x2000028c

08001df8 <parsing_GPGGA_line>:
//--------------------------------------------------------------------------------------------------------
void parsing_GPGGA_line(char *str_GPGGA)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b0a2      	sub	sp, #136	; 0x88
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
	    char nmeaSnt[70];
		int size = sizeof(nmeaSnt);
 8001e00:	2346      	movs	r3, #70	; 0x46
 8001e02:	67bb      	str	r3, [r7, #120]	; 0x78
		memset(nmeaSnt, 0, size);
 8001e04:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001e06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f009 fc4f 	bl	800b6b0 <memset>
		char number_of_satalits_str[4] = {0};
 8001e12:	2300      	movs	r3, #0
 8001e14:	627b      	str	r3, [r7, #36]	; 0x24

		//Copy to  "*" from str_GPGGA in nmeaSnt
		int i=0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

		for(i=0; (str_GPGGA[i] != '*') && (i < 70)  ; i++)
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001e22:	e010      	b.n	8001e46 <parsing_GPGGA_line+0x4e>
		{
			nmeaSnt[i]=str_GPGGA[i];
 8001e24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	7819      	ldrb	r1, [r3, #0]
 8001e2e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e32:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e36:	4413      	add	r3, r2
 8001e38:	460a      	mov	r2, r1
 8001e3a:	701a      	strb	r2, [r3, #0]
		for(i=0; (str_GPGGA[i] != '*') && (i < 70)  ; i++)
 8001e3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e40:	3301      	adds	r3, #1
 8001e42:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001e46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b2a      	cmp	r3, #42	; 0x2a
 8001e52:	d003      	beq.n	8001e5c <parsing_GPGGA_line+0x64>
 8001e54:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e58:	2b45      	cmp	r3, #69	; 0x45
 8001e5a:	dde3      	ble.n	8001e24 <parsing_GPGGA_line+0x2c>
		}

		// Check check sum
		char smNmbr[3]={0};     								// array for checksum
 8001e5c:	f107 0320 	add.w	r3, r7, #32
 8001e60:	2100      	movs	r1, #0
 8001e62:	460a      	mov	r2, r1
 8001e64:	801a      	strh	r2, [r3, #0]
 8001e66:	460a      	mov	r2, r1
 8001e68:	709a      	strb	r2, [r3, #2]
		char *rawSum;
		char not_used[12] = {0};
 8001e6a:	f107 0314 	add.w	r3, r7, #20
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]
 8001e74:	609a      	str	r2, [r3, #8]

		// Find "*"
		rawSum = strstr(str_GPGGA, "*");                       	// Find "*" in nmeaSnt. (Find start checksum number)
 8001e76:	212a      	movs	r1, #42	; 0x2a
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f009 fd06 	bl	800b88a <strchr>
 8001e7e:	6778      	str	r0, [r7, #116]	; 0x74
		memcpy(smNmbr, &rawSum[1], 2);							// Copy checksum
 8001e80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e82:	3301      	adds	r3, #1
 8001e84:	881b      	ldrh	r3, [r3, #0]
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	843b      	strh	r3, [r7, #32]
		smNmbr[2]='\0';											// Add and of line '\0' sing
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

        // PROBLEM: Checksum !=
		char hex[3] = {0};
 8001e90:	f107 0310 	add.w	r3, r7, #16
 8001e94:	2100      	movs	r1, #0
 8001e96:	460a      	mov	r2, r1
 8001e98:	801a      	strh	r2, [r3, #0]
 8001e9a:	460a      	mov	r2, r1
 8001e9c:	709a      	strb	r2, [r3, #2]
		uint8_t intSum = nmea0183_checksum(nmeaSnt);			// Checksum
 8001e9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff fce2 	bl	800186c <nmea0183_checksum>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		sprintf(hex, "%x", intSum);
 8001eae:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 8001eb2:	f107 0310 	add.w	r3, r7, #16
 8001eb6:	49c4      	ldr	r1, [pc, #784]	; (80021c8 <parsing_GPGGA_line+0x3d0>)
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f009 fcb7 	bl	800b82c <siprintf>

//		if(strstr(smNmbr, hex) != NULL)
//		{
			// Parsing string

			i = 0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			int count = 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

			while(nmeaSnt[i] != '\0')
 8001eca:	e170      	b.n	80021ae <parsing_GPGGA_line+0x3b6>
			{
				while(nmeaSnt[i] == ',')
				{
					int g=0;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	67fb      	str	r3, [r7, #124]	; 0x7c
					i++;
 8001ed0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
					switch (count)
 8001eda:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ede:	2b06      	cmp	r3, #6
 8001ee0:	f200 8152 	bhi.w	8002188 <parsing_GPGGA_line+0x390>
 8001ee4:	a201      	add	r2, pc, #4	; (adr r2, 8001eec <parsing_GPGGA_line+0xf4>)
 8001ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eea:	bf00      	nop
 8001eec:	08001f09 	.word	0x08001f09
 8001ef0:	08001f4b 	.word	0x08001f4b
 8001ef4:	08001f8d 	.word	0x08001f8d
 8001ef8:	08001fcf 	.word	0x08001fcf
 8001efc:	08002011 	.word	0x08002011
 8001f00:	08002053 	.word	0x08002053
 8001f04:	08002095 	.word	0x08002095
					{
						case 0:                     // Time
							for(g=0; g<8; g++)
 8001f08:	2300      	movs	r3, #0
 8001f0a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001f0c:	e011      	b.n	8001f32 <parsing_GPGGA_line+0x13a>
							{
								not_used[g] = nmeaSnt[i+g];
 8001f0e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001f12:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f14:	4413      	add	r3, r2
 8001f16:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001f1a:	4413      	add	r3, r2
 8001f1c:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8001f20:	f107 0214 	add.w	r2, r7, #20
 8001f24:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f26:	4413      	add	r3, r2
 8001f28:	460a      	mov	r2, r1
 8001f2a:	701a      	strb	r2, [r3, #0]
							for(g=0; g<8; g++)
 8001f2c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f2e:	3301      	adds	r3, #1
 8001f30:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001f32:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f34:	2b07      	cmp	r3, #7
 8001f36:	ddea      	ble.n	8001f0e <parsing_GPGGA_line+0x116>
							}
							not_used[9] = '\0';
 8001f38:	2300      	movs	r3, #0
 8001f3a:	777b      	strb	r3, [r7, #29]
							i = i+g;
 8001f3c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001f40:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f42:	4413      	add	r3, r2
 8001f44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

							break;
 8001f48:	e11e      	b.n	8002188 <parsing_GPGGA_line+0x390>

						case 1:   					// Lat
							for (g =0; g<10; g++)
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001f4e:	e011      	b.n	8001f74 <parsing_GPGGA_line+0x17c>
							{
								not_used[g] = nmeaSnt[i+g];
 8001f50:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001f54:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f56:	4413      	add	r3, r2
 8001f58:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001f5c:	4413      	add	r3, r2
 8001f5e:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8001f62:	f107 0214 	add.w	r2, r7, #20
 8001f66:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f68:	4413      	add	r3, r2
 8001f6a:	460a      	mov	r2, r1
 8001f6c:	701a      	strb	r2, [r3, #0]
							for (g =0; g<10; g++)
 8001f6e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f70:	3301      	adds	r3, #1
 8001f72:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001f74:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f76:	2b09      	cmp	r3, #9
 8001f78:	ddea      	ble.n	8001f50 <parsing_GPGGA_line+0x158>
							}
							not_used[10] = '\0';
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	77bb      	strb	r3, [r7, #30]
							i = i+g;
 8001f7e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001f82:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f84:	4413      	add	r3, r2
 8001f86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							break;
 8001f8a:	e0fd      	b.n	8002188 <parsing_GPGGA_line+0x390>

						case 2:						// N
							for(g=0; g<1; g++)
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001f90:	e011      	b.n	8001fb6 <parsing_GPGGA_line+0x1be>
							{
								not_used[g] = nmeaSnt[i+g];
 8001f92:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001f96:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f98:	4413      	add	r3, r2
 8001f9a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001f9e:	4413      	add	r3, r2
 8001fa0:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8001fa4:	f107 0214 	add.w	r2, r7, #20
 8001fa8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001faa:	4413      	add	r3, r2
 8001fac:	460a      	mov	r2, r1
 8001fae:	701a      	strb	r2, [r3, #0]
							for(g=0; g<1; g++)
 8001fb0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001fb6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	ddea      	ble.n	8001f92 <parsing_GPGGA_line+0x19a>
							}
							not_used[1] = '\0';
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	757b      	strb	r3, [r7, #21]
							i = i+g;
 8001fc0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001fc4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							break;
 8001fcc:	e0dc      	b.n	8002188 <parsing_GPGGA_line+0x390>

						case 3:                     // Lat
							for(g=0; g<11; g++)
 8001fce:	2300      	movs	r3, #0
 8001fd0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001fd2:	e011      	b.n	8001ff8 <parsing_GPGGA_line+0x200>
							{
								not_used[g] = nmeaSnt[i+g];
 8001fd4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001fd8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001fda:	4413      	add	r3, r2
 8001fdc:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001fe0:	4413      	add	r3, r2
 8001fe2:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8001fe6:	f107 0214 	add.w	r2, r7, #20
 8001fea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001fec:	4413      	add	r3, r2
 8001fee:	460a      	mov	r2, r1
 8001ff0:	701a      	strb	r2, [r3, #0]
							for(g=0; g<11; g++)
 8001ff2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001ff8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ffa:	2b0a      	cmp	r3, #10
 8001ffc:	ddea      	ble.n	8001fd4 <parsing_GPGGA_line+0x1dc>
							}
							not_used[11] = '\0';
 8001ffe:	2300      	movs	r3, #0
 8002000:	77fb      	strb	r3, [r7, #31]
							i = i+g;
 8002002:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8002006:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002008:	4413      	add	r3, r2
 800200a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							break;
 800200e:	e0bb      	b.n	8002188 <parsing_GPGGA_line+0x390>

						case 4:                      // E
							for(g=0; g<1; g++)
 8002010:	2300      	movs	r3, #0
 8002012:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002014:	e011      	b.n	800203a <parsing_GPGGA_line+0x242>
							{
								not_used[g] = nmeaSnt[i+g];
 8002016:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800201a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800201c:	4413      	add	r3, r2
 800201e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002022:	4413      	add	r3, r2
 8002024:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8002028:	f107 0214 	add.w	r2, r7, #20
 800202c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800202e:	4413      	add	r3, r2
 8002030:	460a      	mov	r2, r1
 8002032:	701a      	strb	r2, [r3, #0]
							for(g=0; g<1; g++)
 8002034:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002036:	3301      	adds	r3, #1
 8002038:	67fb      	str	r3, [r7, #124]	; 0x7c
 800203a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800203c:	2b00      	cmp	r3, #0
 800203e:	ddea      	ble.n	8002016 <parsing_GPGGA_line+0x21e>
							}
							not_used[1] = '\0';
 8002040:	2300      	movs	r3, #0
 8002042:	757b      	strb	r3, [r7, #21]
							i = i+g;
 8002044:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8002048:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800204a:	4413      	add	r3, r2
 800204c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							break;
 8002050:	e09a      	b.n	8002188 <parsing_GPGGA_line+0x390>

						case 5:                      // Fix Quality
							for(g=0; g<1; g++)
 8002052:	2300      	movs	r3, #0
 8002054:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002056:	e011      	b.n	800207c <parsing_GPGGA_line+0x284>
							{
								not_used[g] = nmeaSnt[i+g];
 8002058:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800205c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800205e:	4413      	add	r3, r2
 8002060:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002064:	4413      	add	r3, r2
 8002066:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 800206a:	f107 0214 	add.w	r2, r7, #20
 800206e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002070:	4413      	add	r3, r2
 8002072:	460a      	mov	r2, r1
 8002074:	701a      	strb	r2, [r3, #0]
							for(g=0; g<1; g++)
 8002076:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002078:	3301      	adds	r3, #1
 800207a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800207c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800207e:	2b00      	cmp	r3, #0
 8002080:	ddea      	ble.n	8002058 <parsing_GPGGA_line+0x260>
							}
							not_used[1] = '\0';
 8002082:	2300      	movs	r3, #0
 8002084:	757b      	strb	r3, [r7, #21]
							i = i+g;
 8002086:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800208a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800208c:	4413      	add	r3, r2
 800208e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							break;
 8002092:	e079      	b.n	8002188 <parsing_GPGGA_line+0x390>

						case 6:                      // Number of Satellites
							memset(number_of_satalits_str, 0 , sizeof(number_of_satalits_str));    // clean buffer
 8002094:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002098:	2204      	movs	r2, #4
 800209a:	2100      	movs	r1, #0
 800209c:	4618      	mov	r0, r3
 800209e:	f009 fb07 	bl	800b6b0 <memset>

							for(g=0; g<2; g++)
 80020a2:	2300      	movs	r3, #0
 80020a4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80020a6:	e011      	b.n	80020cc <parsing_GPGGA_line+0x2d4>
							{
								number_of_satalits_str[g] = nmeaSnt[i+g];
 80020a8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80020ac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80020ae:	4413      	add	r3, r2
 80020b0:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80020b4:	4413      	add	r3, r2
 80020b6:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 80020ba:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80020be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80020c0:	4413      	add	r3, r2
 80020c2:	460a      	mov	r2, r1
 80020c4:	701a      	strb	r2, [r3, #0]
							for(g=0; g<2; g++)
 80020c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80020c8:	3301      	adds	r3, #1
 80020ca:	67fb      	str	r3, [r7, #124]	; 0x7c
 80020cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	ddea      	ble.n	80020a8 <parsing_GPGGA_line+0x2b0>
							}
							number_of_satalits_str[2] = '\0';
 80020d2:	2300      	movs	r3, #0
 80020d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
							// Convert two digits string on number
							uint8_t dozens_number_of_satalits = (uint8_t)number_of_satalits_str[0] - 48;
 80020d8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80020dc:	3b30      	subs	r3, #48	; 0x30
 80020de:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
							dozens_number_of_satalits = dozens_number_of_satalits *10;
 80020e2:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 80020e6:	461a      	mov	r2, r3
 80020e8:	0092      	lsls	r2, r2, #2
 80020ea:	4413      	add	r3, r2
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
							uint8_t units_number_of_satalits = (uint8_t)number_of_satalits_str[1]  - 48;
 80020f2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80020f6:	3b30      	subs	r3, #48	; 0x30
 80020f8:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
							uint8_t digit_number_of_satalites = dozens_number_of_satalits + units_number_of_satalits;
 80020fc:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 8002100:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8002104:	4413      	add	r3, r2
 8002106:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

							// Chesk if data id number
							if((digit_number_of_satalites >= 3 || digit_number_of_satalites <= 14))   // Check if data correct
 800210a:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 800210e:	2b02      	cmp	r3, #2
 8002110:	d803      	bhi.n	800211a <parsing_GPGGA_line+0x322>
 8002112:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8002116:	2b0e      	cmp	r3, #14
 8002118:	d826      	bhi.n	8002168 <parsing_GPGGA_line+0x370>
							{
								// Convert uint8_t in char
								char buff_char_number_of_satalites[3]={0};
 800211a:	f107 030c 	add.w	r3, r7, #12
 800211e:	2100      	movs	r1, #0
 8002120:	460a      	mov	r2, r1
 8002122:	801a      	strh	r2, [r3, #0]
 8002124:	460a      	mov	r2, r1
 8002126:	709a      	strb	r2, [r3, #2]
								memset(buff_char_number_of_satalites, 0 ,sizeof(buff_char_number_of_satalites));
 8002128:	f107 030c 	add.w	r3, r7, #12
 800212c:	2203      	movs	r2, #3
 800212e:	2100      	movs	r1, #0
 8002130:	4618      	mov	r0, r3
 8002132:	f009 fabd 	bl	800b6b0 <memset>
								buff_char_number_of_satalites[0] = (char)((dozens_number_of_satalits/10) + 48);
 8002136:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800213a:	4a24      	ldr	r2, [pc, #144]	; (80021cc <parsing_GPGGA_line+0x3d4>)
 800213c:	fba2 2303 	umull	r2, r3, r2, r3
 8002140:	08db      	lsrs	r3, r3, #3
 8002142:	b2db      	uxtb	r3, r3
 8002144:	3330      	adds	r3, #48	; 0x30
 8002146:	b2db      	uxtb	r3, r3
 8002148:	733b      	strb	r3, [r7, #12]
								buff_char_number_of_satalites[1] = (char)units_number_of_satalits + 48;
 800214a:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 800214e:	3330      	adds	r3, #48	; 0x30
 8002150:	b2db      	uxtb	r3, r3
 8002152:	737b      	strb	r3, [r7, #13]
								buff_char_number_of_satalites[2] = '\0';
 8002154:	2300      	movs	r3, #0
 8002156:	73bb      	strb	r3, [r7, #14]

								// write in global variable
								strcpy(gps_number_of_satellites, buff_char_number_of_satalites);
 8002158:	f107 030c 	add.w	r3, r7, #12
 800215c:	4619      	mov	r1, r3
 800215e:	481c      	ldr	r0, [pc, #112]	; (80021d0 <parsing_GPGGA_line+0x3d8>)
 8002160:	f009 fba0 	bl	800b8a4 <strcpy>
							{
 8002164:	bf00      	nop
							{
								char error_message[] = "Er";
								strcpy(gps_number_of_satellites, error_message);
							}

							break;
 8002166:	e00e      	b.n	8002186 <parsing_GPGGA_line+0x38e>
								char error_message[] = "Er";
 8002168:	4a1a      	ldr	r2, [pc, #104]	; (80021d4 <parsing_GPGGA_line+0x3dc>)
 800216a:	f107 0308 	add.w	r3, r7, #8
 800216e:	6812      	ldr	r2, [r2, #0]
 8002170:	4611      	mov	r1, r2
 8002172:	8019      	strh	r1, [r3, #0]
 8002174:	3302      	adds	r3, #2
 8002176:	0c12      	lsrs	r2, r2, #16
 8002178:	701a      	strb	r2, [r3, #0]
								strcpy(gps_number_of_satellites, error_message);
 800217a:	f107 0308 	add.w	r3, r7, #8
 800217e:	4619      	mov	r1, r3
 8002180:	4813      	ldr	r0, [pc, #76]	; (80021d0 <parsing_GPGGA_line+0x3d8>)
 8002182:	f009 fb8f 	bl	800b8a4 <strcpy>
							break;
 8002186:	bf00      	nop
					}
					count++;
 8002188:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800218c:	3301      	adds	r3, #1
 800218e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
				while(nmeaSnt[i] == ',')
 8002192:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002196:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800219a:	4413      	add	r3, r2
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	2b2c      	cmp	r3, #44	; 0x2c
 80021a0:	f43f ae94 	beq.w	8001ecc <parsing_GPGGA_line+0xd4>
				}
				i++;
 80021a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021a8:	3301      	adds	r3, #1
 80021aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			while(nmeaSnt[i] != '\0')
 80021ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80021b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021b6:	4413      	add	r3, r2
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1e9      	bne.n	8002192 <parsing_GPGGA_line+0x39a>
			}
		//}
}
 80021be:	bf00      	nop
 80021c0:	3788      	adds	r7, #136	; 0x88
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	0800ec60 	.word	0x0800ec60
 80021cc:	cccccccd 	.word	0xcccccccd
 80021d0:	20000744 	.word	0x20000744
 80021d4:	0800ec64 	.word	0x0800ec64

080021d8 <parsing_GPVTG_line>:


//--------------------------------------------------------------------------------------------------------
void parsing_GPVTG_line(char *str_GPVTG)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b098      	sub	sp, #96	; 0x60
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
	char nmeaSnt[49];
	int size = sizeof(nmeaSnt);
 80021e0:	2331      	movs	r3, #49	; 0x31
 80021e2:	653b      	str	r3, [r7, #80]	; 0x50
	memset(nmeaSnt, 0, size);
 80021e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80021e6:	f107 0318 	add.w	r3, r7, #24
 80021ea:	2100      	movs	r1, #0
 80021ec:	4618      	mov	r0, r3
 80021ee:	f009 fa5f 	bl	800b6b0 <memset>

	char str[6]={0};
 80021f2:	f107 0310 	add.w	r3, r7, #16
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	809a      	strh	r2, [r3, #4]

	//Copy to  "*" from str_GPVTG in nmeaSnt
	int i=0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	65fb      	str	r3, [r7, #92]	; 0x5c

	for(i=0; (str_GPVTG[i] != '*') && (i < 50)  ; i++)
 8002200:	2300      	movs	r3, #0
 8002202:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002204:	e00c      	b.n	8002220 <parsing_GPVTG_line+0x48>
	{
		nmeaSnt[i]=str_GPVTG[i];    // Read 49 bytes
 8002206:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	4413      	add	r3, r2
 800220c:	7819      	ldrb	r1, [r3, #0]
 800220e:	f107 0218 	add.w	r2, r7, #24
 8002212:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002214:	4413      	add	r3, r2
 8002216:	460a      	mov	r2, r1
 8002218:	701a      	strb	r2, [r3, #0]
	for(i=0; (str_GPVTG[i] != '*') && (i < 50)  ; i++)
 800221a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800221c:	3301      	adds	r3, #1
 800221e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002220:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	4413      	add	r3, r2
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	2b2a      	cmp	r3, #42	; 0x2a
 800222a:	d002      	beq.n	8002232 <parsing_GPVTG_line+0x5a>
 800222c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800222e:	2b31      	cmp	r3, #49	; 0x31
 8002230:	dde9      	ble.n	8002206 <parsing_GPVTG_line+0x2e>
	}

	// Check check sum
	char smNmbr[3]={0};     								// array for checksum
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	2100      	movs	r1, #0
 8002238:	460a      	mov	r2, r1
 800223a:	801a      	strh	r2, [r3, #0]
 800223c:	460a      	mov	r2, r1
 800223e:	709a      	strb	r2, [r3, #2]
	char *rawSum;

	// Find "*"
	rawSum = strstr(str_GPVTG, "*");                       	// Find "*" in nmeaSnt. (Find start checksum number)
 8002240:	212a      	movs	r1, #42	; 0x2a
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f009 fb21 	bl	800b88a <strchr>
 8002248:	64f8      	str	r0, [r7, #76]	; 0x4c
	memcpy(smNmbr, &rawSum[1], 2);							// Copy checksum
 800224a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800224c:	3301      	adds	r3, #1
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	b29b      	uxth	r3, r3
 8002252:	81bb      	strh	r3, [r7, #12]
	smNmbr[2]='\0';											// Add and of line '\0' sing
 8002254:	2300      	movs	r3, #0
 8002256:	73bb      	strb	r3, [r7, #14]

//	// PROBLEM: Checksum !=

	i = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	65fb      	str	r3, [r7, #92]	; 0x5c
	int count = 0;
 800225c:	2300      	movs	r3, #0
 800225e:	65bb      	str	r3, [r7, #88]	; 0x58

	uint8_t speed_data_readed = 1;
 8002260:	2301      	movs	r3, #1
 8002262:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	while(speed_data_readed == 1)
 8002266:	e07d      	b.n	8002364 <parsing_GPVTG_line+0x18c>
	{
		if(nmeaSnt[i] == ',')
 8002268:	f107 0218 	add.w	r2, r7, #24
 800226c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800226e:	4413      	add	r3, r2
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b2c      	cmp	r3, #44	; 0x2c
 8002274:	d102      	bne.n	800227c <parsing_GPVTG_line+0xa4>
		{
			count++;
 8002276:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002278:	3301      	adds	r3, #1
 800227a:	65bb      	str	r3, [r7, #88]	; 0x58
		}
		if(count == 7)				// Find seven part (speed)
 800227c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800227e:	2b07      	cmp	r3, #7
 8002280:	d16d      	bne.n	800235e <parsing_GPVTG_line+0x186>
		{
			i++;
 8002282:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002284:	3301      	adds	r3, #1
 8002286:	65fb      	str	r3, [r7, #92]	; 0x5c
			uint8_t k = 0;
 8002288:	2300      	movs	r3, #0
 800228a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
			char speed_test_variable[4]={0};    // for debug
 800228e:	2300      	movs	r3, #0
 8002290:	60bb      	str	r3, [r7, #8]
			uint8_t error = 0;
 8002292:	2300      	movs	r3, #0
 8002294:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
			do
			{
				//GPS_data.speed[k] = nmeaSnt[i+k];
				if(((nmeaSnt[i+k]-48) >= 0) && ((nmeaSnt[i+k]-48)  <= 9))   // Ok
 8002298:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800229c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800229e:	4413      	add	r3, r2
 80022a0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80022a4:	4413      	add	r3, r2
 80022a6:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80022aa:	3b30      	subs	r3, #48	; 0x30
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	db1c      	blt.n	80022ea <parsing_GPVTG_line+0x112>
 80022b0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80022b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022b6:	4413      	add	r3, r2
 80022b8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80022bc:	4413      	add	r3, r2
 80022be:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80022c2:	3b30      	subs	r3, #48	; 0x30
 80022c4:	2b09      	cmp	r3, #9
 80022c6:	dc10      	bgt.n	80022ea <parsing_GPVTG_line+0x112>
				{
					speed_test_variable[k] = nmeaSnt[i+k];
 80022c8:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80022cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022ce:	441a      	add	r2, r3
 80022d0:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80022d4:	f107 0160 	add.w	r1, r7, #96	; 0x60
 80022d8:	440a      	add	r2, r1
 80022da:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 80022de:	f107 0160 	add.w	r1, r7, #96	; 0x60
 80022e2:	440b      	add	r3, r1
 80022e4:	f803 2c58 	strb.w	r2, [r3, #-88]
 80022e8:	e009      	b.n	80022fe <parsing_GPVTG_line+0x126>
				}
				else	// if error value. delete value.
				{
					// Error
					error = 1;
 80022ea:	2301      	movs	r3, #1
 80022ec:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
					memset(speed_test_variable, 0 ,sizeof(speed_test_variable));
 80022f0:	f107 0308 	add.w	r3, r7, #8
 80022f4:	2204      	movs	r2, #4
 80022f6:	2100      	movs	r1, #0
 80022f8:	4618      	mov	r0, r3
 80022fa:	f009 f9d9 	bl	800b6b0 <memset>
				}
				k++;
 80022fe:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8002302:	3301      	adds	r3, #1
 8002304:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
			}while ((k < 3) && (nmeaSnt[i+k] != '.') && (error != 1));    // Problem where !!!!
 8002308:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 800230c:	2b02      	cmp	r3, #2
 800230e:	d80e      	bhi.n	800232e <parsing_GPVTG_line+0x156>
 8002310:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8002314:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002316:	4413      	add	r3, r2
 8002318:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800231c:	4413      	add	r3, r2
 800231e:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002322:	2b2e      	cmp	r3, #46	; 0x2e
 8002324:	d003      	beq.n	800232e <parsing_GPVTG_line+0x156>
 8002326:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800232a:	2b01      	cmp	r3, #1
 800232c:	d1b4      	bne.n	8002298 <parsing_GPVTG_line+0xc0>


			// Save in global variable
			memset(str, 0 , sizeof(str));
 800232e:	f107 0310 	add.w	r3, r7, #16
 8002332:	2206      	movs	r2, #6
 8002334:	2100      	movs	r1, #0
 8002336:	4618      	mov	r0, r3
 8002338:	f009 f9ba 	bl	800b6b0 <memset>
			//sprintf(str,"%s", GPS_data.speed);
			sprintf(str,"%s", speed_test_variable);
 800233c:	f107 0208 	add.w	r2, r7, #8
 8002340:	f107 0310 	add.w	r3, r7, #16
 8002344:	4611      	mov	r1, r2
 8002346:	4618      	mov	r0, r3
 8002348:	f009 faac 	bl	800b8a4 <strcpy>
			strcpy(gps_speed, str);
 800234c:	f107 0310 	add.w	r3, r7, #16
 8002350:	4619      	mov	r1, r3
 8002352:	4809      	ldr	r0, [pc, #36]	; (8002378 <parsing_GPVTG_line+0x1a0>)
 8002354:	f009 faa6 	bl	800b8a4 <strcpy>

			speed_data_readed = 0;
 8002358:	2300      	movs	r3, #0
 800235a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		i++;
 800235e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002360:	3301      	adds	r3, #1
 8002362:	65fb      	str	r3, [r7, #92]	; 0x5c
	while(speed_data_readed == 1)
 8002364:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002368:	2b01      	cmp	r3, #1
 800236a:	f43f af7d 	beq.w	8002268 <parsing_GPVTG_line+0x90>
	}
}
 800236e:	bf00      	nop
 8002370:	3760      	adds	r7, #96	; 0x60
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000720 	.word	0x20000720

0800237c <parsing_GPS>:
// Parsing only three lines from NMIA
// 1. From GPGLL - coordinates
// 2. From GPGGA - number of satellites
// 3. From GPVTG - speed
void parsing_GPS(uint8_t *GPS_buff, int size_buff)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 8002382:	af00      	add	r7, sp, #0
 8002384:	1d3b      	adds	r3, r7, #4
 8002386:	6018      	str	r0, [r3, #0]
 8002388:	463b      	mov	r3, r7
 800238a:	6019      	str	r1, [r3, #0]
	char buffStr[512];										 // Main buffer in this function

	if(flag == 1)    										 // If data from GPS module in buffer
 800238c:	4b2e      	ldr	r3, [pc, #184]	; (8002448 <parsing_GPS+0xcc>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b01      	cmp	r3, #1
 8002392:	d153      	bne.n	800243c <parsing_GPS+0xc0>
	{
		memset(buffStr, 0, 512);        					 // Clean buffStr
 8002394:	f107 030c 	add.w	r3, r7, #12
 8002398:	f44f 7200 	mov.w	r2, #512	; 0x200
 800239c:	2100      	movs	r1, #0
 800239e:	4618      	mov	r0, r3
 80023a0:	f009 f986 	bl	800b6b0 <memset>
		sprintf(buffStr, "%s", GPS_buff);					 // Save in buffStr string from biff
 80023a4:	1d3b      	adds	r3, r7, #4
 80023a6:	f107 020c 	add.w	r2, r7, #12
 80023aa:	6819      	ldr	r1, [r3, #0]
 80023ac:	4610      	mov	r0, r2
 80023ae:	f009 fa79 	bl	800b8a4 <strcpy>
		char *str_GPGLL;
		char *str_GPGGA;
		char *str_GPVTG;

		// Find $GPGLL in buffStr
		str_GPGLL = strstr(buffStr, "$GPGLL");    // $GPGLL,4948.72578,N,02359.72468,E,151729.00,A,A*6C\r
 80023b2:	f107 030c 	add.w	r3, r7, #12
 80023b6:	4925      	ldr	r1, [pc, #148]	; (800244c <parsing_GPS+0xd0>)
 80023b8:	4618      	mov	r0, r3
 80023ba:	f009 fa7b 	bl	800b8b4 <strstr>
 80023be:	f8c7 0214 	str.w	r0, [r7, #532]	; 0x214
		if(str_GPGLL != NULL)
 80023c2:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d009      	beq.n	80023de <parsing_GPS+0x62>
		{
			parsing_GPGLL_line(str_GPGLL);
 80023ca:	f8d7 0214 	ldr.w	r0, [r7, #532]	; 0x214
 80023ce:	f7ff fa6f 	bl	80018b0 <parsing_GPGLL_line>
			receive_gps_signal++;
 80023d2:	4b1f      	ldr	r3, [pc, #124]	; (8002450 <parsing_GPS+0xd4>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	3301      	adds	r3, #1
 80023d8:	b2da      	uxtb	r2, r3
 80023da:	4b1d      	ldr	r3, [pc, #116]	; (8002450 <parsing_GPS+0xd4>)
 80023dc:	701a      	strb	r2, [r3, #0]
		}

		// Find $GPGGA in buffStr
		str_GPGGA = strstr(buffStr, "$GPGGA");    //$GPGGA,154423.00,4948.74034,N,02359.70944,E,1,05A,154422.00,4948.74052,N,02359.70973,E,1,05,3.71,351.1,M,34.8,M,,*53\r\n
 80023de:	f107 030c 	add.w	r3, r7, #12
 80023e2:	491c      	ldr	r1, [pc, #112]	; (8002454 <parsing_GPS+0xd8>)
 80023e4:	4618      	mov	r0, r3
 80023e6:	f009 fa65 	bl	800b8b4 <strstr>
 80023ea:	f8c7 0210 	str.w	r0, [r7, #528]	; 0x210
		if(str_GPGGA != NULL)
 80023ee:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d009      	beq.n	800240a <parsing_GPS+0x8e>
		{
			parsing_GPGGA_line(str_GPGGA);
 80023f6:	f8d7 0210 	ldr.w	r0, [r7, #528]	; 0x210
 80023fa:	f7ff fcfd 	bl	8001df8 <parsing_GPGGA_line>
			receive_gps_signal++;
 80023fe:	4b14      	ldr	r3, [pc, #80]	; (8002450 <parsing_GPS+0xd4>)
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	3301      	adds	r3, #1
 8002404:	b2da      	uxtb	r2, r3
 8002406:	4b12      	ldr	r3, [pc, #72]	; (8002450 <parsing_GPS+0xd4>)
 8002408:	701a      	strb	r2, [r3, #0]
		}

		// Find $GPVTG in buffStr
		str_GPVTG = strstr(buffStr, "$GPVTG");    // $GPVTG,,T,,M,0.036,N,0.066,K,A*26\r\n
 800240a:	f107 030c 	add.w	r3, r7, #12
 800240e:	4912      	ldr	r1, [pc, #72]	; (8002458 <parsing_GPS+0xdc>)
 8002410:	4618      	mov	r0, r3
 8002412:	f009 fa4f 	bl	800b8b4 <strstr>
 8002416:	f8c7 020c 	str.w	r0, [r7, #524]	; 0x20c
		if(str_GPVTG != NULL)
 800241a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800241e:	2b00      	cmp	r3, #0
 8002420:	d009      	beq.n	8002436 <parsing_GPS+0xba>
		{
			parsing_GPVTG_line(str_GPVTG);
 8002422:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 8002426:	f7ff fed7 	bl	80021d8 <parsing_GPVTG_line>
			receive_gps_signal++;
 800242a:	4b09      	ldr	r3, [pc, #36]	; (8002450 <parsing_GPS+0xd4>)
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	3301      	adds	r3, #1
 8002430:	b2da      	uxtb	r2, r3
 8002432:	4b07      	ldr	r3, [pc, #28]	; (8002450 <parsing_GPS+0xd4>)
 8002434:	701a      	strb	r2, [r3, #0]
		}

		flag = 0;			// Flag = 0 means: Data was readed
 8002436:	4b04      	ldr	r3, [pc, #16]	; (8002448 <parsing_GPS+0xcc>)
 8002438:	2200      	movs	r2, #0
 800243a:	701a      	strb	r2, [r3, #0]
	}
}
 800243c:	bf00      	nop
 800243e:	f507 7706 	add.w	r7, r7, #536	; 0x218
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	200002d8 	.word	0x200002d8
 800244c:	0800ec68 	.word	0x0800ec68
 8002450:	20000290 	.word	0x20000290
 8002454:	0800ec70 	.word	0x0800ec70
 8002458:	0800ec78 	.word	0x0800ec78

0800245c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246a:	2b00      	cmp	r3, #0
 800246c:	db0b      	blt.n	8002486 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	f003 021f 	and.w	r2, r3, #31
 8002474:	4906      	ldr	r1, [pc, #24]	; (8002490 <__NVIC_EnableIRQ+0x34>)
 8002476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247a:	095b      	lsrs	r3, r3, #5
 800247c:	2001      	movs	r0, #1
 800247e:	fa00 f202 	lsl.w	r2, r0, r2
 8002482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	bc80      	pop	{r7}
 800248e:	4770      	bx	lr
 8002490:	e000e100 	.word	0xe000e100

08002494 <DelayMicro>:

uint8_t GSM_INIT = 0;

// -------------------------------------------------------------------
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
	micros *= (SystemCoreClock / 1000000) / 9;
 800249c:	4b0a      	ldr	r3, [pc, #40]	; (80024c8 <DelayMicro+0x34>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a0a      	ldr	r2, [pc, #40]	; (80024cc <DelayMicro+0x38>)
 80024a2:	fba2 2303 	umull	r2, r3, r2, r3
 80024a6:	0ddb      	lsrs	r3, r3, #23
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	fb02 f303 	mul.w	r3, r2, r3
 80024ae:	607b      	str	r3, [r7, #4]
	/* Wait till done */
	while (micros--);
 80024b0:	bf00      	nop
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	1e5a      	subs	r2, r3, #1
 80024b6:	607a      	str	r2, [r7, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d1fa      	bne.n	80024b2 <DelayMicro+0x1e>
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bc80      	pop	{r7}
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	20000060 	.word	0x20000060
 80024cc:	ee9bfab5 	.word	0xee9bfab5

080024d0 <init_GSM_uart_comunication>:

// -------------------------------------------------------------------
void init_GSM_uart_comunication(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
		// Lessons 20 : http://mypractic.ru/urok-20-interfejs-uart-v-stm32-rabota-s-nim-cherez-registry-cmsis-ispolzovanie-preryvaniya-uart.html
		USART1->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE;
 80024d4:	4b06      	ldr	r3, [pc, #24]	; (80024f0 <init_GSM_uart_comunication+0x20>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	4a05      	ldr	r2, [pc, #20]	; (80024f0 <init_GSM_uart_comunication+0x20>)
 80024da:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 80024de:	60d3      	str	r3, [r2, #12]
		NVIC_EnableIRQ (USART1_IRQn);
 80024e0:	2025      	movs	r0, #37	; 0x25
 80024e2:	f7ff ffbb 	bl	800245c <__NVIC_EnableIRQ>
		HAL_Delay(100);
 80024e6:	2064      	movs	r0, #100	; 0x64
 80024e8:	f004 fade 	bl	8006aa8 <HAL_Delay>
}
 80024ec:	bf00      	nop
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40013800 	.word	0x40013800

080024f4 <init_gsm_module>:
// -------------------------------------------------------------------
int init_gsm_module(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
		// 1. Send command "AT" answer "OK"
		// 2. Send command "AT+CSQ" answer "+CSQ: 23,99" and "OK". 23,99 value can be from 0 to 31.
		// 3. Send command "AT+CCID" answer "89380062300517128558" and "OK"
		// 4. Send command "AT+CREG?" answer "+CREG: 1,1" and "OK"

	uint8_t answer_1 = 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	73fb      	strb	r3, [r7, #15]
	uint8_t answer_2 = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	73bb      	strb	r3, [r7, #14]
	uint8_t answer_3 = 0;
 8002502:	2300      	movs	r3, #0
 8002504:	737b      	strb	r3, [r7, #13]
	uint8_t answer_4 = 0;
 8002506:	2300      	movs	r3, #0
 8002508:	733b      	strb	r3, [r7, #12]

	// Waiting only first time init
	static bool init_GSM = false;
	if (init_GSM == false)
 800250a:	4b90      	ldr	r3, [pc, #576]	; (800274c <init_gsm_module+0x258>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	f083 0301 	eor.w	r3, r3, #1
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b00      	cmp	r3, #0
 8002516:	d003      	beq.n	8002520 <init_gsm_module+0x2c>
	{
		HAL_Delay(8000);     // Must be near 7-8 seconds
 8002518:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 800251c:	f004 fac4 	bl	8006aa8 <HAL_Delay>
	}
	init_GSM = true;
 8002520:	4b8a      	ldr	r3, [pc, #552]	; (800274c <init_gsm_module+0x258>)
 8002522:	2201      	movs	r2, #1
 8002524:	701a      	strb	r2, [r3, #0]
	//

	uint32_t id =0;               				 // Variable for timeout
 8002526:	2300      	movs	r3, #0
 8002528:	60bb      	str	r3, [r7, #8]
	bool no_answer = false;
 800252a:	2300      	movs	r3, #0
 800252c:	71fb      	strb	r3, [r7, #7]
	ansver_flag =0;
 800252e:	4b88      	ldr	r3, [pc, #544]	; (8002750 <init_gsm_module+0x25c>)
 8002530:	2200      	movs	r2, #0
 8002532:	701a      	strb	r2, [r3, #0]

	int timeout_counter = 10000;    //10000
 8002534:	f242 7310 	movw	r3, #10000	; 0x2710
 8002538:	603b      	str	r3, [r7, #0]

	// 1. Send command " Turn off echo"
	HAL_UART_Transmit(&huart1 , (uint8_t *)turn_off_echo, strlen(turn_off_echo), 10000);
 800253a:	4886      	ldr	r0, [pc, #536]	; (8002754 <init_gsm_module+0x260>)
 800253c:	f7fd fe08 	bl	8000150 <strlen>
 8002540:	4603      	mov	r3, r0
 8002542:	b29a      	uxth	r2, r3
 8002544:	f242 7310 	movw	r3, #10000	; 0x2710
 8002548:	4982      	ldr	r1, [pc, #520]	; (8002754 <init_gsm_module+0x260>)
 800254a:	4883      	ldr	r0, [pc, #524]	; (8002758 <init_gsm_module+0x264>)
 800254c:	f008 fa18 	bl	800a980 <HAL_UART_Transmit>

    // Waiting answer
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002550:	e020      	b.n	8002594 <init_gsm_module+0xa0>
	{
		id++;
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	3301      	adds	r3, #1
 8002556:	60bb      	str	r3, [r7, #8]
		//HAL_Delay(1);
		DelayMicro(100);
 8002558:	2064      	movs	r0, #100	; 0x64
 800255a:	f7ff ff9b 	bl	8002494 <DelayMicro>

		if(ansver_flag ==1)					// waite flag from interrupt
 800255e:	4b7c      	ldr	r3, [pc, #496]	; (8002750 <init_gsm_module+0x25c>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d110      	bne.n	8002588 <init_gsm_module+0x94>
		{
			if (strstr(GSM_RX_buffer, "OK"))
 8002566:	497d      	ldr	r1, [pc, #500]	; (800275c <init_gsm_module+0x268>)
 8002568:	487d      	ldr	r0, [pc, #500]	; (8002760 <init_gsm_module+0x26c>)
 800256a:	f009 f9a3 	bl	800b8b4 <strstr>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d009      	beq.n	8002588 <init_gsm_module+0x94>
			{
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002574:	223c      	movs	r2, #60	; 0x3c
 8002576:	2100      	movs	r1, #0
 8002578:	4879      	ldr	r0, [pc, #484]	; (8002760 <init_gsm_module+0x26c>)
 800257a:	f009 f899 	bl	800b6b0 <memset>
				answer_1 = 1;
 800257e:	2301      	movs	r3, #1
 8002580:	73fb      	strb	r3, [r7, #15]
				ansver_flag = 1;
 8002582:	4b73      	ldr	r3, [pc, #460]	; (8002750 <init_gsm_module+0x25c>)
 8002584:	2201      	movs	r2, #1
 8002586:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	429a      	cmp	r2, r3
 800258e:	d301      	bcc.n	8002594 <init_gsm_module+0xa0>
		{
			no_answer = true;               // Out from waiting answer
 8002590:	2301      	movs	r3, #1
 8002592:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002594:	4b6e      	ldr	r3, [pc, #440]	; (8002750 <init_gsm_module+0x25c>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d009      	beq.n	80025b0 <init_gsm_module+0xbc>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	68ba      	ldr	r2, [r7, #8]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d805      	bhi.n	80025b0 <init_gsm_module+0xbc>
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	f083 0301 	eor.w	r3, r3, #1
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d1d0      	bne.n	8002552 <init_gsm_module+0x5e>
		}
	}
    HAL_Delay(DELAY);
 80025b0:	4b6c      	ldr	r3, [pc, #432]	; (8002764 <init_gsm_module+0x270>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f004 fa77 	bl	8006aa8 <HAL_Delay>

	// 2. Send command "signal reception quality"
	HAL_UART_Transmit(&huart1 , (uint8_t *)AT_CSQ, strlen(AT_CSQ), 1000);
 80025ba:	486b      	ldr	r0, [pc, #428]	; (8002768 <init_gsm_module+0x274>)
 80025bc:	f7fd fdc8 	bl	8000150 <strlen>
 80025c0:	4603      	mov	r3, r0
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025c8:	4967      	ldr	r1, [pc, #412]	; (8002768 <init_gsm_module+0x274>)
 80025ca:	4863      	ldr	r0, [pc, #396]	; (8002758 <init_gsm_module+0x264>)
 80025cc:	f008 f9d8 	bl	800a980 <HAL_UART_Transmit>

	id = 0;
 80025d0:	2300      	movs	r3, #0
 80025d2:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 80025d4:	2300      	movs	r3, #0
 80025d6:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 80025d8:	4b5d      	ldr	r3, [pc, #372]	; (8002750 <init_gsm_module+0x25c>)
 80025da:	2200      	movs	r2, #0
 80025dc:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 80025de:	e020      	b.n	8002622 <init_gsm_module+0x12e>
	{
		id++;
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	3301      	adds	r3, #1
 80025e4:	60bb      	str	r3, [r7, #8]
		//HAL_Delay(1);
		DelayMicro(100);
 80025e6:	2064      	movs	r0, #100	; 0x64
 80025e8:	f7ff ff54 	bl	8002494 <DelayMicro>

		if(ansver_flag ==1)
 80025ec:	4b58      	ldr	r3, [pc, #352]	; (8002750 <init_gsm_module+0x25c>)
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d110      	bne.n	8002616 <init_gsm_module+0x122>
		{
			if (strstr(GSM_RX_buffer, "+CSQ"))
 80025f4:	495d      	ldr	r1, [pc, #372]	; (800276c <init_gsm_module+0x278>)
 80025f6:	485a      	ldr	r0, [pc, #360]	; (8002760 <init_gsm_module+0x26c>)
 80025f8:	f009 f95c 	bl	800b8b4 <strstr>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d009      	beq.n	8002616 <init_gsm_module+0x122>
			{
				// answer "+CSQ: 23,99"
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002602:	223c      	movs	r2, #60	; 0x3c
 8002604:	2100      	movs	r1, #0
 8002606:	4856      	ldr	r0, [pc, #344]	; (8002760 <init_gsm_module+0x26c>)
 8002608:	f009 f852 	bl	800b6b0 <memset>
				answer_2 = 1;
 800260c:	2301      	movs	r3, #1
 800260e:	73bb      	strb	r3, [r7, #14]
				ansver_flag = 1;
 8002610:	4b4f      	ldr	r3, [pc, #316]	; (8002750 <init_gsm_module+0x25c>)
 8002612:	2201      	movs	r2, #1
 8002614:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	68ba      	ldr	r2, [r7, #8]
 800261a:	429a      	cmp	r2, r3
 800261c:	d301      	bcc.n	8002622 <init_gsm_module+0x12e>
		{
			no_answer = true;               // Out from waiting answer
 800261e:	2301      	movs	r3, #1
 8002620:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002622:	4b4b      	ldr	r3, [pc, #300]	; (8002750 <init_gsm_module+0x25c>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d009      	beq.n	800263e <init_gsm_module+0x14a>
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	68ba      	ldr	r2, [r7, #8]
 800262e:	429a      	cmp	r2, r3
 8002630:	d805      	bhi.n	800263e <init_gsm_module+0x14a>
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	f083 0301 	eor.w	r3, r3, #1
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1d0      	bne.n	80025e0 <init_gsm_module+0xec>
		}
	}

	// Waiting answer "OK" after  "+CSQ"
	id = 0;
 800263e:	2300      	movs	r3, #0
 8002640:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 8002642:	2300      	movs	r3, #0
 8002644:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 8002646:	4b42      	ldr	r3, [pc, #264]	; (8002750 <init_gsm_module+0x25c>)
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 800264c:	e020      	b.n	8002690 <init_gsm_module+0x19c>
	{
		id++;
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	3301      	adds	r3, #1
 8002652:	60bb      	str	r3, [r7, #8]
		DelayMicro(10);
 8002654:	200a      	movs	r0, #10
 8002656:	f7ff ff1d 	bl	8002494 <DelayMicro>
		//HAL_Delay(1);

		if(ansver_flag ==1)
 800265a:	4b3d      	ldr	r3, [pc, #244]	; (8002750 <init_gsm_module+0x25c>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d110      	bne.n	8002684 <init_gsm_module+0x190>
		{
			if (strstr(GSM_RX_buffer, "OK"))
 8002662:	493e      	ldr	r1, [pc, #248]	; (800275c <init_gsm_module+0x268>)
 8002664:	483e      	ldr	r0, [pc, #248]	; (8002760 <init_gsm_module+0x26c>)
 8002666:	f009 f925 	bl	800b8b4 <strstr>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d009      	beq.n	8002684 <init_gsm_module+0x190>
			{
				// answer "+CSQ: 23,99"
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002670:	223c      	movs	r2, #60	; 0x3c
 8002672:	2100      	movs	r1, #0
 8002674:	483a      	ldr	r0, [pc, #232]	; (8002760 <init_gsm_module+0x26c>)
 8002676:	f009 f81b 	bl	800b6b0 <memset>
				answer_2 = 1;
 800267a:	2301      	movs	r3, #1
 800267c:	73bb      	strb	r3, [r7, #14]
				ansver_flag = 1;
 800267e:	4b34      	ldr	r3, [pc, #208]	; (8002750 <init_gsm_module+0x25c>)
 8002680:	2201      	movs	r2, #1
 8002682:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	68ba      	ldr	r2, [r7, #8]
 8002688:	429a      	cmp	r2, r3
 800268a:	d301      	bcc.n	8002690 <init_gsm_module+0x19c>
		{
			no_answer = true;               // Out from waiting answer
 800268c:	2301      	movs	r3, #1
 800268e:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002690:	4b2f      	ldr	r3, [pc, #188]	; (8002750 <init_gsm_module+0x25c>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d009      	beq.n	80026ac <init_gsm_module+0x1b8>
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	68ba      	ldr	r2, [r7, #8]
 800269c:	429a      	cmp	r2, r3
 800269e:	d805      	bhi.n	80026ac <init_gsm_module+0x1b8>
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	f083 0301 	eor.w	r3, r3, #1
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1d0      	bne.n	800264e <init_gsm_module+0x15a>
		}
	}
	HAL_Delay(DELAY);
 80026ac:	4b2d      	ldr	r3, [pc, #180]	; (8002764 <init_gsm_module+0x270>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f004 f9f9 	bl	8006aa8 <HAL_Delay>

	// 3. Send command "signal reception quality" /////////////////////
	HAL_UART_Transmit(&huart1 , (uint8_t *)CCID, strlen(CCID), 1000);
 80026b6:	482e      	ldr	r0, [pc, #184]	; (8002770 <init_gsm_module+0x27c>)
 80026b8:	f7fd fd4a 	bl	8000150 <strlen>
 80026bc:	4603      	mov	r3, r0
 80026be:	b29a      	uxth	r2, r3
 80026c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026c4:	492a      	ldr	r1, [pc, #168]	; (8002770 <init_gsm_module+0x27c>)
 80026c6:	4824      	ldr	r0, [pc, #144]	; (8002758 <init_gsm_module+0x264>)
 80026c8:	f008 f95a 	bl	800a980 <HAL_UART_Transmit>

	id = 0;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 80026d0:	2300      	movs	r3, #0
 80026d2:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 80026d4:	4b1e      	ldr	r3, [pc, #120]	; (8002750 <init_gsm_module+0x25c>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 80026da:	e020      	b.n	800271e <init_gsm_module+0x22a>
	{
		id++;
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	3301      	adds	r3, #1
 80026e0:	60bb      	str	r3, [r7, #8]
		//HAL_Delay(1);
		DelayMicro(100);
 80026e2:	2064      	movs	r0, #100	; 0x64
 80026e4:	f7ff fed6 	bl	8002494 <DelayMicro>

		if(ansver_flag ==1)
 80026e8:	4b19      	ldr	r3, [pc, #100]	; (8002750 <init_gsm_module+0x25c>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d110      	bne.n	8002712 <init_gsm_module+0x21e>
		{
			if (strstr(GSM_RX_buffer, "89380"))
 80026f0:	4920      	ldr	r1, [pc, #128]	; (8002774 <init_gsm_module+0x280>)
 80026f2:	481b      	ldr	r0, [pc, #108]	; (8002760 <init_gsm_module+0x26c>)
 80026f4:	f009 f8de 	bl	800b8b4 <strstr>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d009      	beq.n	8002712 <init_gsm_module+0x21e>
			{
				// answer  89380062300517128558    // My ID
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 80026fe:	223c      	movs	r2, #60	; 0x3c
 8002700:	2100      	movs	r1, #0
 8002702:	4817      	ldr	r0, [pc, #92]	; (8002760 <init_gsm_module+0x26c>)
 8002704:	f008 ffd4 	bl	800b6b0 <memset>
				answer_3 = 1;
 8002708:	2301      	movs	r3, #1
 800270a:	737b      	strb	r3, [r7, #13]
				ansver_flag = 1;
 800270c:	4b10      	ldr	r3, [pc, #64]	; (8002750 <init_gsm_module+0x25c>)
 800270e:	2201      	movs	r2, #1
 8002710:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	429a      	cmp	r2, r3
 8002718:	d301      	bcc.n	800271e <init_gsm_module+0x22a>
		{
			no_answer = true;               // Out from waiting answer
 800271a:	2301      	movs	r3, #1
 800271c:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 800271e:	4b0c      	ldr	r3, [pc, #48]	; (8002750 <init_gsm_module+0x25c>)
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d009      	beq.n	800273a <init_gsm_module+0x246>
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	68ba      	ldr	r2, [r7, #8]
 800272a:	429a      	cmp	r2, r3
 800272c:	d805      	bhi.n	800273a <init_gsm_module+0x246>
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	f083 0301 	eor.w	r3, r3, #1
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d1d0      	bne.n	80026dc <init_gsm_module+0x1e8>
		}
	}

	// Waiting answer "OK"
	id = 0;
 800273a:	2300      	movs	r3, #0
 800273c:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 800273e:	2300      	movs	r3, #0
 8002740:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 8002742:	4b03      	ldr	r3, [pc, #12]	; (8002750 <init_gsm_module+0x25c>)
 8002744:	2200      	movs	r2, #0
 8002746:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002748:	e037      	b.n	80027ba <init_gsm_module+0x2c6>
 800274a:	bf00      	nop
 800274c:	200002d2 	.word	0x200002d2
 8002750:	200002d0 	.word	0x200002d0
 8002754:	20000008 	.word	0x20000008
 8002758:	20000b0c 	.word	0x20000b0c
 800275c:	0800ec80 	.word	0x0800ec80
 8002760:	20000294 	.word	0x20000294
 8002764:	20000004 	.word	0x20000004
 8002768:	20000010 	.word	0x20000010
 800276c:	0800ec84 	.word	0x0800ec84
 8002770:	2000001c 	.word	0x2000001c
 8002774:	0800ec8c 	.word	0x0800ec8c
	{
		id++;
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	3301      	adds	r3, #1
 800277c:	60bb      	str	r3, [r7, #8]
		DelayMicro(10);
 800277e:	200a      	movs	r0, #10
 8002780:	f7ff fe88 	bl	8002494 <DelayMicro>
		//HAL_Delay(1);

		if(ansver_flag ==1)
 8002784:	4b5f      	ldr	r3, [pc, #380]	; (8002904 <init_gsm_module+0x410>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d110      	bne.n	80027ae <init_gsm_module+0x2ba>
		{
			if (strstr(GSM_RX_buffer, "OK"))
 800278c:	495e      	ldr	r1, [pc, #376]	; (8002908 <init_gsm_module+0x414>)
 800278e:	485f      	ldr	r0, [pc, #380]	; (800290c <init_gsm_module+0x418>)
 8002790:	f009 f890 	bl	800b8b4 <strstr>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d009      	beq.n	80027ae <init_gsm_module+0x2ba>
			{
				// answer "+CSQ: 23,99"
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 800279a:	223c      	movs	r2, #60	; 0x3c
 800279c:	2100      	movs	r1, #0
 800279e:	485b      	ldr	r0, [pc, #364]	; (800290c <init_gsm_module+0x418>)
 80027a0:	f008 ff86 	bl	800b6b0 <memset>
				answer_3 = 1;
 80027a4:	2301      	movs	r3, #1
 80027a6:	737b      	strb	r3, [r7, #13]
				ansver_flag = 1;
 80027a8:	4b56      	ldr	r3, [pc, #344]	; (8002904 <init_gsm_module+0x410>)
 80027aa:	2201      	movs	r2, #1
 80027ac:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	68ba      	ldr	r2, [r7, #8]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d301      	bcc.n	80027ba <init_gsm_module+0x2c6>
		{
			no_answer = true;               // Out from waiting answer
 80027b6:	2301      	movs	r3, #1
 80027b8:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 80027ba:	4b52      	ldr	r3, [pc, #328]	; (8002904 <init_gsm_module+0x410>)
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d009      	beq.n	80027d6 <init_gsm_module+0x2e2>
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	68ba      	ldr	r2, [r7, #8]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d805      	bhi.n	80027d6 <init_gsm_module+0x2e2>
 80027ca:	79fb      	ldrb	r3, [r7, #7]
 80027cc:	f083 0301 	eor.w	r3, r3, #1
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1d0      	bne.n	8002778 <init_gsm_module+0x284>
		}
	}
	HAL_Delay(DELAY);
 80027d6:	4b4e      	ldr	r3, [pc, #312]	; (8002910 <init_gsm_module+0x41c>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f004 f964 	bl	8006aa8 <HAL_Delay>

	// 4. Send command "Check registration in network"
	HAL_UART_Transmit(&huart1 , (uint8_t *)AT_CREG, strlen(AT_CREG), 1000);
 80027e0:	484c      	ldr	r0, [pc, #304]	; (8002914 <init_gsm_module+0x420>)
 80027e2:	f7fd fcb5 	bl	8000150 <strlen>
 80027e6:	4603      	mov	r3, r0
 80027e8:	b29a      	uxth	r2, r3
 80027ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027ee:	4949      	ldr	r1, [pc, #292]	; (8002914 <init_gsm_module+0x420>)
 80027f0:	4849      	ldr	r0, [pc, #292]	; (8002918 <init_gsm_module+0x424>)
 80027f2:	f008 f8c5 	bl	800a980 <HAL_UART_Transmit>

	id = 0;
 80027f6:	2300      	movs	r3, #0
 80027f8:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 80027fa:	2300      	movs	r3, #0
 80027fc:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 80027fe:	4b41      	ldr	r3, [pc, #260]	; (8002904 <init_gsm_module+0x410>)
 8002800:	2200      	movs	r2, #0
 8002802:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002804:	e020      	b.n	8002848 <init_gsm_module+0x354>
	{
		id++;
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	3301      	adds	r3, #1
 800280a:	60bb      	str	r3, [r7, #8]
		//HAL_Delay(1);
		DelayMicro(100);
 800280c:	2064      	movs	r0, #100	; 0x64
 800280e:	f7ff fe41 	bl	8002494 <DelayMicro>

		if(ansver_flag == 1)
 8002812:	4b3c      	ldr	r3, [pc, #240]	; (8002904 <init_gsm_module+0x410>)
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d110      	bne.n	800283c <init_gsm_module+0x348>
		{
			if (strstr(GSM_RX_buffer, "+CREG: 0,1"))
 800281a:	4940      	ldr	r1, [pc, #256]	; (800291c <init_gsm_module+0x428>)
 800281c:	483b      	ldr	r0, [pc, #236]	; (800290c <init_gsm_module+0x418>)
 800281e:	f009 f849 	bl	800b8b4 <strstr>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d009      	beq.n	800283c <init_gsm_module+0x348>
			{
				// answer  89380062300517128558    // My ID
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002828:	223c      	movs	r2, #60	; 0x3c
 800282a:	2100      	movs	r1, #0
 800282c:	4837      	ldr	r0, [pc, #220]	; (800290c <init_gsm_module+0x418>)
 800282e:	f008 ff3f 	bl	800b6b0 <memset>
				answer_4 = 1;
 8002832:	2301      	movs	r3, #1
 8002834:	733b      	strb	r3, [r7, #12]
				ansver_flag = 1;
 8002836:	4b33      	ldr	r3, [pc, #204]	; (8002904 <init_gsm_module+0x410>)
 8002838:	2201      	movs	r2, #1
 800283a:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	429a      	cmp	r2, r3
 8002842:	d301      	bcc.n	8002848 <init_gsm_module+0x354>
		{
			no_answer = true;               // Out from waiting answer
 8002844:	2301      	movs	r3, #1
 8002846:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002848:	4b2e      	ldr	r3, [pc, #184]	; (8002904 <init_gsm_module+0x410>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d009      	beq.n	8002864 <init_gsm_module+0x370>
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	429a      	cmp	r2, r3
 8002856:	d805      	bhi.n	8002864 <init_gsm_module+0x370>
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	f083 0301 	eor.w	r3, r3, #1
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	d1d0      	bne.n	8002806 <init_gsm_module+0x312>
		}
	}

	// Waiting for answer "OK"
	id = 0;
 8002864:	2300      	movs	r3, #0
 8002866:	60bb      	str	r3, [r7, #8]
	no_answer = false;
 8002868:	2300      	movs	r3, #0
 800286a:	71fb      	strb	r3, [r7, #7]
	ansver_flag = 0;
 800286c:	4b25      	ldr	r3, [pc, #148]	; (8002904 <init_gsm_module+0x410>)
 800286e:	2200      	movs	r2, #0
 8002870:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002872:	e020      	b.n	80028b6 <init_gsm_module+0x3c2>
	{
		id++;
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	3301      	adds	r3, #1
 8002878:	60bb      	str	r3, [r7, #8]
		DelayMicro(10);
 800287a:	200a      	movs	r0, #10
 800287c:	f7ff fe0a 	bl	8002494 <DelayMicro>
		//HAL_Delay(1);

		if(ansver_flag ==1)
 8002880:	4b20      	ldr	r3, [pc, #128]	; (8002904 <init_gsm_module+0x410>)
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d110      	bne.n	80028aa <init_gsm_module+0x3b6>
		{
			if (strstr(GSM_RX_buffer, "OK"))
 8002888:	491f      	ldr	r1, [pc, #124]	; (8002908 <init_gsm_module+0x414>)
 800288a:	4820      	ldr	r0, [pc, #128]	; (800290c <init_gsm_module+0x418>)
 800288c:	f009 f812 	bl	800b8b4 <strstr>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d009      	beq.n	80028aa <init_gsm_module+0x3b6>
			{
				// answer "+CSQ: 23,99"
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002896:	223c      	movs	r2, #60	; 0x3c
 8002898:	2100      	movs	r1, #0
 800289a:	481c      	ldr	r0, [pc, #112]	; (800290c <init_gsm_module+0x418>)
 800289c:	f008 ff08 	bl	800b6b0 <memset>
				answer_4 = 1;
 80028a0:	2301      	movs	r3, #1
 80028a2:	733b      	strb	r3, [r7, #12]
				ansver_flag = 1;
 80028a4:	4b17      	ldr	r3, [pc, #92]	; (8002904 <init_gsm_module+0x410>)
 80028a6:	2201      	movs	r2, #1
 80028a8:	701a      	strb	r2, [r3, #0]
			}
		}
		if(id  >= timeout_counter)						// Timeout is goon
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	68ba      	ldr	r2, [r7, #8]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d301      	bcc.n	80028b6 <init_gsm_module+0x3c2>
		{
			no_answer = true;               // Out from waiting answer
 80028b2:	2301      	movs	r3, #1
 80028b4:	71fb      	strb	r3, [r7, #7]
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 80028b6:	4b13      	ldr	r3, [pc, #76]	; (8002904 <init_gsm_module+0x410>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d009      	beq.n	80028d2 <init_gsm_module+0x3de>
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d805      	bhi.n	80028d2 <init_gsm_module+0x3de>
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	f083 0301 	eor.w	r3, r3, #1
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d1d0      	bne.n	8002874 <init_gsm_module+0x380>
		}
	}
	HAL_Delay(DELAY);
 80028d2:	4b0f      	ldr	r3, [pc, #60]	; (8002910 <init_gsm_module+0x41c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f004 f8e6 	bl	8006aa8 <HAL_Delay>
	////////////////////////////////////////////////////////////////


	if(answer_1 && answer_2 && answer_3 && answer_4)
 80028dc:	7bfb      	ldrb	r3, [r7, #15]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00a      	beq.n	80028f8 <init_gsm_module+0x404>
 80028e2:	7bbb      	ldrb	r3, [r7, #14]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d007      	beq.n	80028f8 <init_gsm_module+0x404>
 80028e8:	7b7b      	ldrb	r3, [r7, #13]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d004      	beq.n	80028f8 <init_gsm_module+0x404>
 80028ee:	7b3b      	ldrb	r3, [r7, #12]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <init_gsm_module+0x404>
	{
		return 0;            // If init OK
 80028f4:	2300      	movs	r3, #0
 80028f6:	e000      	b.n	80028fa <init_gsm_module+0x406>
	}
	else
	{
		return 1;
 80028f8:	2301      	movs	r3, #1
	}
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3710      	adds	r7, #16
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	200002d0 	.word	0x200002d0
 8002908:	0800ec80 	.word	0x0800ec80
 800290c:	20000294 	.word	0x20000294
 8002910:	20000004 	.word	0x20000004
 8002914:	20000028 	.word	0x20000028
 8002918:	20000b0c 	.word	0x20000b0c
 800291c:	0800ec94 	.word	0x0800ec94

08002920 <call_on_mu_number>:
// -------------------------------------------------------------------
int call_on_mu_number(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
	uint32_t id =0;               				 // Variable for timeout
 8002926:	2300      	movs	r3, #0
 8002928:	60fb      	str	r3, [r7, #12]
	bool no_answer = false;
 800292a:	2300      	movs	r3, #0
 800292c:	72fb      	strb	r3, [r7, #11]
	int timeout_counter = 10000;
 800292e:	f242 7310 	movw	r3, #10000	; 0x2710
 8002932:	607b      	str	r3, [r7, #4]

	// Call on number
	HAL_UART_Transmit(&huart1 , (uint8_t *)call_to_my_mobile_number, strlen(call_to_my_mobile_number), 1000);
 8002934:	4822      	ldr	r0, [pc, #136]	; (80029c0 <call_on_mu_number+0xa0>)
 8002936:	f7fd fc0b 	bl	8000150 <strlen>
 800293a:	4603      	mov	r3, r0
 800293c:	b29a      	uxth	r2, r3
 800293e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002942:	491f      	ldr	r1, [pc, #124]	; (80029c0 <call_on_mu_number+0xa0>)
 8002944:	481f      	ldr	r0, [pc, #124]	; (80029c4 <call_on_mu_number+0xa4>)
 8002946:	f008 f81b 	bl	800a980 <HAL_UART_Transmit>

	ansver_flag = 0;
 800294a:	4b1f      	ldr	r3, [pc, #124]	; (80029c8 <call_on_mu_number+0xa8>)
 800294c:	2200      	movs	r2, #0
 800294e:	701a      	strb	r2, [r3, #0]
	no_answer = false;
 8002950:	2300      	movs	r3, #0
 8002952:	72fb      	strb	r3, [r7, #11]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002954:	e022      	b.n	800299c <call_on_mu_number+0x7c>
	{
		id++;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	3301      	adds	r3, #1
 800295a:	60fb      	str	r3, [r7, #12]
	    DelayMicro(10);
 800295c:	200a      	movs	r0, #10
 800295e:	f7ff fd99 	bl	8002494 <DelayMicro>

	    if(ansver_flag ==1)					// waite flag from interrupt
 8002962:	4b19      	ldr	r3, [pc, #100]	; (80029c8 <call_on_mu_number+0xa8>)
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	2b01      	cmp	r3, #1
 8002968:	d110      	bne.n	800298c <call_on_mu_number+0x6c>
	    {
	    	if (strstr(GSM_RX_buffer, "OK"))
 800296a:	4918      	ldr	r1, [pc, #96]	; (80029cc <call_on_mu_number+0xac>)
 800296c:	4818      	ldr	r0, [pc, #96]	; (80029d0 <call_on_mu_number+0xb0>)
 800296e:	f008 ffa1 	bl	800b8b4 <strstr>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d009      	beq.n	800298c <call_on_mu_number+0x6c>
	    	{
	    		memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002978:	223c      	movs	r2, #60	; 0x3c
 800297a:	2100      	movs	r1, #0
 800297c:	4814      	ldr	r0, [pc, #80]	; (80029d0 <call_on_mu_number+0xb0>)
 800297e:	f008 fe97 	bl	800b6b0 <memset>
	    		ansver_flag = 1;
 8002982:	4b11      	ldr	r3, [pc, #68]	; (80029c8 <call_on_mu_number+0xa8>)
 8002984:	2201      	movs	r2, #1
 8002986:	701a      	strb	r2, [r3, #0]
	    		return 1;
 8002988:	2301      	movs	r3, #1
 800298a:	e015      	b.n	80029b8 <call_on_mu_number+0x98>
	    	}
	    }
	    if(id  >= timeout_counter)						// Timeout is goon
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	429a      	cmp	r2, r3
 8002992:	d303      	bcc.n	800299c <call_on_mu_number+0x7c>
	    {
	    	no_answer = true;               // Out from waiting answer
 8002994:	2301      	movs	r3, #1
 8002996:	72fb      	strb	r3, [r7, #11]
	    	return 0;
 8002998:	2300      	movs	r3, #0
 800299a:	e00d      	b.n	80029b8 <call_on_mu_number+0x98>
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 800299c:	4b0a      	ldr	r3, [pc, #40]	; (80029c8 <call_on_mu_number+0xa8>)
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d009      	beq.n	80029b8 <call_on_mu_number+0x98>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d805      	bhi.n	80029b8 <call_on_mu_number+0x98>
 80029ac:	7afb      	ldrb	r3, [r7, #11]
 80029ae:	f083 0301 	eor.w	r3, r3, #1
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1ce      	bne.n	8002956 <call_on_mu_number+0x36>
	    }
	}
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3710      	adds	r7, #16
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	20000044 	.word	0x20000044
 80029c4:	20000b0c 	.word	0x20000b0c
 80029c8:	200002d0 	.word	0x200002d0
 80029cc:	0800ec80 	.word	0x0800ec80
 80029d0:	20000294 	.word	0x20000294

080029d4 <call_on_number>:
// -------------------------------------------------------------------

int call_on_number(char *number, uint8_t size_number)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08c      	sub	sp, #48	; 0x30
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	460b      	mov	r3, r1
 80029de:	70fb      	strb	r3, [r7, #3]
	uint32_t id =0;               				 // Variable for timeout
 80029e0:	2300      	movs	r3, #0
 80029e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	bool no_answer = false;
 80029e4:	2300      	movs	r3, #0
 80029e6:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	int timeout_counter = 10000;
 80029ea:	f242 7310 	movw	r3, #10000	; 0x2710
 80029ee:	627b      	str	r3, [r7, #36]	; 0x24

	//char call_to_my_mobile_number[]="ATD+380931482354;\r\n";
	char call_command[21]="ATD+ ";
 80029f0:	4a55      	ldr	r2, [pc, #340]	; (8002b48 <call_on_number+0x174>)
 80029f2:	f107 030c 	add.w	r3, r7, #12
 80029f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80029fa:	6018      	str	r0, [r3, #0]
 80029fc:	3304      	adds	r3, #4
 80029fe:	8019      	strh	r1, [r3, #0]
 8002a00:	f107 0312 	add.w	r3, r7, #18
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	f8c3 200b 	str.w	r2, [r3, #11]
	char end_call_command[] = ";\r\n";
 8002a10:	4b4e      	ldr	r3, [pc, #312]	; (8002b4c <call_on_number+0x178>)
 8002a12:	60bb      	str	r3, [r7, #8]
	// 1. Find end of string call_command
	uint8_t i = 0;
 8002a14:	2300      	movs	r3, #0
 8002a16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	while(call_command[i] != '\0')
 8002a1a:	e004      	b.n	8002a26 <call_on_number+0x52>
	{
		i++;
 8002a1c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002a20:	3301      	adds	r3, #1
 8002a22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	while(call_command[i] != '\0')
 8002a26:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002a2a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002a2e:	4413      	add	r3, r2
 8002a30:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1f1      	bne.n	8002a1c <call_on_number+0x48>
	}
	// 2. Add number to end of string
	uint8_t k = 0;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	while(k != size_number)
 8002a3e:	e015      	b.n	8002a6c <call_on_number+0x98>
	{
		call_command[i] = number[k];
 8002a40:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	441a      	add	r2, r3
 8002a48:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002a4c:	7812      	ldrb	r2, [r2, #0]
 8002a4e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002a52:	440b      	add	r3, r1
 8002a54:	f803 2c24 	strb.w	r2, [r3, #-36]
		i++;
 8002a58:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		k++;
 8002a62:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002a66:	3301      	adds	r3, #1
 8002a68:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	while(k != size_number)
 8002a6c:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8002a70:	78fb      	ldrb	r3, [r7, #3]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d1e4      	bne.n	8002a40 <call_on_number+0x6c>
	}
	// 3. Add ';\r\n' to the end of string
	for(k = 0; k <= 4; k ++)
 8002a76:	2300      	movs	r3, #0
 8002a78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8002a7c:	e017      	b.n	8002aae <call_on_number+0xda>
	{
		call_command[i] = end_call_command[k];
 8002a7e:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8002a82:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002a86:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002a8a:	440a      	add	r2, r1
 8002a8c:	f812 2c28 	ldrb.w	r2, [r2, #-40]
 8002a90:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002a94:	440b      	add	r3, r1
 8002a96:	f803 2c24 	strb.w	r2, [r3, #-36]
		i++;
 8002a9a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	for(k = 0; k <= 4; k ++)
 8002aa4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8002aae:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	d9e3      	bls.n	8002a7e <call_on_number+0xaa>
	}

	// 4. Call on number
	HAL_UART_Transmit(&huart1 , (uint8_t *)call_command, strlen(call_command), 1000);
 8002ab6:	f107 030c 	add.w	r3, r7, #12
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fd fb48 	bl	8000150 <strlen>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	b29a      	uxth	r2, r3
 8002ac4:	f107 010c 	add.w	r1, r7, #12
 8002ac8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002acc:	4820      	ldr	r0, [pc, #128]	; (8002b50 <call_on_number+0x17c>)
 8002ace:	f007 ff57 	bl	800a980 <HAL_UART_Transmit>

	ansver_flag = 0;
 8002ad2:	4b20      	ldr	r3, [pc, #128]	; (8002b54 <call_on_number+0x180>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	701a      	strb	r2, [r3, #0]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002ad8:	e023      	b.n	8002b22 <call_on_number+0x14e>
	{
		id++;
 8002ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002adc:	3301      	adds	r3, #1
 8002ade:	62fb      	str	r3, [r7, #44]	; 0x2c
	    DelayMicro(10);
 8002ae0:	200a      	movs	r0, #10
 8002ae2:	f7ff fcd7 	bl	8002494 <DelayMicro>

	    if(ansver_flag ==1)					// waite flag from interrupt
 8002ae6:	4b1b      	ldr	r3, [pc, #108]	; (8002b54 <call_on_number+0x180>)
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d110      	bne.n	8002b10 <call_on_number+0x13c>
	    {
	    	if (strstr(GSM_RX_buffer, "OK"))
 8002aee:	491a      	ldr	r1, [pc, #104]	; (8002b58 <call_on_number+0x184>)
 8002af0:	481a      	ldr	r0, [pc, #104]	; (8002b5c <call_on_number+0x188>)
 8002af2:	f008 fedf 	bl	800b8b4 <strstr>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d009      	beq.n	8002b10 <call_on_number+0x13c>
	    	{
	    		memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002afc:	223c      	movs	r2, #60	; 0x3c
 8002afe:	2100      	movs	r1, #0
 8002b00:	4816      	ldr	r0, [pc, #88]	; (8002b5c <call_on_number+0x188>)
 8002b02:	f008 fdd5 	bl	800b6b0 <memset>
	    		ansver_flag = 1;
 8002b06:	4b13      	ldr	r3, [pc, #76]	; (8002b54 <call_on_number+0x180>)
 8002b08:	2201      	movs	r2, #1
 8002b0a:	701a      	strb	r2, [r3, #0]
	    		return 1;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e017      	b.n	8002b40 <call_on_number+0x16c>
	    	}
	    }
	    if(id  >= timeout_counter)						// Timeout is goon
 8002b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d304      	bcc.n	8002b22 <call_on_number+0x14e>
	    {
	    	no_answer = true;               // Out from waiting answer
 8002b18:	2301      	movs	r3, #1
 8002b1a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	    	return 0;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	e00e      	b.n	8002b40 <call_on_number+0x16c>
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002b22:	4b0c      	ldr	r3, [pc, #48]	; (8002b54 <call_on_number+0x180>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d00a      	beq.n	8002b40 <call_on_number+0x16c>
 8002b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d806      	bhi.n	8002b40 <call_on_number+0x16c>
 8002b32:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002b36:	f083 0301 	eor.w	r3, r3, #1
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d1cc      	bne.n	8002ada <call_on_number+0x106>
	    }
	}
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3730      	adds	r7, #48	; 0x30
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	0800eca0 	.word	0x0800eca0
 8002b4c:	000a0d3b 	.word	0x000a0d3b
 8002b50:	20000b0c 	.word	0x20000b0c
 8002b54:	200002d0 	.word	0x200002d0
 8002b58:	0800ec80 	.word	0x0800ec80
 8002b5c:	20000294 	.word	0x20000294

08002b60 <end_of_call>:
// -------------------------------------------------------------------
int end_of_call(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
	uint32_t id =0;														// Variable for timeout
 8002b66:	2300      	movs	r3, #0
 8002b68:	60fb      	str	r3, [r7, #12]
	bool no_answer = false;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	72fb      	strb	r3, [r7, #11]
	int timeout_counter = 10000;
 8002b6e:	f242 7310 	movw	r3, #10000	; 0x2710
 8002b72:	607b      	str	r3, [r7, #4]

	// Call on number
	HAL_UART_Transmit(&huart1 , (uint8_t *)AT_END_OF_CALL, strlen(AT_END_OF_CALL), 1000);
 8002b74:	4822      	ldr	r0, [pc, #136]	; (8002c00 <end_of_call+0xa0>)
 8002b76:	f7fd faeb 	bl	8000150 <strlen>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b82:	491f      	ldr	r1, [pc, #124]	; (8002c00 <end_of_call+0xa0>)
 8002b84:	481f      	ldr	r0, [pc, #124]	; (8002c04 <end_of_call+0xa4>)
 8002b86:	f007 fefb 	bl	800a980 <HAL_UART_Transmit>

	ansver_flag = 0;
 8002b8a:	4b1f      	ldr	r3, [pc, #124]	; (8002c08 <end_of_call+0xa8>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
	no_answer = false;
 8002b90:	2300      	movs	r3, #0
 8002b92:	72fb      	strb	r3, [r7, #11]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002b94:	e022      	b.n	8002bdc <end_of_call+0x7c>
	{
		id++;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	60fb      	str	r3, [r7, #12]
		DelayMicro(100);
 8002b9c:	2064      	movs	r0, #100	; 0x64
 8002b9e:	f7ff fc79 	bl	8002494 <DelayMicro>

		if(ansver_flag ==1)												// Waiting flag from interrupt
 8002ba2:	4b19      	ldr	r3, [pc, #100]	; (8002c08 <end_of_call+0xa8>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d110      	bne.n	8002bcc <end_of_call+0x6c>
		{
			if (strstr(GSM_RX_buffer, "OK"))
 8002baa:	4918      	ldr	r1, [pc, #96]	; (8002c0c <end_of_call+0xac>)
 8002bac:	4818      	ldr	r0, [pc, #96]	; (8002c10 <end_of_call+0xb0>)
 8002bae:	f008 fe81 	bl	800b8b4 <strstr>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d009      	beq.n	8002bcc <end_of_call+0x6c>
		    {
		    	memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002bb8:	223c      	movs	r2, #60	; 0x3c
 8002bba:	2100      	movs	r1, #0
 8002bbc:	4814      	ldr	r0, [pc, #80]	; (8002c10 <end_of_call+0xb0>)
 8002bbe:	f008 fd77 	bl	800b6b0 <memset>
		    	ansver_flag = 1;
 8002bc2:	4b11      	ldr	r3, [pc, #68]	; (8002c08 <end_of_call+0xa8>)
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	701a      	strb	r2, [r3, #0]
		    	return 1;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e015      	b.n	8002bf8 <end_of_call+0x98>
		    }

		}

		if(id  >= timeout_counter)										// Timeout is goon
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d303      	bcc.n	8002bdc <end_of_call+0x7c>
		{
			no_answer = true;											// Out from waiting answer
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	72fb      	strb	r3, [r7, #11]
			return 0;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	e00d      	b.n	8002bf8 <end_of_call+0x98>
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002bdc:	4b0a      	ldr	r3, [pc, #40]	; (8002c08 <end_of_call+0xa8>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d009      	beq.n	8002bf8 <end_of_call+0x98>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d805      	bhi.n	8002bf8 <end_of_call+0x98>
 8002bec:	7afb      	ldrb	r3, [r7, #11]
 8002bee:	f083 0301 	eor.w	r3, r3, #1
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1ce      	bne.n	8002b96 <end_of_call+0x36>
		}
	}
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	20000034 	.word	0x20000034
 8002c04:	20000b0c 	.word	0x20000b0c
 8002c08:	200002d0 	.word	0x200002d0
 8002c0c:	0800ec80 	.word	0x0800ec80
 8002c10:	20000294 	.word	0x20000294

08002c14 <accepts_on_incomming_call>:
// -------------------------------------------------------------------
int accepts_on_incomming_call(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
	uint32_t id =0;														// Variable for timeout
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
	bool no_answer = false;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	72fb      	strb	r3, [r7, #11]
	int timeout_counter = 10000;
 8002c22:	f242 7310 	movw	r3, #10000	; 0x2710
 8002c26:	607b      	str	r3, [r7, #4]

	// Call on number
	HAL_UART_Transmit(&huart1 , (uint8_t *)ACCEPTS_INCOMMING_CALL, strlen(ACCEPTS_INCOMMING_CALL), 1000);
 8002c28:	4822      	ldr	r0, [pc, #136]	; (8002cb4 <accepts_on_incomming_call+0xa0>)
 8002c2a:	f7fd fa91 	bl	8000150 <strlen>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c36:	491f      	ldr	r1, [pc, #124]	; (8002cb4 <accepts_on_incomming_call+0xa0>)
 8002c38:	481f      	ldr	r0, [pc, #124]	; (8002cb8 <accepts_on_incomming_call+0xa4>)
 8002c3a:	f007 fea1 	bl	800a980 <HAL_UART_Transmit>

	ansver_flag = 0;
 8002c3e:	4b1f      	ldr	r3, [pc, #124]	; (8002cbc <accepts_on_incomming_call+0xa8>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	701a      	strb	r2, [r3, #0]
	no_answer = false;
 8002c44:	2300      	movs	r3, #0
 8002c46:	72fb      	strb	r3, [r7, #11]

	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002c48:	e022      	b.n	8002c90 <accepts_on_incomming_call+0x7c>
	{
		id++;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	60fb      	str	r3, [r7, #12]
		DelayMicro(100);
 8002c50:	2064      	movs	r0, #100	; 0x64
 8002c52:	f7ff fc1f 	bl	8002494 <DelayMicro>

		if(ansver_flag ==1)														// waiting flag from interrupt
 8002c56:	4b19      	ldr	r3, [pc, #100]	; (8002cbc <accepts_on_incomming_call+0xa8>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d110      	bne.n	8002c80 <accepts_on_incomming_call+0x6c>
		{
			if (strstr(GSM_RX_buffer, "OK"))
 8002c5e:	4918      	ldr	r1, [pc, #96]	; (8002cc0 <accepts_on_incomming_call+0xac>)
 8002c60:	4818      	ldr	r0, [pc, #96]	; (8002cc4 <accepts_on_incomming_call+0xb0>)
 8002c62:	f008 fe27 	bl	800b8b4 <strstr>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d009      	beq.n	8002c80 <accepts_on_incomming_call+0x6c>
			{
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002c6c:	223c      	movs	r2, #60	; 0x3c
 8002c6e:	2100      	movs	r1, #0
 8002c70:	4814      	ldr	r0, [pc, #80]	; (8002cc4 <accepts_on_incomming_call+0xb0>)
 8002c72:	f008 fd1d 	bl	800b6b0 <memset>
				ansver_flag = 1;
 8002c76:	4b11      	ldr	r3, [pc, #68]	; (8002cbc <accepts_on_incomming_call+0xa8>)
 8002c78:	2201      	movs	r2, #1
 8002c7a:	701a      	strb	r2, [r3, #0]
				return 1;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e015      	b.n	8002cac <accepts_on_incomming_call+0x98>
			}
		}
		if(id  >= timeout_counter)												// Timeout is goon
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d303      	bcc.n	8002c90 <accepts_on_incomming_call+0x7c>
		{
			no_answer = true;													// Out from waiting answer
 8002c88:	2301      	movs	r3, #1
 8002c8a:	72fb      	strb	r3, [r7, #11]
			return 0;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	e00d      	b.n	8002cac <accepts_on_incomming_call+0x98>
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002c90:	4b0a      	ldr	r3, [pc, #40]	; (8002cbc <accepts_on_incomming_call+0xa8>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d009      	beq.n	8002cac <accepts_on_incomming_call+0x98>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d805      	bhi.n	8002cac <accepts_on_incomming_call+0x98>
 8002ca0:	7afb      	ldrb	r3, [r7, #11]
 8002ca2:	f083 0301 	eor.w	r3, r3, #1
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1ce      	bne.n	8002c4a <accepts_on_incomming_call+0x36>
		}
	}
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	2000003c 	.word	0x2000003c
 8002cb8:	20000b0c 	.word	0x20000b0c
 8002cbc:	200002d0 	.word	0x200002d0
 8002cc0:	0800ec80 	.word	0x0800ec80
 8002cc4:	20000294 	.word	0x20000294

08002cc8 <wait_ansver_after_make_call_in_blok_mode>:
// -------------------------------------------------------------------
//	 // waite answer "BUSY" from GSM    WORK OK
int wait_ansver_after_make_call_in_blok_mode(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
	while (ansver_flag != 1)
 8002ccc:	bf00      	nop
 8002cce:	4b19      	ldr	r3, [pc, #100]	; (8002d34 <wait_ansver_after_make_call_in_blok_mode+0x6c>)
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d1fb      	bne.n	8002cce <wait_ansver_after_make_call_in_blok_mode+0x6>
	{
		// waite for answer
	}
	if(ansver_flag == 1)
 8002cd6:	4b17      	ldr	r3, [pc, #92]	; (8002d34 <wait_ansver_after_make_call_in_blok_mode+0x6c>)
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d128      	bne.n	8002d30 <wait_ansver_after_make_call_in_blok_mode+0x68>
	{
		if (strstr(GSM_RX_buffer, "BUSY"))                        // Звінок збитий  // Work OK
 8002cde:	4916      	ldr	r1, [pc, #88]	; (8002d38 <wait_ansver_after_make_call_in_blok_mode+0x70>)
 8002ce0:	4816      	ldr	r0, [pc, #88]	; (8002d3c <wait_ansver_after_make_call_in_blok_mode+0x74>)
 8002ce2:	f008 fde7 	bl	800b8b4 <strstr>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d004      	beq.n	8002cf6 <wait_ansver_after_make_call_in_blok_mode+0x2e>
		{
			ansver_flag = 1;
 8002cec:	4b11      	ldr	r3, [pc, #68]	; (8002d34 <wait_ansver_after_make_call_in_blok_mode+0x6c>)
 8002cee:	2201      	movs	r2, #1
 8002cf0:	701a      	strb	r2, [r3, #0]
			return 1;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e01c      	b.n	8002d30 <wait_ansver_after_make_call_in_blok_mode+0x68>
		}

		if (strstr(GSM_RX_buffer, "NO ANSWER"))					  // Не відповідає  // Work OK
 8002cf6:	4912      	ldr	r1, [pc, #72]	; (8002d40 <wait_ansver_after_make_call_in_blok_mode+0x78>)
 8002cf8:	4810      	ldr	r0, [pc, #64]	; (8002d3c <wait_ansver_after_make_call_in_blok_mode+0x74>)
 8002cfa:	f008 fddb 	bl	800b8b4 <strstr>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d004      	beq.n	8002d0e <wait_ansver_after_make_call_in_blok_mode+0x46>
		{
			ansver_flag = 1;
 8002d04:	4b0b      	ldr	r3, [pc, #44]	; (8002d34 <wait_ansver_after_make_call_in_blok_mode+0x6c>)
 8002d06:	2201      	movs	r2, #1
 8002d08:	701a      	strb	r2, [r3, #0]
			return 2;
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	e010      	b.n	8002d30 <wait_ansver_after_make_call_in_blok_mode+0x68>
		}

		if (strstr(GSM_RX_buffer, "NO CARRIER"))					  // Трубка піднята
 8002d0e:	490d      	ldr	r1, [pc, #52]	; (8002d44 <wait_ansver_after_make_call_in_blok_mode+0x7c>)
 8002d10:	480a      	ldr	r0, [pc, #40]	; (8002d3c <wait_ansver_after_make_call_in_blok_mode+0x74>)
 8002d12:	f008 fdcf 	bl	800b8b4 <strstr>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d004      	beq.n	8002d26 <wait_ansver_after_make_call_in_blok_mode+0x5e>
		{
			ansver_flag = 1;
 8002d1c:	4b05      	ldr	r3, [pc, #20]	; (8002d34 <wait_ansver_after_make_call_in_blok_mode+0x6c>)
 8002d1e:	2201      	movs	r2, #1
 8002d20:	701a      	strb	r2, [r3, #0]
			return 3;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e004      	b.n	8002d30 <wait_ansver_after_make_call_in_blok_mode+0x68>
		}
		memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002d26:	223c      	movs	r2, #60	; 0x3c
 8002d28:	2100      	movs	r1, #0
 8002d2a:	4804      	ldr	r0, [pc, #16]	; (8002d3c <wait_ansver_after_make_call_in_blok_mode+0x74>)
 8002d2c:	f008 fcc0 	bl	800b6b0 <memset>
	}
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	200002d0 	.word	0x200002d0
 8002d38:	0800ecb8 	.word	0x0800ecb8
 8002d3c:	20000294 	.word	0x20000294
 8002d40:	0800ecc0 	.word	0x0800ecc0
 8002d44:	0800eccc 	.word	0x0800eccc

08002d48 <wait_incoming_call>:
 * 		0 - Error(Timeout)
 * 		1 - No input call
 * 		2 - input call
 */
int wait_incoming_call(char *incoming_number)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b08a      	sub	sp, #40	; 0x28
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
	uint32_t id =0;											// Variable for timeout
 8002d50:	2300      	movs	r3, #0
 8002d52:	627b      	str	r3, [r7, #36]	; 0x24
	bool no_answer = false;
 8002d54:	2300      	movs	r3, #0
 8002d56:	77fb      	strb	r3, [r7, #31]
	int timeout_counter = 10000;							// Variable for compare timeout
 8002d58:	f242 7310 	movw	r3, #10000	; 0x2710
 8002d5c:	61bb      	str	r3, [r7, #24]
	ansver_flag = 0;
 8002d5e:	4b66      	ldr	r3, [pc, #408]	; (8002ef8 <wait_incoming_call+0x1b0>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	701a      	strb	r2, [r3, #0]
	no_answer = false;
 8002d64:	2300      	movs	r3, #0
 8002d66:	77fb      	strb	r3, [r7, #31]

	// Send check command
	char AT_CLCC[] = "AT+CLCC\r\n";
 8002d68:	4a64      	ldr	r2, [pc, #400]	; (8002efc <wait_incoming_call+0x1b4>)
 8002d6a:	f107 030c 	add.w	r3, r7, #12
 8002d6e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002d70:	c303      	stmia	r3!, {r0, r1}
 8002d72:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1 , (uint8_t *)AT_CLCC, strlen(AT_CLCC), 1000);
 8002d74:	f107 030c 	add.w	r3, r7, #12
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7fd f9e9 	bl	8000150 <strlen>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	f107 010c 	add.w	r1, r7, #12
 8002d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d8a:	485d      	ldr	r0, [pc, #372]	; (8002f00 <wait_incoming_call+0x1b8>)
 8002d8c:	f007 fdf8 	bl	800a980 <HAL_UART_Transmit>

	// Wait for an answer
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002d90:	e09e      	b.n	8002ed0 <wait_incoming_call+0x188>
	{
		id++;																	// Increment timeout
 8002d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d94:	3301      	adds	r3, #1
 8002d96:	627b      	str	r3, [r7, #36]	; 0x24
		DelayMicro(10);
 8002d98:	200a      	movs	r0, #10
 8002d9a:	f7ff fb7b 	bl	8002494 <DelayMicro>

		if(ansver_flag == 1)													// Waiting flag from interrupt
 8002d9e:	4b56      	ldr	r3, [pc, #344]	; (8002ef8 <wait_incoming_call+0x1b0>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	f040 808c 	bne.w	8002ec0 <wait_incoming_call+0x178>
		{
			if (strstr(GSM_RX_buffer, "OK"))   					// NO incoming call
 8002da8:	4956      	ldr	r1, [pc, #344]	; (8002f04 <wait_incoming_call+0x1bc>)
 8002daa:	4857      	ldr	r0, [pc, #348]	; (8002f08 <wait_incoming_call+0x1c0>)
 8002dac:	f008 fd82 	bl	800b8b4 <strstr>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d009      	beq.n	8002dca <wait_incoming_call+0x82>
			{
				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));
 8002db6:	223c      	movs	r2, #60	; 0x3c
 8002db8:	2100      	movs	r1, #0
 8002dba:	4853      	ldr	r0, [pc, #332]	; (8002f08 <wait_incoming_call+0x1c0>)
 8002dbc:	f008 fc78 	bl	800b6b0 <memset>
				ansver_flag = 1;
 8002dc0:	4b4d      	ldr	r3, [pc, #308]	; (8002ef8 <wait_incoming_call+0x1b0>)
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	701a      	strb	r2, [r3, #0]
				return 1;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e091      	b.n	8002eee <wait_incoming_call+0x1a6>
			}
			uint8_t find_edigit_counter = 0;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			//+CLCC: 1,1,4,0,0,"+380931482354",145,""
			if(strstr(GSM_RX_buffer, "+CLCC: 1,1,4,0,0,"))
 8002dd0:	494e      	ldr	r1, [pc, #312]	; (8002f0c <wait_incoming_call+0x1c4>)
 8002dd2:	484d      	ldr	r0, [pc, #308]	; (8002f08 <wait_incoming_call+0x1c0>)
 8002dd4:	f008 fd6e 	bl	800b8b4 <strstr>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d05e      	beq.n	8002e9c <wait_incoming_call+0x154>
			{
				// Parsing number
				uint8_t i = 0;
 8002dde:	2300      	movs	r3, #0
 8002de0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
				for(i = 0; i <= sizeof(GSM_RX_buffer); i++)
 8002de4:	2300      	movs	r3, #0
 8002de6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002dea:	e049      	b.n	8002e80 <wait_incoming_call+0x138>
				{
					if(GSM_RX_buffer[i] == '+')										// Find start number
 8002dec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8002df0:	4a45      	ldr	r2, [pc, #276]	; (8002f08 <wait_incoming_call+0x1c0>)
 8002df2:	5cd3      	ldrb	r3, [r2, r3]
 8002df4:	2b2b      	cmp	r3, #43	; 0x2b
 8002df6:	d13e      	bne.n	8002e76 <wait_incoming_call+0x12e>
					{
						find_edigit_counter ++;										// We have two '+' sign because we must miss first sign
 8002df8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
						if(find_edigit_counter == 2)
 8002e02:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d135      	bne.n	8002e76 <wait_incoming_call+0x12e>
						{
							i++;
 8002e0a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8002e0e:	3301      	adds	r3, #1
 8002e10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
							uint8_t k = 0;
 8002e14:	2300      	movs	r3, #0
 8002e16:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
							uint8_t j = 0;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	f887 3020 	strb.w	r3, [r7, #32]
							for(j = 0; j<= 12; j ++)								// 12 - mobile number long
 8002e20:	2300      	movs	r3, #0
 8002e22:	f887 3020 	strb.w	r3, [r7, #32]
 8002e26:	e022      	b.n	8002e6e <wait_incoming_call+0x126>
							{
								if(j == 12)											// Add '\0' in last element
 8002e28:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e2c:	2b0c      	cmp	r3, #12
 8002e2e:	d106      	bne.n	8002e3e <wait_incoming_call+0xf6>
								{
									incoming_number[k] = '\0';
 8002e30:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	4413      	add	r3, r2
 8002e38:	2200      	movs	r2, #0
 8002e3a:	701a      	strb	r2, [r3, #0]
 8002e3c:	e012      	b.n	8002e64 <wait_incoming_call+0x11c>
								}
								else
								{
									incoming_number[k] = GSM_RX_buffer[i];			// Copy
 8002e3e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8002e42:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	440b      	add	r3, r1
 8002e4a:	492f      	ldr	r1, [pc, #188]	; (8002f08 <wait_incoming_call+0x1c0>)
 8002e4c:	5c8a      	ldrb	r2, [r1, r2]
 8002e4e:	701a      	strb	r2, [r3, #0]
									i++;
 8002e50:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8002e54:	3301      	adds	r3, #1
 8002e56:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
									k++;
 8002e5a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002e5e:	3301      	adds	r3, #1
 8002e60:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
							for(j = 0; j<= 12; j ++)								// 12 - mobile number long
 8002e64:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	f887 3020 	strb.w	r3, [r7, #32]
 8002e6e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e72:	2b0c      	cmp	r3, #12
 8002e74:	d9d8      	bls.n	8002e28 <wait_incoming_call+0xe0>
				for(i = 0; i <= sizeof(GSM_RX_buffer); i++)
 8002e76:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002e80:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8002e84:	2b3c      	cmp	r3, #60	; 0x3c
 8002e86:	d9b1      	bls.n	8002dec <wait_incoming_call+0xa4>
							}
						}
					}
				}

				memset(GSM_RX_buffer, 0, sizeof(GSM_RX_buffer));					// Сlean the buffer
 8002e88:	223c      	movs	r2, #60	; 0x3c
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	481e      	ldr	r0, [pc, #120]	; (8002f08 <wait_incoming_call+0x1c0>)
 8002e8e:	f008 fc0f 	bl	800b6b0 <memset>
				ansver_flag = 1;
 8002e92:	4b19      	ldr	r3, [pc, #100]	; (8002ef8 <wait_incoming_call+0x1b0>)
 8002e94:	2201      	movs	r2, #1
 8002e96:	701a      	strb	r2, [r3, #0]

				return 2;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	e028      	b.n	8002eee <wait_incoming_call+0x1a6>
			}
			//+CLCC: 1,1,0,0,0,"+380931482354",145,""
			if(strstr(GSM_RX_buffer, "+CLCC: 1,1,0,0,0,"))		// Піднята трубка
 8002e9c:	491c      	ldr	r1, [pc, #112]	; (8002f10 <wait_incoming_call+0x1c8>)
 8002e9e:	481a      	ldr	r0, [pc, #104]	; (8002f08 <wait_incoming_call+0x1c0>)
 8002ea0:	f008 fd08 	bl	800b8b4 <strstr>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <wait_incoming_call+0x166>
			{
				return 3;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e01f      	b.n	8002eee <wait_incoming_call+0x1a6>
			}

			if(strstr(GSM_RX_buffer, "+CLCC: 1,0,0,0,0,"))		// Піднята трубка вихідного звінка з GSM
 8002eae:	4919      	ldr	r1, [pc, #100]	; (8002f14 <wait_incoming_call+0x1cc>)
 8002eb0:	4815      	ldr	r0, [pc, #84]	; (8002f08 <wait_incoming_call+0x1c0>)
 8002eb2:	f008 fcff 	bl	800b8b4 <strstr>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <wait_incoming_call+0x178>
			{
				return 4;
 8002ebc:	2304      	movs	r3, #4
 8002ebe:	e016      	b.n	8002eee <wait_incoming_call+0x1a6>
			}

		}

		if(id  >= timeout_counter)													// Out of timeout
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d303      	bcc.n	8002ed0 <wait_incoming_call+0x188>
		{
			no_answer = true;														 // Out from waiting answer
 8002ec8:	2301      	movs	r3, #1
 8002eca:	77fb      	strb	r3, [r7, #31]

			return 0;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	e00e      	b.n	8002eee <wait_incoming_call+0x1a6>
	while ((ansver_flag != 1) && (id <= timeout_counter) && (no_answer == false))
 8002ed0:	4b09      	ldr	r3, [pc, #36]	; (8002ef8 <wait_incoming_call+0x1b0>)
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d00a      	beq.n	8002eee <wait_incoming_call+0x1a6>
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d806      	bhi.n	8002eee <wait_incoming_call+0x1a6>
 8002ee0:	7ffb      	ldrb	r3, [r7, #31]
 8002ee2:	f083 0301 	eor.w	r3, r3, #1
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	f47f af52 	bne.w	8002d92 <wait_incoming_call+0x4a>
		}
	}
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3728      	adds	r7, #40	; 0x28
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	200002d0 	.word	0x200002d0
 8002efc:	0800ed14 	.word	0x0800ed14
 8002f00:	20000b0c 	.word	0x20000b0c
 8002f04:	0800ec80 	.word	0x0800ec80
 8002f08:	20000294 	.word	0x20000294
 8002f0c:	0800ecd8 	.word	0x0800ecd8
 8002f10:	0800ecec 	.word	0x0800ecec
 8002f14:	0800ed00 	.word	0x0800ed00

08002f18 <read_T_and_H_SI7021>:
		memset(str, 0 , sizeof(str));
	#endif
}
// --------------------------------------------------------------------------------
void read_T_and_H_SI7021(void)
{
 8002f18:	b590      	push	{r4, r7, lr}
 8002f1a:	b08b      	sub	sp, #44	; 0x2c
 8002f1c:	af00      	add	r7, sp, #0
	uint8_t size=0;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	char str[10]={0};
 8002f24:	1d3b      	adds	r3, r7, #4
 8002f26:	2200      	movs	r2, #0
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	605a      	str	r2, [r3, #4]
 8002f2c:	811a      	strh	r2, [r3, #8]
	int8_t STATUS = -1;
 8002f2e:	23ff      	movs	r3, #255	; 0xff
 8002f30:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	float data = 0;
 8002f34:	f04f 0300 	mov.w	r3, #0
 8002f38:	603b      	str	r3, [r7, #0]

	// Read temperature
	STATUS = r_single_Si7021(&data, Temperature);
 8002f3a:	463b      	mov	r3, r7
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f000 f936 	bl	80031b0 <r_single_Si7021>
 8002f44:	4603      	mov	r3, r0
 8002f46:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	{
		//while(1){}
	}

	// For avoid float print
	char *tmpSign = (data < 0) ? "-" : "";
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	f04f 0100 	mov.w	r1, #0
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7fe f89f 	bl	8001094 <__aeabi_fcmplt>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <read_T_and_H_SI7021+0x48>
 8002f5c:	4b43      	ldr	r3, [pc, #268]	; (800306c <read_T_and_H_SI7021+0x154>)
 8002f5e:	e000      	b.n	8002f62 <read_T_and_H_SI7021+0x4a>
 8002f60:	4b43      	ldr	r3, [pc, #268]	; (8003070 <read_T_and_H_SI7021+0x158>)
 8002f62:	623b      	str	r3, [r7, #32]
	float tmpVal = (data < 0) ? -data : data;
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	f04f 0100 	mov.w	r1, #0
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fe f892 	bl	8001094 <__aeabi_fcmplt>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d003      	beq.n	8002f7e <read_T_and_H_SI7021+0x66>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002f7c:	e000      	b.n	8002f80 <read_T_and_H_SI7021+0x68>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	61fb      	str	r3, [r7, #28]

	int tmpInt1 = tmpVal;
 8002f82:	69f8      	ldr	r0, [r7, #28]
 8002f84:	f7fe f8ae 	bl	80010e4 <__aeabi_f2iz>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	61bb      	str	r3, [r7, #24]
	float tmpFrac = (data - tmpInt1);
 8002f8c:	683c      	ldr	r4, [r7, #0]
 8002f8e:	69b8      	ldr	r0, [r7, #24]
 8002f90:	f7fd fe8e 	bl	8000cb0 <__aeabi_i2f>
 8002f94:	4603      	mov	r3, r0
 8002f96:	4619      	mov	r1, r3
 8002f98:	4620      	mov	r0, r4
 8002f9a:	f7fd fdd3 	bl	8000b44 <__aeabi_fsub>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	617b      	str	r3, [r7, #20]
	int tmpInt2 = trunc(tmpFrac * 10000);
 8002fa2:	4934      	ldr	r1, [pc, #208]	; (8003074 <read_T_and_H_SI7021+0x15c>)
 8002fa4:	6978      	ldr	r0, [r7, #20]
 8002fa6:	f7fd fed7 	bl	8000d58 <__aeabi_fmul>
 8002faa:	4603      	mov	r3, r0
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fd fa3b 	bl	8000428 <__aeabi_f2d>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	460c      	mov	r4, r1
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	4621      	mov	r1, r4
 8002fba:	f00b fde1 	bl	800eb80 <trunc>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	460c      	mov	r4, r1
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	4621      	mov	r1, r4
 8002fc6:	f7fd fd21 	bl	8000a0c <__aeabi_d2iz>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	613b      	str	r3, [r7, #16]
		HAL_UART_Transmit(&huart1 , (uint8_t *)str, size, 0xFFFF);
		memset(str, 0 , sizeof(str));
	#endif

	// Save in global variable
	sprintf(temperature_si7021,"T:%s%d\0", tmpSign, tmpInt1);
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	6a3a      	ldr	r2, [r7, #32]
 8002fd2:	4929      	ldr	r1, [pc, #164]	; (8003078 <read_T_and_H_SI7021+0x160>)
 8002fd4:	4829      	ldr	r0, [pc, #164]	; (800307c <read_T_and_H_SI7021+0x164>)
 8002fd6:	f008 fc29 	bl	800b82c <siprintf>

	// Read humidity
	STATUS = -1;
 8002fda:	23ff      	movs	r3, #255	; 0xff
 8002fdc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	STATUS = r_single_Si7021(&data, Humidity);
 8002fe0:	463b      	mov	r3, r7
 8002fe2:	2100      	movs	r1, #0
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f000 f8e3 	bl	80031b0 <r_single_Si7021>
 8002fea:	4603      	mov	r3, r0
 8002fec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
//		while(1){}
//	}

	//// For avoid float print
	//// char *tmpSign = (data < 0) ? "-" : "";
	tmpVal = (data < 0) ? -data : data;
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	f04f 0100 	mov.w	r1, #0
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7fe f84c 	bl	8001094 <__aeabi_fcmplt>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d003      	beq.n	800300a <read_T_and_H_SI7021+0xf2>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003008:	e000      	b.n	800300c <read_T_and_H_SI7021+0xf4>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	61fb      	str	r3, [r7, #28]

	tmpInt1 = tmpVal;
 800300e:	69f8      	ldr	r0, [r7, #28]
 8003010:	f7fe f868 	bl	80010e4 <__aeabi_f2iz>
 8003014:	4603      	mov	r3, r0
 8003016:	61bb      	str	r3, [r7, #24]
	tmpFrac = (data - tmpInt1);
 8003018:	683c      	ldr	r4, [r7, #0]
 800301a:	69b8      	ldr	r0, [r7, #24]
 800301c:	f7fd fe48 	bl	8000cb0 <__aeabi_i2f>
 8003020:	4603      	mov	r3, r0
 8003022:	4619      	mov	r1, r3
 8003024:	4620      	mov	r0, r4
 8003026:	f7fd fd8d 	bl	8000b44 <__aeabi_fsub>
 800302a:	4603      	mov	r3, r0
 800302c:	617b      	str	r3, [r7, #20]
	tmpInt2 = trunc(tmpFrac * 10000);
 800302e:	4911      	ldr	r1, [pc, #68]	; (8003074 <read_T_and_H_SI7021+0x15c>)
 8003030:	6978      	ldr	r0, [r7, #20]
 8003032:	f7fd fe91 	bl	8000d58 <__aeabi_fmul>
 8003036:	4603      	mov	r3, r0
 8003038:	4618      	mov	r0, r3
 800303a:	f7fd f9f5 	bl	8000428 <__aeabi_f2d>
 800303e:	4603      	mov	r3, r0
 8003040:	460c      	mov	r4, r1
 8003042:	4618      	mov	r0, r3
 8003044:	4621      	mov	r1, r4
 8003046:	f00b fd9b 	bl	800eb80 <trunc>
 800304a:	4603      	mov	r3, r0
 800304c:	460c      	mov	r4, r1
 800304e:	4618      	mov	r0, r3
 8003050:	4621      	mov	r1, r4
 8003052:	f7fd fcdb 	bl	8000a0c <__aeabi_d2iz>
 8003056:	4603      	mov	r3, r0
 8003058:	613b      	str	r3, [r7, #16]
		HAL_UART_Transmit(&huart1 , (uint8_t *)str, size, 0xFFFF);
		memset(str, 0 , sizeof(str));
	#endif

	// Save in global variable
	sprintf(humidity_si7021,"H:%d\0", tmpInt1);
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	4908      	ldr	r1, [pc, #32]	; (8003080 <read_T_and_H_SI7021+0x168>)
 800305e:	4809      	ldr	r0, [pc, #36]	; (8003084 <read_T_and_H_SI7021+0x16c>)
 8003060:	f008 fbe4 	bl	800b82c <siprintf>

}
 8003064:	bf00      	nop
 8003066:	372c      	adds	r7, #44	; 0x2c
 8003068:	46bd      	mov	sp, r7
 800306a:	bd90      	pop	{r4, r7, pc}
 800306c:	0800ed20 	.word	0x0800ed20
 8003070:	0800ed24 	.word	0x0800ed24
 8003074:	461c4000 	.word	0x461c4000
 8003078:	0800ed28 	.word	0x0800ed28
 800307c:	20000710 	.word	0x20000710
 8003080:	0800ed30 	.word	0x0800ed30
 8003084:	20000718 	.word	0x20000718

08003088 <process_temp_code>:
static uint16_t convert_to_uint16(uint8_t bytes[]);
static int8_t w_reg(uint8_t value, Si7021_registers_t reg);
static int8_t r_reg(Si7021_registers_t reg);

static float process_temp_code(uint16_t temp_code)
{
 8003088:	b590      	push	{r4, r7, lr}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	4603      	mov	r3, r0
 8003090:	80fb      	strh	r3, [r7, #6]
  return (float)(((175.72 * temp_code) / 65536.0) - 46.85);
 8003092:	88fb      	ldrh	r3, [r7, #6]
 8003094:	4618      	mov	r0, r3
 8003096:	f7fd f9b5 	bl	8000404 <__aeabi_i2d>
 800309a:	a311      	add	r3, pc, #68	; (adr r3, 80030e0 <process_temp_code+0x58>)
 800309c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a0:	f7fd fa1a 	bl	80004d8 <__aeabi_dmul>
 80030a4:	4603      	mov	r3, r0
 80030a6:	460c      	mov	r4, r1
 80030a8:	4618      	mov	r0, r3
 80030aa:	4621      	mov	r1, r4
 80030ac:	f04f 0200 	mov.w	r2, #0
 80030b0:	4b0f      	ldr	r3, [pc, #60]	; (80030f0 <process_temp_code+0x68>)
 80030b2:	f7fd fb3b 	bl	800072c <__aeabi_ddiv>
 80030b6:	4603      	mov	r3, r0
 80030b8:	460c      	mov	r4, r1
 80030ba:	4618      	mov	r0, r3
 80030bc:	4621      	mov	r1, r4
 80030be:	a30a      	add	r3, pc, #40	; (adr r3, 80030e8 <process_temp_code+0x60>)
 80030c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c4:	f7fd f850 	bl	8000168 <__aeabi_dsub>
 80030c8:	4603      	mov	r3, r0
 80030ca:	460c      	mov	r4, r1
 80030cc:	4618      	mov	r0, r3
 80030ce:	4621      	mov	r1, r4
 80030d0:	f7fd fce4 	bl	8000a9c <__aeabi_d2f>
 80030d4:	4603      	mov	r3, r0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd90      	pop	{r4, r7, pc}
 80030de:	bf00      	nop
 80030e0:	3d70a3d7 	.word	0x3d70a3d7
 80030e4:	4065f70a 	.word	0x4065f70a
 80030e8:	cccccccd 	.word	0xcccccccd
 80030ec:	40476ccc 	.word	0x40476ccc
 80030f0:	40f00000 	.word	0x40f00000

080030f4 <process_humi_code>:

static float process_humi_code(uint16_t humi_code)
{
 80030f4:	b590      	push	{r4, r7, lr}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	80fb      	strh	r3, [r7, #6]
  float value = (float)(((125.0 * humi_code) / 65536.0) - 6.0);
 80030fe:	88fb      	ldrh	r3, [r7, #6]
 8003100:	4618      	mov	r0, r3
 8003102:	f7fd f97f 	bl	8000404 <__aeabi_i2d>
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	4b1b      	ldr	r3, [pc, #108]	; (8003178 <process_humi_code+0x84>)
 800310c:	f7fd f9e4 	bl	80004d8 <__aeabi_dmul>
 8003110:	4603      	mov	r3, r0
 8003112:	460c      	mov	r4, r1
 8003114:	4618      	mov	r0, r3
 8003116:	4621      	mov	r1, r4
 8003118:	f04f 0200 	mov.w	r2, #0
 800311c:	4b17      	ldr	r3, [pc, #92]	; (800317c <process_humi_code+0x88>)
 800311e:	f7fd fb05 	bl	800072c <__aeabi_ddiv>
 8003122:	4603      	mov	r3, r0
 8003124:	460c      	mov	r4, r1
 8003126:	4618      	mov	r0, r3
 8003128:	4621      	mov	r1, r4
 800312a:	f04f 0200 	mov.w	r2, #0
 800312e:	4b14      	ldr	r3, [pc, #80]	; (8003180 <process_humi_code+0x8c>)
 8003130:	f7fd f81a 	bl	8000168 <__aeabi_dsub>
 8003134:	4603      	mov	r3, r0
 8003136:	460c      	mov	r4, r1
 8003138:	4618      	mov	r0, r3
 800313a:	4621      	mov	r1, r4
 800313c:	f7fd fcae 	bl	8000a9c <__aeabi_d2f>
 8003140:	4603      	mov	r3, r0
 8003142:	60fb      	str	r3, [r7, #12]

  if(value < 0)
 8003144:	f04f 0100 	mov.w	r1, #0
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f7fd ffa3 	bl	8001094 <__aeabi_fcmplt>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d002      	beq.n	800315a <process_humi_code+0x66>
    return 0;
 8003154:	f04f 0300 	mov.w	r3, #0
 8003158:	e009      	b.n	800316e <process_humi_code+0x7a>
  else if(value > 100)
 800315a:	490a      	ldr	r1, [pc, #40]	; (8003184 <process_humi_code+0x90>)
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f7fd ffb7 	bl	80010d0 <__aeabi_fcmpgt>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <process_humi_code+0x78>
    return 100;
 8003168:	4b06      	ldr	r3, [pc, #24]	; (8003184 <process_humi_code+0x90>)
 800316a:	e000      	b.n	800316e <process_humi_code+0x7a>
  else
    return (float)value;
 800316c:	68fb      	ldr	r3, [r7, #12]
}
 800316e:	4618      	mov	r0, r3
 8003170:	3714      	adds	r7, #20
 8003172:	46bd      	mov	sp, r7
 8003174:	bd90      	pop	{r4, r7, pc}
 8003176:	bf00      	nop
 8003178:	405f4000 	.word	0x405f4000
 800317c:	40f00000 	.word	0x40f00000
 8003180:	40180000 	.word	0x40180000
 8003184:	42c80000 	.word	0x42c80000

08003188 <convert_to_uint16>:

static uint16_t convert_to_uint16(uint8_t bytes[])
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  return (uint16_t)((bytes[0]<<8) | bytes[1]);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	021b      	lsls	r3, r3, #8
 8003196:	b21a      	sxth	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	3301      	adds	r3, #1
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	b21b      	sxth	r3, r3
 80031a0:	4313      	orrs	r3, r2
 80031a2:	b21b      	sxth	r3, r3
 80031a4:	b29b      	uxth	r3, r3
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr

080031b0 <r_single_Si7021>:
  else
    return 0;
}

int8_t r_single_Si7021(float* data, Si7021_measurement_type_t type)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af02      	add	r7, sp, #8
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	70fb      	strb	r3, [r7, #3]
  uint8_t cmd;
  uint8_t buffer[2];
  uint16_t code;

  if(type == Humidity)
 80031bc:	78fb      	ldrb	r3, [r7, #3]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d102      	bne.n	80031c8 <r_single_Si7021+0x18>
    cmd = Humi_HM;
 80031c2:	23e5      	movs	r3, #229	; 0xe5
 80031c4:	737b      	strb	r3, [r7, #13]
 80031c6:	e008      	b.n	80031da <r_single_Si7021+0x2a>
  else if(type == Temperature)
 80031c8:	78fb      	ldrb	r3, [r7, #3]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d102      	bne.n	80031d4 <r_single_Si7021+0x24>
    cmd = Temp_HM;
 80031ce:	23e3      	movs	r3, #227	; 0xe3
 80031d0:	737b      	strb	r3, [r7, #13]
 80031d2:	e002      	b.n	80031da <r_single_Si7021+0x2a>
  else
    return -1;
 80031d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80031d8:	e03c      	b.n	8003254 <r_single_Si7021+0xa4>

  if(HAL_OK != HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR, &cmd, 1, 10000))
 80031da:	2180      	movs	r1, #128	; 0x80
 80031dc:	f107 020d 	add.w	r2, r7, #13
 80031e0:	f242 7310 	movw	r3, #10000	; 0x2710
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	2301      	movs	r3, #1
 80031e8:	481c      	ldr	r0, [pc, #112]	; (800325c <r_single_Si7021+0xac>)
 80031ea:	f004 fae3 	bl	80077b4 <HAL_I2C_Master_Transmit>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d002      	beq.n	80031fa <r_single_Si7021+0x4a>
    return -1;
 80031f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80031f8:	e02c      	b.n	8003254 <r_single_Si7021+0xa4>

  if(HAL_OK != HAL_I2C_Master_Receive(&hi2c1, I2C_ADDR, buffer, 2, 10000))
 80031fa:	2180      	movs	r1, #128	; 0x80
 80031fc:	f107 0208 	add.w	r2, r7, #8
 8003200:	f242 7310 	movw	r3, #10000	; 0x2710
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	2302      	movs	r3, #2
 8003208:	4814      	ldr	r0, [pc, #80]	; (800325c <r_single_Si7021+0xac>)
 800320a:	f004 fbd1 	bl	80079b0 <HAL_I2C_Master_Receive>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d002      	beq.n	800321a <r_single_Si7021+0x6a>
    return -1;
 8003214:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003218:	e01c      	b.n	8003254 <r_single_Si7021+0xa4>

  code = convert_to_uint16(buffer);
 800321a:	f107 0308 	add.w	r3, r7, #8
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff ffb2 	bl	8003188 <convert_to_uint16>
 8003224:	4603      	mov	r3, r0
 8003226:	81fb      	strh	r3, [r7, #14]

  if(type == Humidity)
 8003228:	78fb      	ldrb	r3, [r7, #3]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d107      	bne.n	800323e <r_single_Si7021+0x8e>
    *data = process_humi_code(code);
 800322e:	89fb      	ldrh	r3, [r7, #14]
 8003230:	4618      	mov	r0, r3
 8003232:	f7ff ff5f 	bl	80030f4 <process_humi_code>
 8003236:	4602      	mov	r2, r0
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	e009      	b.n	8003252 <r_single_Si7021+0xa2>
  else if(type == Temperature)
 800323e:	78fb      	ldrb	r3, [r7, #3]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d106      	bne.n	8003252 <r_single_Si7021+0xa2>
    *data = process_temp_code(code);
 8003244:	89fb      	ldrh	r3, [r7, #14]
 8003246:	4618      	mov	r0, r3
 8003248:	f7ff ff1e 	bl	8003088 <process_temp_code>
 800324c:	4602      	mov	r2, r0
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	601a      	str	r2, [r3, #0]

  return 0;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	20000870 	.word	0x20000870

08003260 <HAL_UART_RxCpltCallback>:
// -----------------------------------------------------------------------------
// Receive data from GPS module
#if GPS
	uint8_t flag = 0;					// Flag signals what GPS buffer is full
	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)    // was   void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
		flag = 1;
 8003268:	4b03      	ldr	r3, [pc, #12]	; (8003278 <HAL_UART_RxCpltCallback+0x18>)
 800326a:	2201      	movs	r2, #1
 800326c:	701a      	strb	r2, [r3, #0]
	}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr
 8003278:	200002d8 	.word	0x200002d8

0800327c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003282:	f003 fbaf 	bl	80069e4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003286:	f000 f8bd 	bl	8003404 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800328a:	f000 fb9d 	bl	80039c8 <MX_GPIO_Init>
  MX_DMA_Init();
 800328e:	f000 fb7d 	bl	800398c <MX_DMA_Init>
  MX_I2C1_Init();
 8003292:	f000 f8fd 	bl	8003490 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003296:	f000 fafb 	bl	8003890 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800329a:	f000 fb4d 	bl	8003938 <MX_USART3_UART_Init>
  MX_SPI2_Init();
 800329e:	f000 f925 	bl	80034ec <MX_SPI2_Init>
  MX_TIM1_Init();
 80032a2:	f000 f959 	bl	8003558 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80032a6:	f000 fb1d 	bl	80038e4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80032aa:	f000 f9f7 	bl	800369c <MX_TIM2_Init>
  MX_FATFS_Init();
 80032ae:	f008 f8c5 	bl	800b43c <MX_FATFS_Init>
  MX_TIM3_Init();
 80032b2:	f000 fa69 	bl	8003788 <MX_TIM3_Init>
	#if H_a_T_SI7021
  		//read_T_and_H_SI7021();
	#endif

	#if OLED
  		init_oled();
 80032b6:	f001 ff92 	bl	80051de <init_oled>
	  //test_oled();
	#endif

	#if GPS
  		memset(GPS_buff ,0 ,sizeof(GPS_buff));
 80032ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032be:	2100      	movs	r1, #0
 80032c0:	4846      	ldr	r0, [pc, #280]	; (80033dc <main+0x160>)
 80032c2:	f008 f9f5 	bl	800b6b0 <memset>
  		HAL_UART_Receive_DMA(&huart3, GPS_buff, 512);
 80032c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032ca:	4944      	ldr	r1, [pc, #272]	; (80033dc <main+0x160>)
 80032cc:	4844      	ldr	r0, [pc, #272]	; (80033e0 <main+0x164>)
 80032ce:	f007 fc89 	bl	800abe4 <HAL_UART_Receive_DMA>



  	// Green LED	////////////

  	HAL_TIM_PWM_Start_IT(&htim3,  TIM_CHANNEL_1);			// Big green LED
 80032d2:	2100      	movs	r1, #0
 80032d4:	4843      	ldr	r0, [pc, #268]	; (80033e4 <main+0x168>)
 80032d6:	f006 fc17 	bl	8009b08 <HAL_TIM_PWM_Start_IT>
  	HAL_TIM_PWM_Start_IT(&htim3,  TIM_CHANNEL_2);			// Vibro motor
 80032da:	2104      	movs	r1, #4
 80032dc:	4841      	ldr	r0, [pc, #260]	; (80033e4 <main+0x168>)
 80032de:	f006 fc13 	bl	8009b08 <HAL_TIM_PWM_Start_IT>





  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);		// Servo motor
 80032e2:	2100      	movs	r1, #0
 80032e4:	4840      	ldr	r0, [pc, #256]	; (80033e8 <main+0x16c>)
 80032e6:	f006 fb6d 	bl	80099c4 <HAL_TIM_PWM_Start>
  	//HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);

  	///////////////////////////////////////////////////////////////////
  	// Turn on interrupt, if in RX buffer are one byte
  	// Register CR1-> RXNEIE
  	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 80032ea:	4b40      	ldr	r3, [pc, #256]	; (80033ec <main+0x170>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68da      	ldr	r2, [r3, #12]
 80032f0:	4b3e      	ldr	r3, [pc, #248]	; (80033ec <main+0x170>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f042 0220 	orr.w	r2, r2, #32
 80032f8:	60da      	str	r2, [r3, #12]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  	// Test led
  	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80032fa:	2201      	movs	r2, #1
 80032fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003300:	483b      	ldr	r0, [pc, #236]	; (80033f0 <main+0x174>)
 8003302:	f004 f8d6 	bl	80074b2 <HAL_GPIO_WritePin>
  		}
  	}
  	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1); // stop generation of pwm
  #endif

  int EXIT = 0;
 8003306:	2300      	movs	r3, #0
 8003308:	607b      	str	r3, [r7, #4]
	//HAL_Delay(2000);
	//test_function(); 				// TEST FUNCTUION <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<

	//test_flash_W25Q();

	EXIT = 0;
 800330a:	2300      	movs	r3, #0
 800330c:	607b      	str	r3, [r7, #4]
	char sign = 0;													// Char for keyboard
 800330e:	2300      	movs	r3, #0
 8003310:	70fb      	strb	r3, [r7, #3]

	touch_bakcklight(0);											// Turn off Fingerprint modeul LED
 8003312:	2000      	movs	r0, #0
 8003314:	f7fd ffe4 	bl	80012e0 <touch_bakcklight>

	print_main_menu();  											// Print main menu on OLED
 8003318:	f001 ff9a 	bl	8005250 <print_main_menu>

	do                                                            	// Wait for choice
	{
		sign = read_one_sign_from_keyboard();                     	// Read sign from keyboard
 800331c:	f000 fc20 	bl	8003b60 <read_one_sign_from_keyboard>
 8003320:	4603      	mov	r3, r0
 8003322:	70fb      	strb	r3, [r7, #3]

		if(sign == '1')    							// If select GSM mode
 8003324:	78fb      	ldrb	r3, [r7, #3]
 8003326:	2b31      	cmp	r3, #49	; 0x31
 8003328:	d10f      	bne.n	800334a <main+0xce>
		{
			GSM_MODE = true;
 800332a:	4b32      	ldr	r3, [pc, #200]	; (80033f4 <main+0x178>)
 800332c:	2201      	movs	r2, #1
 800332e:	701a      	strb	r2, [r3, #0]
			while(GSM_MODE && (EXIT == 0))
 8003330:	e004      	b.n	800333c <main+0xc0>
			{
				EXIT = gsm_mode(sign);          	// Flash memory: 99.69 - 92.26 = 7.43 %
 8003332:	78fb      	ldrb	r3, [r7, #3]
 8003334:	4618      	mov	r0, r3
 8003336:	f000 fdbb 	bl	8003eb0 <gsm_mode>
 800333a:	6078      	str	r0, [r7, #4]
			while(GSM_MODE && (EXIT == 0))
 800333c:	4b2d      	ldr	r3, [pc, #180]	; (80033f4 <main+0x178>)
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d002      	beq.n	800334a <main+0xce>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d0f3      	beq.n	8003332 <main+0xb6>
			}
		}
		if(sign == '2')    							// If select GPS mode
 800334a:	78fb      	ldrb	r3, [r7, #3]
 800334c:	2b32      	cmp	r3, #50	; 0x32
 800334e:	d10f      	bne.n	8003370 <main+0xf4>
		{
			GPS_MODE = true;
 8003350:	4b29      	ldr	r3, [pc, #164]	; (80033f8 <main+0x17c>)
 8003352:	2201      	movs	r2, #1
 8003354:	701a      	strb	r2, [r3, #0]
			while (GPS_MODE && (EXIT == 0))
 8003356:	e004      	b.n	8003362 <main+0xe6>
			{
				EXIT = gps_mode(sign);				// Flash memory: 99.69 - 75.37 = 24.32 %
 8003358:	78fb      	ldrb	r3, [r7, #3]
 800335a:	4618      	mov	r0, r3
 800335c:	f000 fd34 	bl	8003dc8 <gps_mode>
 8003360:	6078      	str	r0, [r7, #4]
			while (GPS_MODE && (EXIT == 0))
 8003362:	4b25      	ldr	r3, [pc, #148]	; (80033f8 <main+0x17c>)
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d002      	beq.n	8003370 <main+0xf4>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d0f3      	beq.n	8003358 <main+0xdc>
			}
		}
		if(sign == '3')    							// If select FINGERPRINT MODE
 8003370:	78fb      	ldrb	r3, [r7, #3]
 8003372:	2b33      	cmp	r3, #51	; 0x33
 8003374:	d10f      	bne.n	8003396 <main+0x11a>
		{
			FINGERPRINT_MODE = true;
 8003376:	4b21      	ldr	r3, [pc, #132]	; (80033fc <main+0x180>)
 8003378:	2201      	movs	r2, #1
 800337a:	701a      	strb	r2, [r3, #0]
			while (FINGERPRINT_MODE && (EXIT == 0))
 800337c:	e004      	b.n	8003388 <main+0x10c>
			{
				EXIT = fingerprint_mode(sign);		// Flash memory: 99.69 - 96.17 = 3.52 %
 800337e:	78fb      	ldrb	r3, [r7, #3]
 8003380:	4618      	mov	r0, r3
 8003382:	f001 f827 	bl	80043d4 <fingerprint_mode>
 8003386:	6078      	str	r0, [r7, #4]
			while (FINGERPRINT_MODE && (EXIT == 0))
 8003388:	4b1c      	ldr	r3, [pc, #112]	; (80033fc <main+0x180>)
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d002      	beq.n	8003396 <main+0x11a>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d0f3      	beq.n	800337e <main+0x102>
			}
		}
		if(sign == '4')    							// If select SENSORS MODE
 8003396:	78fb      	ldrb	r3, [r7, #3]
 8003398:	2b34      	cmp	r3, #52	; 0x34
 800339a:	d10f      	bne.n	80033bc <main+0x140>
		{
			SENSORS_MODE = true;
 800339c:	4b18      	ldr	r3, [pc, #96]	; (8003400 <main+0x184>)
 800339e:	2201      	movs	r2, #1
 80033a0:	701a      	strb	r2, [r3, #0]
			while (SENSORS_MODE && (EXIT == 0))
 80033a2:	e004      	b.n	80033ae <main+0x132>
			{
				EXIT = sensors_mode(sign);			// Flash memory: 99.69 - 90.55 %
 80033a4:	78fb      	ldrb	r3, [r7, #3]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f001 f9e8 	bl	800477c <sensors_mode>
 80033ac:	6078      	str	r0, [r7, #4]
			while (SENSORS_MODE && (EXIT == 0))
 80033ae:	4b14      	ldr	r3, [pc, #80]	; (8003400 <main+0x184>)
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d002      	beq.n	80033bc <main+0x140>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d0f3      	beq.n	80033a4 <main+0x128>
			}
		}

		ssd1306_UpdateScreen();
 80033bc:	f002 fa70 	bl	80058a0 <ssd1306_UpdateScreen>
		}while ((sign != '1') && (sign != '2') && (sign != '3') && (sign != '4'));     // Select one from 3 modes
 80033c0:	78fb      	ldrb	r3, [r7, #3]
 80033c2:	2b31      	cmp	r3, #49	; 0x31
 80033c4:	d0a1      	beq.n	800330a <main+0x8e>
 80033c6:	78fb      	ldrb	r3, [r7, #3]
 80033c8:	2b32      	cmp	r3, #50	; 0x32
 80033ca:	d09e      	beq.n	800330a <main+0x8e>
 80033cc:	78fb      	ldrb	r3, [r7, #3]
 80033ce:	2b33      	cmp	r3, #51	; 0x33
 80033d0:	d09b      	beq.n	800330a <main+0x8e>
 80033d2:	78fb      	ldrb	r3, [r7, #3]
 80033d4:	2b34      	cmp	r3, #52	; 0x34
 80033d6:	d1a1      	bne.n	800331c <main+0xa0>
{
 80033d8:	e797      	b.n	800330a <main+0x8e>
 80033da:	bf00      	nop
 80033dc:	2000090c 	.word	0x2000090c
 80033e0:	20000830 	.word	0x20000830
 80033e4:	200008c4 	.word	0x200008c4
 80033e8:	20000b94 	.word	0x20000b94
 80033ec:	20000bdc 	.word	0x20000bdc
 80033f0:	40011000 	.word	0x40011000
 80033f4:	200002d3 	.word	0x200002d3
 80033f8:	200002d4 	.word	0x200002d4
 80033fc:	200002d5 	.word	0x200002d5
 8003400:	200002d6 	.word	0x200002d6

08003404 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b090      	sub	sp, #64	; 0x40
 8003408:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800340a:	f107 0318 	add.w	r3, r7, #24
 800340e:	2228      	movs	r2, #40	; 0x28
 8003410:	2100      	movs	r1, #0
 8003412:	4618      	mov	r0, r3
 8003414:	f008 f94c 	bl	800b6b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003418:	1d3b      	adds	r3, r7, #4
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	605a      	str	r2, [r3, #4]
 8003420:	609a      	str	r2, [r3, #8]
 8003422:	60da      	str	r2, [r3, #12]
 8003424:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003426:	2301      	movs	r3, #1
 8003428:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800342a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800342e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003430:	2300      	movs	r3, #0
 8003432:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003434:	2301      	movs	r3, #1
 8003436:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003438:	2302      	movs	r3, #2
 800343a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800343c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003440:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003442:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003446:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003448:	f107 0318 	add.w	r3, r7, #24
 800344c:	4618      	mov	r0, r3
 800344e:	f005 f9c5 	bl	80087dc <HAL_RCC_OscConfig>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8003458:	f001 febb 	bl	80051d2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800345c:	230f      	movs	r3, #15
 800345e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003460:	2302      	movs	r3, #2
 8003462:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003464:	2300      	movs	r3, #0
 8003466:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003468:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800346c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800346e:	2300      	movs	r3, #0
 8003470:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003472:	1d3b      	adds	r3, r7, #4
 8003474:	2102      	movs	r1, #2
 8003476:	4618      	mov	r0, r3
 8003478:	f005 fc30 	bl	8008cdc <HAL_RCC_ClockConfig>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8003482:	f001 fea6 	bl	80051d2 <Error_Handler>
  }
}
 8003486:	bf00      	nop
 8003488:	3740      	adds	r7, #64	; 0x40
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
	...

08003490 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003494:	4b12      	ldr	r3, [pc, #72]	; (80034e0 <MX_I2C1_Init+0x50>)
 8003496:	4a13      	ldr	r2, [pc, #76]	; (80034e4 <MX_I2C1_Init+0x54>)
 8003498:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800349a:	4b11      	ldr	r3, [pc, #68]	; (80034e0 <MX_I2C1_Init+0x50>)
 800349c:	4a12      	ldr	r2, [pc, #72]	; (80034e8 <MX_I2C1_Init+0x58>)
 800349e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80034a0:	4b0f      	ldr	r3, [pc, #60]	; (80034e0 <MX_I2C1_Init+0x50>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80034a6:	4b0e      	ldr	r3, [pc, #56]	; (80034e0 <MX_I2C1_Init+0x50>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80034ac:	4b0c      	ldr	r3, [pc, #48]	; (80034e0 <MX_I2C1_Init+0x50>)
 80034ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80034b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80034b4:	4b0a      	ldr	r3, [pc, #40]	; (80034e0 <MX_I2C1_Init+0x50>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80034ba:	4b09      	ldr	r3, [pc, #36]	; (80034e0 <MX_I2C1_Init+0x50>)
 80034bc:	2200      	movs	r2, #0
 80034be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034c0:	4b07      	ldr	r3, [pc, #28]	; (80034e0 <MX_I2C1_Init+0x50>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80034c6:	4b06      	ldr	r3, [pc, #24]	; (80034e0 <MX_I2C1_Init+0x50>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80034cc:	4804      	ldr	r0, [pc, #16]	; (80034e0 <MX_I2C1_Init+0x50>)
 80034ce:	f004 f839 	bl	8007544 <HAL_I2C_Init>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80034d8:	f001 fe7b 	bl	80051d2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80034dc:	bf00      	nop
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	20000870 	.word	0x20000870
 80034e4:	40005400 	.word	0x40005400
 80034e8:	000186a0 	.word	0x000186a0

080034ec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80034f0:	4b17      	ldr	r3, [pc, #92]	; (8003550 <MX_SPI2_Init+0x64>)
 80034f2:	4a18      	ldr	r2, [pc, #96]	; (8003554 <MX_SPI2_Init+0x68>)
 80034f4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80034f6:	4b16      	ldr	r3, [pc, #88]	; (8003550 <MX_SPI2_Init+0x64>)
 80034f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80034fc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80034fe:	4b14      	ldr	r3, [pc, #80]	; (8003550 <MX_SPI2_Init+0x64>)
 8003500:	2200      	movs	r2, #0
 8003502:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003504:	4b12      	ldr	r3, [pc, #72]	; (8003550 <MX_SPI2_Init+0x64>)
 8003506:	2200      	movs	r2, #0
 8003508:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800350a:	4b11      	ldr	r3, [pc, #68]	; (8003550 <MX_SPI2_Init+0x64>)
 800350c:	2200      	movs	r2, #0
 800350e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003510:	4b0f      	ldr	r3, [pc, #60]	; (8003550 <MX_SPI2_Init+0x64>)
 8003512:	2200      	movs	r2, #0
 8003514:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003516:	4b0e      	ldr	r3, [pc, #56]	; (8003550 <MX_SPI2_Init+0x64>)
 8003518:	f44f 7200 	mov.w	r2, #512	; 0x200
 800351c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800351e:	4b0c      	ldr	r3, [pc, #48]	; (8003550 <MX_SPI2_Init+0x64>)
 8003520:	2210      	movs	r2, #16
 8003522:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003524:	4b0a      	ldr	r3, [pc, #40]	; (8003550 <MX_SPI2_Init+0x64>)
 8003526:	2200      	movs	r2, #0
 8003528:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800352a:	4b09      	ldr	r3, [pc, #36]	; (8003550 <MX_SPI2_Init+0x64>)
 800352c:	2200      	movs	r2, #0
 800352e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003530:	4b07      	ldr	r3, [pc, #28]	; (8003550 <MX_SPI2_Init+0x64>)
 8003532:	2200      	movs	r2, #0
 8003534:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003536:	4b06      	ldr	r3, [pc, #24]	; (8003550 <MX_SPI2_Init+0x64>)
 8003538:	220a      	movs	r2, #10
 800353a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800353c:	4804      	ldr	r0, [pc, #16]	; (8003550 <MX_SPI2_Init+0x64>)
 800353e:	f005 fd69 	bl	8009014 <HAL_SPI_Init>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003548:	f001 fe43 	bl	80051d2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800354c:	bf00      	nop
 800354e:	bd80      	pop	{r7, pc}
 8003550:	20000794 	.word	0x20000794
 8003554:	40003800 	.word	0x40003800

08003558 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b096      	sub	sp, #88	; 0x58
 800355c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800355e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]
 8003566:	605a      	str	r2, [r3, #4]
 8003568:	609a      	str	r2, [r3, #8]
 800356a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800356c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003570:	2200      	movs	r2, #0
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003576:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800357a:	2200      	movs	r2, #0
 800357c:	601a      	str	r2, [r3, #0]
 800357e:	605a      	str	r2, [r3, #4]
 8003580:	609a      	str	r2, [r3, #8]
 8003582:	60da      	str	r2, [r3, #12]
 8003584:	611a      	str	r2, [r3, #16]
 8003586:	615a      	str	r2, [r3, #20]
 8003588:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800358a:	1d3b      	adds	r3, r7, #4
 800358c:	2220      	movs	r2, #32
 800358e:	2100      	movs	r1, #0
 8003590:	4618      	mov	r0, r3
 8003592:	f008 f88d 	bl	800b6b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003596:	4b3f      	ldr	r3, [pc, #252]	; (8003694 <MX_TIM1_Init+0x13c>)
 8003598:	4a3f      	ldr	r2, [pc, #252]	; (8003698 <MX_TIM1_Init+0x140>)
 800359a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15600;
 800359c:	4b3d      	ldr	r3, [pc, #244]	; (8003694 <MX_TIM1_Init+0x13c>)
 800359e:	f643 42f0 	movw	r2, #15600	; 0x3cf0
 80035a2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035a4:	4b3b      	ldr	r3, [pc, #236]	; (8003694 <MX_TIM1_Init+0x13c>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4000;
 80035aa:	4b3a      	ldr	r3, [pc, #232]	; (8003694 <MX_TIM1_Init+0x13c>)
 80035ac:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80035b0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035b2:	4b38      	ldr	r3, [pc, #224]	; (8003694 <MX_TIM1_Init+0x13c>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80035b8:	4b36      	ldr	r3, [pc, #216]	; (8003694 <MX_TIM1_Init+0x13c>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80035be:	4b35      	ldr	r3, [pc, #212]	; (8003694 <MX_TIM1_Init+0x13c>)
 80035c0:	2280      	movs	r2, #128	; 0x80
 80035c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80035c4:	4833      	ldr	r0, [pc, #204]	; (8003694 <MX_TIM1_Init+0x13c>)
 80035c6:	f006 f955 	bl	8009874 <HAL_TIM_Base_Init>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80035d0:	f001 fdff 	bl	80051d2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035d8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80035da:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80035de:	4619      	mov	r1, r3
 80035e0:	482c      	ldr	r0, [pc, #176]	; (8003694 <MX_TIM1_Init+0x13c>)
 80035e2:	f006 fd3f 	bl	800a064 <HAL_TIM_ConfigClockSource>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80035ec:	f001 fdf1 	bl	80051d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80035f0:	4828      	ldr	r0, [pc, #160]	; (8003694 <MX_TIM1_Init+0x13c>)
 80035f2:	f006 f98e 	bl	8009912 <HAL_TIM_PWM_Init>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80035fc:	f001 fde9 	bl	80051d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003600:	2300      	movs	r3, #0
 8003602:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003604:	2300      	movs	r3, #0
 8003606:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003608:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800360c:	4619      	mov	r1, r3
 800360e:	4821      	ldr	r0, [pc, #132]	; (8003694 <MX_TIM1_Init+0x13c>)
 8003610:	f007 f8a8 	bl	800a764 <HAL_TIMEx_MasterConfigSynchronization>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800361a:	f001 fdda 	bl	80051d2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800361e:	2360      	movs	r3, #96	; 0x60
 8003620:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003622:	2300      	movs	r3, #0
 8003624:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003626:	2300      	movs	r3, #0
 8003628:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800362a:	2300      	movs	r3, #0
 800362c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800362e:	2300      	movs	r3, #0
 8003630:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003632:	2300      	movs	r3, #0
 8003634:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003636:	2300      	movs	r3, #0
 8003638:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800363a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800363e:	2200      	movs	r2, #0
 8003640:	4619      	mov	r1, r3
 8003642:	4814      	ldr	r0, [pc, #80]	; (8003694 <MX_TIM1_Init+0x13c>)
 8003644:	f006 fc50 	bl	8009ee8 <HAL_TIM_PWM_ConfigChannel>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 800364e:	f001 fdc0 	bl	80051d2 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003652:	2300      	movs	r3, #0
 8003654:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003656:	2300      	movs	r3, #0
 8003658:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800365a:	2300      	movs	r3, #0
 800365c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800365e:	2300      	movs	r3, #0
 8003660:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003662:	2300      	movs	r3, #0
 8003664:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003666:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800366a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800366c:	2300      	movs	r3, #0
 800366e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003670:	1d3b      	adds	r3, r7, #4
 8003672:	4619      	mov	r1, r3
 8003674:	4807      	ldr	r0, [pc, #28]	; (8003694 <MX_TIM1_Init+0x13c>)
 8003676:	f007 f8d3 	bl	800a820 <HAL_TIMEx_ConfigBreakDeadTime>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d001      	beq.n	8003684 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8003680:	f001 fda7 	bl	80051d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003684:	4803      	ldr	r0, [pc, #12]	; (8003694 <MX_TIM1_Init+0x13c>)
 8003686:	f002 fb69 	bl	8005d5c <HAL_TIM_MspPostInit>

}
 800368a:	bf00      	nop
 800368c:	3758      	adds	r7, #88	; 0x58
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	20000b4c 	.word	0x20000b4c
 8003698:	40012c00 	.word	0x40012c00

0800369c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b08e      	sub	sp, #56	; 0x38
 80036a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80036a6:	2200      	movs	r2, #0
 80036a8:	601a      	str	r2, [r3, #0]
 80036aa:	605a      	str	r2, [r3, #4]
 80036ac:	609a      	str	r2, [r3, #8]
 80036ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036b0:	f107 0320 	add.w	r3, r7, #32
 80036b4:	2200      	movs	r2, #0
 80036b6:	601a      	str	r2, [r3, #0]
 80036b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036ba:	1d3b      	adds	r3, r7, #4
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	605a      	str	r2, [r3, #4]
 80036c2:	609a      	str	r2, [r3, #8]
 80036c4:	60da      	str	r2, [r3, #12]
 80036c6:	611a      	str	r2, [r3, #16]
 80036c8:	615a      	str	r2, [r3, #20]
 80036ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80036cc:	4b2d      	ldr	r3, [pc, #180]	; (8003784 <MX_TIM2_Init+0xe8>)
 80036ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80036d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 80036d4:	4b2b      	ldr	r3, [pc, #172]	; (8003784 <MX_TIM2_Init+0xe8>)
 80036d6:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80036da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036dc:	4b29      	ldr	r3, [pc, #164]	; (8003784 <MX_TIM2_Init+0xe8>)
 80036de:	2200      	movs	r2, #0
 80036e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200;
 80036e2:	4b28      	ldr	r3, [pc, #160]	; (8003784 <MX_TIM2_Init+0xe8>)
 80036e4:	22c8      	movs	r2, #200	; 0xc8
 80036e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036e8:	4b26      	ldr	r3, [pc, #152]	; (8003784 <MX_TIM2_Init+0xe8>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80036ee:	4b25      	ldr	r3, [pc, #148]	; (8003784 <MX_TIM2_Init+0xe8>)
 80036f0:	2280      	movs	r2, #128	; 0x80
 80036f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80036f4:	4823      	ldr	r0, [pc, #140]	; (8003784 <MX_TIM2_Init+0xe8>)
 80036f6:	f006 f8bd 	bl	8009874 <HAL_TIM_Base_Init>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003700:	f001 fd67 	bl	80051d2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003704:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003708:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800370a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800370e:	4619      	mov	r1, r3
 8003710:	481c      	ldr	r0, [pc, #112]	; (8003784 <MX_TIM2_Init+0xe8>)
 8003712:	f006 fca7 	bl	800a064 <HAL_TIM_ConfigClockSource>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d001      	beq.n	8003720 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800371c:	f001 fd59 	bl	80051d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003720:	4818      	ldr	r0, [pc, #96]	; (8003784 <MX_TIM2_Init+0xe8>)
 8003722:	f006 f8f6 	bl	8009912 <HAL_TIM_PWM_Init>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800372c:	f001 fd51 	bl	80051d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003730:	2300      	movs	r3, #0
 8003732:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003734:	2300      	movs	r3, #0
 8003736:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003738:	f107 0320 	add.w	r3, r7, #32
 800373c:	4619      	mov	r1, r3
 800373e:	4811      	ldr	r0, [pc, #68]	; (8003784 <MX_TIM2_Init+0xe8>)
 8003740:	f007 f810 	bl	800a764 <HAL_TIMEx_MasterConfigSynchronization>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800374a:	f001 fd42 	bl	80051d2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800374e:	2360      	movs	r3, #96	; 0x60
 8003750:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 25;
 8003752:	2319      	movs	r3, #25
 8003754:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003756:	2300      	movs	r3, #0
 8003758:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800375a:	2300      	movs	r3, #0
 800375c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800375e:	1d3b      	adds	r3, r7, #4
 8003760:	2200      	movs	r2, #0
 8003762:	4619      	mov	r1, r3
 8003764:	4807      	ldr	r0, [pc, #28]	; (8003784 <MX_TIM2_Init+0xe8>)
 8003766:	f006 fbbf 	bl	8009ee8 <HAL_TIM_PWM_ConfigChannel>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003770:	f001 fd2f 	bl	80051d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003774:	4803      	ldr	r0, [pc, #12]	; (8003784 <MX_TIM2_Init+0xe8>)
 8003776:	f002 faf1 	bl	8005d5c <HAL_TIM_MspPostInit>

}
 800377a:	bf00      	nop
 800377c:	3738      	adds	r7, #56	; 0x38
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	20000b94 	.word	0x20000b94

08003788 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b08e      	sub	sp, #56	; 0x38
 800378c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800378e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003792:	2200      	movs	r2, #0
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	605a      	str	r2, [r3, #4]
 8003798:	609a      	str	r2, [r3, #8]
 800379a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800379c:	f107 0320 	add.w	r3, r7, #32
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80037a6:	1d3b      	adds	r3, r7, #4
 80037a8:	2200      	movs	r2, #0
 80037aa:	601a      	str	r2, [r3, #0]
 80037ac:	605a      	str	r2, [r3, #4]
 80037ae:	609a      	str	r2, [r3, #8]
 80037b0:	60da      	str	r2, [r3, #12]
 80037b2:	611a      	str	r2, [r3, #16]
 80037b4:	615a      	str	r2, [r3, #20]
 80037b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80037b8:	4b33      	ldr	r3, [pc, #204]	; (8003888 <MX_TIM3_Init+0x100>)
 80037ba:	4a34      	ldr	r2, [pc, #208]	; (800388c <MX_TIM3_Init+0x104>)
 80037bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 80037be:	4b32      	ldr	r3, [pc, #200]	; (8003888 <MX_TIM3_Init+0x100>)
 80037c0:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80037c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037c6:	4b30      	ldr	r3, [pc, #192]	; (8003888 <MX_TIM3_Init+0x100>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 80037cc:	4b2e      	ldr	r3, [pc, #184]	; (8003888 <MX_TIM3_Init+0x100>)
 80037ce:	f242 7210 	movw	r2, #10000	; 0x2710
 80037d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037d4:	4b2c      	ldr	r3, [pc, #176]	; (8003888 <MX_TIM3_Init+0x100>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80037da:	4b2b      	ldr	r3, [pc, #172]	; (8003888 <MX_TIM3_Init+0x100>)
 80037dc:	2280      	movs	r2, #128	; 0x80
 80037de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80037e0:	4829      	ldr	r0, [pc, #164]	; (8003888 <MX_TIM3_Init+0x100>)
 80037e2:	f006 f847 	bl	8009874 <HAL_TIM_Base_Init>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d001      	beq.n	80037f0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80037ec:	f001 fcf1 	bl	80051d2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037f4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80037f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037fa:	4619      	mov	r1, r3
 80037fc:	4822      	ldr	r0, [pc, #136]	; (8003888 <MX_TIM3_Init+0x100>)
 80037fe:	f006 fc31 	bl	800a064 <HAL_TIM_ConfigClockSource>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003808:	f001 fce3 	bl	80051d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800380c:	481e      	ldr	r0, [pc, #120]	; (8003888 <MX_TIM3_Init+0x100>)
 800380e:	f006 f880 	bl	8009912 <HAL_TIM_PWM_Init>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003818:	f001 fcdb 	bl	80051d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800381c:	2300      	movs	r3, #0
 800381e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003820:	2300      	movs	r3, #0
 8003822:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003824:	f107 0320 	add.w	r3, r7, #32
 8003828:	4619      	mov	r1, r3
 800382a:	4817      	ldr	r0, [pc, #92]	; (8003888 <MX_TIM3_Init+0x100>)
 800382c:	f006 ff9a 	bl	800a764 <HAL_TIMEx_MasterConfigSynchronization>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8003836:	f001 fccc 	bl	80051d2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800383a:	2360      	movs	r3, #96	; 0x60
 800383c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5000;
 800383e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003842:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003844:	2300      	movs	r3, #0
 8003846:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003848:	2300      	movs	r3, #0
 800384a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800384c:	1d3b      	adds	r3, r7, #4
 800384e:	2200      	movs	r2, #0
 8003850:	4619      	mov	r1, r3
 8003852:	480d      	ldr	r0, [pc, #52]	; (8003888 <MX_TIM3_Init+0x100>)
 8003854:	f006 fb48 	bl	8009ee8 <HAL_TIM_PWM_ConfigChannel>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d001      	beq.n	8003862 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 800385e:	f001 fcb8 	bl	80051d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003862:	1d3b      	adds	r3, r7, #4
 8003864:	2204      	movs	r2, #4
 8003866:	4619      	mov	r1, r3
 8003868:	4807      	ldr	r0, [pc, #28]	; (8003888 <MX_TIM3_Init+0x100>)
 800386a:	f006 fb3d 	bl	8009ee8 <HAL_TIM_PWM_ConfigChannel>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8003874:	f001 fcad 	bl	80051d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003878:	4803      	ldr	r0, [pc, #12]	; (8003888 <MX_TIM3_Init+0x100>)
 800387a:	f002 fa6f 	bl	8005d5c <HAL_TIM_MspPostInit>

}
 800387e:	bf00      	nop
 8003880:	3738      	adds	r7, #56	; 0x38
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	200008c4 	.word	0x200008c4
 800388c:	40000400 	.word	0x40000400

08003890 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003894:	4b11      	ldr	r3, [pc, #68]	; (80038dc <MX_USART1_UART_Init+0x4c>)
 8003896:	4a12      	ldr	r2, [pc, #72]	; (80038e0 <MX_USART1_UART_Init+0x50>)
 8003898:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800389a:	4b10      	ldr	r3, [pc, #64]	; (80038dc <MX_USART1_UART_Init+0x4c>)
 800389c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80038a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80038a2:	4b0e      	ldr	r3, [pc, #56]	; (80038dc <MX_USART1_UART_Init+0x4c>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80038a8:	4b0c      	ldr	r3, [pc, #48]	; (80038dc <MX_USART1_UART_Init+0x4c>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80038ae:	4b0b      	ldr	r3, [pc, #44]	; (80038dc <MX_USART1_UART_Init+0x4c>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80038b4:	4b09      	ldr	r3, [pc, #36]	; (80038dc <MX_USART1_UART_Init+0x4c>)
 80038b6:	220c      	movs	r2, #12
 80038b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038ba:	4b08      	ldr	r3, [pc, #32]	; (80038dc <MX_USART1_UART_Init+0x4c>)
 80038bc:	2200      	movs	r2, #0
 80038be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80038c0:	4b06      	ldr	r3, [pc, #24]	; (80038dc <MX_USART1_UART_Init+0x4c>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80038c6:	4805      	ldr	r0, [pc, #20]	; (80038dc <MX_USART1_UART_Init+0x4c>)
 80038c8:	f007 f80d 	bl	800a8e6 <HAL_UART_Init>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80038d2:	f001 fc7e 	bl	80051d2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80038d6:	bf00      	nop
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	20000b0c 	.word	0x20000b0c
 80038e0:	40013800 	.word	0x40013800

080038e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80038e8:	4b11      	ldr	r3, [pc, #68]	; (8003930 <MX_USART2_UART_Init+0x4c>)
 80038ea:	4a12      	ldr	r2, [pc, #72]	; (8003934 <MX_USART2_UART_Init+0x50>)
 80038ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80038ee:	4b10      	ldr	r3, [pc, #64]	; (8003930 <MX_USART2_UART_Init+0x4c>)
 80038f0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80038f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80038f6:	4b0e      	ldr	r3, [pc, #56]	; (8003930 <MX_USART2_UART_Init+0x4c>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80038fc:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <MX_USART2_UART_Init+0x4c>)
 80038fe:	2200      	movs	r2, #0
 8003900:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003902:	4b0b      	ldr	r3, [pc, #44]	; (8003930 <MX_USART2_UART_Init+0x4c>)
 8003904:	2200      	movs	r2, #0
 8003906:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003908:	4b09      	ldr	r3, [pc, #36]	; (8003930 <MX_USART2_UART_Init+0x4c>)
 800390a:	220c      	movs	r2, #12
 800390c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800390e:	4b08      	ldr	r3, [pc, #32]	; (8003930 <MX_USART2_UART_Init+0x4c>)
 8003910:	2200      	movs	r2, #0
 8003912:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003914:	4b06      	ldr	r3, [pc, #24]	; (8003930 <MX_USART2_UART_Init+0x4c>)
 8003916:	2200      	movs	r2, #0
 8003918:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800391a:	4805      	ldr	r0, [pc, #20]	; (8003930 <MX_USART2_UART_Init+0x4c>)
 800391c:	f006 ffe3 	bl	800a8e6 <HAL_UART_Init>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003926:	f001 fc54 	bl	80051d2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800392a:	bf00      	nop
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	20000bdc 	.word	0x20000bdc
 8003934:	40004400 	.word	0x40004400

08003938 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800393c:	4b11      	ldr	r3, [pc, #68]	; (8003984 <MX_USART3_UART_Init+0x4c>)
 800393e:	4a12      	ldr	r2, [pc, #72]	; (8003988 <MX_USART3_UART_Init+0x50>)
 8003940:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003942:	4b10      	ldr	r3, [pc, #64]	; (8003984 <MX_USART3_UART_Init+0x4c>)
 8003944:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003948:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800394a:	4b0e      	ldr	r3, [pc, #56]	; (8003984 <MX_USART3_UART_Init+0x4c>)
 800394c:	2200      	movs	r2, #0
 800394e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003950:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <MX_USART3_UART_Init+0x4c>)
 8003952:	2200      	movs	r2, #0
 8003954:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003956:	4b0b      	ldr	r3, [pc, #44]	; (8003984 <MX_USART3_UART_Init+0x4c>)
 8003958:	2200      	movs	r2, #0
 800395a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800395c:	4b09      	ldr	r3, [pc, #36]	; (8003984 <MX_USART3_UART_Init+0x4c>)
 800395e:	220c      	movs	r2, #12
 8003960:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003962:	4b08      	ldr	r3, [pc, #32]	; (8003984 <MX_USART3_UART_Init+0x4c>)
 8003964:	2200      	movs	r2, #0
 8003966:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003968:	4b06      	ldr	r3, [pc, #24]	; (8003984 <MX_USART3_UART_Init+0x4c>)
 800396a:	2200      	movs	r2, #0
 800396c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800396e:	4805      	ldr	r0, [pc, #20]	; (8003984 <MX_USART3_UART_Init+0x4c>)
 8003970:	f006 ffb9 	bl	800a8e6 <HAL_UART_Init>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800397a:	f001 fc2a 	bl	80051d2 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800397e:	bf00      	nop
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	20000830 	.word	0x20000830
 8003988:	40004800 	.word	0x40004800

0800398c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003992:	4b0c      	ldr	r3, [pc, #48]	; (80039c4 <MX_DMA_Init+0x38>)
 8003994:	695b      	ldr	r3, [r3, #20]
 8003996:	4a0b      	ldr	r2, [pc, #44]	; (80039c4 <MX_DMA_Init+0x38>)
 8003998:	f043 0301 	orr.w	r3, r3, #1
 800399c:	6153      	str	r3, [r2, #20]
 800399e:	4b09      	ldr	r3, [pc, #36]	; (80039c4 <MX_DMA_Init+0x38>)
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	607b      	str	r3, [r7, #4]
 80039a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80039aa:	2200      	movs	r2, #0
 80039ac:	2100      	movs	r1, #0
 80039ae:	200d      	movs	r0, #13
 80039b0:	f003 f973 	bl	8006c9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80039b4:	200d      	movs	r0, #13
 80039b6:	f003 f98c 	bl	8006cd2 <HAL_NVIC_EnableIRQ>

}
 80039ba:	bf00      	nop
 80039bc:	3708      	adds	r7, #8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	40021000 	.word	0x40021000

080039c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b088      	sub	sp, #32
 80039cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ce:	f107 0310 	add.w	r3, r7, #16
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]
 80039d6:	605a      	str	r2, [r3, #4]
 80039d8:	609a      	str	r2, [r3, #8]
 80039da:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80039dc:	4b56      	ldr	r3, [pc, #344]	; (8003b38 <MX_GPIO_Init+0x170>)
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	4a55      	ldr	r2, [pc, #340]	; (8003b38 <MX_GPIO_Init+0x170>)
 80039e2:	f043 0310 	orr.w	r3, r3, #16
 80039e6:	6193      	str	r3, [r2, #24]
 80039e8:	4b53      	ldr	r3, [pc, #332]	; (8003b38 <MX_GPIO_Init+0x170>)
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	f003 0310 	and.w	r3, r3, #16
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80039f4:	4b50      	ldr	r3, [pc, #320]	; (8003b38 <MX_GPIO_Init+0x170>)
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	4a4f      	ldr	r2, [pc, #316]	; (8003b38 <MX_GPIO_Init+0x170>)
 80039fa:	f043 0320 	orr.w	r3, r3, #32
 80039fe:	6193      	str	r3, [r2, #24]
 8003a00:	4b4d      	ldr	r3, [pc, #308]	; (8003b38 <MX_GPIO_Init+0x170>)
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	f003 0320 	and.w	r3, r3, #32
 8003a08:	60bb      	str	r3, [r7, #8]
 8003a0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a0c:	4b4a      	ldr	r3, [pc, #296]	; (8003b38 <MX_GPIO_Init+0x170>)
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	4a49      	ldr	r2, [pc, #292]	; (8003b38 <MX_GPIO_Init+0x170>)
 8003a12:	f043 0304 	orr.w	r3, r3, #4
 8003a16:	6193      	str	r3, [r2, #24]
 8003a18:	4b47      	ldr	r3, [pc, #284]	; (8003b38 <MX_GPIO_Init+0x170>)
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	607b      	str	r3, [r7, #4]
 8003a22:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a24:	4b44      	ldr	r3, [pc, #272]	; (8003b38 <MX_GPIO_Init+0x170>)
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	4a43      	ldr	r2, [pc, #268]	; (8003b38 <MX_GPIO_Init+0x170>)
 8003a2a:	f043 0308 	orr.w	r3, r3, #8
 8003a2e:	6193      	str	r3, [r2, #24]
 8003a30:	4b41      	ldr	r3, [pc, #260]	; (8003b38 <MX_GPIO_Init+0x170>)
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	603b      	str	r3, [r7, #0]
 8003a3a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003a42:	483e      	ldr	r0, [pc, #248]	; (8003b3c <MX_GPIO_Init+0x174>)
 8003a44:	f003 fd35 	bl	80074b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8003a48:	2200      	movs	r2, #0
 8003a4a:	210e      	movs	r1, #14
 8003a4c:	483c      	ldr	r0, [pc, #240]	; (8003b40 <MX_GPIO_Init+0x178>)
 8003a4e:	f003 fd30 	bl	80074b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);
 8003a52:	2200      	movs	r2, #0
 8003a54:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 8003a58:	483a      	ldr	r0, [pc, #232]	; (8003b44 <MX_GPIO_Init+0x17c>)
 8003a5a:	f003 fd2a 	bl	80074b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003a5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a64:	2301      	movs	r3, #1
 8003a66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a70:	f107 0310 	add.w	r3, r7, #16
 8003a74:	4619      	mov	r1, r3
 8003a76:	4831      	ldr	r0, [pc, #196]	; (8003b3c <MX_GPIO_Init+0x174>)
 8003a78:	f003 fbaa 	bl	80071d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003a80:	4b31      	ldr	r3, [pc, #196]	; (8003b48 <MX_GPIO_Init+0x180>)
 8003a82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a84:	2300      	movs	r3, #0
 8003a86:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a88:	f107 0310 	add.w	r3, r7, #16
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	482d      	ldr	r0, [pc, #180]	; (8003b44 <MX_GPIO_Init+0x17c>)
 8003a90:	f003 fb9e 	bl	80071d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003a94:	2302      	movs	r3, #2
 8003a96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aa4:	f107 0310 	add.w	r3, r7, #16
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	4825      	ldr	r0, [pc, #148]	; (8003b40 <MX_GPIO_Init+0x178>)
 8003aac:	f003 fb90 	bl	80071d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003ab0:	230c      	movs	r3, #12
 8003ab2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003abc:	2302      	movs	r3, #2
 8003abe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ac0:	f107 0310 	add.w	r3, r7, #16
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	481e      	ldr	r0, [pc, #120]	; (8003b40 <MX_GPIO_Init+0x178>)
 8003ac8:	f003 fb82 	bl	80071d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003acc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ad0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ada:	f107 0310 	add.w	r3, r7, #16
 8003ade:	4619      	mov	r1, r3
 8003ae0:	4817      	ldr	r0, [pc, #92]	; (8003b40 <MX_GPIO_Init+0x178>)
 8003ae2:	f003 fb75 	bl	80071d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8003ae6:	f44f 4318 	mov.w	r3, #38912	; 0x9800
 8003aea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aec:	2301      	movs	r3, #1
 8003aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af0:	2300      	movs	r3, #0
 8003af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003af4:	2302      	movs	r3, #2
 8003af6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003af8:	f107 0310 	add.w	r3, r7, #16
 8003afc:	4619      	mov	r1, r3
 8003afe:	4811      	ldr	r0, [pc, #68]	; (8003b44 <MX_GPIO_Init+0x17c>)
 8003b00:	f003 fb66 	bl	80071d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
 8003b04:	f44f 734c 	mov.w	r3, #816	; 0x330
 8003b08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b0e:	2302      	movs	r3, #2
 8003b10:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b12:	f107 0310 	add.w	r3, r7, #16
 8003b16:	4619      	mov	r1, r3
 8003b18:	4809      	ldr	r0, [pc, #36]	; (8003b40 <MX_GPIO_Init+0x178>)
 8003b1a:	f003 fb59 	bl	80071d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8003b1e:	2200      	movs	r2, #0
 8003b20:	2101      	movs	r1, #1
 8003b22:	2007      	movs	r0, #7
 8003b24:	f003 f8b9 	bl	8006c9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003b28:	2007      	movs	r0, #7
 8003b2a:	f003 f8d2 	bl	8006cd2 <HAL_NVIC_EnableIRQ>

}
 8003b2e:	bf00      	nop
 8003b30:	3720      	adds	r7, #32
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	40021000 	.word	0x40021000
 8003b3c:	40011000 	.word	0x40011000
 8003b40:	40010c00 	.word	0x40010c00
 8003b44:	40010800 	.word	0x40010800
 8003b48:	10310000 	.word	0x10310000

08003b4c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */


// ----------------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
        {
//        	//read_T_and_H_SI7021();
//        	interrupt_flag = 1;

        }
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc80      	pop	{r7}
 8003b5c:	4770      	bx	lr
	...

08003b60 <read_one_sign_from_keyboard>:
// ---------------------------------------------------------------------------
/*
  Its function read one sing from keyboard
 */
char read_one_sign_from_keyboard(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
	// Make external interrupt for read keyboard
	char sign = 0;
 8003b66:	2300      	movs	r3, #0
 8003b68:	71fb      	strb	r3, [r7, #7]
	uint8_t readed_status = 0;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	71bb      	strb	r3, [r7, #6]

	readed_status = 0;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;
 8003b72:	2300      	movs	r3, #0
 8003b74:	717b      	strb	r3, [r7, #5]

	for(i=1; i<=4; i++)
 8003b76:	2301      	movs	r3, #1
 8003b78:	717b      	strb	r3, [r7, #5]
 8003b7a:	e118      	b.n	8003dae <read_one_sign_from_keyboard+0x24e>
	{
		if((i == 1) && (readed_status != 1))
 8003b7c:	797b      	ldrb	r3, [r7, #5]
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d142      	bne.n	8003c08 <read_one_sign_from_keyboard+0xa8>
 8003b82:	79bb      	ldrb	r3, [r7, #6]
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d03f      	beq.n	8003c08 <read_one_sign_from_keyboard+0xa8>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);     // For detect 123A
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b8e:	488c      	ldr	r0, [pc, #560]	; (8003dc0 <read_one_sign_from_keyboard+0x260>)
 8003b90:	f003 fc8f 	bl	80074b2 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8003b94:	2001      	movs	r0, #1
 8003b96:	f002 ff87 	bl	8006aa8 <HAL_Delay>
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 8003b9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b9e:	4889      	ldr	r0, [pc, #548]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003ba0:	f003 fc70 	bl	8007484 <HAL_GPIO_ReadPin>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d004      	beq.n	8003bb4 <read_one_sign_from_keyboard+0x54>
			{
			  	sign = 'A';
 8003baa:	2341      	movs	r3, #65	; 0x41
 8003bac:	71fb      	strb	r3, [r7, #7]
			  	readed_status = 1;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	71bb      	strb	r3, [r7, #6]
 8003bb2:	e023      	b.n	8003bfc <read_one_sign_from_keyboard+0x9c>
			}

			else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 8003bb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003bb8:	4882      	ldr	r0, [pc, #520]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003bba:	f003 fc63 	bl	8007484 <HAL_GPIO_ReadPin>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d004      	beq.n	8003bce <read_one_sign_from_keyboard+0x6e>
			{
			  	sign = '3';
 8003bc4:	2333      	movs	r3, #51	; 0x33
 8003bc6:	71fb      	strb	r3, [r7, #7]
			  	readed_status = 1;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	71bb      	strb	r3, [r7, #6]
 8003bcc:	e016      	b.n	8003bfc <read_one_sign_from_keyboard+0x9c>
			}

			else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 8003bce:	2120      	movs	r1, #32
 8003bd0:	487c      	ldr	r0, [pc, #496]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003bd2:	f003 fc57 	bl	8007484 <HAL_GPIO_ReadPin>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d004      	beq.n	8003be6 <read_one_sign_from_keyboard+0x86>
			{
			  	sign = '2';
 8003bdc:	2332      	movs	r3, #50	; 0x32
 8003bde:	71fb      	strb	r3, [r7, #7]
			  	readed_status = 1;
 8003be0:	2301      	movs	r3, #1
 8003be2:	71bb      	strb	r3, [r7, #6]
 8003be4:	e00a      	b.n	8003bfc <read_one_sign_from_keyboard+0x9c>
			}

			else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4))
 8003be6:	2110      	movs	r1, #16
 8003be8:	4876      	ldr	r0, [pc, #472]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003bea:	f003 fc4b 	bl	8007484 <HAL_GPIO_ReadPin>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d003      	beq.n	8003bfc <read_one_sign_from_keyboard+0x9c>
			{
			  	sign = '1';
 8003bf4:	2331      	movs	r3, #49	; 0x31
 8003bf6:	71fb      	strb	r3, [r7, #7]
			  	readed_status = 1;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	71bb      	strb	r3, [r7, #6]
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c02:	486f      	ldr	r0, [pc, #444]	; (8003dc0 <read_one_sign_from_keyboard+0x260>)
 8003c04:	f003 fc55 	bl	80074b2 <HAL_GPIO_WritePin>
		}

		if((i == 2) && (readed_status != 1))
 8003c08:	797b      	ldrb	r3, [r7, #5]
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d142      	bne.n	8003c94 <read_one_sign_from_keyboard+0x134>
 8003c0e:	79bb      	ldrb	r3, [r7, #6]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d03f      	beq.n	8003c94 <read_one_sign_from_keyboard+0x134>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);     // For detect 456B
 8003c14:	2201      	movs	r2, #1
 8003c16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c1a:	4869      	ldr	r0, [pc, #420]	; (8003dc0 <read_one_sign_from_keyboard+0x260>)
 8003c1c:	f003 fc49 	bl	80074b2 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8003c20:	2001      	movs	r0, #1
 8003c22:	f002 ff41 	bl	8006aa8 <HAL_Delay>
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 8003c26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c2a:	4866      	ldr	r0, [pc, #408]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003c2c:	f003 fc2a 	bl	8007484 <HAL_GPIO_ReadPin>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d004      	beq.n	8003c40 <read_one_sign_from_keyboard+0xe0>
			{
				sign = 'B';
 8003c36:	2342      	movs	r3, #66	; 0x42
 8003c38:	71fb      	strb	r3, [r7, #7]
				readed_status = 1;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	71bb      	strb	r3, [r7, #6]
 8003c3e:	e023      	b.n	8003c88 <read_one_sign_from_keyboard+0x128>
			}

			else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 8003c40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c44:	485f      	ldr	r0, [pc, #380]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003c46:	f003 fc1d 	bl	8007484 <HAL_GPIO_ReadPin>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d004      	beq.n	8003c5a <read_one_sign_from_keyboard+0xfa>
			{
				sign = '6';
 8003c50:	2336      	movs	r3, #54	; 0x36
 8003c52:	71fb      	strb	r3, [r7, #7]
				readed_status = 1;
 8003c54:	2301      	movs	r3, #1
 8003c56:	71bb      	strb	r3, [r7, #6]
 8003c58:	e016      	b.n	8003c88 <read_one_sign_from_keyboard+0x128>
			}

			else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 8003c5a:	2120      	movs	r1, #32
 8003c5c:	4859      	ldr	r0, [pc, #356]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003c5e:	f003 fc11 	bl	8007484 <HAL_GPIO_ReadPin>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d004      	beq.n	8003c72 <read_one_sign_from_keyboard+0x112>
			{
				sign = '5';
 8003c68:	2335      	movs	r3, #53	; 0x35
 8003c6a:	71fb      	strb	r3, [r7, #7]
				readed_status = 1;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	71bb      	strb	r3, [r7, #6]
 8003c70:	e00a      	b.n	8003c88 <read_one_sign_from_keyboard+0x128>
			}

			else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4))
 8003c72:	2110      	movs	r1, #16
 8003c74:	4853      	ldr	r0, [pc, #332]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003c76:	f003 fc05 	bl	8007484 <HAL_GPIO_ReadPin>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <read_one_sign_from_keyboard+0x128>
			{
				sign = '4';
 8003c80:	2334      	movs	r3, #52	; 0x34
 8003c82:	71fb      	strb	r3, [r7, #7]
				readed_status = 1;
 8003c84:	2301      	movs	r3, #1
 8003c86:	71bb      	strb	r3, [r7, #6]
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c8e:	484c      	ldr	r0, [pc, #304]	; (8003dc0 <read_one_sign_from_keyboard+0x260>)
 8003c90:	f003 fc0f 	bl	80074b2 <HAL_GPIO_WritePin>
		}

		if((i == 3) && (readed_status != 1))
 8003c94:	797b      	ldrb	r3, [r7, #5]
 8003c96:	2b03      	cmp	r3, #3
 8003c98:	d142      	bne.n	8003d20 <read_one_sign_from_keyboard+0x1c0>
 8003c9a:	79bb      	ldrb	r3, [r7, #6]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d03f      	beq.n	8003d20 <read_one_sign_from_keyboard+0x1c0>
		{
		 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);     // For detect 789C
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ca6:	4846      	ldr	r0, [pc, #280]	; (8003dc0 <read_one_sign_from_keyboard+0x260>)
 8003ca8:	f003 fc03 	bl	80074b2 <HAL_GPIO_WritePin>
		 	HAL_Delay(1);
 8003cac:	2001      	movs	r0, #1
 8003cae:	f002 fefb 	bl	8006aa8 <HAL_Delay>
		 	if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 8003cb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cb6:	4843      	ldr	r0, [pc, #268]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003cb8:	f003 fbe4 	bl	8007484 <HAL_GPIO_ReadPin>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d004      	beq.n	8003ccc <read_one_sign_from_keyboard+0x16c>
		 	{
		 		sign = 'C';
 8003cc2:	2343      	movs	r3, #67	; 0x43
 8003cc4:	71fb      	strb	r3, [r7, #7]
		 		readed_status = 1;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	71bb      	strb	r3, [r7, #6]
 8003cca:	e023      	b.n	8003d14 <read_one_sign_from_keyboard+0x1b4>
		 	}

		 	else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 8003ccc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003cd0:	483c      	ldr	r0, [pc, #240]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003cd2:	f003 fbd7 	bl	8007484 <HAL_GPIO_ReadPin>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d004      	beq.n	8003ce6 <read_one_sign_from_keyboard+0x186>
		 	{
		 		sign = '9';
 8003cdc:	2339      	movs	r3, #57	; 0x39
 8003cde:	71fb      	strb	r3, [r7, #7]
		 		readed_status = 1;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	71bb      	strb	r3, [r7, #6]
 8003ce4:	e016      	b.n	8003d14 <read_one_sign_from_keyboard+0x1b4>
		 	}

		 	else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 8003ce6:	2120      	movs	r1, #32
 8003ce8:	4836      	ldr	r0, [pc, #216]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003cea:	f003 fbcb 	bl	8007484 <HAL_GPIO_ReadPin>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d004      	beq.n	8003cfe <read_one_sign_from_keyboard+0x19e>
		 	{
		 		sign = '8';
 8003cf4:	2338      	movs	r3, #56	; 0x38
 8003cf6:	71fb      	strb	r3, [r7, #7]
		 		readed_status = 1;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	71bb      	strb	r3, [r7, #6]
 8003cfc:	e00a      	b.n	8003d14 <read_one_sign_from_keyboard+0x1b4>
		 	}

		 	else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4))
 8003cfe:	2110      	movs	r1, #16
 8003d00:	4830      	ldr	r0, [pc, #192]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003d02:	f003 fbbf 	bl	8007484 <HAL_GPIO_ReadPin>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d003      	beq.n	8003d14 <read_one_sign_from_keyboard+0x1b4>
		 	{
		 		 sign = '7';
 8003d0c:	2337      	movs	r3, #55	; 0x37
 8003d0e:	71fb      	strb	r3, [r7, #7]
		 		readed_status = 1;
 8003d10:	2301      	movs	r3, #1
 8003d12:	71bb      	strb	r3, [r7, #6]
		 	}
		 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8003d14:	2200      	movs	r2, #0
 8003d16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d1a:	4829      	ldr	r0, [pc, #164]	; (8003dc0 <read_one_sign_from_keyboard+0x260>)
 8003d1c:	f003 fbc9 	bl	80074b2 <HAL_GPIO_WritePin>
		}


		if((i == 3) && (readed_status != 1))
 8003d20:	797b      	ldrb	r3, [r7, #5]
 8003d22:	2b03      	cmp	r3, #3
 8003d24:	d140      	bne.n	8003da8 <read_one_sign_from_keyboard+0x248>
 8003d26:	79bb      	ldrb	r3, [r7, #6]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d03d      	beq.n	8003da8 <read_one_sign_from_keyboard+0x248>
		{
		    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);     // For detect *0#D
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	2108      	movs	r1, #8
 8003d30:	4824      	ldr	r0, [pc, #144]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003d32:	f003 fbbe 	bl	80074b2 <HAL_GPIO_WritePin>
		    HAL_Delay(1);
 8003d36:	2001      	movs	r0, #1
 8003d38:	f002 feb6 	bl	8006aa8 <HAL_Delay>

		   	if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 8003d3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d40:	4820      	ldr	r0, [pc, #128]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003d42:	f003 fb9f 	bl	8007484 <HAL_GPIO_ReadPin>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d004      	beq.n	8003d56 <read_one_sign_from_keyboard+0x1f6>
		   	{
		   		sign = 'D';
 8003d4c:	2344      	movs	r3, #68	; 0x44
 8003d4e:	71fb      	strb	r3, [r7, #7]
		   		readed_status = 1;
 8003d50:	2301      	movs	r3, #1
 8003d52:	71bb      	strb	r3, [r7, #6]
 8003d54:	e023      	b.n	8003d9e <read_one_sign_from_keyboard+0x23e>
		   	}

		   	else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 8003d56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d5a:	481a      	ldr	r0, [pc, #104]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003d5c:	f003 fb92 	bl	8007484 <HAL_GPIO_ReadPin>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d004      	beq.n	8003d70 <read_one_sign_from_keyboard+0x210>
		   	{
		   		 sign = '#';
 8003d66:	2323      	movs	r3, #35	; 0x23
 8003d68:	71fb      	strb	r3, [r7, #7]
		   		 readed_status = 1;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	71bb      	strb	r3, [r7, #6]
 8003d6e:	e016      	b.n	8003d9e <read_one_sign_from_keyboard+0x23e>
		   	}

		   	else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 8003d70:	2120      	movs	r1, #32
 8003d72:	4814      	ldr	r0, [pc, #80]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003d74:	f003 fb86 	bl	8007484 <HAL_GPIO_ReadPin>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d004      	beq.n	8003d88 <read_one_sign_from_keyboard+0x228>
		   	{
		   		 sign = '0';
 8003d7e:	2330      	movs	r3, #48	; 0x30
 8003d80:	71fb      	strb	r3, [r7, #7]
		   		 readed_status = 1;
 8003d82:	2301      	movs	r3, #1
 8003d84:	71bb      	strb	r3, [r7, #6]
 8003d86:	e00a      	b.n	8003d9e <read_one_sign_from_keyboard+0x23e>
		   	}

		   	else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4))
 8003d88:	2110      	movs	r1, #16
 8003d8a:	480e      	ldr	r0, [pc, #56]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003d8c:	f003 fb7a 	bl	8007484 <HAL_GPIO_ReadPin>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d003      	beq.n	8003d9e <read_one_sign_from_keyboard+0x23e>
		   	{
		   		 sign = '*';
 8003d96:	232a      	movs	r3, #42	; 0x2a
 8003d98:	71fb      	strb	r3, [r7, #7]
		   		 readed_status = 1;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	71bb      	strb	r3, [r7, #6]
		   	}
		   	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
 8003d9e:	2200      	movs	r2, #0
 8003da0:	2108      	movs	r1, #8
 8003da2:	4808      	ldr	r0, [pc, #32]	; (8003dc4 <read_one_sign_from_keyboard+0x264>)
 8003da4:	f003 fb85 	bl	80074b2 <HAL_GPIO_WritePin>
	for(i=1; i<=4; i++)
 8003da8:	797b      	ldrb	r3, [r7, #5]
 8003daa:	3301      	adds	r3, #1
 8003dac:	717b      	strb	r3, [r7, #5]
 8003dae:	797b      	ldrb	r3, [r7, #5]
 8003db0:	2b04      	cmp	r3, #4
 8003db2:	f67f aee3 	bls.w	8003b7c <read_one_sign_from_keyboard+0x1c>
		}
	}
	return sign;
 8003db6:	79fb      	ldrb	r3, [r7, #7]
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3708      	adds	r7, #8
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	40010800 	.word	0x40010800
 8003dc4:	40010c00 	.word	0x40010c00

08003dc8 <gps_mode>:
// ----------------------------------------------------------------------------
int gps_mode(char sign)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	4603      	mov	r3, r0
 8003dd0:	71fb      	strb	r3, [r7, #7]
	// Clearn OLED
	ssd1306_Fill(Black);
 8003dd2:	2000      	movs	r0, #0
 8003dd4:	f001 fd42 	bl	800585c <ssd1306_Fill>
	ssd1306_UpdateScreen();
 8003dd8:	f001 fd62 	bl	80058a0 <ssd1306_UpdateScreen>
	// Print mode in head
	print_text_on_OLED(0, 1, true, "2.GPS: waiting...");
 8003ddc:	4b2b      	ldr	r3, [pc, #172]	; (8003e8c <gps_mode+0xc4>)
 8003dde:	2201      	movs	r2, #1
 8003de0:	2101      	movs	r1, #1
 8003de2:	2000      	movs	r0, #0
 8003de4:	f001 fc64 	bl	80056b0 <print_text_on_OLED>

	uint8_t broken_packet_counter = 0;
 8003de8:	2300      	movs	r3, #0
 8003dea:	73fb      	strb	r3, [r7, #15]

	do                                                            	// Wait on choiсe
	{
		sign = read_one_sign_from_keyboard();                       // Read sign from keyboard
 8003dec:	f7ff feb8 	bl	8003b60 <read_one_sign_from_keyboard>
 8003df0:	4603      	mov	r3, r0
 8003df2:	71fb      	strb	r3, [r7, #7]

		if(sign == '*')    	// If select EXIT  // Exit in main menu
 8003df4:	79fb      	ldrb	r3, [r7, #7]
 8003df6:	2b2a      	cmp	r3, #42	; 0x2a
 8003df8:	d112      	bne.n	8003e20 <gps_mode+0x58>
		{
			// Clear all OLED
			ssd1306_Fill(Black);
 8003dfa:	2000      	movs	r0, #0
 8003dfc:	f001 fd2e 	bl	800585c <ssd1306_Fill>
			ssd1306_UpdateScreen();
 8003e00:	f001 fd4e 	bl	80058a0 <ssd1306_UpdateScreen>

			GPS_MODE = false;
 8003e04:	4b22      	ldr	r3, [pc, #136]	; (8003e90 <gps_mode+0xc8>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	701a      	strb	r2, [r3, #0]
			GSM_MODE = false;
 8003e0a:	4b22      	ldr	r3, [pc, #136]	; (8003e94 <gps_mode+0xcc>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	701a      	strb	r2, [r3, #0]
			FINGERPRINT_MODE = false;
 8003e10:	4b21      	ldr	r3, [pc, #132]	; (8003e98 <gps_mode+0xd0>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	701a      	strb	r2, [r3, #0]
			SENSORS_MODE = false;
 8003e16:	4b21      	ldr	r3, [pc, #132]	; (8003e9c <gps_mode+0xd4>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	701a      	strb	r2, [r3, #0]

			return 1;   // Flag_fro exit from there
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e031      	b.n	8003e84 <gps_mode+0xbc>
		}
		else
		{
			// Parsing data form GPS
			parsing_GPS(GPS_buff, 512);
 8003e20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e24:	481e      	ldr	r0, [pc, #120]	; (8003ea0 <gps_mode+0xd8>)
 8003e26:	f7fe faa9 	bl	800237c <parsing_GPS>
			int select_print_data = 1;							// Flag for print GPS data on OLED
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	60bb      	str	r3, [r7, #8]
			OLED_prinr_all_data(select_print_data);
 8003e2e:	68b8      	ldr	r0, [r7, #8]
 8003e30:	f001 f9e4 	bl	80051fc <OLED_prinr_all_data>

			if(GPGGA_data_is_ready == 1)						// Check if data from GPS device was correct ( parsed GPGLL line correct)
 8003e34:	4b1b      	ldr	r3, [pc, #108]	; (8003ea4 <gps_mode+0xdc>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d10b      	bne.n	8003e54 <gps_mode+0x8c>
			{
				// Print the data that GPS is valid
				print_text_on_OLED(0, 1, true, "1.GPS: OK            ");
 8003e3c:	4b1a      	ldr	r3, [pc, #104]	; (8003ea8 <gps_mode+0xe0>)
 8003e3e:	2201      	movs	r2, #1
 8003e40:	2101      	movs	r1, #1
 8003e42:	2000      	movs	r0, #0
 8003e44:	f001 fc34 	bl	80056b0 <print_text_on_OLED>

				broken_packet_counter = 0;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	73fb      	strb	r3, [r7, #15]
				GPGGA_data_is_ready = 0;
 8003e4c:	4b15      	ldr	r3, [pc, #84]	; (8003ea4 <gps_mode+0xdc>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	601a      	str	r2, [r3, #0]
 8003e52:	e014      	b.n	8003e7e <gps_mode+0xb6>
			}
			else												// If bad signal or GPS module was turned off
			{
				broken_packet_counter ++;
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
 8003e56:	3301      	adds	r3, #1
 8003e58:	73fb      	strb	r3, [r7, #15]
				//HAL_Delay(500);
				if((GPGGA_data_is_ready != 1) && (broken_packet_counter >= 20))
 8003e5a:	4b12      	ldr	r3, [pc, #72]	; (8003ea4 <gps_mode+0xdc>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d00d      	beq.n	8003e7e <gps_mode+0xb6>
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	2b13      	cmp	r3, #19
 8003e66:	d90a      	bls.n	8003e7e <gps_mode+0xb6>
				{
					// Print the data that GPS is does not valid
					GPGGA_data_is_ready = 0;
 8003e68:	4b0e      	ldr	r3, [pc, #56]	; (8003ea4 <gps_mode+0xdc>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]
					broken_packet_counter = 0;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	73fb      	strb	r3, [r7, #15]

					print_text_on_OLED(0, 1, true, "1.GPS: NO SIGNAL  ");
 8003e72:	4b0e      	ldr	r3, [pc, #56]	; (8003eac <gps_mode+0xe4>)
 8003e74:	2201      	movs	r2, #1
 8003e76:	2101      	movs	r1, #1
 8003e78:	2000      	movs	r0, #0
 8003e7a:	f001 fc19 	bl	80056b0 <print_text_on_OLED>
				}
			}

		}
	}while ( (sign != '*'));     // Select one from 3 modes
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
 8003e80:	2b2a      	cmp	r3, #42	; 0x2a
 8003e82:	d1b3      	bne.n	8003dec <gps_mode+0x24>
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3710      	adds	r7, #16
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	0800ed38 	.word	0x0800ed38
 8003e90:	200002d4 	.word	0x200002d4
 8003e94:	200002d3 	.word	0x200002d3
 8003e98:	200002d5 	.word	0x200002d5
 8003e9c:	200002d6 	.word	0x200002d6
 8003ea0:	2000090c 	.word	0x2000090c
 8003ea4:	2000028c 	.word	0x2000028c
 8003ea8:	0800ed4c 	.word	0x0800ed4c
 8003eac:	0800ed64 	.word	0x0800ed64

08003eb0 <gsm_mode>:
// ----------------------------------------------------------------------------
int gsm_mode(char sign)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b0a2      	sub	sp, #136	; 0x88
 8003eb4:	af02      	add	r7, sp, #8
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	71fb      	strb	r3, [r7, #7]
	// Clearn OLED
	ssd1306_Fill(Black);
 8003eba:	2000      	movs	r0, #0
 8003ebc:	f001 fcce 	bl	800585c <ssd1306_Fill>
	ssd1306_UpdateScreen();
 8003ec0:	f001 fcee 	bl	80058a0 <ssd1306_UpdateScreen>
	// Print mode in head
	char str_gsm[50]={0};
 8003ec4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ec8:	2232      	movs	r2, #50	; 0x32
 8003eca:	2100      	movs	r1, #0
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f007 fbef 	bl	800b6b0 <memset>
	print_text_on_OLED(0, 1, true, "1.GSM: waiting...");
 8003ed2:	4bc5      	ldr	r3, [pc, #788]	; (80041e8 <gsm_mode+0x338>)
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	2000      	movs	r0, #0
 8003eda:	f001 fbe9 	bl	80056b0 <print_text_on_OLED>

	// Init GSM module
	init_GSM_uart_comunication();
 8003ede:	f7fe faf7 	bl	80024d0 <init_GSM_uart_comunication>
	if(init_gsm_module() == HAL_OK)
 8003ee2:	f7fe fb07 	bl	80024f4 <init_gsm_module>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d111      	bne.n	8003f10 <gsm_mode+0x60>
	{
		// init OK
		GSM_INIT = 1;
 8003eec:	4bbf      	ldr	r3, [pc, #764]	; (80041ec <gsm_mode+0x33c>)
 8003eee:	2201      	movs	r2, #1
 8003ef0:	701a      	strb	r2, [r3, #0]
		claen_oled_lines(true, false, false, false, false);
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	9300      	str	r3, [sp, #0]
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	2200      	movs	r2, #0
 8003efa:	2100      	movs	r1, #0
 8003efc:	2001      	movs	r0, #1
 8003efe:	f001 fb61 	bl	80055c4 <claen_oled_lines>
		print_text_on_OLED(0, 1, true, "1.GSM: OK");
 8003f02:	4bbb      	ldr	r3, [pc, #748]	; (80041f0 <gsm_mode+0x340>)
 8003f04:	2201      	movs	r2, #1
 8003f06:	2101      	movs	r1, #1
 8003f08:	2000      	movs	r0, #0
 8003f0a:	f001 fbd1 	bl	80056b0 <print_text_on_OLED>
 8003f0e:	e014      	b.n	8003f3a <gsm_mode+0x8a>
	}
	else
	{
		// GSM didn't init
		GSM_INIT = 0;
 8003f10:	4bb6      	ldr	r3, [pc, #728]	; (80041ec <gsm_mode+0x33c>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	701a      	strb	r2, [r3, #0]
		claen_oled_lines(true, false, false, false, false);
 8003f16:	2300      	movs	r3, #0
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	2100      	movs	r1, #0
 8003f20:	2001      	movs	r0, #1
 8003f22:	f001 fb4f 	bl	80055c4 <claen_oled_lines>
		print_text_on_OLED(0, 1, true, "1.GSM: ERROR");
 8003f26:	4bb3      	ldr	r3, [pc, #716]	; (80041f4 <gsm_mode+0x344>)
 8003f28:	2201      	movs	r2, #1
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	2000      	movs	r0, #0
 8003f2e:	f001 fbbf 	bl	80056b0 <print_text_on_OLED>
		HAL_Delay(2000);
 8003f32:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003f36:	f002 fdb7 	bl	8006aa8 <HAL_Delay>
	}
	// END INIT GSM MODULE  //////////////////////////

    if(GSM_INIT == 1)									// If init GSM module corect
 8003f3a:	4bac      	ldr	r3, [pc, #688]	; (80041ec <gsm_mode+0x33c>)
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	f040 821e 	bne.w	8004380 <gsm_mode+0x4d0>
    {
    	int incoming_call_status = 0;					// Call status.
 8003f44:	2300      	movs	r3, #0
 8003f46:	67fb      	str	r3, [r7, #124]	; 0x7c
    	bool first_time_after_call = false;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75

    	int print_oled_status = 0;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	673b      	str	r3, [r7, #112]	; 0x70

		// Print GSM menu
    	print_text_on_OLED(0, 2, false, "1.CALL to me");
 8003f52:	4ba9      	ldr	r3, [pc, #676]	; (80041f8 <gsm_mode+0x348>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	2102      	movs	r1, #2
 8003f58:	2000      	movs	r0, #0
 8003f5a:	f001 fba9 	bl	80056b0 <print_text_on_OLED>
    	print_text_on_OLED(0, 3, false, "2.CALL on number");
 8003f5e:	4ba7      	ldr	r3, [pc, #668]	; (80041fc <gsm_mode+0x34c>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	2103      	movs	r1, #3
 8003f64:	2000      	movs	r0, #0
 8003f66:	f001 fba3 	bl	80056b0 <print_text_on_OLED>
    	print_text_on_OLED(0, 4, true, "3.For send SMS");
 8003f6a:	4ba5      	ldr	r3, [pc, #660]	; (8004200 <gsm_mode+0x350>)
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	2104      	movs	r1, #4
 8003f70:	2000      	movs	r0, #0
 8003f72:	f001 fb9d 	bl	80056b0 <print_text_on_OLED>

		bool incoming_call_status_oled = false;				// Status for blinky
 8003f76:	2300      	movs	r3, #0
 8003f78:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
		char incoming_number[15] = {0};						// Buffer for incoming number
 8003f7c:	f107 031c 	add.w	r3, r7, #28
 8003f80:	2200      	movs	r2, #0
 8003f82:	601a      	str	r2, [r3, #0]
 8003f84:	605a      	str	r2, [r3, #4]
 8003f86:	609a      	str	r2, [r3, #8]
 8003f88:	f8c3 200b 	str.w	r2, [r3, #11]
		char sign='\0';
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
		{
			do
			{
				// Wait incoming call

				incoming_call_status = wait_incoming_call(incoming_number);
 8003f92:	f107 031c 	add.w	r3, r7, #28
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fe fed6 	bl	8002d48 <wait_incoming_call>
 8003f9c:	67f8      	str	r0, [r7, #124]	; 0x7c

				if(incoming_call_status == 2)											// detect incoming call
 8003f9e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	f040 8150 	bne.w	8004246 <gsm_mode+0x396>
				{
					sign = read_one_sign_from_keyboard();								// Read sign from keyboard
 8003fa6:	f7ff fddb 	bl	8003b60 <read_one_sign_from_keyboard>
 8003faa:	4603      	mov	r3, r0
 8003fac:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
					incoming_call_status = wait_incoming_call(incoming_number);			// Read answer from GSM
 8003fb0:	f107 031c 	add.w	r3, r7, #28
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fe fec7 	bl	8002d48 <wait_incoming_call>
 8003fba:	67f8      	str	r0, [r7, #124]	; 0x7c

					// For print one time
					if(incoming_call_status_oled == false)
 8003fbc:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8003fc0:	f083 0301 	eor.w	r3, r3, #1
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d027      	beq.n	800401a <gsm_mode+0x16a>
					{
						claen_oled_lines(false, true, true, true, true);
 8003fca:	2301      	movs	r3, #1
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	2301      	movs	r3, #1
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	2101      	movs	r1, #1
 8003fd4:	2000      	movs	r0, #0
 8003fd6:	f001 faf5 	bl	80055c4 <claen_oled_lines>
						print_text_on_OLED(0, 2, false, "Incoming CALL...");
 8003fda:	4b8a      	ldr	r3, [pc, #552]	; (8004204 <gsm_mode+0x354>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	2102      	movs	r1, #2
 8003fe0:	2000      	movs	r0, #0
 8003fe2:	f001 fb65 	bl	80056b0 <print_text_on_OLED>
						print_text_on_OLED(0, 3, false, incoming_number);
 8003fe6:	f107 031c 	add.w	r3, r7, #28
 8003fea:	2200      	movs	r2, #0
 8003fec:	2103      	movs	r1, #3
 8003fee:	2000      	movs	r0, #0
 8003ff0:	f001 fb5e 	bl	80056b0 <print_text_on_OLED>
						print_text_on_OLED(0, 4, false, "'A':pick up phone");
 8003ff4:	4b84      	ldr	r3, [pc, #528]	; (8004208 <gsm_mode+0x358>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	2104      	movs	r1, #4
 8003ffa:	2000      	movs	r0, #0
 8003ffc:	f001 fb58 	bl	80056b0 <print_text_on_OLED>
						print_text_on_OLED(0, 5, true, "'*':end call");
 8004000:	4b82      	ldr	r3, [pc, #520]	; (800420c <gsm_mode+0x35c>)
 8004002:	2201      	movs	r2, #1
 8004004:	2105      	movs	r1, #5
 8004006:	2000      	movs	r0, #0
 8004008:	f001 fb52 	bl	80056b0 <print_text_on_OLED>

						memset(incoming_number, 0 , sizeof(incoming_number));
 800400c:	f107 031c 	add.w	r3, r7, #28
 8004010:	220f      	movs	r2, #15
 8004012:	2100      	movs	r1, #0
 8004014:	4618      	mov	r0, r3
 8004016:	f007 fb4b 	bl	800b6b0 <memset>
					}

					// Waiting for action on incoming call or sms
					do{
						sign = read_one_sign_from_keyboard();
 800401a:	f7ff fda1 	bl	8003b60 <read_one_sign_from_keyboard>
 800401e:	4603      	mov	r3, r0
 8004020:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
						incoming_call_status = wait_incoming_call(incoming_number);			// Read answer from GSM
 8004024:	f107 031c 	add.w	r3, r7, #28
 8004028:	4618      	mov	r0, r3
 800402a:	f7fe fe8d 	bl	8002d48 <wait_incoming_call>
 800402e:	67f8      	str	r0, [r7, #124]	; 0x7c
						HAL_Delay(200);
 8004030:	20c8      	movs	r0, #200	; 0xc8
 8004032:	f002 fd39 	bl	8006aa8 <HAL_Delay>
					}while ((sign != '*') && (sign != 'A') && (incoming_call_status != 1));
 8004036:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 800403a:	2b2a      	cmp	r3, #42	; 0x2a
 800403c:	d006      	beq.n	800404c <gsm_mode+0x19c>
 800403e:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8004042:	2b41      	cmp	r3, #65	; 0x41
 8004044:	d002      	beq.n	800404c <gsm_mode+0x19c>
 8004046:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004048:	2b01      	cmp	r3, #1
 800404a:	d1e6      	bne.n	800401a <gsm_mode+0x16a>

					if(sign == '*')															// Reject the call
 800404c:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8004050:	2b2a      	cmp	r3, #42	; 0x2a
 8004052:	d133      	bne.n	80040bc <gsm_mode+0x20c>
					{
						if(end_of_call() != 1)												// Send "end call" command in GSM module
 8004054:	f7fe fd84 	bl	8002b60 <end_of_call>
 8004058:	4603      	mov	r3, r0
 800405a:	2b01      	cmp	r3, #1
 800405c:	d12e      	bne.n	80040bc <gsm_mode+0x20c>
						{
							// ERROR
						}
						else
						{
							uint8_t i, res = 0;
 800405e:	2300      	movs	r3, #0
 8004060:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
							for(i=0; i<=6; i++)
 8004064:	2300      	movs	r3, #0
 8004066:	f887 3079 	strb.w	r3, [r7, #121]	; 0x79
 800406a:	e023      	b.n	80040b4 <gsm_mode+0x204>
							{
								res = i%2;
 800406c:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
								if(res)
 8004078:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800407c:	2b00      	cmp	r3, #0
 800407e:	d009      	beq.n	8004094 <gsm_mode+0x1e4>
								{
									print_text_on_OLED(0, 2, true, "CALL END");
 8004080:	4b63      	ldr	r3, [pc, #396]	; (8004210 <gsm_mode+0x360>)
 8004082:	2201      	movs	r2, #1
 8004084:	2102      	movs	r1, #2
 8004086:	2000      	movs	r0, #0
 8004088:	f001 fb12 	bl	80056b0 <print_text_on_OLED>
									HAL_Delay(200);
 800408c:	20c8      	movs	r0, #200	; 0xc8
 800408e:	f002 fd0b 	bl	8006aa8 <HAL_Delay>
 8004092:	e00a      	b.n	80040aa <gsm_mode+0x1fa>
								}
								else
								{
									claen_oled_lines(false, true, true, true, true);		// Clean OLED
 8004094:	2301      	movs	r3, #1
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	2301      	movs	r3, #1
 800409a:	2201      	movs	r2, #1
 800409c:	2101      	movs	r1, #1
 800409e:	2000      	movs	r0, #0
 80040a0:	f001 fa90 	bl	80055c4 <claen_oled_lines>
									HAL_Delay(200);
 80040a4:	20c8      	movs	r0, #200	; 0xc8
 80040a6:	f002 fcff 	bl	8006aa8 <HAL_Delay>
							for(i=0; i<=6; i++)
 80040aa:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 80040ae:	3301      	adds	r3, #1
 80040b0:	f887 3079 	strb.w	r3, [r7, #121]	; 0x79
 80040b4:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 80040b8:	2b06      	cmp	r3, #6
 80040ba:	d9d7      	bls.n	800406c <gsm_mode+0x1bc>
							}

						}
					}

					if(sign == 'A')													// Pick up the phone
 80040bc:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 80040c0:	2b41      	cmp	r3, #65	; 0x41
 80040c2:	f040 80bd 	bne.w	8004240 <gsm_mode+0x390>
					{
						if(accepts_on_incomming_call() == 1);						// Send "pick up the phone" command in GSM module
 80040c6:	f7fe fda5 	bl	8002c14 <accepts_on_incomming_call>
						{
							claen_oled_lines(false, true, true, true, true);		// Clean OLED
 80040ca:	2301      	movs	r3, #1
 80040cc:	9300      	str	r3, [sp, #0]
 80040ce:	2301      	movs	r3, #1
 80040d0:	2201      	movs	r2, #1
 80040d2:	2101      	movs	r1, #1
 80040d4:	2000      	movs	r0, #0
 80040d6:	f001 fa75 	bl	80055c4 <claen_oled_lines>
							print_text_on_OLED(0, 2, false, "SPEAK...");
 80040da:	4b4e      	ldr	r3, [pc, #312]	; (8004214 <gsm_mode+0x364>)
 80040dc:	2200      	movs	r2, #0
 80040de:	2102      	movs	r1, #2
 80040e0:	2000      	movs	r0, #0
 80040e2:	f001 fae5 	bl	80056b0 <print_text_on_OLED>
							print_text_on_OLED(0, 5, true, "'*':end call");
 80040e6:	4b49      	ldr	r3, [pc, #292]	; (800420c <gsm_mode+0x35c>)
 80040e8:	2201      	movs	r2, #1
 80040ea:	2105      	movs	r1, #5
 80040ec:	2000      	movs	r0, #0
 80040ee:	f001 fadf 	bl	80056b0 <print_text_on_OLED>

							do{
								HAL_Delay(200);
 80040f2:	20c8      	movs	r0, #200	; 0xc8
 80040f4:	f002 fcd8 	bl	8006aa8 <HAL_Delay>
								sign = read_one_sign_from_keyboard();                      				// Read sign from keyboard
 80040f8:	f7ff fd32 	bl	8003b60 <read_one_sign_from_keyboard>
 80040fc:	4603      	mov	r3, r0
 80040fe:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
								HAL_Delay(20);
 8004102:	2014      	movs	r0, #20
 8004104:	f002 fcd0 	bl	8006aa8 <HAL_Delay>
								incoming_call_status = wait_incoming_call(incoming_number);				// Read answer from GSM
 8004108:	f107 031c 	add.w	r3, r7, #28
 800410c:	4618      	mov	r0, r3
 800410e:	f7fe fe1b 	bl	8002d48 <wait_incoming_call>
 8004112:	67f8      	str	r0, [r7, #124]	; 0x7c

								if(incoming_call_status == 1)											// Sometimes GSM module sends wrong answer (BUG)
 8004114:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004116:	2b01      	cmp	r3, #1
 8004118:	d108      	bne.n	800412c <gsm_mode+0x27c>
								{
									HAL_Delay(200);
 800411a:	20c8      	movs	r0, #200	; 0xc8
 800411c:	f002 fcc4 	bl	8006aa8 <HAL_Delay>
									incoming_call_status = wait_incoming_call(incoming_number);			// Read answer from GSM again
 8004120:	f107 031c 	add.w	r3, r7, #28
 8004124:	4618      	mov	r0, r3
 8004126:	f7fe fe0f 	bl	8002d48 <wait_incoming_call>
 800412a:	67f8      	str	r0, [r7, #124]	; 0x7c
								}

							}while ((sign != '*') && (incoming_call_status == 3) );
 800412c:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8004130:	2b2a      	cmp	r3, #42	; 0x2a
 8004132:	d002      	beq.n	800413a <gsm_mode+0x28a>
 8004134:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004136:	2b03      	cmp	r3, #3
 8004138:	d0db      	beq.n	80040f2 <gsm_mode+0x242>

							if(incoming_call_status == 1)												// If end call from phone
 800413a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800413c:	2b01      	cmp	r3, #1
 800413e:	d12e      	bne.n	800419e <gsm_mode+0x2ee>
							{
								uint8_t i, res = 0;
 8004140:	2300      	movs	r3, #0
 8004142:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
								for(i=0; i<=6; i++)
 8004146:	2300      	movs	r3, #0
 8004148:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
 800414c:	e023      	b.n	8004196 <gsm_mode+0x2e6>
								{
									res = i%2;
 800414e:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
									if(res)
 800415a:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800415e:	2b00      	cmp	r3, #0
 8004160:	d009      	beq.n	8004176 <gsm_mode+0x2c6>
									{
										print_text_on_OLED(0, 2, true, "CALL END");
 8004162:	4b2b      	ldr	r3, [pc, #172]	; (8004210 <gsm_mode+0x360>)
 8004164:	2201      	movs	r2, #1
 8004166:	2102      	movs	r1, #2
 8004168:	2000      	movs	r0, #0
 800416a:	f001 faa1 	bl	80056b0 <print_text_on_OLED>
										HAL_Delay(200);
 800416e:	20c8      	movs	r0, #200	; 0xc8
 8004170:	f002 fc9a 	bl	8006aa8 <HAL_Delay>
 8004174:	e00a      	b.n	800418c <gsm_mode+0x2dc>
									}
									else
									{
										claen_oled_lines(false, true, true, true, true);				// Clean OLED
 8004176:	2301      	movs	r3, #1
 8004178:	9300      	str	r3, [sp, #0]
 800417a:	2301      	movs	r3, #1
 800417c:	2201      	movs	r2, #1
 800417e:	2101      	movs	r1, #1
 8004180:	2000      	movs	r0, #0
 8004182:	f001 fa1f 	bl	80055c4 <claen_oled_lines>
										HAL_Delay(200);
 8004186:	20c8      	movs	r0, #200	; 0xc8
 8004188:	f002 fc8e 	bl	8006aa8 <HAL_Delay>
								for(i=0; i<=6; i++)
 800418c:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 8004190:	3301      	adds	r3, #1
 8004192:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
 8004196:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800419a:	2b06      	cmp	r3, #6
 800419c:	d9d7      	bls.n	800414e <gsm_mode+0x29e>
									}
								}
							}
							if(sign == '*')																// If end call from GSM mode
 800419e:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 80041a2:	2b2a      	cmp	r3, #42	; 0x2a
 80041a4:	d14c      	bne.n	8004240 <gsm_mode+0x390>
							{
								if(end_of_call() != 1)													// Send "end call" command in GSM module
 80041a6:	f7fe fcdb 	bl	8002b60 <end_of_call>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d147      	bne.n	8004240 <gsm_mode+0x390>
								{
																										// ERROR
								}
								else
								{
									uint8_t i, res = 0;
 80041b0:	2300      	movs	r3, #0
 80041b2:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
									for(i=0; i<=6; i++)
 80041b6:	2300      	movs	r3, #0
 80041b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80041bc:	e03c      	b.n	8004238 <gsm_mode+0x388>
									{
										res = i%2;
 80041be:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
										if(res)
 80041ca:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d022      	beq.n	8004218 <gsm_mode+0x368>
										{
											print_text_on_OLED(0, 2, true, "CALL END");
 80041d2:	4b0f      	ldr	r3, [pc, #60]	; (8004210 <gsm_mode+0x360>)
 80041d4:	2201      	movs	r2, #1
 80041d6:	2102      	movs	r1, #2
 80041d8:	2000      	movs	r0, #0
 80041da:	f001 fa69 	bl	80056b0 <print_text_on_OLED>

											HAL_Delay(200);
 80041de:	20c8      	movs	r0, #200	; 0xc8
 80041e0:	f002 fc62 	bl	8006aa8 <HAL_Delay>
 80041e4:	e023      	b.n	800422e <gsm_mode+0x37e>
 80041e6:	bf00      	nop
 80041e8:	0800ed78 	.word	0x0800ed78
 80041ec:	20000291 	.word	0x20000291
 80041f0:	0800ed8c 	.word	0x0800ed8c
 80041f4:	0800ed98 	.word	0x0800ed98
 80041f8:	0800eda8 	.word	0x0800eda8
 80041fc:	0800edb8 	.word	0x0800edb8
 8004200:	0800edcc 	.word	0x0800edcc
 8004204:	0800eddc 	.word	0x0800eddc
 8004208:	0800edf0 	.word	0x0800edf0
 800420c:	0800ee04 	.word	0x0800ee04
 8004210:	0800ee14 	.word	0x0800ee14
 8004214:	0800ee20 	.word	0x0800ee20
										}
										else
										{
											claen_oled_lines(false, true, true, true, true);		// Clean OLED
 8004218:	2301      	movs	r3, #1
 800421a:	9300      	str	r3, [sp, #0]
 800421c:	2301      	movs	r3, #1
 800421e:	2201      	movs	r2, #1
 8004220:	2101      	movs	r1, #1
 8004222:	2000      	movs	r0, #0
 8004224:	f001 f9ce 	bl	80055c4 <claen_oled_lines>
											HAL_Delay(200);
 8004228:	20c8      	movs	r0, #200	; 0xc8
 800422a:	f002 fc3d 	bl	8006aa8 <HAL_Delay>
									for(i=0; i<=6; i++)
 800422e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8004232:	3301      	adds	r3, #1
 8004234:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004238:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800423c:	2b06      	cmp	r3, #6
 800423e:	d9be      	bls.n	80041be <gsm_mode+0x30e>
									}
								}
							}
						}
					}
					incoming_call_status_oled = true;
 8004240:	2301      	movs	r3, #1
 8004242:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
				}
				HAL_Delay(200);
 8004246:	20c8      	movs	r0, #200	; 0xc8
 8004248:	f002 fc2e 	bl	8006aa8 <HAL_Delay>
			}while (INCOMMING_RING_OR_SMS_STATUS == true);									// If "Ring" pin is in low (active) state
 800424c:	4b59      	ldr	r3, [pc, #356]	; (80043b4 <gsm_mode+0x504>)
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	f47f ae9e 	bne.w	8003f92 <gsm_mode+0xe2>

			// if no any incoming calls or sms
			incoming_call_status = wait_incoming_call(incoming_number);						// Read answer from GSM
 8004256:	f107 031c 	add.w	r3, r7, #28
 800425a:	4618      	mov	r0, r3
 800425c:	f7fe fd74 	bl	8002d48 <wait_incoming_call>
 8004260:	67f8      	str	r0, [r7, #124]	; 0x7c
			if((INCOMMING_RING_OR_SMS_STATUS == false) && (incoming_call_status == 1))
 8004262:	4b54      	ldr	r3, [pc, #336]	; (80043b4 <gsm_mode+0x504>)
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	f083 0301 	eor.w	r3, r3, #1
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b00      	cmp	r3, #0
 800426e:	f000 8081 	beq.w	8004374 <gsm_mode+0x4c4>
 8004272:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004274:	2b01      	cmp	r3, #1
 8004276:	d17d      	bne.n	8004374 <gsm_mode+0x4c4>
			{
				if(incoming_call_status_oled == true)										// print menu, only after incoming call or sms
 8004278:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800427c:	2b00      	cmp	r3, #0
 800427e:	d01c      	beq.n	80042ba <gsm_mode+0x40a>
				{
					claen_oled_lines(false, true, true, true, true);
 8004280:	2301      	movs	r3, #1
 8004282:	9300      	str	r3, [sp, #0]
 8004284:	2301      	movs	r3, #1
 8004286:	2201      	movs	r2, #1
 8004288:	2101      	movs	r1, #1
 800428a:	2000      	movs	r0, #0
 800428c:	f001 f99a 	bl	80055c4 <claen_oled_lines>

					// Print GSM menu
					print_text_on_OLED(0, 2, false, "1.CALL to me");
 8004290:	4b49      	ldr	r3, [pc, #292]	; (80043b8 <gsm_mode+0x508>)
 8004292:	2200      	movs	r2, #0
 8004294:	2102      	movs	r1, #2
 8004296:	2000      	movs	r0, #0
 8004298:	f001 fa0a 	bl	80056b0 <print_text_on_OLED>
					print_text_on_OLED(0, 3, false, "2.CALL on number");
 800429c:	4b47      	ldr	r3, [pc, #284]	; (80043bc <gsm_mode+0x50c>)
 800429e:	2200      	movs	r2, #0
 80042a0:	2103      	movs	r1, #3
 80042a2:	2000      	movs	r0, #0
 80042a4:	f001 fa04 	bl	80056b0 <print_text_on_OLED>
					print_text_on_OLED(0, 4, true, "3.For send SMS");
 80042a8:	4b45      	ldr	r3, [pc, #276]	; (80043c0 <gsm_mode+0x510>)
 80042aa:	2201      	movs	r2, #1
 80042ac:	2104      	movs	r1, #4
 80042ae:	2000      	movs	r0, #0
 80042b0:	f001 f9fe 	bl	80056b0 <print_text_on_OLED>

					incoming_call_status_oled = false;
 80042b4:	2300      	movs	r3, #0
 80042b6:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
				}

				HAL_Delay(200);
 80042ba:	20c8      	movs	r0, #200	; 0xc8
 80042bc:	f002 fbf4 	bl	8006aa8 <HAL_Delay>
				sign = read_one_sign_from_keyboard();
 80042c0:	f7ff fc4e 	bl	8003b60 <read_one_sign_from_keyboard>
 80042c4:	4603      	mov	r3, r0
 80042c6:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a

				if(sign == '1')																// Call to me
 80042ca:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 80042ce:	2b31      	cmp	r3, #49	; 0x31
 80042d0:	d10d      	bne.n	80042ee <gsm_mode+0x43e>
				{
					int call_status = call_on_mu_number();
 80042d2:	f7fe fb25 	bl	8002920 <call_on_mu_number>
 80042d6:	66b8      	str	r0, [r7, #104]	; 0x68
					show_sratus_call (call_status, str_gsm, sign, 1);
 80042d8:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
 80042dc:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80042e0:	2301      	movs	r3, #1
 80042e2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80042e4:	f000 fe04 	bl	8004ef0 <show_sratus_call>

					incoming_call_status_oled = true;
 80042e8:	2301      	movs	r3, #1
 80042ea:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
				}

				if(sign == '2')  															// call on number
 80042ee:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 80042f2:	2b32      	cmp	r3, #50	; 0x32
 80042f4:	d13e      	bne.n	8004374 <gsm_mode+0x4c4>
				{
					// 1. Type mobile number.
					char number[13]={0};													// Buffer where will be save entered number
 80042f6:	f107 030c 	add.w	r3, r7, #12
 80042fa:	2200      	movs	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	605a      	str	r2, [r3, #4]
 8004300:	609a      	str	r2, [r3, #8]
 8004302:	731a      	strb	r2, [r3, #12]
					uint8_t size_number = 0;												// How many entered digits in number
 8004304:	2300      	movs	r3, #0
 8004306:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
					bool entered_number_status = false;										// Status number buffer.
 800430a:	2300      	movs	r3, #0
 800430c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					entered_number_status = enter_a_mobile_number(number);					// Enter number
 8004310:	f107 030c 	add.w	r3, r7, #12
 8004314:	4618      	mov	r0, r3
 8004316:	f000 fe97 	bl	8005048 <enter_a_mobile_number>
 800431a:	4603      	mov	r3, r0
 800431c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

					for(size_number = 0; number[size_number] != '\0'; size_number++){}		// Count digits
 8004320:	2300      	movs	r3, #0
 8004322:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8004326:	e004      	b.n	8004332 <gsm_mode+0x482>
 8004328:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800432c:	3301      	adds	r3, #1
 800432e:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8004332:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8004336:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800433a:	4413      	add	r3, r2
 800433c:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f1      	bne.n	8004328 <gsm_mode+0x478>

					// 2. Call on entered number.
					if(entered_number_status == true)										// If entered all digits will be call on this number
 8004344:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004348:	2b00      	cmp	r3, #0
 800434a:	d010      	beq.n	800436e <gsm_mode+0x4be>
					{
						int call_status = call_on_number(number, size_number);
 800434c:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
 8004350:	f107 030c 	add.w	r3, r7, #12
 8004354:	4611      	mov	r1, r2
 8004356:	4618      	mov	r0, r3
 8004358:	f7fe fb3c 	bl	80029d4 <call_on_number>
 800435c:	6638      	str	r0, [r7, #96]	; 0x60
						show_sratus_call(call_status, str_gsm, sign, 0);
 800435e:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
 8004362:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8004366:	2300      	movs	r3, #0
 8004368:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800436a:	f000 fdc1 	bl	8004ef0 <show_sratus_call>
					}
					incoming_call_status_oled = true;
 800436e:	2301      	movs	r3, #1
 8004370:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b

				}
			}


		}while ( sign != '*');     // Select one from 3 modes
 8004374:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8004378:	2b2a      	cmp	r3, #42	; 0x2a
 800437a:	f47f ae0a 	bne.w	8003f92 <gsm_mode+0xe2>
        FINGERPRINT_MODE = false;
        SENSORS_MODE = false;

        return 1;  			 // Flag_fro exit from there
    }
}
 800437e:	e015      	b.n	80043ac <gsm_mode+0x4fc>
        HAL_Delay(2000);
 8004380:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004384:	f002 fb90 	bl	8006aa8 <HAL_Delay>
        ssd1306_Fill(Black);
 8004388:	2000      	movs	r0, #0
 800438a:	f001 fa67 	bl	800585c <ssd1306_Fill>
        ssd1306_UpdateScreen();
 800438e:	f001 fa87 	bl	80058a0 <ssd1306_UpdateScreen>
        GSM_MODE = false;
 8004392:	4b0c      	ldr	r3, [pc, #48]	; (80043c4 <gsm_mode+0x514>)
 8004394:	2200      	movs	r2, #0
 8004396:	701a      	strb	r2, [r3, #0]
        GPS_MODE = false;
 8004398:	4b0b      	ldr	r3, [pc, #44]	; (80043c8 <gsm_mode+0x518>)
 800439a:	2200      	movs	r2, #0
 800439c:	701a      	strb	r2, [r3, #0]
        FINGERPRINT_MODE = false;
 800439e:	4b0b      	ldr	r3, [pc, #44]	; (80043cc <gsm_mode+0x51c>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	701a      	strb	r2, [r3, #0]
        SENSORS_MODE = false;
 80043a4:	4b0a      	ldr	r3, [pc, #40]	; (80043d0 <gsm_mode+0x520>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	701a      	strb	r2, [r3, #0]
        return 1;  			 // Flag_fro exit from there
 80043aa:	2301      	movs	r3, #1
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3780      	adds	r7, #128	; 0x80
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	200002d7 	.word	0x200002d7
 80043b8:	0800eda8 	.word	0x0800eda8
 80043bc:	0800edb8 	.word	0x0800edb8
 80043c0:	0800edcc 	.word	0x0800edcc
 80043c4:	200002d3 	.word	0x200002d3
 80043c8:	200002d4 	.word	0x200002d4
 80043cc:	200002d5 	.word	0x200002d5
 80043d0:	200002d6 	.word	0x200002d6

080043d4 <fingerprint_mode>:
// ----------------------------------------------------------------------------
int fingerprint_mode(char sign)
{
 80043d4:	b590      	push	{r4, r7, lr}
 80043d6:	b091      	sub	sp, #68	; 0x44
 80043d8:	af02      	add	r7, sp, #8
 80043da:	4603      	mov	r3, r0
 80043dc:	71fb      	strb	r3, [r7, #7]
	// Clearn OLED
	ssd1306_Fill(Black);
 80043de:	2000      	movs	r0, #0
 80043e0:	f001 fa3c 	bl	800585c <ssd1306_Fill>
	ssd1306_UpdateScreen();
 80043e4:	f001 fa5c 	bl	80058a0 <ssd1306_UpdateScreen>
	// Print modes on OLED
	char str_fingerprint[30]={0};
 80043e8:	f107 030c 	add.w	r3, r7, #12
 80043ec:	221e      	movs	r2, #30
 80043ee:	2100      	movs	r1, #0
 80043f0:	4618      	mov	r0, r3
 80043f2:	f007 f95d 	bl	800b6b0 <memset>
	// Print menu fingerprint
	print_text_on_OLED(0, 1, false, "3.FINGERPRINT");
 80043f6:	4bcf      	ldr	r3, [pc, #828]	; (8004734 <fingerprint_mode+0x360>)
 80043f8:	2200      	movs	r2, #0
 80043fa:	2101      	movs	r1, #1
 80043fc:	2000      	movs	r0, #0
 80043fe:	f001 f957 	bl	80056b0 <print_text_on_OLED>
	print_text_on_OLED(0, 2, false, "1. Enroll finger");
 8004402:	4bcd      	ldr	r3, [pc, #820]	; (8004738 <fingerprint_mode+0x364>)
 8004404:	2200      	movs	r2, #0
 8004406:	2102      	movs	r1, #2
 8004408:	2000      	movs	r0, #0
 800440a:	f001 f951 	bl	80056b0 <print_text_on_OLED>
	print_text_on_OLED(0, 3, false, "2. Delete all IDs");
 800440e:	4bcb      	ldr	r3, [pc, #812]	; (800473c <fingerprint_mode+0x368>)
 8004410:	2200      	movs	r2, #0
 8004412:	2103      	movs	r1, #3
 8004414:	2000      	movs	r0, #0
 8004416:	f001 f94b 	bl	80056b0 <print_text_on_OLED>
	print_text_on_OLED(0, 4, false, "3. Identify");
 800441a:	4bc9      	ldr	r3, [pc, #804]	; (8004740 <fingerprint_mode+0x36c>)
 800441c:	2200      	movs	r2, #0
 800441e:	2104      	movs	r1, #4
 8004420:	2000      	movs	r0, #0
 8004422:	f001 f945 	bl	80056b0 <print_text_on_OLED>
	print_text_on_OLED(0, 5, true, "'*' to EXIT");
 8004426:	4bc7      	ldr	r3, [pc, #796]	; (8004744 <fingerprint_mode+0x370>)
 8004428:	2201      	movs	r2, #1
 800442a:	2105      	movs	r1, #5
 800442c:	2000      	movs	r0, #0
 800442e:	f001 f93f 	bl	80056b0 <print_text_on_OLED>

	// Init fingerprint mogule
	touch_open(0);
 8004432:	2000      	movs	r0, #0
 8004434:	f7fd f862 	bl	80014fc <touch_open>
	int u=0;
 8004438:	2300      	movs	r3, #0
 800443a:	637b      	str	r3, [r7, #52]	; 0x34
	for(u = 0; u<=3; u++)
 800443c:	2300      	movs	r3, #0
 800443e:	637b      	str	r3, [r7, #52]	; 0x34
 8004440:	e00e      	b.n	8004460 <fingerprint_mode+0x8c>
	{
		HAL_Delay(50);
 8004442:	2032      	movs	r0, #50	; 0x32
 8004444:	f002 fb30 	bl	8006aa8 <HAL_Delay>
		touch_bakcklight(0);
 8004448:	2000      	movs	r0, #0
 800444a:	f7fc ff49 	bl	80012e0 <touch_bakcklight>
		HAL_Delay(50);
 800444e:	2032      	movs	r0, #50	; 0x32
 8004450:	f002 fb2a 	bl	8006aa8 <HAL_Delay>
		touch_bakcklight(1);
 8004454:	2001      	movs	r0, #1
 8004456:	f7fc ff43 	bl	80012e0 <touch_bakcklight>
	for(u = 0; u<=3; u++)
 800445a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800445c:	3301      	adds	r3, #1
 800445e:	637b      	str	r3, [r7, #52]	; 0x34
 8004460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004462:	2b03      	cmp	r3, #3
 8004464:	dded      	ble.n	8004442 <fingerprint_mode+0x6e>
	}

	do                                                            // Whaite for choise
	{
		// Place for sensors code
		HAL_Delay(200);
 8004466:	20c8      	movs	r0, #200	; 0xc8
 8004468:	f002 fb1e 	bl	8006aa8 <HAL_Delay>
		sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 800446c:	f7ff fb78 	bl	8003b60 <read_one_sign_from_keyboard>
 8004470:	4603      	mov	r3, r0
 8004472:	71fb      	strb	r3, [r7, #7]
	    if(sign == '1')
 8004474:	79fb      	ldrb	r3, [r7, #7]
 8004476:	2b31      	cmp	r3, #49	; 0x31
 8004478:	d14d      	bne.n	8004516 <fingerprint_mode+0x142>
	    {
	    	// Clear all OLED
	        ssd1306_Fill(Black);
 800447a:	2000      	movs	r0, #0
 800447c:	f001 f9ee 	bl	800585c <ssd1306_Fill>
	        ssd1306_UpdateScreen();
 8004480:	f001 fa0e 	bl	80058a0 <ssd1306_UpdateScreen>
	        // Print mode in head
	        print_text_on_OLED(0, 1, true, "Set ID");
 8004484:	4bb0      	ldr	r3, [pc, #704]	; (8004748 <fingerprint_mode+0x374>)
 8004486:	2201      	movs	r2, #1
 8004488:	2101      	movs	r1, #1
 800448a:	2000      	movs	r0, #0
 800448c:	f001 f910 	bl	80056b0 <print_text_on_OLED>
	        HAL_Delay(1000);
 8004490:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004494:	f002 fb08 	bl	8006aa8 <HAL_Delay>
	        // Set ID
	        char ID_set = 0;
 8004498:	2300      	movs	r3, #0
 800449a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	        ID_set = set_ID_number();
 800449e:	f000 fdb5 	bl	800500c <set_ID_number>
 80044a2:	4603      	mov	r3, r0
 80044a4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	        memset(str_fingerprint, 0 , sizeof(str_fingerprint));
 80044a8:	f107 030c 	add.w	r3, r7, #12
 80044ac:	221e      	movs	r2, #30
 80044ae:	2100      	movs	r1, #0
 80044b0:	4618      	mov	r0, r3
 80044b2:	f007 f8fd 	bl	800b6b0 <memset>
	        strcpy(str_fingerprint, "You set ID: ");
 80044b6:	f107 030c 	add.w	r3, r7, #12
 80044ba:	4aa4      	ldr	r2, [pc, #656]	; (800474c <fingerprint_mode+0x378>)
 80044bc:	461c      	mov	r4, r3
 80044be:	4613      	mov	r3, r2
 80044c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80044c2:	c407      	stmia	r4!, {r0, r1, r2}
 80044c4:	7023      	strb	r3, [r4, #0]
	        // Add ID to the end of string
	        for(int g=0; g<=(sizeof(str_fingerprint)); g++)
 80044c6:	2300      	movs	r3, #0
 80044c8:	633b      	str	r3, [r7, #48]	; 0x30
 80044ca:	e011      	b.n	80044f0 <fingerprint_mode+0x11c>
	        {
	        	if(str_fingerprint[g] == '\0')
 80044cc:	f107 020c 	add.w	r2, r7, #12
 80044d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d2:	4413      	add	r3, r2
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d107      	bne.n	80044ea <fingerprint_mode+0x116>
	        	{
	        		str_fingerprint[g] = ID_set;
 80044da:	f107 020c 	add.w	r2, r7, #12
 80044de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e0:	4413      	add	r3, r2
 80044e2:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80044e6:	701a      	strb	r2, [r3, #0]
	        		break;
 80044e8:	e005      	b.n	80044f6 <fingerprint_mode+0x122>
	        for(int g=0; g<=(sizeof(str_fingerprint)); g++)
 80044ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ec:	3301      	adds	r3, #1
 80044ee:	633b      	str	r3, [r7, #48]	; 0x30
 80044f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f2:	2b1e      	cmp	r3, #30
 80044f4:	d9ea      	bls.n	80044cc <fingerprint_mode+0xf8>
	        	}
	        }

	        print_text_on_OLED(0, 2, true, str_fingerprint);
 80044f6:	f107 030c 	add.w	r3, r7, #12
 80044fa:	2201      	movs	r2, #1
 80044fc:	2102      	movs	r1, #2
 80044fe:	2000      	movs	r0, #0
 8004500:	f001 f8d6 	bl	80056b0 <print_text_on_OLED>

	       	HAL_Delay(500);
 8004504:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004508:	f002 face 	bl	8006aa8 <HAL_Delay>

	        my_identification_enroll_user(ID_set);
 800450c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004510:	4618      	mov	r0, r3
 8004512:	f7fd f8b3 	bl	800167c <my_identification_enroll_user>
	     }

	     if(sign == '2')
 8004516:	79fb      	ldrb	r3, [r7, #7]
 8004518:	2b32      	cmp	r3, #50	; 0x32
 800451a:	d11e      	bne.n	800455a <fingerprint_mode+0x186>
	     {
	        // Clear all OLED
	        ssd1306_Fill(Black);
 800451c:	2000      	movs	r0, #0
 800451e:	f001 f99d 	bl	800585c <ssd1306_Fill>
	        ssd1306_UpdateScreen();
 8004522:	f001 f9bd 	bl	80058a0 <ssd1306_UpdateScreen>

	        // Ptint selected menu
	        print_text_on_OLED(0, 1, false, "2. Delete all IDs");
 8004526:	4b85      	ldr	r3, [pc, #532]	; (800473c <fingerprint_mode+0x368>)
 8004528:	2200      	movs	r2, #0
 800452a:	2101      	movs	r1, #1
 800452c:	2000      	movs	r0, #0
 800452e:	f001 f8bf 	bl	80056b0 <print_text_on_OLED>
	        print_text_on_OLED(0, 2, true, "Deleting ...");
 8004532:	4b87      	ldr	r3, [pc, #540]	; (8004750 <fingerprint_mode+0x37c>)
 8004534:	2201      	movs	r2, #1
 8004536:	2102      	movs	r1, #2
 8004538:	2000      	movs	r0, #0
 800453a:	f001 f8b9 	bl	80056b0 <print_text_on_OLED>
	      	HAL_Delay(2000);
 800453e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004542:	f002 fab1 	bl	8006aa8 <HAL_Delay>

	        touch_delete_all_fingerprints();
 8004546:	f7fc ff19 	bl	800137c <touch_delete_all_fingerprints>

	        claen_oled_lines(true, true, true, true, true);			// Clear previous OLED line
 800454a:	2301      	movs	r3, #1
 800454c:	9300      	str	r3, [sp, #0]
 800454e:	2301      	movs	r3, #1
 8004550:	2201      	movs	r2, #1
 8004552:	2101      	movs	r1, #1
 8004554:	2001      	movs	r0, #1
 8004556:	f001 f835 	bl	80055c4 <claen_oled_lines>
	      }

	      if(sign == '3')
 800455a:	79fb      	ldrb	r3, [r7, #7]
 800455c:	2b33      	cmp	r3, #51	; 0x33
 800455e:	f040 80c2 	bne.w	80046e6 <fingerprint_mode+0x312>
	      {
	    	  // Clear all OLED
	          ssd1306_Fill(Black);
 8004562:	2000      	movs	r0, #0
 8004564:	f001 f97a 	bl	800585c <ssd1306_Fill>
	          ssd1306_UpdateScreen();
 8004568:	f001 f99a 	bl	80058a0 <ssd1306_UpdateScreen>

	          // Ptint selected menu
	          print_text_on_OLED(0, 1, true, "3. Identify");
 800456c:	4b74      	ldr	r3, [pc, #464]	; (8004740 <fingerprint_mode+0x36c>)
 800456e:	2201      	movs	r2, #1
 8004570:	2101      	movs	r1, #1
 8004572:	2000      	movs	r0, #0
 8004574:	f001 f89c 	bl	80056b0 <print_text_on_OLED>

	          do                                                            // Waiting for choice
	          {
	        	  	print_text_on_OLED(0, 2, true, "Put your finger..");
 8004578:	4b76      	ldr	r3, [pc, #472]	; (8004754 <fingerprint_mode+0x380>)
 800457a:	2201      	movs	r2, #1
 800457c:	2102      	movs	r1, #2
 800457e:	2000      	movs	r0, #0
 8004580:	f001 f896 	bl	80056b0 <print_text_on_OLED>

	        	 	char ID = 0;
 8004584:	2300      	movs	r3, #0
 8004586:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	        	 	ID = identify();
 800458a:	f7fc fffd 	bl	8001588 <identify>
 800458e:	4603      	mov	r3, r0
 8004590:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	        	 	// servo part
	        	 	if(ID == '1')
 8004594:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004598:	2b31      	cmp	r3, #49	; 0x31
 800459a:	d111      	bne.n	80045c0 <fingerprint_mode+0x1ec>
	        	 	{
	        	 		servo_motor(true);
 800459c:	2001      	movs	r0, #1
 800459e:	f000 fdfd 	bl	800519c <servo_motor>
	        	 		claen_oled_lines(false, false, false, false, true);
 80045a2:	2301      	movs	r3, #1
 80045a4:	9300      	str	r3, [sp, #0]
 80045a6:	2300      	movs	r3, #0
 80045a8:	2200      	movs	r2, #0
 80045aa:	2100      	movs	r1, #0
 80045ac:	2000      	movs	r0, #0
 80045ae:	f001 f809 	bl	80055c4 <claen_oled_lines>
	        	 		print_text_on_OLED(50, 5, true, "OPEN");
 80045b2:	4b69      	ldr	r3, [pc, #420]	; (8004758 <fingerprint_mode+0x384>)
 80045b4:	2201      	movs	r2, #1
 80045b6:	2105      	movs	r1, #5
 80045b8:	2032      	movs	r0, #50	; 0x32
 80045ba:	f001 f879 	bl	80056b0 <print_text_on_OLED>
 80045be:	e008      	b.n	80045d2 <fingerprint_mode+0x1fe>
	        	 		//HAL_Delay(500);
	        	 	}
	        	 	else
	        	 	{
	        	 		servo_motor(false);
 80045c0:	2000      	movs	r0, #0
 80045c2:	f000 fdeb 	bl	800519c <servo_motor>
	        	 		print_text_on_OLED(50, 5, true, "CLOCE");
 80045c6:	4b65      	ldr	r3, [pc, #404]	; (800475c <fingerprint_mode+0x388>)
 80045c8:	2201      	movs	r2, #1
 80045ca:	2105      	movs	r1, #5
 80045cc:	2032      	movs	r0, #50	; 0x32
 80045ce:	f001 f86f 	bl	80056b0 <print_text_on_OLED>
	        	 	}
	        	 	//

	        	 	if(ID == 0)														// If no any ID
 80045d2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d123      	bne.n	8004622 <fingerprint_mode+0x24e>
	        	 	{
	        	 		// Make blinky
	        	 		static bool triger = false;
	        	 		if(triger == false)
 80045da:	4b61      	ldr	r3, [pc, #388]	; (8004760 <fingerprint_mode+0x38c>)
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	f083 0301 	eor.w	r3, r3, #1
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00d      	beq.n	8004604 <fingerprint_mode+0x230>
	        	 		{
	        	 			print_text_on_OLED(0, 3, true, "Access denied   ");
 80045e8:	4b5e      	ldr	r3, [pc, #376]	; (8004764 <fingerprint_mode+0x390>)
 80045ea:	2201      	movs	r2, #1
 80045ec:	2103      	movs	r1, #3
 80045ee:	2000      	movs	r0, #0
 80045f0:	f001 f85e 	bl	80056b0 <print_text_on_OLED>
	        	 			HAL_Delay(400);
 80045f4:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80045f8:	f002 fa56 	bl	8006aa8 <HAL_Delay>

	        	 			triger = true;
 80045fc:	4b58      	ldr	r3, [pc, #352]	; (8004760 <fingerprint_mode+0x38c>)
 80045fe:	2201      	movs	r2, #1
 8004600:	701a      	strb	r2, [r3, #0]
 8004602:	e00e      	b.n	8004622 <fingerprint_mode+0x24e>
	        	 		}
	        	 		else
	        	 		{
	        	 			claen_oled_lines(false, false, true, false, false);
 8004604:	2300      	movs	r3, #0
 8004606:	9300      	str	r3, [sp, #0]
 8004608:	2300      	movs	r3, #0
 800460a:	2201      	movs	r2, #1
 800460c:	2100      	movs	r1, #0
 800460e:	2000      	movs	r0, #0
 8004610:	f000 ffd8 	bl	80055c4 <claen_oled_lines>
	        	 			triger = false;
 8004614:	4b52      	ldr	r3, [pc, #328]	; (8004760 <fingerprint_mode+0x38c>)
 8004616:	2200      	movs	r2, #0
 8004618:	701a      	strb	r2, [r3, #0]
	        	 			HAL_Delay(400);
 800461a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800461e:	f002 fa43 	bl	8006aa8 <HAL_Delay>
	        	 		}
	        	 	}
	        	 	// Print on OLED
	        	 	if(ID >=1)														// If ID founded
 8004622:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004626:	2b00      	cmp	r3, #0
 8004628:	d03c      	beq.n	80046a4 <fingerprint_mode+0x2d0>
	        	 	{
	        	 		claen_oled_lines(false, true, true, false, false);			// Clear previous OLED line
 800462a:	2300      	movs	r3, #0
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	2300      	movs	r3, #0
 8004630:	2201      	movs	r2, #1
 8004632:	2101      	movs	r1, #1
 8004634:	2000      	movs	r0, #0
 8004636:	f000 ffc5 	bl	80055c4 <claen_oled_lines>

	        	 		memset(str_fingerprint, 0 , sizeof(str_fingerprint));
 800463a:	f107 030c 	add.w	r3, r7, #12
 800463e:	221e      	movs	r2, #30
 8004640:	2100      	movs	r1, #0
 8004642:	4618      	mov	r0, r3
 8004644:	f007 f834 	bl	800b6b0 <memset>
	        	 		sprintf(str_fingerprint,"%s", "Your ID: ");					// Add ID to the end of it string
 8004648:	f107 030c 	add.w	r3, r7, #12
 800464c:	4a46      	ldr	r2, [pc, #280]	; (8004768 <fingerprint_mode+0x394>)
 800464e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004650:	c303      	stmia	r3!, {r0, r1}
 8004652:	801a      	strh	r2, [r3, #0]

	        	 		// Find end of the string
	        	 		uint8_t i =0;
 8004654:	2300      	movs	r3, #0
 8004656:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	        	 		bool find_flag = true;
 800465a:	2301      	movs	r3, #1
 800465c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	        	 		do{
	        	 			i++;
 8004660:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004664:	3301      	adds	r3, #1
 8004666:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	        	 		}while (str_fingerprint[i] != '\0');
 800466a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800466e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004672:	4413      	add	r3, r2
 8004674:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1f1      	bne.n	8004660 <fingerprint_mode+0x28c>
	        	 		// Add ID to the end of string
	        	 		str_fingerprint[i] = ID;
 800467c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004680:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004684:	4413      	add	r3, r2
 8004686:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800468a:	f803 2c2c 	strb.w	r2, [r3, #-44]

	        	 		//Print ID on OLED.
	        	 		print_text_on_OLED(0, 3, true, str_fingerprint);
 800468e:	f107 030c 	add.w	r3, r7, #12
 8004692:	2201      	movs	r2, #1
 8004694:	2103      	movs	r1, #3
 8004696:	2000      	movs	r0, #0
 8004698:	f001 f80a 	bl	80056b0 <print_text_on_OLED>

	        	 		HAL_Delay(2000);
 800469c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80046a0:	f002 fa02 	bl	8006aa8 <HAL_Delay>
	        	 	}


	               sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 80046a4:	f7ff fa5c 	bl	8003b60 <read_one_sign_from_keyboard>
 80046a8:	4603      	mov	r3, r0
 80046aa:	71fb      	strb	r3, [r7, #7]

	               if(sign == '*')    // If select EXIT  // Exit in main menu
 80046ac:	79fb      	ldrb	r3, [r7, #7]
 80046ae:	2b2a      	cmp	r3, #42	; 0x2a
 80046b0:	d115      	bne.n	80046de <fingerprint_mode+0x30a>
	               {
	            	   servo_motor(false);
 80046b2:	2000      	movs	r0, #0
 80046b4:	f000 fd72 	bl	800519c <servo_motor>

	                   // Clear all OLED
	                   ssd1306_Fill(Black);
 80046b8:	2000      	movs	r0, #0
 80046ba:	f001 f8cf 	bl	800585c <ssd1306_Fill>
	                   ssd1306_UpdateScreen();
 80046be:	f001 f8ef 	bl	80058a0 <ssd1306_UpdateScreen>

	                   GPS_MODE = false;
 80046c2:	4b2a      	ldr	r3, [pc, #168]	; (800476c <fingerprint_mode+0x398>)
 80046c4:	2200      	movs	r2, #0
 80046c6:	701a      	strb	r2, [r3, #0]
	                   GSM_MODE = false;
 80046c8:	4b29      	ldr	r3, [pc, #164]	; (8004770 <fingerprint_mode+0x39c>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	701a      	strb	r2, [r3, #0]
	                   FINGERPRINT_MODE = false;
 80046ce:	4b29      	ldr	r3, [pc, #164]	; (8004774 <fingerprint_mode+0x3a0>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	701a      	strb	r2, [r3, #0]
	                   SENSORS_MODE = false;
 80046d4:	4b28      	ldr	r3, [pc, #160]	; (8004778 <fingerprint_mode+0x3a4>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	701a      	strb	r2, [r3, #0]

	                   return 1;          // Flag_fro exit from there
 80046da:	2301      	movs	r3, #1
 80046dc:	e026      	b.n	800472c <fingerprint_mode+0x358>
	                }
	           }while (sign != '*');     // Select EXIT
 80046de:	79fb      	ldrb	r3, [r7, #7]
 80046e0:	2b2a      	cmp	r3, #42	; 0x2a
 80046e2:	f47f af49 	bne.w	8004578 <fingerprint_mode+0x1a4>
	       }

		   if(sign == '*')    // If select EXIT  // Exit in main menu
 80046e6:	79fb      	ldrb	r3, [r7, #7]
 80046e8:	2b2a      	cmp	r3, #42	; 0x2a
 80046ea:	d112      	bne.n	8004712 <fingerprint_mode+0x33e>
		   {

			    // Clear all OLED
				ssd1306_Fill(Black);
 80046ec:	2000      	movs	r0, #0
 80046ee:	f001 f8b5 	bl	800585c <ssd1306_Fill>
				ssd1306_UpdateScreen();
 80046f2:	f001 f8d5 	bl	80058a0 <ssd1306_UpdateScreen>

				GPS_MODE = false;
 80046f6:	4b1d      	ldr	r3, [pc, #116]	; (800476c <fingerprint_mode+0x398>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	701a      	strb	r2, [r3, #0]
				GSM_MODE = false;
 80046fc:	4b1c      	ldr	r3, [pc, #112]	; (8004770 <fingerprint_mode+0x39c>)
 80046fe:	2200      	movs	r2, #0
 8004700:	701a      	strb	r2, [r3, #0]
				FINGERPRINT_MODE = false;
 8004702:	4b1c      	ldr	r3, [pc, #112]	; (8004774 <fingerprint_mode+0x3a0>)
 8004704:	2200      	movs	r2, #0
 8004706:	701a      	strb	r2, [r3, #0]
				SENSORS_MODE = false;
 8004708:	4b1b      	ldr	r3, [pc, #108]	; (8004778 <fingerprint_mode+0x3a4>)
 800470a:	2200      	movs	r2, #0
 800470c:	701a      	strb	r2, [r3, #0]

				return 1;          // Flag_fro exit from there
 800470e:	2301      	movs	r3, #1
 8004710:	e00c      	b.n	800472c <fingerprint_mode+0x358>
			}
		   }while ((sign != '1') && (sign != '2') && (sign != '3') && (sign != '*') );     // Select one from 3 modes
 8004712:	79fb      	ldrb	r3, [r7, #7]
 8004714:	2b31      	cmp	r3, #49	; 0x31
 8004716:	d009      	beq.n	800472c <fingerprint_mode+0x358>
 8004718:	79fb      	ldrb	r3, [r7, #7]
 800471a:	2b32      	cmp	r3, #50	; 0x32
 800471c:	d006      	beq.n	800472c <fingerprint_mode+0x358>
 800471e:	79fb      	ldrb	r3, [r7, #7]
 8004720:	2b33      	cmp	r3, #51	; 0x33
 8004722:	d003      	beq.n	800472c <fingerprint_mode+0x358>
 8004724:	79fb      	ldrb	r3, [r7, #7]
 8004726:	2b2a      	cmp	r3, #42	; 0x2a
 8004728:	f47f ae9d 	bne.w	8004466 <fingerprint_mode+0x92>
}
 800472c:	4618      	mov	r0, r3
 800472e:	373c      	adds	r7, #60	; 0x3c
 8004730:	46bd      	mov	sp, r7
 8004732:	bd90      	pop	{r4, r7, pc}
 8004734:	0800ee2c 	.word	0x0800ee2c
 8004738:	0800ee3c 	.word	0x0800ee3c
 800473c:	0800ee50 	.word	0x0800ee50
 8004740:	0800ee64 	.word	0x0800ee64
 8004744:	0800ee70 	.word	0x0800ee70
 8004748:	0800ee7c 	.word	0x0800ee7c
 800474c:	0800ee84 	.word	0x0800ee84
 8004750:	0800ee94 	.word	0x0800ee94
 8004754:	0800eea4 	.word	0x0800eea4
 8004758:	0800eeb8 	.word	0x0800eeb8
 800475c:	0800eec0 	.word	0x0800eec0
 8004760:	200002d9 	.word	0x200002d9
 8004764:	0800eec8 	.word	0x0800eec8
 8004768:	0800eedc 	.word	0x0800eedc
 800476c:	200002d4 	.word	0x200002d4
 8004770:	200002d3 	.word	0x200002d3
 8004774:	200002d5 	.word	0x200002d5
 8004778:	200002d6 	.word	0x200002d6

0800477c <sensors_mode>:
// ----------------------------------------------------------------------------

int sensors_mode(char sign)
{
 800477c:	b590      	push	{r4, r7, lr}
 800477e:	f5ad 5d85 	sub.w	sp, sp, #4256	; 0x10a0
 8004782:	b083      	sub	sp, #12
 8004784:	af02      	add	r7, sp, #8
 8004786:	4602      	mov	r2, r0
 8004788:	f107 0320 	add.w	r3, r7, #32
 800478c:	3b19      	subs	r3, #25
 800478e:	701a      	strb	r2, [r3, #0]
		// Clear all OLED
		ssd1306_Fill(Black);
 8004790:	2000      	movs	r0, #0
 8004792:	f001 f863 	bl	800585c <ssd1306_Fill>
		ssd1306_UpdateScreen();
 8004796:	f001 f883 	bl	80058a0 <ssd1306_UpdateScreen>

		// Print mode in head
		char str_sensors[50]={0};
 800479a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800479e:	f103 030c 	add.w	r3, r3, #12
 80047a2:	2232      	movs	r2, #50	; 0x32
 80047a4:	2100      	movs	r1, #0
 80047a6:	4618      	mov	r0, r3
 80047a8:	f006 ff82 	bl	800b6b0 <memset>
		print_text_on_OLED(0, 1, false, "4.SENSORS");
 80047ac:	4bd6      	ldr	r3, [pc, #856]	; (8004b08 <sensors_mode+0x38c>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	2101      	movs	r1, #1
 80047b2:	2000      	movs	r0, #0
 80047b4:	f000 ff7c 	bl	80056b0 <print_text_on_OLED>

		// Print menu
		print_text_on_OLED(0, 2, false, "1. Run all sensors");
 80047b8:	4bd4      	ldr	r3, [pc, #848]	; (8004b0c <sensors_mode+0x390>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	2102      	movs	r1, #2
 80047be:	2000      	movs	r0, #0
 80047c0:	f000 ff76 	bl	80056b0 <print_text_on_OLED>
		print_text_on_OLED(0, 3, false, "2. Del & Log data");
 80047c4:	4bd2      	ldr	r3, [pc, #840]	; (8004b10 <sensors_mode+0x394>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	2103      	movs	r1, #3
 80047ca:	2000      	movs	r0, #0
 80047cc:	f000 ff70 	bl	80056b0 <print_text_on_OLED>
		print_text_on_OLED(0, 4, false, "3. Add log data");
 80047d0:	4bd0      	ldr	r3, [pc, #832]	; (8004b14 <sensors_mode+0x398>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	2104      	movs	r1, #4
 80047d6:	2000      	movs	r0, #0
 80047d8:	f000 ff6a 	bl	80056b0 <print_text_on_OLED>
		print_text_on_OLED(0, 5, true, "4. Show log data");
 80047dc:	4bce      	ldr	r3, [pc, #824]	; (8004b18 <sensors_mode+0x39c>)
 80047de:	2201      	movs	r2, #1
 80047e0:	2105      	movs	r1, #5
 80047e2:	2000      	movs	r0, #0
 80047e4:	f000 ff64 	bl	80056b0 <print_text_on_OLED>

		// Init W25Q128
		W25qxx_Init();
 80047e8:	f001 fe06 	bl	80063f8 <W25qxx_Init>
		W25qxx_ReadID();
 80047ec:	f001 fd8e 	bl	800630c <W25qxx_ReadID>

		do                                                            	// Wait for the choice
			{
			// Place for sensors code
			HAL_Delay(300);
 80047f0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80047f4:	f002 f958 	bl	8006aa8 <HAL_Delay>
			sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 80047f8:	f107 0420 	add.w	r4, r7, #32
 80047fc:	3c19      	subs	r4, #25
 80047fe:	f7ff f9af 	bl	8003b60 <read_one_sign_from_keyboard>
 8004802:	4603      	mov	r3, r0
 8004804:	7023      	strb	r3, [r4, #0]

            if(sign == '1')
 8004806:	f107 0320 	add.w	r3, r7, #32
 800480a:	3b19      	subs	r3, #25
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	2b31      	cmp	r3, #49	; 0x31
 8004810:	d13f      	bne.n	8004892 <sensors_mode+0x116>
            {
            	// Clear all OLED
            	ssd1306_Fill(Black);
 8004812:	2000      	movs	r0, #0
 8004814:	f001 f822 	bl	800585c <ssd1306_Fill>
            	ssd1306_UpdateScreen();
 8004818:	f001 f842 	bl	80058a0 <ssd1306_UpdateScreen>

            	// Print selected menu
            	print_text_on_OLED(0, 1, true, "1. Run all sensors");
 800481c:	4bbb      	ldr	r3, [pc, #748]	; (8004b0c <sensors_mode+0x390>)
 800481e:	2201      	movs	r2, #1
 8004820:	2101      	movs	r1, #1
 8004822:	2000      	movs	r0, #0
 8004824:	f000 ff44 	bl	80056b0 <print_text_on_OLED>

            	do                                                      // Wait for the choice
            	{
            		read_T_and_H_SI7021();								// Measure and save data in global variable
 8004828:	f7fe fb76 	bl	8002f18 <read_T_and_H_SI7021>
            		int select_print_data = 4;							// Flag for print sensors data on OLED
 800482c:	2304      	movs	r3, #4
 800482e:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004832:	f102 0208 	add.w	r2, r2, #8
 8004836:	6013      	str	r3, [r2, #0]
            		OLED_prinr_all_data(select_print_data);
 8004838:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 800483c:	f103 0308 	add.w	r3, r3, #8
 8004840:	6818      	ldr	r0, [r3, #0]
 8004842:	f000 fcdb 	bl	80051fc <OLED_prinr_all_data>

            		sign = read_one_sign_from_keyboard();               // Read sign from keyboard
 8004846:	f107 0420 	add.w	r4, r7, #32
 800484a:	3c19      	subs	r4, #25
 800484c:	f7ff f988 	bl	8003b60 <read_one_sign_from_keyboard>
 8004850:	4603      	mov	r3, r0
 8004852:	7023      	strb	r3, [r4, #0]

            		if(sign == '*')    									// If select EXIT  // Exit in main menu
 8004854:	f107 0320 	add.w	r3, r7, #32
 8004858:	3b19      	subs	r3, #25
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	2b2a      	cmp	r3, #42	; 0x2a
 800485e:	d112      	bne.n	8004886 <sensors_mode+0x10a>
            		{
            			// Clear all OLED
            			ssd1306_Fill(Black);
 8004860:	2000      	movs	r0, #0
 8004862:	f000 fffb 	bl	800585c <ssd1306_Fill>
            			ssd1306_UpdateScreen();
 8004866:	f001 f81b 	bl	80058a0 <ssd1306_UpdateScreen>

            			GPS_MODE = false;
 800486a:	4bac      	ldr	r3, [pc, #688]	; (8004b1c <sensors_mode+0x3a0>)
 800486c:	2200      	movs	r2, #0
 800486e:	701a      	strb	r2, [r3, #0]
            			GSM_MODE = false;
 8004870:	4bab      	ldr	r3, [pc, #684]	; (8004b20 <sensors_mode+0x3a4>)
 8004872:	2200      	movs	r2, #0
 8004874:	701a      	strb	r2, [r3, #0]
            			FINGERPRINT_MODE = false;
 8004876:	4bab      	ldr	r3, [pc, #684]	; (8004b24 <sensors_mode+0x3a8>)
 8004878:	2200      	movs	r2, #0
 800487a:	701a      	strb	r2, [r3, #0]
            			SENSORS_MODE = false;
 800487c:	4baa      	ldr	r3, [pc, #680]	; (8004b28 <sensors_mode+0x3ac>)
 800487e:	2200      	movs	r2, #0
 8004880:	701a      	strb	r2, [r3, #0]

            			return 1;          								// Flag_fro exit from there
 8004882:	2301      	movs	r3, #1
 8004884:	e325      	b.n	8004ed2 <sensors_mode+0x756>
            		}
            	}while (sign != '*');     								// Select EXIT
 8004886:	f107 0320 	add.w	r3, r7, #32
 800488a:	3b19      	subs	r3, #25
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	2b2a      	cmp	r3, #42	; 0x2a
 8004890:	d1ca      	bne.n	8004828 <sensors_mode+0xac>
            }

            if(sign == '2')
 8004892:	f107 0320 	add.w	r3, r7, #32
 8004896:	3b19      	subs	r3, #25
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	2b32      	cmp	r3, #50	; 0x32
 800489c:	f040 8097 	bne.w	80049ce <sensors_mode+0x252>
            {
                // Clear all OLED
                ssd1306_Fill(Black);
 80048a0:	2000      	movs	r0, #0
 80048a2:	f000 ffdb 	bl	800585c <ssd1306_Fill>
               	ssd1306_UpdateScreen();
 80048a6:	f000 fffb 	bl	80058a0 <ssd1306_UpdateScreen>

                // Print selected menu
               	print_text_on_OLED(0, 1, true, "2. Del & Log data");
 80048aa:	4b99      	ldr	r3, [pc, #612]	; (8004b10 <sensors_mode+0x394>)
 80048ac:	2201      	movs	r2, #1
 80048ae:	2101      	movs	r1, #1
 80048b0:	2000      	movs	r0, #0
 80048b2:	f000 fefd 	bl	80056b0 <print_text_on_OLED>
                print_text_on_OLED(0, 2, true, "Erasing flash ...");
 80048b6:	4b9d      	ldr	r3, [pc, #628]	; (8004b2c <sensors_mode+0x3b0>)
 80048b8:	2201      	movs	r2, #1
 80048ba:	2102      	movs	r1, #2
 80048bc:	2000      	movs	r0, #0
 80048be:	f000 fef7 	bl	80056b0 <print_text_on_OLED>

               	W25qxx_EraseChip();
 80048c2:	f001 feab 	bl	800661c <W25qxx_EraseChip>

               	claen_oled_lines(false, true, true, true, true);
 80048c6:	2301      	movs	r3, #1
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	2301      	movs	r3, #1
 80048cc:	2201      	movs	r2, #1
 80048ce:	2101      	movs	r1, #1
 80048d0:	2000      	movs	r0, #0
 80048d2:	f000 fe77 	bl	80055c4 <claen_oled_lines>
               	print_text_on_OLED(0, 2, true, "Rrased OK");
 80048d6:	4b96      	ldr	r3, [pc, #600]	; (8004b30 <sensors_mode+0x3b4>)
 80048d8:	2201      	movs	r2, #1
 80048da:	2102      	movs	r1, #2
 80048dc:	2000      	movs	r0, #0
 80048de:	f000 fee7 	bl	80056b0 <print_text_on_OLED>
               	HAL_Delay(1000);
 80048e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048e6:	f002 f8df 	bl	8006aa8 <HAL_Delay>
               	claen_oled_lines(false, true, true, true, true);
 80048ea:	2301      	movs	r3, #1
 80048ec:	9300      	str	r3, [sp, #0]
 80048ee:	2301      	movs	r3, #1
 80048f0:	2201      	movs	r2, #1
 80048f2:	2101      	movs	r1, #1
 80048f4:	2000      	movs	r0, #0
 80048f6:	f000 fe65 	bl	80055c4 <claen_oled_lines>

               	int count_of_saved_data = 0;
 80048fa:	2300      	movs	r3, #0
 80048fc:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004900:	f102 021c 	add.w	r2, r2, #28
 8004904:	6013      	str	r3, [r2, #0]

                do                                                            	// Wait for the choice
                {
                	read_T_and_H_SI7021();										// Read data in global variables
 8004906:	f7fe fb07 	bl	8002f18 <read_T_and_H_SI7021>
                	save_data(temperature_si7021, humidity_si7021);				// Save data in flash
 800490a:	498a      	ldr	r1, [pc, #552]	; (8004b34 <sensors_mode+0x3b8>)
 800490c:	488a      	ldr	r0, [pc, #552]	; (8004b38 <sensors_mode+0x3bc>)
 800490e:	f7fc ff45 	bl	800179c <save_data>
                	print_all_sensors_data(true, false, false);					// Print only si7021 data on OLED
 8004912:	2200      	movs	r2, #0
 8004914:	2100      	movs	r1, #0
 8004916:	2001      	movs	r0, #1
 8004918:	f000 fe0a 	bl	8005530 <print_all_sensors_data>

                	char buf_count_of_saved_data[7] = {0};
 800491c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8004920:	f103 0304 	add.w	r3, r3, #4
 8004924:	2200      	movs	r2, #0
 8004926:	601a      	str	r2, [r3, #0]
 8004928:	f8c3 2003 	str.w	r2, [r3, #3]
                	itoa(count_of_saved_data, buf_count_of_saved_data, 10);		// Convert number on string
 800492c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8004930:	f103 0304 	add.w	r3, r3, #4
 8004934:	220a      	movs	r2, #10
 8004936:	4619      	mov	r1, r3
 8004938:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 800493c:	f103 031c 	add.w	r3, r3, #28
 8004940:	6818      	ldr	r0, [r3, #0]
 8004942:	f006 fea3 	bl	800b68c <itoa>

                	print_text_on_OLED(0, 3, false, "Logging...");
 8004946:	4b7d      	ldr	r3, [pc, #500]	; (8004b3c <sensors_mode+0x3c0>)
 8004948:	2200      	movs	r2, #0
 800494a:	2103      	movs	r1, #3
 800494c:	2000      	movs	r0, #0
 800494e:	f000 feaf 	bl	80056b0 <print_text_on_OLED>
                	print_text_on_OLED(75, 3, true, buf_count_of_saved_data);	// Print counter on OLED
 8004952:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8004956:	f103 0304 	add.w	r3, r3, #4
 800495a:	2201      	movs	r2, #1
 800495c:	2103      	movs	r1, #3
 800495e:	204b      	movs	r0, #75	; 0x4b
 8004960:	f000 fea6 	bl	80056b0 <print_text_on_OLED>

                	count_of_saved_data++;
 8004964:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004968:	f103 031c 	add.w	r3, r3, #28
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	3301      	adds	r3, #1
 8004970:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004974:	f102 021c 	add.w	r2, r2, #28
 8004978:	6013      	str	r3, [r2, #0]

                	// Read for test
//                	char page_read_buffer_test[265] = {0};
//                	W25qxx_ReadPage(page_read_buffer_test, 0, 0, 0);

                	HAL_Delay(500);
 800497a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800497e:	f002 f893 	bl	8006aa8 <HAL_Delay>
                	sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8004982:	f107 0420 	add.w	r4, r7, #32
 8004986:	3c19      	subs	r4, #25
 8004988:	f7ff f8ea 	bl	8003b60 <read_one_sign_from_keyboard>
 800498c:	4603      	mov	r3, r0
 800498e:	7023      	strb	r3, [r4, #0]

                    if(sign == '*')										// If select EXIT  // Exit in main menu
 8004990:	f107 0320 	add.w	r3, r7, #32
 8004994:	3b19      	subs	r3, #25
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	2b2a      	cmp	r3, #42	; 0x2a
 800499a:	d112      	bne.n	80049c2 <sensors_mode+0x246>
                    {
                    	// Clear all OLED
                    	ssd1306_Fill(Black);
 800499c:	2000      	movs	r0, #0
 800499e:	f000 ff5d 	bl	800585c <ssd1306_Fill>
                    	ssd1306_UpdateScreen();
 80049a2:	f000 ff7d 	bl	80058a0 <ssd1306_UpdateScreen>

                    	GPS_MODE = false;
 80049a6:	4b5d      	ldr	r3, [pc, #372]	; (8004b1c <sensors_mode+0x3a0>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	701a      	strb	r2, [r3, #0]
                    	GSM_MODE = false;
 80049ac:	4b5c      	ldr	r3, [pc, #368]	; (8004b20 <sensors_mode+0x3a4>)
 80049ae:	2200      	movs	r2, #0
 80049b0:	701a      	strb	r2, [r3, #0]
                    	FINGERPRINT_MODE = false;
 80049b2:	4b5c      	ldr	r3, [pc, #368]	; (8004b24 <sensors_mode+0x3a8>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	701a      	strb	r2, [r3, #0]
                    	SENSORS_MODE = false;
 80049b8:	4b5b      	ldr	r3, [pc, #364]	; (8004b28 <sensors_mode+0x3ac>)
 80049ba:	2200      	movs	r2, #0
 80049bc:	701a      	strb	r2, [r3, #0]

                    	return 1;										// Flag_fro exit from there
 80049be:	2301      	movs	r3, #1
 80049c0:	e287      	b.n	8004ed2 <sensors_mode+0x756>
                     }
                 }while (sign != '*');									// Select EXIT
 80049c2:	f107 0320 	add.w	r3, r7, #32
 80049c6:	3b19      	subs	r3, #25
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	2b2a      	cmp	r3, #42	; 0x2a
 80049cc:	d19b      	bne.n	8004906 <sensors_mode+0x18a>
            }

            if(sign == '3')
 80049ce:	f107 0320 	add.w	r3, r7, #32
 80049d2:	3b19      	subs	r3, #25
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	2b33      	cmp	r3, #51	; 0x33
 80049d8:	d130      	bne.n	8004a3c <sensors_mode+0x2c0>
            {
                 // Clear all OLED
                 ssd1306_Fill(Black);
 80049da:	2000      	movs	r0, #0
 80049dc:	f000 ff3e 	bl	800585c <ssd1306_Fill>
                 ssd1306_UpdateScreen();
 80049e0:	f000 ff5e 	bl	80058a0 <ssd1306_UpdateScreen>

                 // Print selected menu
                 print_text_on_OLED(0, 1, true, "3. Add log data");
 80049e4:	4b4b      	ldr	r3, [pc, #300]	; (8004b14 <sensors_mode+0x398>)
 80049e6:	2201      	movs	r2, #1
 80049e8:	2101      	movs	r1, #1
 80049ea:	2000      	movs	r0, #0
 80049ec:	f000 fe60 	bl	80056b0 <print_text_on_OLED>

                 do                                                            	// Wait for the choice
                 {
                      // Place for code function 3

                      sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 80049f0:	f107 0420 	add.w	r4, r7, #32
 80049f4:	3c19      	subs	r4, #25
 80049f6:	f7ff f8b3 	bl	8003b60 <read_one_sign_from_keyboard>
 80049fa:	4603      	mov	r3, r0
 80049fc:	7023      	strb	r3, [r4, #0]

                      if(sign == '*')   										 // If select EXIT  // Exit in main menu
 80049fe:	f107 0320 	add.w	r3, r7, #32
 8004a02:	3b19      	subs	r3, #25
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	2b2a      	cmp	r3, #42	; 0x2a
 8004a08:	d112      	bne.n	8004a30 <sensors_mode+0x2b4>
                      {
                           // Clear all OLED
                           ssd1306_Fill(Black);
 8004a0a:	2000      	movs	r0, #0
 8004a0c:	f000 ff26 	bl	800585c <ssd1306_Fill>
                           ssd1306_UpdateScreen();
 8004a10:	f000 ff46 	bl	80058a0 <ssd1306_UpdateScreen>

                           GPS_MODE = false;
 8004a14:	4b41      	ldr	r3, [pc, #260]	; (8004b1c <sensors_mode+0x3a0>)
 8004a16:	2200      	movs	r2, #0
 8004a18:	701a      	strb	r2, [r3, #0]
                           GSM_MODE = false;
 8004a1a:	4b41      	ldr	r3, [pc, #260]	; (8004b20 <sensors_mode+0x3a4>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	701a      	strb	r2, [r3, #0]
                           FINGERPRINT_MODE = false;
 8004a20:	4b40      	ldr	r3, [pc, #256]	; (8004b24 <sensors_mode+0x3a8>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	701a      	strb	r2, [r3, #0]
                           SENSORS_MODE = false;
 8004a26:	4b40      	ldr	r3, [pc, #256]	; (8004b28 <sensors_mode+0x3ac>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	701a      	strb	r2, [r3, #0]

                           return 1;          // Flag_fro exit from there
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e250      	b.n	8004ed2 <sensors_mode+0x756>
                      }
                  }while (sign != '*');     // Select EXIT
 8004a30:	f107 0320 	add.w	r3, r7, #32
 8004a34:	3b19      	subs	r3, #25
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	2b2a      	cmp	r3, #42	; 0x2a
 8004a3a:	d1d9      	bne.n	80049f0 <sensors_mode+0x274>

                 // Place for code function 3
            }

			if(sign == '*')    													// If select EXIT  // Exit in main menu
 8004a3c:	f107 0320 	add.w	r3, r7, #32
 8004a40:	3b19      	subs	r3, #25
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	2b2a      	cmp	r3, #42	; 0x2a
 8004a46:	d112      	bne.n	8004a6e <sensors_mode+0x2f2>
			{
				// Clear all OLED
				ssd1306_Fill(Black);
 8004a48:	2000      	movs	r0, #0
 8004a4a:	f000 ff07 	bl	800585c <ssd1306_Fill>
				ssd1306_UpdateScreen();
 8004a4e:	f000 ff27 	bl	80058a0 <ssd1306_UpdateScreen>

				GPS_MODE = false;
 8004a52:	4b32      	ldr	r3, [pc, #200]	; (8004b1c <sensors_mode+0x3a0>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	701a      	strb	r2, [r3, #0]
				GSM_MODE = false;
 8004a58:	4b31      	ldr	r3, [pc, #196]	; (8004b20 <sensors_mode+0x3a4>)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	701a      	strb	r2, [r3, #0]
				FINGERPRINT_MODE = false;
 8004a5e:	4b31      	ldr	r3, [pc, #196]	; (8004b24 <sensors_mode+0x3a8>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	701a      	strb	r2, [r3, #0]
				SENSORS_MODE = false;
 8004a64:	4b30      	ldr	r3, [pc, #192]	; (8004b28 <sensors_mode+0x3ac>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	701a      	strb	r2, [r3, #0]

				return 1;          // Flag_fro exit from there
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e231      	b.n	8004ed2 <sensors_mode+0x756>
			}

			if(sign == '4')
 8004a6e:	f107 0320 	add.w	r3, r7, #32
 8004a72:	3b19      	subs	r3, #25
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	2b34      	cmp	r3, #52	; 0x34
 8004a78:	f040 820c 	bne.w	8004e94 <sensors_mode+0x718>
			{
				// Clear all OLED
			    ssd1306_Fill(Black);
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	f000 feed 	bl	800585c <ssd1306_Fill>
			    ssd1306_UpdateScreen();
 8004a82:	f000 ff0d 	bl	80058a0 <ssd1306_UpdateScreen>

			    // Print selected menu
			    print_text_on_OLED(0, 1, true, "4. Show log data");
 8004a86:	4b24      	ldr	r3, [pc, #144]	; (8004b18 <sensors_mode+0x39c>)
 8004a88:	2201      	movs	r2, #1
 8004a8a:	2101      	movs	r1, #1
 8004a8c:	2000      	movs	r0, #0
 8004a8e:	f000 fe0f 	bl	80056b0 <print_text_on_OLED>

			    // Print first rows on OLED
			    int ofset = 0;
 8004a92:	2300      	movs	r3, #0
 8004a94:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004a98:	f102 0218 	add.w	r2, r2, #24
 8004a9c:	6013      	str	r3, [r2, #0]
			    char page_read_buffer[4096] = {0};       // 99.66% Flash    96.81 %
 8004a9e:	f107 0320 	add.w	r3, r7, #32
 8004aa2:	3b18      	subs	r3, #24
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004aaa:	461a      	mov	r2, r3
 8004aac:	2100      	movs	r1, #0
 8004aae:	f006 fdff 	bl	800b6b0 <memset>
//			    }
			    //зробити перевірку, чи виділяється память
                //ПРоблема!! не завжди всі данф логуються !!!


			    uint32_t Page_Address = 0;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004ab8:	f102 0204 	add.w	r2, r2, #4
 8004abc:	6013      	str	r3, [r2, #0]
			    W25qxx_ReadSector(page_read_buffer, Page_Address , 0, 0);
 8004abe:	f107 0020 	add.w	r0, r7, #32
 8004ac2:	3818      	subs	r0, #24
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f507 5184 	add.w	r1, r7, #4224	; 0x1080
 8004acc:	f101 0104 	add.w	r1, r1, #4
 8004ad0:	6809      	ldr	r1, [r1, #0]
 8004ad2:	f001 ff05 	bl	80068e0 <W25qxx_ReadSector>
			   	for(uint8_t i = 2; i<=5; i++)
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004adc:	f102 0217 	add.w	r2, r2, #23
 8004ae0:	7013      	strb	r3, [r2, #0]
 8004ae2:	e07c      	b.n	8004bde <sensors_mode+0x462>
			   	{
			   		char oled_buff[19] = {0};
 8004ae4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004ae8:	f103 0310 	add.w	r3, r3, #16
 8004aec:	2200      	movs	r2, #0
 8004aee:	601a      	str	r2, [r3, #0]
 8004af0:	605a      	str	r2, [r3, #4]
 8004af2:	609a      	str	r2, [r3, #8]
 8004af4:	60da      	str	r2, [r3, #12]
 8004af6:	f8c3 200f 	str.w	r2, [r3, #15]
			   		for(uint8_t k = 0; k <= sizeof(oled_buff); k++)
 8004afa:	2300      	movs	r3, #0
 8004afc:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004b00:	f102 0216 	add.w	r2, r2, #22
 8004b04:	7013      	strb	r3, [r2, #0]
 8004b06:	e040      	b.n	8004b8a <sensors_mode+0x40e>
 8004b08:	0800eee8 	.word	0x0800eee8
 8004b0c:	0800eef4 	.word	0x0800eef4
 8004b10:	0800ef08 	.word	0x0800ef08
 8004b14:	0800ef1c 	.word	0x0800ef1c
 8004b18:	0800ef2c 	.word	0x0800ef2c
 8004b1c:	200002d4 	.word	0x200002d4
 8004b20:	200002d3 	.word	0x200002d3
 8004b24:	200002d5 	.word	0x200002d5
 8004b28:	200002d6 	.word	0x200002d6
 8004b2c:	0800ef40 	.word	0x0800ef40
 8004b30:	0800ef54 	.word	0x0800ef54
 8004b34:	20000718 	.word	0x20000718
 8004b38:	20000710 	.word	0x20000710
 8004b3c:	0800ef60 	.word	0x0800ef60
			   		{
			   			oled_buff[k] = page_read_buffer[k+ ofset];
 8004b40:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004b44:	f103 0316 	add.w	r3, r3, #22
 8004b48:	781a      	ldrb	r2, [r3, #0]
 8004b4a:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004b4e:	f103 0318 	add.w	r3, r3, #24
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	18d1      	adds	r1, r2, r3
 8004b56:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004b5a:	f103 0316 	add.w	r3, r3, #22
 8004b5e:	781a      	ldrb	r2, [r3, #0]
 8004b60:	f107 0320 	add.w	r3, r7, #32
 8004b64:	3b18      	subs	r3, #24
 8004b66:	5c59      	ldrb	r1, [r3, r1]
 8004b68:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8004b6c:	4413      	add	r3, r2
 8004b6e:	460a      	mov	r2, r1
 8004b70:	f803 2c70 	strb.w	r2, [r3, #-112]
			   		for(uint8_t k = 0; k <= sizeof(oled_buff); k++)
 8004b74:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004b78:	f103 0316 	add.w	r3, r3, #22
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	3301      	adds	r3, #1
 8004b80:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004b84:	f102 0216 	add.w	r2, r2, #22
 8004b88:	7013      	strb	r3, [r2, #0]
 8004b8a:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004b8e:	f103 0316 	add.w	r3, r3, #22
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	2b13      	cmp	r3, #19
 8004b96:	d9d3      	bls.n	8004b40 <sensors_mode+0x3c4>
			   		}
			   		print_text_on_OLED(0, i, true, oled_buff);
 8004b98:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004b9c:	f103 0310 	add.w	r3, r3, #16
 8004ba0:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004ba4:	f102 0217 	add.w	r2, r2, #23
 8004ba8:	7811      	ldrb	r1, [r2, #0]
 8004baa:	2201      	movs	r2, #1
 8004bac:	2000      	movs	r0, #0
 8004bae:	f000 fd7f 	bl	80056b0 <print_text_on_OLED>
			   		ofset = ofset +32;
 8004bb2:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004bb6:	f103 0318 	add.w	r3, r3, #24
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	3320      	adds	r3, #32
 8004bbe:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004bc2:	f102 0218 	add.w	r2, r2, #24
 8004bc6:	6013      	str	r3, [r2, #0]
			   	for(uint8_t i = 2; i<=5; i++)
 8004bc8:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004bcc:	f103 0317 	add.w	r3, r3, #23
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004bd8:	f102 0217 	add.w	r2, r2, #23
 8004bdc:	7013      	strb	r3, [r2, #0]
 8004bde:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004be2:	f103 0317 	add.w	r3, r3, #23
 8004be6:	781b      	ldrb	r3, [r3, #0]
 8004be8:	2b05      	cmp	r3, #5
 8004bea:	f67f af7b 	bls.w	8004ae4 <sensors_mode+0x368>
			   	}
			   	uint32_t k = 0;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004bf4:	f102 0210 	add.w	r2, r2, #16
 8004bf8:	6013      	str	r3, [r2, #0]
			   	uint32_t rows_caunter = 0;										// Counter for detect sector overread
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004c00:	6013      	str	r3, [r2, #0]

			    do                                                            	// Wait for the choice
			    {
			    	HAL_Delay(300);
 8004c02:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004c06:	f001 ff4f 	bl	8006aa8 <HAL_Delay>
			        sign = read_one_sign_from_keyboard();                      // Read sign from keyboard
 8004c0a:	f107 0420 	add.w	r4, r7, #32
 8004c0e:	3c19      	subs	r4, #25
 8004c10:	f7fe ffa6 	bl	8003b60 <read_one_sign_from_keyboard>
 8004c14:	4603      	mov	r3, r0
 8004c16:	7023      	strb	r3, [r4, #0]


			        if(sign == '1')												// Navigation up -4 items
 8004c18:	f107 0320 	add.w	r3, r7, #32
 8004c1c:	3b19      	subs	r3, #25
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	2b31      	cmp	r3, #49	; 0x31
 8004c22:	f040 8095 	bne.w	8004d50 <sensors_mode+0x5d4>
			        {
			        	HAL_Delay(500);
 8004c26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004c2a:	f001 ff3d 	bl	8006aa8 <HAL_Delay>
			        	claen_oled_lines(false, true, true, true, true);		// Clear OLED
 8004c2e:	2301      	movs	r3, #1
 8004c30:	9300      	str	r3, [sp, #0]
 8004c32:	2301      	movs	r3, #1
 8004c34:	2201      	movs	r2, #1
 8004c36:	2101      	movs	r1, #1
 8004c38:	2000      	movs	r0, #0
 8004c3a:	f000 fcc3 	bl	80055c4 <claen_oled_lines>

			        	ofset = ofset - 256;									// For prevent address < 0
 8004c3e:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004c42:	f103 0318 	add.w	r3, r3, #24
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004c4c:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004c50:	f102 0218 	add.w	r2, r2, #24
 8004c54:	6013      	str	r3, [r2, #0]
			        	if(ofset < 0)
 8004c56:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004c5a:	f103 0318 	add.w	r3, r3, #24
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	da05      	bge.n	8004c70 <sensors_mode+0x4f4>
			        	{
			        		ofset = 0;
 8004c64:	2300      	movs	r3, #0
 8004c66:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004c6a:	f102 0218 	add.w	r2, r2, #24
 8004c6e:	6013      	str	r3, [r2, #0]
			        	}

			        	for(uint8_t i = 2; i<=5; i++)							// Print 4 rows on OLED
 8004c70:	2302      	movs	r3, #2
 8004c72:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004c76:	f102 020f 	add.w	r2, r2, #15
 8004c7a:	7013      	strb	r3, [r2, #0]
 8004c7c:	e061      	b.n	8004d42 <sensors_mode+0x5c6>
			        	{
			        		char oled_buff[19] = {0};
 8004c7e:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8004c82:	f103 031c 	add.w	r3, r3, #28
 8004c86:	2200      	movs	r2, #0
 8004c88:	601a      	str	r2, [r3, #0]
 8004c8a:	605a      	str	r2, [r3, #4]
 8004c8c:	609a      	str	r2, [r3, #8]
 8004c8e:	60da      	str	r2, [r3, #12]
 8004c90:	f8c3 200f 	str.w	r2, [r3, #15]
			        		for(k = 0; k <= sizeof(oled_buff); k++)
 8004c94:	2300      	movs	r3, #0
 8004c96:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004c9a:	f102 0210 	add.w	r2, r2, #16
 8004c9e:	6013      	str	r3, [r2, #0]
 8004ca0:	e025      	b.n	8004cee <sensors_mode+0x572>
			        		{
			        			oled_buff[k] = page_read_buffer[k + ofset];
 8004ca2:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004ca6:	f103 0318 	add.w	r3, r3, #24
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004cb0:	f103 0310 	add.w	r3, r3, #16
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	441a      	add	r2, r3
 8004cb8:	f107 0320 	add.w	r3, r7, #32
 8004cbc:	3b18      	subs	r3, #24
 8004cbe:	5c99      	ldrb	r1, [r3, r2]
 8004cc0:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8004cc4:	f102 021c 	add.w	r2, r2, #28
 8004cc8:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004ccc:	f103 0310 	add.w	r3, r3, #16
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	460a      	mov	r2, r1
 8004cd6:	701a      	strb	r2, [r3, #0]
			        		for(k = 0; k <= sizeof(oled_buff); k++)
 8004cd8:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004cdc:	f103 0310 	add.w	r3, r3, #16
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004ce8:	f102 0210 	add.w	r2, r2, #16
 8004cec:	6013      	str	r3, [r2, #0]
 8004cee:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004cf2:	f103 0310 	add.w	r3, r3, #16
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2b13      	cmp	r3, #19
 8004cfa:	d9d2      	bls.n	8004ca2 <sensors_mode+0x526>
			        		}
			        		print_text_on_OLED(0, i, true, oled_buff);
 8004cfc:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8004d00:	f103 031c 	add.w	r3, r3, #28
 8004d04:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004d08:	f102 020f 	add.w	r2, r2, #15
 8004d0c:	7811      	ldrb	r1, [r2, #0]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	2000      	movs	r0, #0
 8004d12:	f000 fccd 	bl	80056b0 <print_text_on_OLED>
			        		ofset = ofset + 32; 								// 32: sizeof (test_array)
 8004d16:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004d1a:	f103 0318 	add.w	r3, r3, #24
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	3320      	adds	r3, #32
 8004d22:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004d26:	f102 0218 	add.w	r2, r2, #24
 8004d2a:	6013      	str	r3, [r2, #0]
			        	for(uint8_t i = 2; i<=5; i++)							// Print 4 rows on OLED
 8004d2c:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004d30:	f103 030f 	add.w	r3, r3, #15
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	3301      	adds	r3, #1
 8004d38:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004d3c:	f102 020f 	add.w	r2, r2, #15
 8004d40:	7013      	strb	r3, [r2, #0]
 8004d42:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004d46:	f103 030f 	add.w	r3, r3, #15
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	2b05      	cmp	r3, #5
 8004d4e:	d996      	bls.n	8004c7e <sensors_mode+0x502>
			        	}
			        }
			        if(sign == '2')												// Navigation down +4 items
 8004d50:	f107 0320 	add.w	r3, r7, #32
 8004d54:	3b19      	subs	r3, #25
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	2b32      	cmp	r3, #50	; 0x32
 8004d5a:	d17b      	bne.n	8004e54 <sensors_mode+0x6d8>
			        {
			        	HAL_Delay(500);
 8004d5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004d60:	f001 fea2 	bl	8006aa8 <HAL_Delay>
			        	claen_oled_lines(false, true, true, true, true);		// Clear OLED
 8004d64:	2301      	movs	r3, #1
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	2301      	movs	r3, #1
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	2000      	movs	r0, #0
 8004d70:	f000 fc28 	bl	80055c4 <claen_oled_lines>

			        	for(uint8_t i = 2; i<=5; i++)							// Print 4 rows on OLED
 8004d74:	2302      	movs	r3, #2
 8004d76:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004d7a:	f102 020e 	add.w	r2, r2, #14
 8004d7e:	7013      	strb	r3, [r2, #0]
 8004d80:	e061      	b.n	8004e46 <sensors_mode+0x6ca>
			        	{
							char oled_buff[19] = {0};
 8004d82:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8004d86:	f103 0308 	add.w	r3, r3, #8
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	601a      	str	r2, [r3, #0]
 8004d8e:	605a      	str	r2, [r3, #4]
 8004d90:	609a      	str	r2, [r3, #8]
 8004d92:	60da      	str	r2, [r3, #12]
 8004d94:	f8c3 200f 	str.w	r2, [r3, #15]
							for(k = 0; k <= sizeof(oled_buff); k++)
 8004d98:	2300      	movs	r3, #0
 8004d9a:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004d9e:	f102 0210 	add.w	r2, r2, #16
 8004da2:	6013      	str	r3, [r2, #0]
 8004da4:	e025      	b.n	8004df2 <sensors_mode+0x676>
							{
								oled_buff[k] = page_read_buffer[k + ofset];
 8004da6:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004daa:	f103 0318 	add.w	r3, r3, #24
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004db4:	f103 0310 	add.w	r3, r3, #16
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	441a      	add	r2, r3
 8004dbc:	f107 0320 	add.w	r3, r7, #32
 8004dc0:	3b18      	subs	r3, #24
 8004dc2:	5c99      	ldrb	r1, [r3, r2]
 8004dc4:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8004dc8:	f102 0208 	add.w	r2, r2, #8
 8004dcc:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004dd0:	f103 0310 	add.w	r3, r3, #16
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	460a      	mov	r2, r1
 8004dda:	701a      	strb	r2, [r3, #0]
							for(k = 0; k <= sizeof(oled_buff); k++)
 8004ddc:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004de0:	f103 0310 	add.w	r3, r3, #16
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	3301      	adds	r3, #1
 8004de8:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004dec:	f102 0210 	add.w	r2, r2, #16
 8004df0:	6013      	str	r3, [r2, #0]
 8004df2:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004df6:	f103 0310 	add.w	r3, r3, #16
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2b13      	cmp	r3, #19
 8004dfe:	d9d2      	bls.n	8004da6 <sensors_mode+0x62a>
							}
							print_text_on_OLED(0, i, true, oled_buff);
 8004e00:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8004e04:	f103 0308 	add.w	r3, r3, #8
 8004e08:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004e0c:	f102 020e 	add.w	r2, r2, #14
 8004e10:	7811      	ldrb	r1, [r2, #0]
 8004e12:	2201      	movs	r2, #1
 8004e14:	2000      	movs	r0, #0
 8004e16:	f000 fc4b 	bl	80056b0 <print_text_on_OLED>
							ofset = ofset + 32;
 8004e1a:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004e1e:	f103 0318 	add.w	r3, r3, #24
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	3320      	adds	r3, #32
 8004e26:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004e2a:	f102 0218 	add.w	r2, r2, #24
 8004e2e:	6013      	str	r3, [r2, #0]
			        	for(uint8_t i = 2; i<=5; i++)							// Print 4 rows on OLED
 8004e30:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004e34:	f103 030e 	add.w	r3, r3, #14
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	f507 5284 	add.w	r2, r7, #4224	; 0x1080
 8004e40:	f102 020e 	add.w	r2, r2, #14
 8004e44:	7013      	strb	r3, [r2, #0]
 8004e46:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8004e4a:	f103 030e 	add.w	r3, r3, #14
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	2b05      	cmp	r3, #5
 8004e52:	d996      	bls.n	8004d82 <sensors_mode+0x606>
			        	}
			        }


			        if(sign == '*')    // If select EXIT  // Exit in main menu
 8004e54:	f107 0320 	add.w	r3, r7, #32
 8004e58:	3b19      	subs	r3, #25
 8004e5a:	781b      	ldrb	r3, [r3, #0]
 8004e5c:	2b2a      	cmp	r3, #42	; 0x2a
 8004e5e:	d112      	bne.n	8004e86 <sensors_mode+0x70a>
			        {
			        	//free(page_read_buffer);

			        	// Clear all OLED
			        	ssd1306_Fill(Black);
 8004e60:	2000      	movs	r0, #0
 8004e62:	f000 fcfb 	bl	800585c <ssd1306_Fill>
			        	ssd1306_UpdateScreen();
 8004e66:	f000 fd1b 	bl	80058a0 <ssd1306_UpdateScreen>

			        	GPS_MODE = false;
 8004e6a:	4b1d      	ldr	r3, [pc, #116]	; (8004ee0 <sensors_mode+0x764>)
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	701a      	strb	r2, [r3, #0]
			        	GSM_MODE = false;
 8004e70:	4b1c      	ldr	r3, [pc, #112]	; (8004ee4 <sensors_mode+0x768>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	701a      	strb	r2, [r3, #0]
			        	FINGERPRINT_MODE = false;
 8004e76:	4b1c      	ldr	r3, [pc, #112]	; (8004ee8 <sensors_mode+0x76c>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	701a      	strb	r2, [r3, #0]
			        	SENSORS_MODE = false;
 8004e7c:	4b1b      	ldr	r3, [pc, #108]	; (8004eec <sensors_mode+0x770>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	701a      	strb	r2, [r3, #0]

			        	return 1;          // Flag_fro exit from there
 8004e82:	2301      	movs	r3, #1
 8004e84:	e025      	b.n	8004ed2 <sensors_mode+0x756>
			        }
				}while (sign != '*');     // Select EXIT
 8004e86:	f107 0320 	add.w	r3, r7, #32
 8004e8a:	3b19      	subs	r3, #25
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	2b2a      	cmp	r3, #42	; 0x2a
 8004e90:	f47f aeb7 	bne.w	8004c02 <sensors_mode+0x486>
			}


		}while ((sign != '1') && (sign != '2') && (sign != '3') && (sign != '4') &&(sign != '*') );     // Select one from 3 modes
 8004e94:	f107 0320 	add.w	r3, r7, #32
 8004e98:	3b19      	subs	r3, #25
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	2b31      	cmp	r3, #49	; 0x31
 8004e9e:	d018      	beq.n	8004ed2 <sensors_mode+0x756>
 8004ea0:	f107 0320 	add.w	r3, r7, #32
 8004ea4:	3b19      	subs	r3, #25
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	2b32      	cmp	r3, #50	; 0x32
 8004eaa:	d012      	beq.n	8004ed2 <sensors_mode+0x756>
 8004eac:	f107 0320 	add.w	r3, r7, #32
 8004eb0:	3b19      	subs	r3, #25
 8004eb2:	781b      	ldrb	r3, [r3, #0]
 8004eb4:	2b33      	cmp	r3, #51	; 0x33
 8004eb6:	d00c      	beq.n	8004ed2 <sensors_mode+0x756>
 8004eb8:	f107 0320 	add.w	r3, r7, #32
 8004ebc:	3b19      	subs	r3, #25
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	2b34      	cmp	r3, #52	; 0x34
 8004ec2:	d006      	beq.n	8004ed2 <sensors_mode+0x756>
 8004ec4:	f107 0320 	add.w	r3, r7, #32
 8004ec8:	3b19      	subs	r3, #25
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	2b2a      	cmp	r3, #42	; 0x2a
 8004ece:	f47f ac8f 	bne.w	80047f0 <sensors_mode+0x74>
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f507 5785 	add.w	r7, r7, #4256	; 0x10a0
 8004ed8:	3704      	adds	r7, #4
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd90      	pop	{r4, r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	200002d4 	.word	0x200002d4
 8004ee4:	200002d3 	.word	0x200002d3
 8004ee8:	200002d5 	.word	0x200002d5
 8004eec:	200002d6 	.word	0x200002d6

08004ef0 <show_sratus_call>:
// ----------------------------------------------------------------------------
/* After output call this function show call status
 */
void show_sratus_call(int call_status, char *str_gsm, char sign, uint8_t where_call)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b088      	sub	sp, #32
 8004ef4:	af02      	add	r7, sp, #8
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	4611      	mov	r1, r2
 8004efc:	461a      	mov	r2, r3
 8004efe:	460b      	mov	r3, r1
 8004f00:	71fb      	strb	r3, [r7, #7]
 8004f02:	4613      	mov	r3, r2
 8004f04:	71bb      	strb	r3, [r7, #6]
	if (where_call == 1)   // If call to me
 8004f06:	79bb      	ldrb	r3, [r7, #6]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d10b      	bne.n	8004f24 <show_sratus_call+0x34>
	{
		// Clean OLED
		claen_oled_lines(false, true, true, true, true);
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	9300      	str	r3, [sp, #0]
 8004f10:	2301      	movs	r3, #1
 8004f12:	2201      	movs	r2, #1
 8004f14:	2101      	movs	r1, #1
 8004f16:	2000      	movs	r0, #0
 8004f18:	f000 fb54 	bl	80055c4 <claen_oled_lines>
		HAL_Delay(500);
 8004f1c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004f20:	f001 fdc2 	bl	8006aa8 <HAL_Delay>
	}

	if (call_status == 1)
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d10c      	bne.n	8004f44 <show_sratus_call+0x54>
	{
		print_text_on_OLED(0, 4, false, "STATUS: Call out...");
 8004f2a:	4b32      	ldr	r3, [pc, #200]	; (8004ff4 <show_sratus_call+0x104>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	2104      	movs	r1, #4
 8004f30:	2000      	movs	r0, #0
 8004f32:	f000 fbbd 	bl	80056b0 <print_text_on_OLED>
		print_text_on_OLED(0, 5, true, "#: for end call");
 8004f36:	4b30      	ldr	r3, [pc, #192]	; (8004ff8 <show_sratus_call+0x108>)
 8004f38:	2201      	movs	r2, #1
 8004f3a:	2105      	movs	r1, #5
 8004f3c:	2000      	movs	r0, #0
 8004f3e:	f000 fbb7 	bl	80056b0 <print_text_on_OLED>
 8004f42:	e005      	b.n	8004f50 <show_sratus_call+0x60>
	}
	else
	{
		print_text_on_OLED(0, 4, true, "STATUS: ERROR CALL");
 8004f44:	4b2d      	ldr	r3, [pc, #180]	; (8004ffc <show_sratus_call+0x10c>)
 8004f46:	2201      	movs	r2, #1
 8004f48:	2104      	movs	r1, #4
 8004f4a:	2000      	movs	r0, #0
 8004f4c:	f000 fbb0 	bl	80056b0 <print_text_on_OLED>
	}
	// waiting answer from GSM module

	int gsm_out_call_stattus = 0;
 8004f50:	2300      	movs	r3, #0
 8004f52:	617b      	str	r3, [r7, #20]
	while ((sign != '#') && (gsm_out_call_stattus != 1) && (gsm_out_call_stattus != 2)
 8004f54:	e006      	b.n	8004f64 <show_sratus_call+0x74>
	&& (gsm_out_call_stattus != 3))
	{
		sign = read_one_sign_from_keyboard();
 8004f56:	f7fe fe03 	bl	8003b60 <read_one_sign_from_keyboard>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	71fb      	strb	r3, [r7, #7]
		gsm_out_call_stattus = wait_ansver_after_make_call_in_blok_mode();
 8004f5e:	f7fd feb3 	bl	8002cc8 <wait_ansver_after_make_call_in_blok_mode>
 8004f62:	6178      	str	r0, [r7, #20]
	while ((sign != '#') && (gsm_out_call_stattus != 1) && (gsm_out_call_stattus != 2)
 8004f64:	79fb      	ldrb	r3, [r7, #7]
 8004f66:	2b23      	cmp	r3, #35	; 0x23
 8004f68:	d008      	beq.n	8004f7c <show_sratus_call+0x8c>
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d005      	beq.n	8004f7c <show_sratus_call+0x8c>
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d002      	beq.n	8004f7c <show_sratus_call+0x8c>
	&& (gsm_out_call_stattus != 3))
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	2b03      	cmp	r3, #3
 8004f7a:	d1ec      	bne.n	8004f56 <show_sratus_call+0x66>
	}

	if (sign == '#')
 8004f7c:	79fb      	ldrb	r3, [r7, #7]
 8004f7e:	2b23      	cmp	r3, #35	; 0x23
 8004f80:	d10b      	bne.n	8004f9a <show_sratus_call+0xaa>
	{
		end_of_call();
 8004f82:	f7fd fded 	bl	8002b60 <end_of_call>
		print_text_on_OLED(0, 4, true, "STATUS: CALL END   ");
 8004f86:	4b1e      	ldr	r3, [pc, #120]	; (8005000 <show_sratus_call+0x110>)
 8004f88:	2201      	movs	r2, #1
 8004f8a:	2104      	movs	r1, #4
 8004f8c:	2000      	movs	r0, #0
 8004f8e:	f000 fb8f 	bl	80056b0 <print_text_on_OLED>
		HAL_Delay(2000);
 8004f92:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004f96:	f001 fd87 	bl	8006aa8 <HAL_Delay>
	}

	switch (gsm_out_call_stattus)
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d00f      	beq.n	8004fc0 <show_sratus_call+0xd0>
 8004fa0:	2b03      	cmp	r3, #3
 8004fa2:	d018      	beq.n	8004fd6 <show_sratus_call+0xe6>
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d000      	beq.n	8004faa <show_sratus_call+0xba>
			print_text_on_OLED(0, 4, true, "STATUS: CALL END   ");
			HAL_Delay(2000);
			break;

		}
}
 8004fa8:	e020      	b.n	8004fec <show_sratus_call+0xfc>
			print_text_on_OLED(0, 4, true, "STATUS: BUSY           ");
 8004faa:	4b16      	ldr	r3, [pc, #88]	; (8005004 <show_sratus_call+0x114>)
 8004fac:	2201      	movs	r2, #1
 8004fae:	2104      	movs	r1, #4
 8004fb0:	2000      	movs	r0, #0
 8004fb2:	f000 fb7d 	bl	80056b0 <print_text_on_OLED>
			HAL_Delay(2000);
 8004fb6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004fba:	f001 fd75 	bl	8006aa8 <HAL_Delay>
			break;
 8004fbe:	e015      	b.n	8004fec <show_sratus_call+0xfc>
			print_text_on_OLED(0, 4, true, "STATUS: NO ANSWER    ");
 8004fc0:	4b11      	ldr	r3, [pc, #68]	; (8005008 <show_sratus_call+0x118>)
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	2104      	movs	r1, #4
 8004fc6:	2000      	movs	r0, #0
 8004fc8:	f000 fb72 	bl	80056b0 <print_text_on_OLED>
			HAL_Delay(2000);
 8004fcc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004fd0:	f001 fd6a 	bl	8006aa8 <HAL_Delay>
			break;
 8004fd4:	e00a      	b.n	8004fec <show_sratus_call+0xfc>
			print_text_on_OLED(0, 4, true, "STATUS: CALL END   ");
 8004fd6:	4b0a      	ldr	r3, [pc, #40]	; (8005000 <show_sratus_call+0x110>)
 8004fd8:	2201      	movs	r2, #1
 8004fda:	2104      	movs	r1, #4
 8004fdc:	2000      	movs	r0, #0
 8004fde:	f000 fb67 	bl	80056b0 <print_text_on_OLED>
			HAL_Delay(2000);
 8004fe2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004fe6:	f001 fd5f 	bl	8006aa8 <HAL_Delay>
			break;
 8004fea:	bf00      	nop
}
 8004fec:	bf00      	nop
 8004fee:	3718      	adds	r7, #24
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	0800ef6c 	.word	0x0800ef6c
 8004ff8:	0800ef80 	.word	0x0800ef80
 8004ffc:	0800ef90 	.word	0x0800ef90
 8005000:	0800efa4 	.word	0x0800efa4
 8005004:	0800efb8 	.word	0x0800efb8
 8005008:	0800efd0 	.word	0x0800efd0

0800500c <set_ID_number>:
// ----------------------------------------------------------------------------
// Setting ID for enrollment finger
char set_ID_number(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
	char set_ID = 0;
 8005012:	2300      	movs	r3, #0
 8005014:	71fb      	strb	r3, [r7, #7]
	char sing_number = 0;
 8005016:	2300      	movs	r3, #0
 8005018:	71bb      	strb	r3, [r7, #6]
	bool entered_number_status = false;
 800501a:	2300      	movs	r3, #0
 800501c:	717b      	strb	r3, [r7, #5]

	do{
		do{
			set_ID = read_one_sign_from_keyboard();
 800501e:	f7fe fd9f 	bl	8003b60 <read_one_sign_from_keyboard>
 8005022:	4603      	mov	r3, r0
 8005024:	71fb      	strb	r3, [r7, #7]
		}while((set_ID <1) && (set_ID >9));
 8005026:	79fb      	ldrb	r3, [r7, #7]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d102      	bne.n	8005032 <set_ID_number+0x26>
 800502c:	79fb      	ldrb	r3, [r7, #7]
 800502e:	2b09      	cmp	r3, #9
 8005030:	d8f5      	bhi.n	800501e <set_ID_number+0x12>

		HAL_Delay(200);
 8005032:	20c8      	movs	r0, #200	; 0xc8
 8005034:	f001 fd38 	bl	8006aa8 <HAL_Delay>
	}while(set_ID <= 0 );
 8005038:	79fb      	ldrb	r3, [r7, #7]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d0ef      	beq.n	800501e <set_ID_number+0x12>

	return set_ID;
 800503e:	79fb      	ldrb	r3, [r7, #7]
}
 8005040:	4618      	mov	r0, r3
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <enter_a_mobile_number>:
 * For example 380XXXXXXXXX.
 * And delete wrong entered digits.
 * If entered all digits function finish work.
 */
bool enter_a_mobile_number(char * number)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b08e      	sub	sp, #56	; 0x38
 800504c:	af02      	add	r7, sp, #8
 800504e:	6078      	str	r0, [r7, #4]
	bool entered_number_status = false;
 8005050:	2300      	movs	r3, #0
 8005052:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char str[30] = {0};
 8005056:	f107 030c 	add.w	r3, r7, #12
 800505a:	221e      	movs	r2, #30
 800505c:	2100      	movs	r1, #0
 800505e:	4618      	mov	r0, r3
 8005060:	f006 fb26 	bl	800b6b0 <memset>
	// 1. Clean OLED
	claen_oled_lines(false, true, true, true, true);
 8005064:	2301      	movs	r3, #1
 8005066:	9300      	str	r3, [sp, #0]
 8005068:	2301      	movs	r3, #1
 800506a:	2201      	movs	r2, #1
 800506c:	2101      	movs	r1, #1
 800506e:	2000      	movs	r0, #0
 8005070:	f000 faa8 	bl	80055c4 <claen_oled_lines>
	HAL_Delay(500);
 8005074:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005078:	f001 fd16 	bl	8006aa8 <HAL_Delay>

    // 2. Type numbers
	print_text_on_OLED(0, 2, true, "Enter number:");
 800507c:	4b2d      	ldr	r3, [pc, #180]	; (8005134 <enter_a_mobile_number+0xec>)
 800507e:	2201      	movs	r2, #1
 8005080:	2102      	movs	r1, #2
 8005082:	2000      	movs	r0, #0
 8005084:	f000 fb14 	bl	80056b0 <print_text_on_OLED>

	uint8_t k = 0;
 8005088:	2300      	movs	r3, #0
 800508a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	char sing_number;
	do{
		sing_number = read_one_sign_from_keyboard();
 800508e:	f7fe fd67 	bl	8003b60 <read_one_sign_from_keyboard>
 8005092:	4603      	mov	r3, r0
 8005094:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		if ((sing_number != '\0') && (sing_number != 'D'))  	// Enter one digit
 8005098:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800509c:	2b00      	cmp	r3, #0
 800509e:	d015      	beq.n	80050cc <enter_a_mobile_number+0x84>
 80050a0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80050a4:	2b44      	cmp	r3, #68	; 0x44
 80050a6:	d011      	beq.n	80050cc <enter_a_mobile_number+0x84>
		{
			number[k] = sing_number;
 80050a8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	4413      	add	r3, r2
 80050b0:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80050b4:	701a      	strb	r2, [r3, #0]
			k++;
 80050b6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80050ba:	3301      	adds	r3, #1
 80050bc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

			// print all mumbers
			print_text_on_OLED(0, 3, true, number);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	2103      	movs	r1, #3
 80050c6:	2000      	movs	r0, #0
 80050c8:	f000 faf2 	bl	80056b0 <print_text_on_OLED>

		}
		if((sing_number == 'D') && (k >=1))						// Delete one digit
 80050cc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80050d0:	2b44      	cmp	r3, #68	; 0x44
 80050d2:	d114      	bne.n	80050fe <enter_a_mobile_number+0xb6>
 80050d4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d010      	beq.n	80050fe <enter_a_mobile_number+0xb6>
		{
			k--;
 80050dc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80050e0:	3b01      	subs	r3, #1
 80050e2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			number[k] = ' ';
 80050e6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	4413      	add	r3, r2
 80050ee:	2220      	movs	r2, #32
 80050f0:	701a      	strb	r2, [r3, #0]
			print_text_on_OLED(0, 3, true, number);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	2103      	movs	r1, #3
 80050f8:	2000      	movs	r0, #0
 80050fa:	f000 fad9 	bl	80056b0 <print_text_on_OLED>
		}

		if(k == 12)												// If all digits was entered
 80050fe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005102:	2b0c      	cmp	r3, #12
 8005104:	d102      	bne.n	800510c <enter_a_mobile_number+0xc4>
		{
			entered_number_status = true;						// Status. All digit entered
 8005106:	2301      	movs	r3, #1
 8005108:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}

		HAL_Delay(200);
 800510c:	20c8      	movs	r0, #200	; 0xc8
 800510e:	f001 fccb 	bl	8006aa8 <HAL_Delay>
	}while ((sing_number != '*') && (entered_number_status != true));
 8005112:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005116:	2b2a      	cmp	r3, #42	; 0x2a
 8005118:	d006      	beq.n	8005128 <enter_a_mobile_number+0xe0>
 800511a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800511e:	f083 0301 	eor.w	r3, r3, #1
 8005122:	b2db      	uxtb	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1b2      	bne.n	800508e <enter_a_mobile_number+0x46>

	return entered_number_status;
 8005128:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800512c:	4618      	mov	r0, r3
 800512e:	3730      	adds	r7, #48	; 0x30
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}
 8005134:	0800efe8 	.word	0x0800efe8

08005138 <HAL_GPIO_EXTI_Callback>:
 * That STATUS must check timer every 0.5 sec
 * If INCOMMING_RING_OR_SMS_STATUS == true
 * 		turn on "incoming call" function
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	4603      	mov	r3, r0
 8005140:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_1)
 8005142:	88fb      	ldrh	r3, [r7, #6]
 8005144:	2b02      	cmp	r3, #2
 8005146:	d11f      	bne.n	8005188 <HAL_GPIO_EXTI_Callback+0x50>
	{
		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_1) == GPIO_PIN_RESET)
 8005148:	2102      	movs	r1, #2
 800514a:	4811      	ldr	r0, [pc, #68]	; (8005190 <HAL_GPIO_EXTI_Callback+0x58>)
 800514c:	f002 f99a 	bl	8007484 <HAL_GPIO_ReadPin>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d108      	bne.n	8005168 <HAL_GPIO_EXTI_Callback+0x30>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8005156:	2200      	movs	r2, #0
 8005158:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800515c:	480d      	ldr	r0, [pc, #52]	; (8005194 <HAL_GPIO_EXTI_Callback+0x5c>)
 800515e:	f002 f9a8 	bl	80074b2 <HAL_GPIO_WritePin>
			INCOMMING_RING_OR_SMS_STATUS = true;				// Check it status if it is 'true' we have incoming ring or sms
 8005162:	4b0d      	ldr	r3, [pc, #52]	; (8005198 <HAL_GPIO_EXTI_Callback+0x60>)
 8005164:	2201      	movs	r2, #1
 8005166:	701a      	strb	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_1) == GPIO_PIN_SET)
 8005168:	2102      	movs	r1, #2
 800516a:	4809      	ldr	r0, [pc, #36]	; (8005190 <HAL_GPIO_EXTI_Callback+0x58>)
 800516c:	f002 f98a 	bl	8007484 <HAL_GPIO_ReadPin>
 8005170:	4603      	mov	r3, r0
 8005172:	2b01      	cmp	r3, #1
 8005174:	d108      	bne.n	8005188 <HAL_GPIO_EXTI_Callback+0x50>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8005176:	2201      	movs	r2, #1
 8005178:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800517c:	4805      	ldr	r0, [pc, #20]	; (8005194 <HAL_GPIO_EXTI_Callback+0x5c>)
 800517e:	f002 f998 	bl	80074b2 <HAL_GPIO_WritePin>
			INCOMMING_RING_OR_SMS_STATUS = false;
 8005182:	4b05      	ldr	r3, [pc, #20]	; (8005198 <HAL_GPIO_EXTI_Callback+0x60>)
 8005184:	2200      	movs	r2, #0
 8005186:	701a      	strb	r2, [r3, #0]
		}
		//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);

	}
}
 8005188:	bf00      	nop
 800518a:	3708      	adds	r7, #8
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	40010800 	.word	0x40010800
 8005194:	40011000 	.word	0x40011000
 8005198:	200002d7 	.word	0x200002d7

0800519c <servo_motor>:
// ----------------------------------------------------------------------------
void servo_motor(bool status)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	4603      	mov	r3, r0
 80051a4:	71fb      	strb	r3, [r7, #7]
	if(status == false)		// Close servo
 80051a6:	79fb      	ldrb	r3, [r7, #7]
 80051a8:	f083 0301 	eor.w	r3, r3, #1
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <servo_motor+0x1e>
	{
		TIM2->CCR1 = 25;
 80051b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80051b6:	2219      	movs	r2, #25
 80051b8:	635a      	str	r2, [r3, #52]	; 0x34
	}
	if(status == true)		// Open servo
 80051ba:	79fb      	ldrb	r3, [r7, #7]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d003      	beq.n	80051c8 <servo_motor+0x2c>
	{
		TIM2->CCR1 = 15;
 80051c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80051c4:	220f      	movs	r2, #15
 80051c6:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bc80      	pop	{r7}
 80051d0:	4770      	bx	lr

080051d2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80051d2:	b480      	push	{r7}
 80051d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80051d6:	bf00      	nop
 80051d8:	46bd      	mov	sp, r7
 80051da:	bc80      	pop	{r7}
 80051dc:	4770      	bx	lr

080051de <init_oled>:
void print_GSM_data(void);
void print_fingerprint_data(void);

// -----------------------------------------------------------------------------------
void init_oled(void)
{
 80051de:	b580      	push	{r7, lr}
 80051e0:	af00      	add	r7, sp, #0
	ssd1306_Init();
 80051e2:	f000 facf 	bl	8005784 <ssd1306_Init>
	HAL_Delay(500);
 80051e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80051ea:	f001 fc5d 	bl	8006aa8 <HAL_Delay>
	ssd1306_Fill(Black);
 80051ee:	2000      	movs	r0, #0
 80051f0:	f000 fb34 	bl	800585c <ssd1306_Fill>
	ssd1306_UpdateScreen();
 80051f4:	f000 fb54 	bl	80058a0 <ssd1306_UpdateScreen>
}
 80051f8:	bf00      	nop
 80051fa:	bd80      	pop	{r7, pc}

080051fc <OLED_prinr_all_data>:
// -----------------------------------------------------------------------------------
void OLED_prinr_all_data(int  select_print_data)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
	switch (select_print_data)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	3b01      	subs	r3, #1
 8005208:	2b03      	cmp	r3, #3
 800520a:	d81a      	bhi.n	8005242 <OLED_prinr_all_data+0x46>
 800520c:	a201      	add	r2, pc, #4	; (adr r2, 8005214 <OLED_prinr_all_data+0x18>)
 800520e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005212:	bf00      	nop
 8005214:	08005225 	.word	0x08005225
 8005218:	0800522b 	.word	0x0800522b
 800521c:	08005231 	.word	0x08005231
 8005220:	08005237 	.word	0x08005237
	{
		case 1:
			print_GPS_data();
 8005224:	f000 f846 	bl	80052b4 <print_GPS_data>
			break;
 8005228:	e00b      	b.n	8005242 <OLED_prinr_all_data+0x46>
		case 2:
			print_GSM_data();
 800522a:	f000 f9bf 	bl	80055ac <print_GSM_data>
			break;
 800522e:	e008      	b.n	8005242 <OLED_prinr_all_data+0x46>
		case 3:
			print_fingerprint_data();
 8005230:	f000 f9c2 	bl	80055b8 <print_fingerprint_data>
			break;
 8005234:	e005      	b.n	8005242 <OLED_prinr_all_data+0x46>
		case 4:
			print_all_sensors_data(true, true, true);
 8005236:	2201      	movs	r2, #1
 8005238:	2101      	movs	r1, #1
 800523a:	2001      	movs	r0, #1
 800523c:	f000 f978 	bl	8005530 <print_all_sensors_data>
			break;
 8005240:	bf00      	nop
	}

//    // Print all data in OLED
    ssd1306_UpdateScreen();
 8005242:	f000 fb2d 	bl	80058a0 <ssd1306_UpdateScreen>
}
 8005246:	bf00      	nop
 8005248:	3708      	adds	r7, #8
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop

08005250 <print_main_menu>:
// -----------------------------------------------------------------------------------
void print_main_menu(void)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8005254:	2000      	movs	r0, #0
 8005256:	f000 fb01 	bl	800585c <ssd1306_Fill>
	ssd1306_UpdateScreen();
 800525a:	f000 fb21 	bl	80058a0 <ssd1306_UpdateScreen>

	print_text_on_OLED(0, 1, false, " SELECT MODE...");
 800525e:	4b10      	ldr	r3, [pc, #64]	; (80052a0 <print_main_menu+0x50>)
 8005260:	2200      	movs	r2, #0
 8005262:	2101      	movs	r1, #1
 8005264:	2000      	movs	r0, #0
 8005266:	f000 fa23 	bl	80056b0 <print_text_on_OLED>
	print_text_on_OLED(0, 2, false, "1.GSM MODE");
 800526a:	4b0e      	ldr	r3, [pc, #56]	; (80052a4 <print_main_menu+0x54>)
 800526c:	2200      	movs	r2, #0
 800526e:	2102      	movs	r1, #2
 8005270:	2000      	movs	r0, #0
 8005272:	f000 fa1d 	bl	80056b0 <print_text_on_OLED>
	print_text_on_OLED(0, 3, false, "2.GPS MODE");
 8005276:	4b0c      	ldr	r3, [pc, #48]	; (80052a8 <print_main_menu+0x58>)
 8005278:	2200      	movs	r2, #0
 800527a:	2103      	movs	r1, #3
 800527c:	2000      	movs	r0, #0
 800527e:	f000 fa17 	bl	80056b0 <print_text_on_OLED>
	print_text_on_OLED(0, 4, false, "3.FINGERPRINT MODE");
 8005282:	4b0a      	ldr	r3, [pc, #40]	; (80052ac <print_main_menu+0x5c>)
 8005284:	2200      	movs	r2, #0
 8005286:	2104      	movs	r1, #4
 8005288:	2000      	movs	r0, #0
 800528a:	f000 fa11 	bl	80056b0 <print_text_on_OLED>
	print_text_on_OLED(0, 5, true, "4.SENSORS MODE");
 800528e:	4b08      	ldr	r3, [pc, #32]	; (80052b0 <print_main_menu+0x60>)
 8005290:	2201      	movs	r2, #1
 8005292:	2105      	movs	r1, #5
 8005294:	2000      	movs	r0, #0
 8005296:	f000 fa0b 	bl	80056b0 <print_text_on_OLED>
}
 800529a:	bf00      	nop
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	0800eff8 	.word	0x0800eff8
 80052a4:	0800f008 	.word	0x0800f008
 80052a8:	0800f014 	.word	0x0800f014
 80052ac:	0800f020 	.word	0x0800f020
 80052b0:	0800f034 	.word	0x0800f034

080052b4 <print_GPS_data>:
// -----------------------------------------------------------------------------------
void print_GPS_data(void)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b092      	sub	sp, #72	; 0x48
 80052b8:	af00      	add	r7, sp, #0
	// 1. Print Lat and Lon
	char str[50]={0};
 80052ba:	f107 030c 	add.w	r3, r7, #12
 80052be:	2232      	movs	r2, #50	; 0x32
 80052c0:	2100      	movs	r1, #0
 80052c2:	4618      	mov	r0, r3
 80052c4:	f006 f9f4 	bl	800b6b0 <memset>
	print_text_on_OLED(0, 2, false, "Lat:");
 80052c8:	4b8d      	ldr	r3, [pc, #564]	; (8005500 <print_GPS_data+0x24c>)
 80052ca:	2200      	movs	r2, #0
 80052cc:	2102      	movs	r1, #2
 80052ce:	2000      	movs	r0, #0
 80052d0:	f000 f9ee 	bl	80056b0 <print_text_on_OLED>
	// Print data
	print_text_on_OLED(30, 2, false, gps_latitude);
 80052d4:	4b8b      	ldr	r3, [pc, #556]	; (8005504 <print_GPS_data+0x250>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	2102      	movs	r1, #2
 80052da:	201e      	movs	r0, #30
 80052dc:	f000 f9e8 	bl	80056b0 <print_text_on_OLED>

	print_text_on_OLED(0, 3, false, "Lon:");
 80052e0:	4b89      	ldr	r3, [pc, #548]	; (8005508 <print_GPS_data+0x254>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	2103      	movs	r1, #3
 80052e6:	2000      	movs	r0, #0
 80052e8:	f000 f9e2 	bl	80056b0 <print_text_on_OLED>
	// Print data
	print_text_on_OLED(30, 3, false, gps_lontitude);
 80052ec:	4b87      	ldr	r3, [pc, #540]	; (800550c <print_GPS_data+0x258>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	2103      	movs	r1, #3
 80052f2:	201e      	movs	r0, #30
 80052f4:	f000 f9dc 	bl	80056b0 <print_text_on_OLED>

	// 2. Print time
	if (GPGGA_data_is_ready == 1)
 80052f8:	4b85      	ldr	r3, [pc, #532]	; (8005510 <print_GPS_data+0x25c>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	f040 80e3 	bne.w	80054c8 <print_GPS_data+0x214>
	{
		char hours[2]={0};
 8005302:	2300      	movs	r3, #0
 8005304:	813b      	strh	r3, [r7, #8]
		char minutes[2]={0};
 8005306:	2300      	movs	r3, #0
 8005308:	80bb      	strh	r3, [r7, #4]
		char semicolum = ':';
 800530a:	233a      	movs	r3, #58	; 0x3a
 800530c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

		// divide hours and minutes
		uint8_t i=0;
 8005310:	2300      	movs	r3, #0
 8005312:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		for(i=0; i<=3; i++)
 8005316:	2300      	movs	r3, #0
 8005318:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800531c:	e020      	b.n	8005360 <print_GPS_data+0xac>
		{
			if(i<=1)
 800531e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005322:	2b01      	cmp	r3, #1
 8005324:	d80b      	bhi.n	800533e <print_GPS_data+0x8a>
			{
				hours[i] = gps_time[i];
 8005326:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800532a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800532e:	4979      	ldr	r1, [pc, #484]	; (8005514 <print_GPS_data+0x260>)
 8005330:	5c8a      	ldrb	r2, [r1, r2]
 8005332:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005336:	440b      	add	r3, r1
 8005338:	f803 2c40 	strb.w	r2, [r3, #-64]
 800533c:	e00b      	b.n	8005356 <print_GPS_data+0xa2>
			}
			else
			{
				minutes[i-2] = gps_time[i];
 800533e:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8005342:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005346:	3b02      	subs	r3, #2
 8005348:	4972      	ldr	r1, [pc, #456]	; (8005514 <print_GPS_data+0x260>)
 800534a:	5c8a      	ldrb	r2, [r1, r2]
 800534c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005350:	440b      	add	r3, r1
 8005352:	f803 2c44 	strb.w	r2, [r3, #-68]
		for(i=0; i<=3; i++)
 8005356:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800535a:	3301      	adds	r3, #1
 800535c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8005360:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005364:	2b03      	cmp	r3, #3
 8005366:	d9da      	bls.n	800531e <print_GPS_data+0x6a>
			}
		}
		// Add 3 hours
		int int_hours = 0;
 8005368:	2300      	movs	r3, #0
 800536a:	643b      	str	r3, [r7, #64]	; 0x40
		uint8_t dozens = 0;
 800536c:	2300      	movs	r3, #0
 800536e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		uint8_t units = 0;
 8005372:	2300      	movs	r3, #0
 8005374:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

		dozens = hours[0];
 8005378:	7a3b      	ldrb	r3, [r7, #8]
 800537a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		units = hours[1];
 800537e:	7a7b      	ldrb	r3, [r7, #9]
 8005380:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
		dozens = dozens - 48;
 8005384:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005388:	3b30      	subs	r3, #48	; 0x30
 800538a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		units = units - 48;
 800538e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8005392:	3b30      	subs	r3, #48	; 0x30
 8005394:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

		int_hours = units +(dozens *10);
 8005398:	f897 103e 	ldrb.w	r1, [r7, #62]	; 0x3e
 800539c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80053a0:	4613      	mov	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	005b      	lsls	r3, r3, #1
 80053a8:	440b      	add	r3, r1
 80053aa:	643b      	str	r3, [r7, #64]	; 0x40
		int_hours = int_hours+2;
 80053ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053ae:	3302      	adds	r3, #2
 80053b0:	643b      	str	r3, [r7, #64]	; 0x40

		dozens = (int_hours/10) + 48;
 80053b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053b4:	4a58      	ldr	r2, [pc, #352]	; (8005518 <print_GPS_data+0x264>)
 80053b6:	fb82 1203 	smull	r1, r2, r2, r3
 80053ba:	1092      	asrs	r2, r2, #2
 80053bc:	17db      	asrs	r3, r3, #31
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	3330      	adds	r3, #48	; 0x30
 80053c4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		units = (int_hours%10) + 48;
 80053c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80053ca:	4b53      	ldr	r3, [pc, #332]	; (8005518 <print_GPS_data+0x264>)
 80053cc:	fb83 1302 	smull	r1, r3, r3, r2
 80053d0:	1099      	asrs	r1, r3, #2
 80053d2:	17d3      	asrs	r3, r2, #31
 80053d4:	1ac9      	subs	r1, r1, r3
 80053d6:	460b      	mov	r3, r1
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	440b      	add	r3, r1
 80053dc:	005b      	lsls	r3, r3, #1
 80053de:	1ad1      	subs	r1, r2, r3
 80053e0:	b2cb      	uxtb	r3, r1
 80053e2:	3330      	adds	r3, #48	; 0x30
 80053e4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
		hours[0] = dozens;
 80053e8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80053ec:	723b      	strb	r3, [r7, #8]
		hours[1] = units;
 80053ee:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80053f2:	727b      	strb	r3, [r7, #9]

		if(int_hours == 24)
 80053f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053f6:	2b18      	cmp	r3, #24
 80053f8:	d103      	bne.n	8005402 <print_GPS_data+0x14e>
		{
			hours[0] = '0';
 80053fa:	2330      	movs	r3, #48	; 0x30
 80053fc:	723b      	strb	r3, [r7, #8]
			hours[1] = '0';
 80053fe:	2330      	movs	r3, #48	; 0x30
 8005400:	727b      	strb	r3, [r7, #9]
		}
		if(int_hours == 25)
 8005402:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005404:	2b19      	cmp	r3, #25
 8005406:	d103      	bne.n	8005410 <print_GPS_data+0x15c>
		{
			hours[0] = '0';
 8005408:	2330      	movs	r3, #48	; 0x30
 800540a:	723b      	strb	r3, [r7, #8]
			hours[1] = '1';
 800540c:	2331      	movs	r3, #49	; 0x31
 800540e:	727b      	strb	r3, [r7, #9]
		}
		if(int_hours == 26)
 8005410:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005412:	2b1a      	cmp	r3, #26
 8005414:	d103      	bne.n	800541e <print_GPS_data+0x16a>
		{
			hours[0] = '0';
 8005416:	2330      	movs	r3, #48	; 0x30
 8005418:	723b      	strb	r3, [r7, #8]
			hours[1] = '2';
 800541a:	2332      	movs	r3, #50	; 0x32
 800541c:	727b      	strb	r3, [r7, #9]
		}

		if((int_hours >=0) && (int_hours<=9))
 800541e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005420:	2b00      	cmp	r3, #0
 8005422:	db09      	blt.n	8005438 <print_GPS_data+0x184>
 8005424:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005426:	2b09      	cmp	r3, #9
 8005428:	dc06      	bgt.n	8005438 <print_GPS_data+0x184>
		{
			hours[0] = '0';
 800542a:	2330      	movs	r3, #48	; 0x30
 800542c:	723b      	strb	r3, [r7, #8]
			hours[1] = int_hours +48;
 800542e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005430:	b2db      	uxtb	r3, r3
 8005432:	3330      	adds	r3, #48	; 0x30
 8005434:	b2db      	uxtb	r3, r3
 8005436:	727b      	strb	r3, [r7, #9]
		}

		// connect  hours and minutes with colon
		//i=5;
		for(i=0; i<5; i++)
 8005438:	2300      	movs	r3, #0
 800543a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800543e:	e034      	b.n	80054aa <print_GPS_data+0x1f6>
		{
			if(i<=1)
 8005440:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005444:	2b01      	cmp	r3, #1
 8005446:	d80e      	bhi.n	8005466 <print_GPS_data+0x1b2>
			{
				str[i] = hours[i];
 8005448:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800544c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005450:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005454:	440a      	add	r2, r1
 8005456:	f812 2c40 	ldrb.w	r2, [r2, #-64]
 800545a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800545e:	440b      	add	r3, r1
 8005460:	f803 2c3c 	strb.w	r2, [r3, #-60]
 8005464:	e01c      	b.n	80054a0 <print_GPS_data+0x1ec>
			}
			else
			{
				if(i==2)
 8005466:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800546a:	2b02      	cmp	r3, #2
 800546c:	d109      	bne.n	8005482 <print_GPS_data+0x1ce>
				{
					str[i] = semicolum;
 800546e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005472:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005476:	4413      	add	r3, r2
 8005478:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 800547c:	f803 2c3c 	strb.w	r2, [r3, #-60]
 8005480:	e00e      	b.n	80054a0 <print_GPS_data+0x1ec>
				}
				else
				{
					str[i]=minutes[i-3];
 8005482:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005486:	1eda      	subs	r2, r3, #3
 8005488:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800548c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005490:	440a      	add	r2, r1
 8005492:	f812 2c44 	ldrb.w	r2, [r2, #-68]
 8005496:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800549a:	440b      	add	r3, r1
 800549c:	f803 2c3c 	strb.w	r2, [r3, #-60]
		for(i=0; i<5; i++)
 80054a0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80054a4:	3301      	adds	r3, #1
 80054a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80054aa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80054ae:	2b04      	cmp	r3, #4
 80054b0:	d9c6      	bls.n	8005440 <print_GPS_data+0x18c>
				}
			}
		}

		ssd1306_SetCursor(0, 36);
 80054b2:	2124      	movs	r1, #36	; 0x24
 80054b4:	2000      	movs	r0, #0
 80054b6:	f000 fb29 	bl	8005b0c <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 80054ba:	4a18      	ldr	r2, [pc, #96]	; (800551c <print_GPS_data+0x268>)
 80054bc:	f107 000c 	add.w	r0, r7, #12
 80054c0:	2301      	movs	r3, #1
 80054c2:	ca06      	ldmia	r2, {r1, r2}
 80054c4:	f000 fafc 	bl	8005ac0 <ssd1306_WriteString>
	}

	// 3. Print number of satalits
	print_text_on_OLED(40, 4, false, "N:  ");
 80054c8:	4b15      	ldr	r3, [pc, #84]	; (8005520 <print_GPS_data+0x26c>)
 80054ca:	2200      	movs	r2, #0
 80054cc:	2104      	movs	r1, #4
 80054ce:	2028      	movs	r0, #40	; 0x28
 80054d0:	f000 f8ee 	bl	80056b0 <print_text_on_OLED>
	// Print data
	print_text_on_OLED(55, 4, false, gps_number_of_satellites);
 80054d4:	4b13      	ldr	r3, [pc, #76]	; (8005524 <print_GPS_data+0x270>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	2104      	movs	r1, #4
 80054da:	2037      	movs	r0, #55	; 0x37
 80054dc:	f000 f8e8 	bl	80056b0 <print_text_on_OLED>

	// 4. Print gps speed
	print_text_on_OLED(75, 4, false, "S:    ");
 80054e0:	4b11      	ldr	r3, [pc, #68]	; (8005528 <print_GPS_data+0x274>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	2104      	movs	r1, #4
 80054e6:	204b      	movs	r0, #75	; 0x4b
 80054e8:	f000 f8e2 	bl	80056b0 <print_text_on_OLED>
	// Print data
	print_text_on_OLED(90, 4, false, gps_speed);
 80054ec:	4b0f      	ldr	r3, [pc, #60]	; (800552c <print_GPS_data+0x278>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	2104      	movs	r1, #4
 80054f2:	205a      	movs	r0, #90	; 0x5a
 80054f4:	f000 f8dc 	bl	80056b0 <print_text_on_OLED>
}
 80054f8:	bf00      	nop
 80054fa:	3748      	adds	r7, #72	; 0x48
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	0800f044 	.word	0x0800f044
 8005504:	20000728 	.word	0x20000728
 8005508:	0800f04c 	.word	0x0800f04c
 800550c:	2000075c 	.word	0x2000075c
 8005510:	2000028c 	.word	0x2000028c
 8005514:	20000754 	.word	0x20000754
 8005518:	66666667 	.word	0x66666667
 800551c:	20000058 	.word	0x20000058
 8005520:	0800f054 	.word	0x0800f054
 8005524:	20000744 	.word	0x20000744
 8005528:	0800f05c 	.word	0x0800f05c
 800552c:	20000720 	.word	0x20000720

08005530 <print_all_sensors_data>:
// -----------------------------------------------------------------------------------
void print_all_sensors_data(bool si7021, bool AM2302, bool  sensor_9066)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b08c      	sub	sp, #48	; 0x30
 8005534:	af00      	add	r7, sp, #0
 8005536:	4603      	mov	r3, r0
 8005538:	71fb      	strb	r3, [r7, #7]
 800553a:	460b      	mov	r3, r1
 800553c:	71bb      	strb	r3, [r7, #6]
 800553e:	4613      	mov	r3, r2
 8005540:	717b      	strb	r3, [r7, #5]
	char str_1[40]={0};
 8005542:	f107 0308 	add.w	r3, r7, #8
 8005546:	2228      	movs	r2, #40	; 0x28
 8005548:	2100      	movs	r1, #0
 800554a:	4618      	mov	r0, r3
 800554c:	f006 f8b0 	bl	800b6b0 <memset>

	if(si7021 == true)			// 1. Print data from si7021 sensor
 8005550:	79fb      	ldrb	r3, [r7, #7]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d01f      	beq.n	8005596 <print_all_sensors_data+0x66>
	{
		strcpy(str_1, "1.si7021 ");
 8005556:	f107 0308 	add.w	r3, r7, #8
 800555a:	4a11      	ldr	r2, [pc, #68]	; (80055a0 <print_all_sensors_data+0x70>)
 800555c:	ca07      	ldmia	r2, {r0, r1, r2}
 800555e:	c303      	stmia	r3!, {r0, r1}
 8005560:	801a      	strh	r2, [r3, #0]
		strcat(str_1, temperature_si7021);
 8005562:	f107 0308 	add.w	r3, r7, #8
 8005566:	490f      	ldr	r1, [pc, #60]	; (80055a4 <print_all_sensors_data+0x74>)
 8005568:	4618      	mov	r0, r3
 800556a:	f006 f97f 	bl	800b86c <strcat>
		strcat(str_1, humidity_si7021);
 800556e:	f107 0308 	add.w	r3, r7, #8
 8005572:	490d      	ldr	r1, [pc, #52]	; (80055a8 <print_all_sensors_data+0x78>)
 8005574:	4618      	mov	r0, r3
 8005576:	f006 f979 	bl	800b86c <strcat>
		print_text_on_OLED(0, 2, true, str_1);
 800557a:	f107 0308 	add.w	r3, r7, #8
 800557e:	2201      	movs	r2, #1
 8005580:	2102      	movs	r1, #2
 8005582:	2000      	movs	r0, #0
 8005584:	f000 f894 	bl	80056b0 <print_text_on_OLED>
		memset(str_1, 0 , sizeof(str_1));
 8005588:	f107 0308 	add.w	r3, r7, #8
 800558c:	2228      	movs	r2, #40	; 0x28
 800558e:	2100      	movs	r1, #0
 8005590:	4618      	mov	r0, r3
 8005592:	f006 f88d 	bl	800b6b0 <memset>
//	{
//		strcpy(str_1, "2.9066 ");
//		print_text_on_OLED(0, 4, true, str_1);
//	}

}
 8005596:	bf00      	nop
 8005598:	3730      	adds	r7, #48	; 0x30
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	0800f064 	.word	0x0800f064
 80055a4:	20000710 	.word	0x20000710
 80055a8:	20000718 	.word	0x20000718

080055ac <print_GSM_data>:
// -----------------------------------------------------------------------------------
void print_GSM_data(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0

}
 80055b0:	bf00      	nop
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bc80      	pop	{r7}
 80055b6:	4770      	bx	lr

080055b8 <print_fingerprint_data>:
// -----------------------------------------------------------------------------------
void print_fingerprint_data(void)
{
 80055b8:	b480      	push	{r7}
 80055ba:	af00      	add	r7, sp, #0

}
 80055bc:	bf00      	nop
 80055be:	46bd      	mov	sp, r7
 80055c0:	bc80      	pop	{r7}
 80055c2:	4770      	bx	lr

080055c4 <claen_oled_lines>:
// -----------------------------------------------------------------------------------
void claen_oled_lines(bool first, bool second, bool third, bool fourth, bool fifth)
{
 80055c4:	b5b0      	push	{r4, r5, r7, lr}
 80055c6:	b08a      	sub	sp, #40	; 0x28
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	4604      	mov	r4, r0
 80055cc:	4608      	mov	r0, r1
 80055ce:	4611      	mov	r1, r2
 80055d0:	461a      	mov	r2, r3
 80055d2:	4623      	mov	r3, r4
 80055d4:	71fb      	strb	r3, [r7, #7]
 80055d6:	4603      	mov	r3, r0
 80055d8:	71bb      	strb	r3, [r7, #6]
 80055da:	460b      	mov	r3, r1
 80055dc:	717b      	strb	r3, [r7, #5]
 80055de:	4613      	mov	r3, r2
 80055e0:	713b      	strb	r3, [r7, #4]
	char str[32] = {0};
 80055e2:	f107 0308 	add.w	r3, r7, #8
 80055e6:	2220      	movs	r2, #32
 80055e8:	2100      	movs	r1, #0
 80055ea:	4618      	mov	r0, r3
 80055ec:	f006 f860 	bl	800b6b0 <memset>
	sprintf(str,"%s", "                          ");
 80055f0:	f107 0308 	add.w	r3, r7, #8
 80055f4:	4a2c      	ldr	r2, [pc, #176]	; (80056a8 <claen_oled_lines+0xe4>)
 80055f6:	461c      	mov	r4, r3
 80055f8:	4615      	mov	r5, r2
 80055fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80055fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80055fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005602:	c403      	stmia	r4!, {r0, r1}
 8005604:	8022      	strh	r2, [r4, #0]
 8005606:	3402      	adds	r4, #2
 8005608:	0c13      	lsrs	r3, r2, #16
 800560a:	7023      	strb	r3, [r4, #0]

	if(first == true)
 800560c:	79fb      	ldrb	r3, [r7, #7]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d00a      	beq.n	8005628 <claen_oled_lines+0x64>
	{
		ssd1306_SetCursor(00, 00);
 8005612:	2100      	movs	r1, #0
 8005614:	2000      	movs	r0, #0
 8005616:	f000 fa79 	bl	8005b0c <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 800561a:	4a24      	ldr	r2, [pc, #144]	; (80056ac <claen_oled_lines+0xe8>)
 800561c:	f107 0008 	add.w	r0, r7, #8
 8005620:	2301      	movs	r3, #1
 8005622:	ca06      	ldmia	r2, {r1, r2}
 8005624:	f000 fa4c 	bl	8005ac0 <ssd1306_WriteString>
	}
	if(second == true)
 8005628:	79bb      	ldrb	r3, [r7, #6]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00a      	beq.n	8005644 <claen_oled_lines+0x80>
	{
		ssd1306_SetCursor(00, 16);
 800562e:	2110      	movs	r1, #16
 8005630:	2000      	movs	r0, #0
 8005632:	f000 fa6b 	bl	8005b0c <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8005636:	4a1d      	ldr	r2, [pc, #116]	; (80056ac <claen_oled_lines+0xe8>)
 8005638:	f107 0008 	add.w	r0, r7, #8
 800563c:	2301      	movs	r3, #1
 800563e:	ca06      	ldmia	r2, {r1, r2}
 8005640:	f000 fa3e 	bl	8005ac0 <ssd1306_WriteString>
	}
	if(third == true)
 8005644:	797b      	ldrb	r3, [r7, #5]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d00a      	beq.n	8005660 <claen_oled_lines+0x9c>
	{
		ssd1306_SetCursor(00, 26);
 800564a:	211a      	movs	r1, #26
 800564c:	2000      	movs	r0, #0
 800564e:	f000 fa5d 	bl	8005b0c <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 8005652:	4a16      	ldr	r2, [pc, #88]	; (80056ac <claen_oled_lines+0xe8>)
 8005654:	f107 0008 	add.w	r0, r7, #8
 8005658:	2301      	movs	r3, #1
 800565a:	ca06      	ldmia	r2, {r1, r2}
 800565c:	f000 fa30 	bl	8005ac0 <ssd1306_WriteString>
	}
	if(fourth == true)
 8005660:	793b      	ldrb	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d00a      	beq.n	800567c <claen_oled_lines+0xb8>
	{
		ssd1306_SetCursor(00, 36);
 8005666:	2124      	movs	r1, #36	; 0x24
 8005668:	2000      	movs	r0, #0
 800566a:	f000 fa4f 	bl	8005b0c <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 800566e:	4a0f      	ldr	r2, [pc, #60]	; (80056ac <claen_oled_lines+0xe8>)
 8005670:	f107 0008 	add.w	r0, r7, #8
 8005674:	2301      	movs	r3, #1
 8005676:	ca06      	ldmia	r2, {r1, r2}
 8005678:	f000 fa22 	bl	8005ac0 <ssd1306_WriteString>
	}
	if(fifth == true)
 800567c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8005680:	2b00      	cmp	r3, #0
 8005682:	d00a      	beq.n	800569a <claen_oled_lines+0xd6>
	{
		ssd1306_SetCursor(00, 46);
 8005684:	212e      	movs	r1, #46	; 0x2e
 8005686:	2000      	movs	r0, #0
 8005688:	f000 fa40 	bl	8005b0c <ssd1306_SetCursor>
		ssd1306_WriteString(str, Font_7x10, White);
 800568c:	4a07      	ldr	r2, [pc, #28]	; (80056ac <claen_oled_lines+0xe8>)
 800568e:	f107 0008 	add.w	r0, r7, #8
 8005692:	2301      	movs	r3, #1
 8005694:	ca06      	ldmia	r2, {r1, r2}
 8005696:	f000 fa13 	bl	8005ac0 <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen();
 800569a:	f000 f901 	bl	80058a0 <ssd1306_UpdateScreen>
}
 800569e:	bf00      	nop
 80056a0:	3728      	adds	r7, #40	; 0x28
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bdb0      	pop	{r4, r5, r7, pc}
 80056a6:	bf00      	nop
 80056a8:	0800f070 	.word	0x0800f070
 80056ac:	20000058 	.word	0x20000058

080056b0 <print_text_on_OLED>:
// -----------------------------------------------------------------------------------
// Print any text on OLED
void print_text_on_OLED(uint8_t column, uint8_t row, bool update_oled, char text[])
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b08a      	sub	sp, #40	; 0x28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	603b      	str	r3, [r7, #0]
 80056b8:	4603      	mov	r3, r0
 80056ba:	71fb      	strb	r3, [r7, #7]
 80056bc:	460b      	mov	r3, r1
 80056be:	71bb      	strb	r3, [r7, #6]
 80056c0:	4613      	mov	r3, r2
 80056c2:	717b      	strb	r3, [r7, #5]
	char message_buffer[30] = {0};
 80056c4:	f107 0308 	add.w	r3, r7, #8
 80056c8:	221e      	movs	r2, #30
 80056ca:	2100      	movs	r1, #0
 80056cc:	4618      	mov	r0, r3
 80056ce:	f005 ffef 	bl	800b6b0 <memset>

	switch (row)
 80056d2:	79bb      	ldrb	r3, [r7, #6]
 80056d4:	3b01      	subs	r3, #1
 80056d6:	2b04      	cmp	r3, #4
 80056d8:	d82a      	bhi.n	8005730 <print_text_on_OLED+0x80>
 80056da:	a201      	add	r2, pc, #4	; (adr r2, 80056e0 <print_text_on_OLED+0x30>)
 80056dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e0:	080056f5 	.word	0x080056f5
 80056e4:	08005701 	.word	0x08005701
 80056e8:	0800570d 	.word	0x0800570d
 80056ec:	08005719 	.word	0x08005719
 80056f0:	08005725 	.word	0x08005725
	{
		case 1:
			ssd1306_SetCursor(column, 0);
 80056f4:	79fb      	ldrb	r3, [r7, #7]
 80056f6:	2100      	movs	r1, #0
 80056f8:	4618      	mov	r0, r3
 80056fa:	f000 fa07 	bl	8005b0c <ssd1306_SetCursor>
		break;
 80056fe:	e017      	b.n	8005730 <print_text_on_OLED+0x80>

		case 2:
			ssd1306_SetCursor(column, 16);
 8005700:	79fb      	ldrb	r3, [r7, #7]
 8005702:	2110      	movs	r1, #16
 8005704:	4618      	mov	r0, r3
 8005706:	f000 fa01 	bl	8005b0c <ssd1306_SetCursor>
		break;
 800570a:	e011      	b.n	8005730 <print_text_on_OLED+0x80>

		case 3:
			ssd1306_SetCursor(column, 26);
 800570c:	79fb      	ldrb	r3, [r7, #7]
 800570e:	211a      	movs	r1, #26
 8005710:	4618      	mov	r0, r3
 8005712:	f000 f9fb 	bl	8005b0c <ssd1306_SetCursor>
		break;
 8005716:	e00b      	b.n	8005730 <print_text_on_OLED+0x80>

		case 4:
			ssd1306_SetCursor(column, 36);
 8005718:	79fb      	ldrb	r3, [r7, #7]
 800571a:	2124      	movs	r1, #36	; 0x24
 800571c:	4618      	mov	r0, r3
 800571e:	f000 f9f5 	bl	8005b0c <ssd1306_SetCursor>
		break;
 8005722:	e005      	b.n	8005730 <print_text_on_OLED+0x80>

		case 5:
			ssd1306_SetCursor(column, 46);
 8005724:	79fb      	ldrb	r3, [r7, #7]
 8005726:	212e      	movs	r1, #46	; 0x2e
 8005728:	4618      	mov	r0, r3
 800572a:	f000 f9ef 	bl	8005b0c <ssd1306_SetCursor>
		break;
 800572e:	bf00      	nop
	}
	ssd1306_WriteString(text, Font_7x10, White);
 8005730:	4a07      	ldr	r2, [pc, #28]	; (8005750 <print_text_on_OLED+0xa0>)
 8005732:	2301      	movs	r3, #1
 8005734:	ca06      	ldmia	r2, {r1, r2}
 8005736:	6838      	ldr	r0, [r7, #0]
 8005738:	f000 f9c2 	bl	8005ac0 <ssd1306_WriteString>

	if(update_oled == true)
 800573c:	797b      	ldrb	r3, [r7, #5]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d001      	beq.n	8005746 <print_text_on_OLED+0x96>
	{
		ssd1306_UpdateScreen();
 8005742:	f000 f8ad 	bl	80058a0 <ssd1306_UpdateScreen>
	}
}
 8005746:	bf00      	nop
 8005748:	3728      	adds	r7, #40	; 0x28
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
 800574e:	bf00      	nop
 8005750:	20000058 	.word	0x20000058

08005754 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static void ssd1306_WriteCommand(uint8_t command)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b086      	sub	sp, #24
 8005758:	af04      	add	r7, sp, #16
 800575a:	4603      	mov	r3, r0
 800575c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR,0x00,1,&command,1,10);
 800575e:	230a      	movs	r3, #10
 8005760:	9302      	str	r3, [sp, #8]
 8005762:	2301      	movs	r3, #1
 8005764:	9301      	str	r3, [sp, #4]
 8005766:	1dfb      	adds	r3, r7, #7
 8005768:	9300      	str	r3, [sp, #0]
 800576a:	2301      	movs	r3, #1
 800576c:	2200      	movs	r2, #0
 800576e:	2178      	movs	r1, #120	; 0x78
 8005770:	4803      	ldr	r0, [pc, #12]	; (8005780 <ssd1306_WriteCommand+0x2c>)
 8005772:	f002 fb77 	bl	8007e64 <HAL_I2C_Mem_Write>
}
 8005776:	bf00      	nop
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	20000870 	.word	0x20000870

08005784 <ssd1306_Init>:

//
//	Initialize the oled screen
//
uint8_t ssd1306_Init(void)
{	
 8005784:	b580      	push	{r7, lr}
 8005786:	af00      	add	r7, sp, #0
	// Wait for the screen to boot
	HAL_Delay(100);
 8005788:	2064      	movs	r0, #100	; 0x64
 800578a:	f001 f98d 	bl	8006aa8 <HAL_Delay>
	
	/* Init LCD */
	ssd1306_WriteCommand(0xAE); //display off
 800578e:	20ae      	movs	r0, #174	; 0xae
 8005790:	f7ff ffe0 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode   
 8005794:	2020      	movs	r0, #32
 8005796:	f7ff ffdd 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800579a:	2010      	movs	r0, #16
 800579c:	f7ff ffda 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80057a0:	20b0      	movs	r0, #176	; 0xb0
 80057a2:	f7ff ffd7 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80057a6:	20c8      	movs	r0, #200	; 0xc8
 80057a8:	f7ff ffd4 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //---set low column address
 80057ac:	2000      	movs	r0, #0
 80057ae:	f7ff ffd1 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //---set high column address
 80057b2:	2010      	movs	r0, #16
 80057b4:	f7ff ffce 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x40); //--set start line address
 80057b8:	2040      	movs	r0, #64	; 0x40
 80057ba:	f7ff ffcb 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x81); //--set contrast control register
 80057be:	2081      	movs	r0, #129	; 0x81
 80057c0:	f7ff ffc8 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xFF);
 80057c4:	20ff      	movs	r0, #255	; 0xff
 80057c6:	f7ff ffc5 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127
 80057ca:	20a1      	movs	r0, #161	; 0xa1
 80057cc:	f7ff ffc2 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA6); //--set normal display
 80057d0:	20a6      	movs	r0, #166	; 0xa6
 80057d2:	f7ff ffbf 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64)
 80057d6:	20a8      	movs	r0, #168	; 0xa8
 80057d8:	f7ff ffbc 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x3F); //
 80057dc:	203f      	movs	r0, #63	; 0x3f
 80057de:	f7ff ffb9 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80057e2:	20a4      	movs	r0, #164	; 0xa4
 80057e4:	f7ff ffb6 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD3); //-set display offset
 80057e8:	20d3      	movs	r0, #211	; 0xd3
 80057ea:	f7ff ffb3 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //-not offset
 80057ee:	2000      	movs	r0, #0
 80057f0:	f7ff ffb0 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80057f4:	20d5      	movs	r0, #213	; 0xd5
 80057f6:	f7ff ffad 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF0); //--set divide ratio
 80057fa:	20f0      	movs	r0, #240	; 0xf0
 80057fc:	f7ff ffaa 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8005800:	20d9      	movs	r0, #217	; 0xd9
 8005802:	f7ff ffa7 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); //
 8005806:	2022      	movs	r0, #34	; 0x22
 8005808:	f7ff ffa4 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration
 800580c:	20da      	movs	r0, #218	; 0xda
 800580e:	f7ff ffa1 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x12);
 8005812:	2012      	movs	r0, #18
 8005814:	f7ff ff9e 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDB); //--set vcomh
 8005818:	20db      	movs	r0, #219	; 0xdb
 800581a:	f7ff ff9b 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800581e:	2020      	movs	r0, #32
 8005820:	f7ff ff98 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8005824:	208d      	movs	r0, #141	; 0x8d
 8005826:	f7ff ff95 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x14); //
 800582a:	2014      	movs	r0, #20
 800582c:	f7ff ff92 	bl	8005754 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 8005830:	20af      	movs	r0, #175	; 0xaf
 8005832:	f7ff ff8f 	bl	8005754 <ssd1306_WriteCommand>
	
	// Clear screen
	ssd1306_Fill(Black);
 8005836:	2000      	movs	r0, #0
 8005838:	f000 f810 	bl	800585c <ssd1306_Fill>
	
	// Flush buffer to screen
	ssd1306_UpdateScreen();
 800583c:	f000 f830 	bl	80058a0 <ssd1306_UpdateScreen>
	
	// Set default values for screen object
	SSD1306.CurrentX = 0;
 8005840:	4b05      	ldr	r3, [pc, #20]	; (8005858 <ssd1306_Init+0xd4>)
 8005842:	2200      	movs	r2, #0
 8005844:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8005846:	4b04      	ldr	r3, [pc, #16]	; (8005858 <ssd1306_Init+0xd4>)
 8005848:	2200      	movs	r2, #0
 800584a:	805a      	strh	r2, [r3, #2]
	
	SSD1306.Initialized = 1;
 800584c:	4b02      	ldr	r3, [pc, #8]	; (8005858 <ssd1306_Init+0xd4>)
 800584e:	2201      	movs	r2, #1
 8005850:	715a      	strb	r2, [r3, #5]
	
	return 1;
 8005852:	2301      	movs	r3, #1
}
 8005854:	4618      	mov	r0, r3
 8005856:	bd80      	pop	{r7, pc}
 8005858:	200006dc 	.word	0x200006dc

0800585c <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color) 
{
 800585c:	b480      	push	{r7}
 800585e:	b085      	sub	sp, #20
 8005860:	af00      	add	r7, sp, #0
 8005862:	4603      	mov	r3, r0
 8005864:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	uint32_t i;

	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8005866:	2300      	movs	r3, #0
 8005868:	60fb      	str	r3, [r7, #12]
 800586a:	e00d      	b.n	8005888 <ssd1306_Fill+0x2c>
	{
		SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800586c:	79fb      	ldrb	r3, [r7, #7]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <ssd1306_Fill+0x1a>
 8005872:	2100      	movs	r1, #0
 8005874:	e000      	b.n	8005878 <ssd1306_Fill+0x1c>
 8005876:	21ff      	movs	r1, #255	; 0xff
 8005878:	4a08      	ldr	r2, [pc, #32]	; (800589c <ssd1306_Fill+0x40>)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	4413      	add	r3, r2
 800587e:	460a      	mov	r2, r1
 8005880:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	3301      	adds	r3, #1
 8005886:	60fb      	str	r3, [r7, #12]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800588e:	d3ed      	bcc.n	800586c <ssd1306_Fill+0x10>
	}
}
 8005890:	bf00      	nop
 8005892:	3714      	adds	r7, #20
 8005894:	46bd      	mov	sp, r7
 8005896:	bc80      	pop	{r7}
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	200002dc 	.word	0x200002dc

080058a0 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(void) 
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af04      	add	r7, sp, #16
	uint8_t i;
	
	for (i = 0; i < 8; i++) {
 80058a6:	2300      	movs	r3, #0
 80058a8:	71fb      	strb	r3, [r7, #7]
 80058aa:	e01d      	b.n	80058e8 <ssd1306_UpdateScreen+0x48>
		ssd1306_WriteCommand(0xB0 + i);
 80058ac:	79fb      	ldrb	r3, [r7, #7]
 80058ae:	3b50      	subs	r3, #80	; 0x50
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	4618      	mov	r0, r3
 80058b4:	f7ff ff4e 	bl	8005754 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x00);
 80058b8:	2000      	movs	r0, #0
 80058ba:	f7ff ff4b 	bl	8005754 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x10);
 80058be:	2010      	movs	r0, #16
 80058c0:	f7ff ff48 	bl	8005754 <ssd1306_WriteCommand>

		HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 80058c4:	79fb      	ldrb	r3, [r7, #7]
 80058c6:	01db      	lsls	r3, r3, #7
 80058c8:	4a0b      	ldr	r2, [pc, #44]	; (80058f8 <ssd1306_UpdateScreen+0x58>)
 80058ca:	4413      	add	r3, r2
 80058cc:	2264      	movs	r2, #100	; 0x64
 80058ce:	9202      	str	r2, [sp, #8]
 80058d0:	2280      	movs	r2, #128	; 0x80
 80058d2:	9201      	str	r2, [sp, #4]
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	2301      	movs	r3, #1
 80058d8:	2240      	movs	r2, #64	; 0x40
 80058da:	2178      	movs	r1, #120	; 0x78
 80058dc:	4807      	ldr	r0, [pc, #28]	; (80058fc <ssd1306_UpdateScreen+0x5c>)
 80058de:	f002 fac1 	bl	8007e64 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 80058e2:	79fb      	ldrb	r3, [r7, #7]
 80058e4:	3301      	adds	r3, #1
 80058e6:	71fb      	strb	r3, [r7, #7]
 80058e8:	79fb      	ldrb	r3, [r7, #7]
 80058ea:	2b07      	cmp	r3, #7
 80058ec:	d9de      	bls.n	80058ac <ssd1306_UpdateScreen+0xc>
	}
}
 80058ee:	bf00      	nop
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	200002dc 	.word	0x200002dc
 80058fc:	20000870 	.word	0x20000870

08005900 <ssd1306_DrawPixel>:
//	X => X Coordinate
//	Y => Y Coordinate
//	color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8005900:	b480      	push	{r7}
 8005902:	b083      	sub	sp, #12
 8005904:	af00      	add	r7, sp, #0
 8005906:	4603      	mov	r3, r0
 8005908:	71fb      	strb	r3, [r7, #7]
 800590a:	460b      	mov	r3, r1
 800590c:	71bb      	strb	r3, [r7, #6]
 800590e:	4613      	mov	r3, r2
 8005910:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) 
 8005912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005916:	2b00      	cmp	r3, #0
 8005918:	db48      	blt.n	80059ac <ssd1306_DrawPixel+0xac>
 800591a:	79bb      	ldrb	r3, [r7, #6]
 800591c:	2b3f      	cmp	r3, #63	; 0x3f
 800591e:	d845      	bhi.n	80059ac <ssd1306_DrawPixel+0xac>
		// Don't write outside the buffer
		return;
	}
	
	// Check if pixel should be inverted
	if (SSD1306.Inverted) 
 8005920:	4b25      	ldr	r3, [pc, #148]	; (80059b8 <ssd1306_DrawPixel+0xb8>)
 8005922:	791b      	ldrb	r3, [r3, #4]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d006      	beq.n	8005936 <ssd1306_DrawPixel+0x36>
	{
		color = (SSD1306_COLOR)!color;
 8005928:	797b      	ldrb	r3, [r7, #5]
 800592a:	2b00      	cmp	r3, #0
 800592c:	bf0c      	ite	eq
 800592e:	2301      	moveq	r3, #1
 8005930:	2300      	movne	r3, #0
 8005932:	b2db      	uxtb	r3, r3
 8005934:	717b      	strb	r3, [r7, #5]
	}
	
	// Draw in the right color
	if (color == White)
 8005936:	797b      	ldrb	r3, [r7, #5]
 8005938:	2b01      	cmp	r3, #1
 800593a:	d11a      	bne.n	8005972 <ssd1306_DrawPixel+0x72>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800593c:	79fa      	ldrb	r2, [r7, #7]
 800593e:	79bb      	ldrb	r3, [r7, #6]
 8005940:	08db      	lsrs	r3, r3, #3
 8005942:	b2d8      	uxtb	r0, r3
 8005944:	4603      	mov	r3, r0
 8005946:	01db      	lsls	r3, r3, #7
 8005948:	4413      	add	r3, r2
 800594a:	4a1c      	ldr	r2, [pc, #112]	; (80059bc <ssd1306_DrawPixel+0xbc>)
 800594c:	5cd3      	ldrb	r3, [r2, r3]
 800594e:	b25a      	sxtb	r2, r3
 8005950:	79bb      	ldrb	r3, [r7, #6]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	2101      	movs	r1, #1
 8005958:	fa01 f303 	lsl.w	r3, r1, r3
 800595c:	b25b      	sxtb	r3, r3
 800595e:	4313      	orrs	r3, r2
 8005960:	b259      	sxtb	r1, r3
 8005962:	79fa      	ldrb	r2, [r7, #7]
 8005964:	4603      	mov	r3, r0
 8005966:	01db      	lsls	r3, r3, #7
 8005968:	4413      	add	r3, r2
 800596a:	b2c9      	uxtb	r1, r1
 800596c:	4a13      	ldr	r2, [pc, #76]	; (80059bc <ssd1306_DrawPixel+0xbc>)
 800596e:	54d1      	strb	r1, [r2, r3]
 8005970:	e01d      	b.n	80059ae <ssd1306_DrawPixel+0xae>
	} 
	else 
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8005972:	79fa      	ldrb	r2, [r7, #7]
 8005974:	79bb      	ldrb	r3, [r7, #6]
 8005976:	08db      	lsrs	r3, r3, #3
 8005978:	b2d8      	uxtb	r0, r3
 800597a:	4603      	mov	r3, r0
 800597c:	01db      	lsls	r3, r3, #7
 800597e:	4413      	add	r3, r2
 8005980:	4a0e      	ldr	r2, [pc, #56]	; (80059bc <ssd1306_DrawPixel+0xbc>)
 8005982:	5cd3      	ldrb	r3, [r2, r3]
 8005984:	b25a      	sxtb	r2, r3
 8005986:	79bb      	ldrb	r3, [r7, #6]
 8005988:	f003 0307 	and.w	r3, r3, #7
 800598c:	2101      	movs	r1, #1
 800598e:	fa01 f303 	lsl.w	r3, r1, r3
 8005992:	b25b      	sxtb	r3, r3
 8005994:	43db      	mvns	r3, r3
 8005996:	b25b      	sxtb	r3, r3
 8005998:	4013      	ands	r3, r2
 800599a:	b259      	sxtb	r1, r3
 800599c:	79fa      	ldrb	r2, [r7, #7]
 800599e:	4603      	mov	r3, r0
 80059a0:	01db      	lsls	r3, r3, #7
 80059a2:	4413      	add	r3, r2
 80059a4:	b2c9      	uxtb	r1, r1
 80059a6:	4a05      	ldr	r2, [pc, #20]	; (80059bc <ssd1306_DrawPixel+0xbc>)
 80059a8:	54d1      	strb	r1, [r2, r3]
 80059aa:	e000      	b.n	80059ae <ssd1306_DrawPixel+0xae>
		return;
 80059ac:	bf00      	nop
	}
}
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bc80      	pop	{r7}
 80059b4:	4770      	bx	lr
 80059b6:	bf00      	nop
 80059b8:	200006dc 	.word	0x200006dc
 80059bc:	200002dc 	.word	0x200002dc

080059c0 <ssd1306_WriteChar>:
//	ch 		=> char om weg te schrijven
//	Font 	=> Font waarmee we gaan schrijven
//	color 	=> Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 80059c0:	b590      	push	{r4, r7, lr}
 80059c2:	b089      	sub	sp, #36	; 0x24
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	4604      	mov	r4, r0
 80059c8:	1d38      	adds	r0, r7, #4
 80059ca:	e880 0006 	stmia.w	r0, {r1, r2}
 80059ce:	461a      	mov	r2, r3
 80059d0:	4623      	mov	r3, r4
 80059d2:	73fb      	strb	r3, [r7, #15]
 80059d4:	4613      	mov	r3, r2
 80059d6:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;
	
	// Check remaining space on current line
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80059d8:	4b38      	ldr	r3, [pc, #224]	; (8005abc <ssd1306_WriteChar+0xfc>)
 80059da:	881b      	ldrh	r3, [r3, #0]
 80059dc:	461a      	mov	r2, r3
 80059de:	793b      	ldrb	r3, [r7, #4]
 80059e0:	4413      	add	r3, r2
 80059e2:	2b7f      	cmp	r3, #127	; 0x7f
 80059e4:	dc06      	bgt.n	80059f4 <ssd1306_WriteChar+0x34>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80059e6:	4b35      	ldr	r3, [pc, #212]	; (8005abc <ssd1306_WriteChar+0xfc>)
 80059e8:	885b      	ldrh	r3, [r3, #2]
 80059ea:	461a      	mov	r2, r3
 80059ec:	797b      	ldrb	r3, [r7, #5]
 80059ee:	4413      	add	r3, r2
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80059f0:	2b3f      	cmp	r3, #63	; 0x3f
 80059f2:	dd01      	ble.n	80059f8 <ssd1306_WriteChar+0x38>
	{
		// Not enough space on current line
		return 0;
 80059f4:	2300      	movs	r3, #0
 80059f6:	e05d      	b.n	8005ab4 <ssd1306_WriteChar+0xf4>
	}
	
	// Use the font to write
	for (i = 0; i < Font.FontHeight; i++)
 80059f8:	2300      	movs	r3, #0
 80059fa:	61fb      	str	r3, [r7, #28]
 80059fc:	e04c      	b.n	8005a98 <ssd1306_WriteChar+0xd8>
	{
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 80059fe:	68ba      	ldr	r2, [r7, #8]
 8005a00:	7bfb      	ldrb	r3, [r7, #15]
 8005a02:	3b20      	subs	r3, #32
 8005a04:	7979      	ldrb	r1, [r7, #5]
 8005a06:	fb01 f303 	mul.w	r3, r1, r3
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	440b      	add	r3, r1
 8005a10:	005b      	lsls	r3, r3, #1
 8005a12:	4413      	add	r3, r2
 8005a14:	881b      	ldrh	r3, [r3, #0]
 8005a16:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++)
 8005a18:	2300      	movs	r3, #0
 8005a1a:	61bb      	str	r3, [r7, #24]
 8005a1c:	e034      	b.n	8005a88 <ssd1306_WriteChar+0xc8>
		{
			if ((b << j) & 0x8000) 
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	fa02 f303 	lsl.w	r3, r2, r3
 8005a26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d012      	beq.n	8005a54 <ssd1306_WriteChar+0x94>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8005a2e:	4b23      	ldr	r3, [pc, #140]	; (8005abc <ssd1306_WriteChar+0xfc>)
 8005a30:	881b      	ldrh	r3, [r3, #0]
 8005a32:	b2da      	uxtb	r2, r3
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	4413      	add	r3, r2
 8005a3a:	b2d8      	uxtb	r0, r3
 8005a3c:	4b1f      	ldr	r3, [pc, #124]	; (8005abc <ssd1306_WriteChar+0xfc>)
 8005a3e:	885b      	ldrh	r3, [r3, #2]
 8005a40:	b2da      	uxtb	r2, r3
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	4413      	add	r3, r2
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	7bba      	ldrb	r2, [r7, #14]
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	f7ff ff57 	bl	8005900 <ssd1306_DrawPixel>
 8005a52:	e016      	b.n	8005a82 <ssd1306_WriteChar+0xc2>
			} 
			else 
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8005a54:	4b19      	ldr	r3, [pc, #100]	; (8005abc <ssd1306_WriteChar+0xfc>)
 8005a56:	881b      	ldrh	r3, [r3, #0]
 8005a58:	b2da      	uxtb	r2, r3
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	4413      	add	r3, r2
 8005a60:	b2d8      	uxtb	r0, r3
 8005a62:	4b16      	ldr	r3, [pc, #88]	; (8005abc <ssd1306_WriteChar+0xfc>)
 8005a64:	885b      	ldrh	r3, [r3, #2]
 8005a66:	b2da      	uxtb	r2, r3
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	4413      	add	r3, r2
 8005a6e:	b2d9      	uxtb	r1, r3
 8005a70:	7bbb      	ldrb	r3, [r7, #14]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	bf0c      	ite	eq
 8005a76:	2301      	moveq	r3, #1
 8005a78:	2300      	movne	r3, #0
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	f7ff ff3f 	bl	8005900 <ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++)
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	3301      	adds	r3, #1
 8005a86:	61bb      	str	r3, [r7, #24]
 8005a88:	793b      	ldrb	r3, [r7, #4]
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d3c5      	bcc.n	8005a1e <ssd1306_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++)
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	3301      	adds	r3, #1
 8005a96:	61fb      	str	r3, [r7, #28]
 8005a98:	797b      	ldrb	r3, [r7, #5]
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d3ad      	bcc.n	80059fe <ssd1306_WriteChar+0x3e>
			}
		}
	}
	
	// The current space is now taken
	SSD1306.CurrentX += Font.FontWidth;
 8005aa2:	4b06      	ldr	r3, [pc, #24]	; (8005abc <ssd1306_WriteChar+0xfc>)
 8005aa4:	881a      	ldrh	r2, [r3, #0]
 8005aa6:	793b      	ldrb	r3, [r7, #4]
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	4413      	add	r3, r2
 8005aac:	b29a      	uxth	r2, r3
 8005aae:	4b03      	ldr	r3, [pc, #12]	; (8005abc <ssd1306_WriteChar+0xfc>)
 8005ab0:	801a      	strh	r2, [r3, #0]
	
	// Return written char for validation
	return ch;
 8005ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3724      	adds	r7, #36	; 0x24
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd90      	pop	{r4, r7, pc}
 8005abc:	200006dc 	.word	0x200006dc

08005ac0 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	1d38      	adds	r0, r7, #4
 8005aca:	e880 0006 	stmia.w	r0, {r1, r2}
 8005ace:	70fb      	strb	r3, [r7, #3]
	// Write until null-byte
	while (*str) 
 8005ad0:	e012      	b.n	8005af8 <ssd1306_WriteString+0x38>
	{
		if (ssd1306_WriteChar(*str, Font, color) != *str)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	7818      	ldrb	r0, [r3, #0]
 8005ad6:	78fb      	ldrb	r3, [r7, #3]
 8005ad8:	1d3a      	adds	r2, r7, #4
 8005ada:	ca06      	ldmia	r2, {r1, r2}
 8005adc:	f7ff ff70 	bl	80059c0 <ssd1306_WriteChar>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d002      	beq.n	8005af2 <ssd1306_WriteString+0x32>
		{
			// Char could not be written
			return *str;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	e008      	b.n	8005b04 <ssd1306_WriteString+0x44>
		}
		
		// Next char
		str++;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	3301      	adds	r3, #1
 8005af6:	60fb      	str	r3, [r7, #12]
	while (*str) 
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1e8      	bne.n	8005ad2 <ssd1306_WriteString+0x12>
	}
	
	// Everything ok
	return *str;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	781b      	ldrb	r3, [r3, #0]
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3710      	adds	r7, #16
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <ssd1306_SetCursor>:

//
//	Position the cursor
//
void ssd1306_SetCursor(uint8_t x, uint8_t y) 
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	4603      	mov	r3, r0
 8005b14:	460a      	mov	r2, r1
 8005b16:	71fb      	strb	r3, [r7, #7]
 8005b18:	4613      	mov	r3, r2
 8005b1a:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8005b1c:	79fb      	ldrb	r3, [r7, #7]
 8005b1e:	b29a      	uxth	r2, r3
 8005b20:	4b05      	ldr	r3, [pc, #20]	; (8005b38 <ssd1306_SetCursor+0x2c>)
 8005b22:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8005b24:	79bb      	ldrb	r3, [r7, #6]
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	4b03      	ldr	r3, [pc, #12]	; (8005b38 <ssd1306_SetCursor+0x2c>)
 8005b2a:	805a      	strh	r2, [r3, #2]
}
 8005b2c:	bf00      	nop
 8005b2e:	370c      	adds	r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bc80      	pop	{r7}
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop
 8005b38:	200006dc 	.word	0x200006dc

08005b3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b084      	sub	sp, #16
 8005b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005b42:	4b19      	ldr	r3, [pc, #100]	; (8005ba8 <HAL_MspInit+0x6c>)
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	4a18      	ldr	r2, [pc, #96]	; (8005ba8 <HAL_MspInit+0x6c>)
 8005b48:	f043 0301 	orr.w	r3, r3, #1
 8005b4c:	6193      	str	r3, [r2, #24]
 8005b4e:	4b16      	ldr	r3, [pc, #88]	; (8005ba8 <HAL_MspInit+0x6c>)
 8005b50:	699b      	ldr	r3, [r3, #24]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	60bb      	str	r3, [r7, #8]
 8005b58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005b5a:	4b13      	ldr	r3, [pc, #76]	; (8005ba8 <HAL_MspInit+0x6c>)
 8005b5c:	69db      	ldr	r3, [r3, #28]
 8005b5e:	4a12      	ldr	r2, [pc, #72]	; (8005ba8 <HAL_MspInit+0x6c>)
 8005b60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b64:	61d3      	str	r3, [r2, #28]
 8005b66:	4b10      	ldr	r3, [pc, #64]	; (8005ba8 <HAL_MspInit+0x6c>)
 8005b68:	69db      	ldr	r3, [r3, #28]
 8005b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b6e:	607b      	str	r3, [r7, #4]
 8005b70:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8005b72:	2200      	movs	r2, #0
 8005b74:	2100      	movs	r1, #0
 8005b76:	2005      	movs	r0, #5
 8005b78:	f001 f88f 	bl	8006c9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8005b7c:	2005      	movs	r0, #5
 8005b7e:	f001 f8a8 	bl	8006cd2 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005b82:	4b0a      	ldr	r3, [pc, #40]	; (8005bac <HAL_MspInit+0x70>)
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	60fb      	str	r3, [r7, #12]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8005b8e:	60fb      	str	r3, [r7, #12]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005b96:	60fb      	str	r3, [r7, #12]
 8005b98:	4a04      	ldr	r2, [pc, #16]	; (8005bac <HAL_MspInit+0x70>)
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005b9e:	bf00      	nop
 8005ba0:	3710      	adds	r7, #16
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	40021000 	.word	0x40021000
 8005bac:	40010000 	.word	0x40010000

08005bb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b088      	sub	sp, #32
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bb8:	f107 0310 	add.w	r3, r7, #16
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	601a      	str	r2, [r3, #0]
 8005bc0:	605a      	str	r2, [r3, #4]
 8005bc2:	609a      	str	r2, [r3, #8]
 8005bc4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a15      	ldr	r2, [pc, #84]	; (8005c20 <HAL_I2C_MspInit+0x70>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d123      	bne.n	8005c18 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bd0:	4b14      	ldr	r3, [pc, #80]	; (8005c24 <HAL_I2C_MspInit+0x74>)
 8005bd2:	699b      	ldr	r3, [r3, #24]
 8005bd4:	4a13      	ldr	r2, [pc, #76]	; (8005c24 <HAL_I2C_MspInit+0x74>)
 8005bd6:	f043 0308 	orr.w	r3, r3, #8
 8005bda:	6193      	str	r3, [r2, #24]
 8005bdc:	4b11      	ldr	r3, [pc, #68]	; (8005c24 <HAL_I2C_MspInit+0x74>)
 8005bde:	699b      	ldr	r3, [r3, #24]
 8005be0:	f003 0308 	and.w	r3, r3, #8
 8005be4:	60fb      	str	r3, [r7, #12]
 8005be6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005be8:	23c0      	movs	r3, #192	; 0xc0
 8005bea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005bec:	2312      	movs	r3, #18
 8005bee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bf4:	f107 0310 	add.w	r3, r7, #16
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	480b      	ldr	r0, [pc, #44]	; (8005c28 <HAL_I2C_MspInit+0x78>)
 8005bfc:	f001 fae8 	bl	80071d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005c00:	4b08      	ldr	r3, [pc, #32]	; (8005c24 <HAL_I2C_MspInit+0x74>)
 8005c02:	69db      	ldr	r3, [r3, #28]
 8005c04:	4a07      	ldr	r2, [pc, #28]	; (8005c24 <HAL_I2C_MspInit+0x74>)
 8005c06:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005c0a:	61d3      	str	r3, [r2, #28]
 8005c0c:	4b05      	ldr	r3, [pc, #20]	; (8005c24 <HAL_I2C_MspInit+0x74>)
 8005c0e:	69db      	ldr	r3, [r3, #28]
 8005c10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c14:	60bb      	str	r3, [r7, #8]
 8005c16:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005c18:	bf00      	nop
 8005c1a:	3720      	adds	r7, #32
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	40005400 	.word	0x40005400
 8005c24:	40021000 	.word	0x40021000
 8005c28:	40010c00 	.word	0x40010c00

08005c2c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b088      	sub	sp, #32
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c34:	f107 0310 	add.w	r3, r7, #16
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	605a      	str	r2, [r3, #4]
 8005c3e:	609a      	str	r2, [r3, #8]
 8005c40:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a1c      	ldr	r2, [pc, #112]	; (8005cb8 <HAL_SPI_MspInit+0x8c>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d131      	bne.n	8005cb0 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005c4c:	4b1b      	ldr	r3, [pc, #108]	; (8005cbc <HAL_SPI_MspInit+0x90>)
 8005c4e:	69db      	ldr	r3, [r3, #28]
 8005c50:	4a1a      	ldr	r2, [pc, #104]	; (8005cbc <HAL_SPI_MspInit+0x90>)
 8005c52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c56:	61d3      	str	r3, [r2, #28]
 8005c58:	4b18      	ldr	r3, [pc, #96]	; (8005cbc <HAL_SPI_MspInit+0x90>)
 8005c5a:	69db      	ldr	r3, [r3, #28]
 8005c5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c60:	60fb      	str	r3, [r7, #12]
 8005c62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c64:	4b15      	ldr	r3, [pc, #84]	; (8005cbc <HAL_SPI_MspInit+0x90>)
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	4a14      	ldr	r2, [pc, #80]	; (8005cbc <HAL_SPI_MspInit+0x90>)
 8005c6a:	f043 0308 	orr.w	r3, r3, #8
 8005c6e:	6193      	str	r3, [r2, #24]
 8005c70:	4b12      	ldr	r3, [pc, #72]	; (8005cbc <HAL_SPI_MspInit+0x90>)
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	f003 0308 	and.w	r3, r3, #8
 8005c78:	60bb      	str	r3, [r7, #8]
 8005c7a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8005c7c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8005c80:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c82:	2302      	movs	r3, #2
 8005c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005c86:	2303      	movs	r3, #3
 8005c88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c8a:	f107 0310 	add.w	r3, r7, #16
 8005c8e:	4619      	mov	r1, r3
 8005c90:	480b      	ldr	r0, [pc, #44]	; (8005cc0 <HAL_SPI_MspInit+0x94>)
 8005c92:	f001 fa9d 	bl	80071d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8005c96:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005c9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ca4:	f107 0310 	add.w	r3, r7, #16
 8005ca8:	4619      	mov	r1, r3
 8005caa:	4805      	ldr	r0, [pc, #20]	; (8005cc0 <HAL_SPI_MspInit+0x94>)
 8005cac:	f001 fa90 	bl	80071d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005cb0:	bf00      	nop
 8005cb2:	3720      	adds	r7, #32
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	40003800 	.word	0x40003800
 8005cbc:	40021000 	.word	0x40021000
 8005cc0:	40010c00 	.word	0x40010c00

08005cc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b086      	sub	sp, #24
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a1f      	ldr	r2, [pc, #124]	; (8005d50 <HAL_TIM_Base_MspInit+0x8c>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d10c      	bne.n	8005cf0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005cd6:	4b1f      	ldr	r3, [pc, #124]	; (8005d54 <HAL_TIM_Base_MspInit+0x90>)
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	4a1e      	ldr	r2, [pc, #120]	; (8005d54 <HAL_TIM_Base_MspInit+0x90>)
 8005cdc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005ce0:	6193      	str	r3, [r2, #24]
 8005ce2:	4b1c      	ldr	r3, [pc, #112]	; (8005d54 <HAL_TIM_Base_MspInit+0x90>)
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cea:	617b      	str	r3, [r7, #20]
 8005cec:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005cee:	e02a      	b.n	8005d46 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM2)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cf8:	d10c      	bne.n	8005d14 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005cfa:	4b16      	ldr	r3, [pc, #88]	; (8005d54 <HAL_TIM_Base_MspInit+0x90>)
 8005cfc:	69db      	ldr	r3, [r3, #28]
 8005cfe:	4a15      	ldr	r2, [pc, #84]	; (8005d54 <HAL_TIM_Base_MspInit+0x90>)
 8005d00:	f043 0301 	orr.w	r3, r3, #1
 8005d04:	61d3      	str	r3, [r2, #28]
 8005d06:	4b13      	ldr	r3, [pc, #76]	; (8005d54 <HAL_TIM_Base_MspInit+0x90>)
 8005d08:	69db      	ldr	r3, [r3, #28]
 8005d0a:	f003 0301 	and.w	r3, r3, #1
 8005d0e:	613b      	str	r3, [r7, #16]
 8005d10:	693b      	ldr	r3, [r7, #16]
}
 8005d12:	e018      	b.n	8005d46 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM3)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a0f      	ldr	r2, [pc, #60]	; (8005d58 <HAL_TIM_Base_MspInit+0x94>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d113      	bne.n	8005d46 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005d1e:	4b0d      	ldr	r3, [pc, #52]	; (8005d54 <HAL_TIM_Base_MspInit+0x90>)
 8005d20:	69db      	ldr	r3, [r3, #28]
 8005d22:	4a0c      	ldr	r2, [pc, #48]	; (8005d54 <HAL_TIM_Base_MspInit+0x90>)
 8005d24:	f043 0302 	orr.w	r3, r3, #2
 8005d28:	61d3      	str	r3, [r2, #28]
 8005d2a:	4b0a      	ldr	r3, [pc, #40]	; (8005d54 <HAL_TIM_Base_MspInit+0x90>)
 8005d2c:	69db      	ldr	r3, [r3, #28]
 8005d2e:	f003 0302 	and.w	r3, r3, #2
 8005d32:	60fb      	str	r3, [r7, #12]
 8005d34:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005d36:	2200      	movs	r2, #0
 8005d38:	2100      	movs	r1, #0
 8005d3a:	201d      	movs	r0, #29
 8005d3c:	f000 ffad 	bl	8006c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005d40:	201d      	movs	r0, #29
 8005d42:	f000 ffc6 	bl	8006cd2 <HAL_NVIC_EnableIRQ>
}
 8005d46:	bf00      	nop
 8005d48:	3718      	adds	r7, #24
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop
 8005d50:	40012c00 	.word	0x40012c00
 8005d54:	40021000 	.word	0x40021000
 8005d58:	40000400 	.word	0x40000400

08005d5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b08a      	sub	sp, #40	; 0x28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d64:	f107 0318 	add.w	r3, r7, #24
 8005d68:	2200      	movs	r2, #0
 8005d6a:	601a      	str	r2, [r3, #0]
 8005d6c:	605a      	str	r2, [r3, #4]
 8005d6e:	609a      	str	r2, [r3, #8]
 8005d70:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a2e      	ldr	r2, [pc, #184]	; (8005e30 <HAL_TIM_MspPostInit+0xd4>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d119      	bne.n	8005db0 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d7c:	4b2d      	ldr	r3, [pc, #180]	; (8005e34 <HAL_TIM_MspPostInit+0xd8>)
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	4a2c      	ldr	r2, [pc, #176]	; (8005e34 <HAL_TIM_MspPostInit+0xd8>)
 8005d82:	f043 0304 	orr.w	r3, r3, #4
 8005d86:	6193      	str	r3, [r2, #24]
 8005d88:	4b2a      	ldr	r3, [pc, #168]	; (8005e34 <HAL_TIM_MspPostInit+0xd8>)
 8005d8a:	699b      	ldr	r3, [r3, #24]
 8005d8c:	f003 0304 	and.w	r3, r3, #4
 8005d90:	617b      	str	r3, [r7, #20]
 8005d92:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005d94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d9a:	2302      	movs	r3, #2
 8005d9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d9e:	2302      	movs	r3, #2
 8005da0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005da2:	f107 0318 	add.w	r3, r7, #24
 8005da6:	4619      	mov	r1, r3
 8005da8:	4823      	ldr	r0, [pc, #140]	; (8005e38 <HAL_TIM_MspPostInit+0xdc>)
 8005daa:	f001 fa11 	bl	80071d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005dae:	e03a      	b.n	8005e26 <HAL_TIM_MspPostInit+0xca>
  else if(htim->Instance==TIM2)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db8:	d118      	bne.n	8005dec <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005dba:	4b1e      	ldr	r3, [pc, #120]	; (8005e34 <HAL_TIM_MspPostInit+0xd8>)
 8005dbc:	699b      	ldr	r3, [r3, #24]
 8005dbe:	4a1d      	ldr	r2, [pc, #116]	; (8005e34 <HAL_TIM_MspPostInit+0xd8>)
 8005dc0:	f043 0304 	orr.w	r3, r3, #4
 8005dc4:	6193      	str	r3, [r2, #24]
 8005dc6:	4b1b      	ldr	r3, [pc, #108]	; (8005e34 <HAL_TIM_MspPostInit+0xd8>)
 8005dc8:	699b      	ldr	r3, [r3, #24]
 8005dca:	f003 0304 	and.w	r3, r3, #4
 8005dce:	613b      	str	r3, [r7, #16]
 8005dd0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dd6:	2302      	movs	r3, #2
 8005dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dda:	2302      	movs	r3, #2
 8005ddc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005dde:	f107 0318 	add.w	r3, r7, #24
 8005de2:	4619      	mov	r1, r3
 8005de4:	4814      	ldr	r0, [pc, #80]	; (8005e38 <HAL_TIM_MspPostInit+0xdc>)
 8005de6:	f001 f9f3 	bl	80071d0 <HAL_GPIO_Init>
}
 8005dea:	e01c      	b.n	8005e26 <HAL_TIM_MspPostInit+0xca>
  else if(htim->Instance==TIM3)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a12      	ldr	r2, [pc, #72]	; (8005e3c <HAL_TIM_MspPostInit+0xe0>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d117      	bne.n	8005e26 <HAL_TIM_MspPostInit+0xca>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005df6:	4b0f      	ldr	r3, [pc, #60]	; (8005e34 <HAL_TIM_MspPostInit+0xd8>)
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	4a0e      	ldr	r2, [pc, #56]	; (8005e34 <HAL_TIM_MspPostInit+0xd8>)
 8005dfc:	f043 0304 	orr.w	r3, r3, #4
 8005e00:	6193      	str	r3, [r2, #24]
 8005e02:	4b0c      	ldr	r3, [pc, #48]	; (8005e34 <HAL_TIM_MspPostInit+0xd8>)
 8005e04:	699b      	ldr	r3, [r3, #24]
 8005e06:	f003 0304 	and.w	r3, r3, #4
 8005e0a:	60fb      	str	r3, [r7, #12]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005e0e:	23c0      	movs	r3, #192	; 0xc0
 8005e10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e12:	2302      	movs	r3, #2
 8005e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e16:	2302      	movs	r3, #2
 8005e18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e1a:	f107 0318 	add.w	r3, r7, #24
 8005e1e:	4619      	mov	r1, r3
 8005e20:	4805      	ldr	r0, [pc, #20]	; (8005e38 <HAL_TIM_MspPostInit+0xdc>)
 8005e22:	f001 f9d5 	bl	80071d0 <HAL_GPIO_Init>
}
 8005e26:	bf00      	nop
 8005e28:	3728      	adds	r7, #40	; 0x28
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	40012c00 	.word	0x40012c00
 8005e34:	40021000 	.word	0x40021000
 8005e38:	40010800 	.word	0x40010800
 8005e3c:	40000400 	.word	0x40000400

08005e40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b08c      	sub	sp, #48	; 0x30
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e48:	f107 0320 	add.w	r3, r7, #32
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	601a      	str	r2, [r3, #0]
 8005e50:	605a      	str	r2, [r3, #4]
 8005e52:	609a      	str	r2, [r3, #8]
 8005e54:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a73      	ldr	r2, [pc, #460]	; (8006028 <HAL_UART_MspInit+0x1e8>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d13a      	bne.n	8005ed6 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005e60:	4b72      	ldr	r3, [pc, #456]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005e62:	699b      	ldr	r3, [r3, #24]
 8005e64:	4a71      	ldr	r2, [pc, #452]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005e66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e6a:	6193      	str	r3, [r2, #24]
 8005e6c:	4b6f      	ldr	r3, [pc, #444]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005e6e:	699b      	ldr	r3, [r3, #24]
 8005e70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e74:	61fb      	str	r3, [r7, #28]
 8005e76:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e78:	4b6c      	ldr	r3, [pc, #432]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005e7a:	699b      	ldr	r3, [r3, #24]
 8005e7c:	4a6b      	ldr	r2, [pc, #428]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005e7e:	f043 0304 	orr.w	r3, r3, #4
 8005e82:	6193      	str	r3, [r2, #24]
 8005e84:	4b69      	ldr	r3, [pc, #420]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005e86:	699b      	ldr	r3, [r3, #24]
 8005e88:	f003 0304 	and.w	r3, r3, #4
 8005e8c:	61bb      	str	r3, [r7, #24]
 8005e8e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005e90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e96:	2302      	movs	r3, #2
 8005e98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e9e:	f107 0320 	add.w	r3, r7, #32
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	4862      	ldr	r0, [pc, #392]	; (8006030 <HAL_UART_MspInit+0x1f0>)
 8005ea6:	f001 f993 	bl	80071d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005eaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005eb8:	f107 0320 	add.w	r3, r7, #32
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	485c      	ldr	r0, [pc, #368]	; (8006030 <HAL_UART_MspInit+0x1f0>)
 8005ec0:	f001 f986 	bl	80071d0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	2100      	movs	r1, #0
 8005ec8:	2025      	movs	r0, #37	; 0x25
 8005eca:	f000 fee6 	bl	8006c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005ece:	2025      	movs	r0, #37	; 0x25
 8005ed0:	f000 feff 	bl	8006cd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005ed4:	e0a3      	b.n	800601e <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART2)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a56      	ldr	r2, [pc, #344]	; (8006034 <HAL_UART_MspInit+0x1f4>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d138      	bne.n	8005f52 <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005ee0:	4b52      	ldr	r3, [pc, #328]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005ee2:	69db      	ldr	r3, [r3, #28]
 8005ee4:	4a51      	ldr	r2, [pc, #324]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005ee6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005eea:	61d3      	str	r3, [r2, #28]
 8005eec:	4b4f      	ldr	r3, [pc, #316]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005eee:	69db      	ldr	r3, [r3, #28]
 8005ef0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ef4:	617b      	str	r3, [r7, #20]
 8005ef6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ef8:	4b4c      	ldr	r3, [pc, #304]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	4a4b      	ldr	r2, [pc, #300]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005efe:	f043 0304 	orr.w	r3, r3, #4
 8005f02:	6193      	str	r3, [r2, #24]
 8005f04:	4b49      	ldr	r3, [pc, #292]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005f06:	699b      	ldr	r3, [r3, #24]
 8005f08:	f003 0304 	and.w	r3, r3, #4
 8005f0c:	613b      	str	r3, [r7, #16]
 8005f0e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005f10:	2304      	movs	r3, #4
 8005f12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f14:	2302      	movs	r3, #2
 8005f16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f18:	2303      	movs	r3, #3
 8005f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f1c:	f107 0320 	add.w	r3, r7, #32
 8005f20:	4619      	mov	r1, r3
 8005f22:	4843      	ldr	r0, [pc, #268]	; (8006030 <HAL_UART_MspInit+0x1f0>)
 8005f24:	f001 f954 	bl	80071d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005f28:	2308      	movs	r3, #8
 8005f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f30:	2300      	movs	r3, #0
 8005f32:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f34:	f107 0320 	add.w	r3, r7, #32
 8005f38:	4619      	mov	r1, r3
 8005f3a:	483d      	ldr	r0, [pc, #244]	; (8006030 <HAL_UART_MspInit+0x1f0>)
 8005f3c:	f001 f948 	bl	80071d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005f40:	2200      	movs	r2, #0
 8005f42:	2100      	movs	r1, #0
 8005f44:	2026      	movs	r0, #38	; 0x26
 8005f46:	f000 fea8 	bl	8006c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005f4a:	2026      	movs	r0, #38	; 0x26
 8005f4c:	f000 fec1 	bl	8006cd2 <HAL_NVIC_EnableIRQ>
}
 8005f50:	e065      	b.n	800601e <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART3)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a38      	ldr	r2, [pc, #224]	; (8006038 <HAL_UART_MspInit+0x1f8>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d160      	bne.n	800601e <HAL_UART_MspInit+0x1de>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005f5c:	4b33      	ldr	r3, [pc, #204]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005f5e:	69db      	ldr	r3, [r3, #28]
 8005f60:	4a32      	ldr	r2, [pc, #200]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005f62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f66:	61d3      	str	r3, [r2, #28]
 8005f68:	4b30      	ldr	r3, [pc, #192]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005f6a:	69db      	ldr	r3, [r3, #28]
 8005f6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f70:	60fb      	str	r3, [r7, #12]
 8005f72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f74:	4b2d      	ldr	r3, [pc, #180]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005f76:	699b      	ldr	r3, [r3, #24]
 8005f78:	4a2c      	ldr	r2, [pc, #176]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005f7a:	f043 0308 	orr.w	r3, r3, #8
 8005f7e:	6193      	str	r3, [r2, #24]
 8005f80:	4b2a      	ldr	r3, [pc, #168]	; (800602c <HAL_UART_MspInit+0x1ec>)
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	f003 0308 	and.w	r3, r3, #8
 8005f88:	60bb      	str	r3, [r7, #8]
 8005f8a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005f8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f92:	2302      	movs	r3, #2
 8005f94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f96:	2303      	movs	r3, #3
 8005f98:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f9a:	f107 0320 	add.w	r3, r7, #32
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	4826      	ldr	r0, [pc, #152]	; (800603c <HAL_UART_MspInit+0x1fc>)
 8005fa2:	f001 f915 	bl	80071d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005fa6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005faa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005fac:	2300      	movs	r3, #0
 8005fae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fb4:	f107 0320 	add.w	r3, r7, #32
 8005fb8:	4619      	mov	r1, r3
 8005fba:	4820      	ldr	r0, [pc, #128]	; (800603c <HAL_UART_MspInit+0x1fc>)
 8005fbc:	f001 f908 	bl	80071d0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8005fc0:	4b1f      	ldr	r3, [pc, #124]	; (8006040 <HAL_UART_MspInit+0x200>)
 8005fc2:	4a20      	ldr	r2, [pc, #128]	; (8006044 <HAL_UART_MspInit+0x204>)
 8005fc4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005fc6:	4b1e      	ldr	r3, [pc, #120]	; (8006040 <HAL_UART_MspInit+0x200>)
 8005fc8:	2200      	movs	r2, #0
 8005fca:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005fcc:	4b1c      	ldr	r3, [pc, #112]	; (8006040 <HAL_UART_MspInit+0x200>)
 8005fce:	2200      	movs	r2, #0
 8005fd0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005fd2:	4b1b      	ldr	r3, [pc, #108]	; (8006040 <HAL_UART_MspInit+0x200>)
 8005fd4:	2280      	movs	r2, #128	; 0x80
 8005fd6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005fd8:	4b19      	ldr	r3, [pc, #100]	; (8006040 <HAL_UART_MspInit+0x200>)
 8005fda:	2200      	movs	r2, #0
 8005fdc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005fde:	4b18      	ldr	r3, [pc, #96]	; (8006040 <HAL_UART_MspInit+0x200>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8005fe4:	4b16      	ldr	r3, [pc, #88]	; (8006040 <HAL_UART_MspInit+0x200>)
 8005fe6:	2220      	movs	r2, #32
 8005fe8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005fea:	4b15      	ldr	r3, [pc, #84]	; (8006040 <HAL_UART_MspInit+0x200>)
 8005fec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005ff0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005ff2:	4813      	ldr	r0, [pc, #76]	; (8006040 <HAL_UART_MspInit+0x200>)
 8005ff4:	f000 fe88 	bl	8006d08 <HAL_DMA_Init>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <HAL_UART_MspInit+0x1c2>
      Error_Handler();
 8005ffe:	f7ff f8e8 	bl	80051d2 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a0e      	ldr	r2, [pc, #56]	; (8006040 <HAL_UART_MspInit+0x200>)
 8006006:	635a      	str	r2, [r3, #52]	; 0x34
 8006008:	4a0d      	ldr	r2, [pc, #52]	; (8006040 <HAL_UART_MspInit+0x200>)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800600e:	2200      	movs	r2, #0
 8006010:	2100      	movs	r1, #0
 8006012:	2027      	movs	r0, #39	; 0x27
 8006014:	f000 fe41 	bl	8006c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006018:	2027      	movs	r0, #39	; 0x27
 800601a:	f000 fe5a 	bl	8006cd2 <HAL_NVIC_EnableIRQ>
}
 800601e:	bf00      	nop
 8006020:	3730      	adds	r7, #48	; 0x30
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	40013800 	.word	0x40013800
 800602c:	40021000 	.word	0x40021000
 8006030:	40010800 	.word	0x40010800
 8006034:	40004400 	.word	0x40004400
 8006038:	40004800 	.word	0x40004800
 800603c:	40010c00 	.word	0x40010c00
 8006040:	200007ec 	.word	0x200007ec
 8006044:	40020030 	.word	0x40020030

08006048 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006048:	b480      	push	{r7}
 800604a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800604c:	bf00      	nop
 800604e:	46bd      	mov	sp, r7
 8006050:	bc80      	pop	{r7}
 8006052:	4770      	bx	lr

08006054 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006058:	e7fe      	b.n	8006058 <HardFault_Handler+0x4>

0800605a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800605a:	b480      	push	{r7}
 800605c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800605e:	e7fe      	b.n	800605e <MemManage_Handler+0x4>

08006060 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006060:	b480      	push	{r7}
 8006062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006064:	e7fe      	b.n	8006064 <BusFault_Handler+0x4>

08006066 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006066:	b480      	push	{r7}
 8006068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800606a:	e7fe      	b.n	800606a <UsageFault_Handler+0x4>

0800606c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800606c:	b480      	push	{r7}
 800606e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006070:	bf00      	nop
 8006072:	46bd      	mov	sp, r7
 8006074:	bc80      	pop	{r7}
 8006076:	4770      	bx	lr

08006078 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006078:	b480      	push	{r7}
 800607a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800607c:	bf00      	nop
 800607e:	46bd      	mov	sp, r7
 8006080:	bc80      	pop	{r7}
 8006082:	4770      	bx	lr

08006084 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006084:	b480      	push	{r7}
 8006086:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006088:	bf00      	nop
 800608a:	46bd      	mov	sp, r7
 800608c:	bc80      	pop	{r7}
 800608e:	4770      	bx	lr

08006090 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006094:	f000 fcec 	bl	8006a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006098:	bf00      	nop
 800609a:	bd80      	pop	{r7, pc}

0800609c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800609c:	b480      	push	{r7}
 800609e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80060a0:	bf00      	nop
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bc80      	pop	{r7}
 80060a6:	4770      	bx	lr

080060a8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80060ac:	2002      	movs	r0, #2
 80060ae:	f001 fa31 	bl	8007514 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80060b2:	bf00      	nop
 80060b4:	bd80      	pop	{r7, pc}
	...

080060b8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	test_timer();
 80060bc:	f000 f8fc 	bl	80062b8 <test_timer>
  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80060c0:	4802      	ldr	r0, [pc, #8]	; (80060cc <DMA1_Channel3_IRQHandler+0x14>)
 80060c2:	f000 ff51 	bl	8006f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80060c6:	bf00      	nop
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	200007ec 	.word	0x200007ec

080060d0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	//test_timer();


  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80060d4:	4802      	ldr	r0, [pc, #8]	; (80060e0 <TIM3_IRQHandler+0x10>)
 80060d6:	f003 fdff 	bl	8009cd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80060da:	bf00      	nop
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	200008c4 	.word	0x200008c4

080060e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
                 LF (U+000A): англ. line feed —            // '\n'
	 * Structure input message: '0d','0a','4F','4B','0d','0a'
	                             \r,  \n , O,   K,   \r,  \n
	Its interrupt generate olways if one byte is received
	 */
	uint8_t d = USART1->DR;                      					 		// Copy byte from UART1 buffer
 80060ea:	4b1a      	ldr	r3, [pc, #104]	; (8006154 <USART1_IRQHandler+0x70>)
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	71fb      	strb	r3, [r7, #7]
	if((d != '\r') && (d != '\n'))                                   		// Save in buffer is char is letter or numbers
 80060f0:	79fb      	ldrb	r3, [r7, #7]
 80060f2:	2b0d      	cmp	r3, #13
 80060f4:	d013      	beq.n	800611e <USART1_IRQHandler+0x3a>
 80060f6:	79fb      	ldrb	r3, [r7, #7]
 80060f8:	2b0a      	cmp	r3, #10
 80060fa:	d010      	beq.n	800611e <USART1_IRQHandler+0x3a>
	{
		if(count >=2)                                               		// Need miss first two characters ( structure input message: '0d','0a','4F','4B','0d','0a')
 80060fc:	4b16      	ldr	r3, [pc, #88]	; (8006158 <USART1_IRQHandler+0x74>)
 80060fe:	781b      	ldrb	r3, [r3, #0]
 8006100:	2b01      	cmp	r3, #1
 8006102:	d920      	bls.n	8006146 <USART1_IRQHandler+0x62>
		{
			GSM_RX_buffer[counter_GSM_RX_buffer] = d;
 8006104:	4b15      	ldr	r3, [pc, #84]	; (800615c <USART1_IRQHandler+0x78>)
 8006106:	781b      	ldrb	r3, [r3, #0]
 8006108:	4619      	mov	r1, r3
 800610a:	4a15      	ldr	r2, [pc, #84]	; (8006160 <USART1_IRQHandler+0x7c>)
 800610c:	79fb      	ldrb	r3, [r7, #7]
 800610e:	5453      	strb	r3, [r2, r1]
			counter_GSM_RX_buffer++;
 8006110:	4b12      	ldr	r3, [pc, #72]	; (800615c <USART1_IRQHandler+0x78>)
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	3301      	adds	r3, #1
 8006116:	b2da      	uxtb	r2, r3
 8006118:	4b10      	ldr	r3, [pc, #64]	; (800615c <USART1_IRQHandler+0x78>)
 800611a:	701a      	strb	r2, [r3, #0]
		if(count >=2)                                               		// Need miss first two characters ( structure input message: '0d','0a','4F','4B','0d','0a')
 800611c:	e013      	b.n	8006146 <USART1_IRQHandler+0x62>
		}
	}
	else
	{
		if(counter_GSM_RX_buffer > 0)										// If answer is sawed
 800611e:	4b0f      	ldr	r3, [pc, #60]	; (800615c <USART1_IRQHandler+0x78>)
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d006      	beq.n	8006134 <USART1_IRQHandler+0x50>
		{
			counter_GSM_RX_buffer = 0;
 8006126:	4b0d      	ldr	r3, [pc, #52]	; (800615c <USART1_IRQHandler+0x78>)
 8006128:	2200      	movs	r2, #0
 800612a:	701a      	strb	r2, [r3, #0]
			ansver_flag =1;
 800612c:	4b0d      	ldr	r3, [pc, #52]	; (8006164 <USART1_IRQHandler+0x80>)
 800612e:	2201      	movs	r2, #1
 8006130:	701a      	strb	r2, [r3, #0]
 8006132:	e002      	b.n	800613a <USART1_IRQHandler+0x56>
		}
		else
		{
			counter_GSM_RX_buffer=0;
 8006134:	4b09      	ldr	r3, [pc, #36]	; (800615c <USART1_IRQHandler+0x78>)
 8006136:	2200      	movs	r2, #0
 8006138:	701a      	strb	r2, [r3, #0]
		}

		count ++;
 800613a:	4b07      	ldr	r3, [pc, #28]	; (8006158 <USART1_IRQHandler+0x74>)
 800613c:	781b      	ldrb	r3, [r3, #0]
 800613e:	3301      	adds	r3, #1
 8006140:	b2da      	uxtb	r2, r3
 8006142:	4b05      	ldr	r3, [pc, #20]	; (8006158 <USART1_IRQHandler+0x74>)
 8006144:	701a      	strb	r2, [r3, #0]
	}
//	/////////////////////////////////////////////////////////////////////////////
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006146:	4808      	ldr	r0, [pc, #32]	; (8006168 <USART1_IRQHandler+0x84>)
 8006148:	f004 fdcc 	bl	800ace4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800614c:	bf00      	nop
 800614e:	3708      	adds	r7, #8
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	40013800 	.word	0x40013800
 8006158:	200002d1 	.word	0x200002d1
 800615c:	200006e2 	.word	0x200006e2
 8006160:	20000294 	.word	0x20000294
 8006164:	200002d0 	.word	0x200002d0
 8006168:	20000b0c 	.word	0x20000b0c

0800616c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  uint8_t data = USART2->DR;
 8006172:	4b12      	ldr	r3, [pc, #72]	; (80061bc <USART2_IRQHandler+0x50>)
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	71fb      	strb	r3, [r7, #7]

//  if(data != '\0')
//  {

	  if(fingerprint_count_bytes >= 11)  // 11  // 5
 8006178:	4b11      	ldr	r3, [pc, #68]	; (80061c0 <USART2_IRQHandler+0x54>)
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	2b0a      	cmp	r3, #10
 800617e:	d906      	bls.n	800618e <USART2_IRQHandler+0x22>
	  {
		  fingerprint_count_bytes = 0;
 8006180:	4b0f      	ldr	r3, [pc, #60]	; (80061c0 <USART2_IRQHandler+0x54>)
 8006182:	2200      	movs	r2, #0
 8006184:	701a      	strb	r2, [r3, #0]
		  data_from_fingerprint_module = 1;
 8006186:	4b0f      	ldr	r3, [pc, #60]	; (80061c4 <USART2_IRQHandler+0x58>)
 8006188:	2201      	movs	r2, #1
 800618a:	701a      	strb	r2, [r3, #0]
 800618c:	e00e      	b.n	80061ac <USART2_IRQHandler+0x40>

		  //memset(receive_data_from_fingerprint, 0 , sizeof(receive_data_from_fingerprint));
	  }
	  else
	  {
		  response_packet[fingerprint_count_bytes] = data;
 800618e:	4b0c      	ldr	r3, [pc, #48]	; (80061c0 <USART2_IRQHandler+0x54>)
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	4619      	mov	r1, r3
 8006194:	4a0c      	ldr	r2, [pc, #48]	; (80061c8 <USART2_IRQHandler+0x5c>)
 8006196:	79fb      	ldrb	r3, [r7, #7]
 8006198:	5453      	strb	r3, [r2, r1]
		  data_from_fingerprint_module = 0;
 800619a:	4b0a      	ldr	r3, [pc, #40]	; (80061c4 <USART2_IRQHandler+0x58>)
 800619c:	2200      	movs	r2, #0
 800619e:	701a      	strb	r2, [r3, #0]
		  fingerprint_count_bytes ++;
 80061a0:	4b07      	ldr	r3, [pc, #28]	; (80061c0 <USART2_IRQHandler+0x54>)
 80061a2:	781b      	ldrb	r3, [r3, #0]
 80061a4:	3301      	adds	r3, #1
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	4b05      	ldr	r3, [pc, #20]	; (80061c0 <USART2_IRQHandler+0x54>)
 80061aa:	701a      	strb	r2, [r3, #0]
	  }
//  }


  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80061ac:	4807      	ldr	r0, [pc, #28]	; (80061cc <USART2_IRQHandler+0x60>)
 80061ae:	f004 fd99 	bl	800ace4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80061b2:	bf00      	nop
 80061b4:	3708      	adds	r7, #8
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	40004400 	.word	0x40004400
 80061c0:	20000284 	.word	0x20000284
 80061c4:	20000285 	.word	0x20000285
 80061c8:	200006e4 	.word	0x200006e4
 80061cc:	20000bdc 	.word	0x20000bdc

080061d0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80061d4:	4802      	ldr	r0, [pc, #8]	; (80061e0 <USART3_IRQHandler+0x10>)
 80061d6:	f004 fd85 	bl	800ace4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80061da:	bf00      	nop
 80061dc:	bd80      	pop	{r7, pc}
 80061de:	bf00      	nop
 80061e0:	20000830 	.word	0x20000830

080061e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b086      	sub	sp, #24
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80061ec:	4a14      	ldr	r2, [pc, #80]	; (8006240 <_sbrk+0x5c>)
 80061ee:	4b15      	ldr	r3, [pc, #84]	; (8006244 <_sbrk+0x60>)
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80061f8:	4b13      	ldr	r3, [pc, #76]	; (8006248 <_sbrk+0x64>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d102      	bne.n	8006206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006200:	4b11      	ldr	r3, [pc, #68]	; (8006248 <_sbrk+0x64>)
 8006202:	4a12      	ldr	r2, [pc, #72]	; (800624c <_sbrk+0x68>)
 8006204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006206:	4b10      	ldr	r3, [pc, #64]	; (8006248 <_sbrk+0x64>)
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4413      	add	r3, r2
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	429a      	cmp	r2, r3
 8006212:	d207      	bcs.n	8006224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006214:	f005 f9f8 	bl	800b608 <__errno>
 8006218:	4602      	mov	r2, r0
 800621a:	230c      	movs	r3, #12
 800621c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800621e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006222:	e009      	b.n	8006238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006224:	4b08      	ldr	r3, [pc, #32]	; (8006248 <_sbrk+0x64>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800622a:	4b07      	ldr	r3, [pc, #28]	; (8006248 <_sbrk+0x64>)
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4413      	add	r3, r2
 8006232:	4a05      	ldr	r2, [pc, #20]	; (8006248 <_sbrk+0x64>)
 8006234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006236:	68fb      	ldr	r3, [r7, #12]
}
 8006238:	4618      	mov	r0, r3
 800623a:	3718      	adds	r7, #24
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}
 8006240:	20005000 	.word	0x20005000
 8006244:	00000400 	.word	0x00000400
 8006248:	200006f0 	.word	0x200006f0
 800624c:	200010b0 	.word	0x200010b0

08006250 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006250:	b480      	push	{r7}
 8006252:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8006254:	4b15      	ldr	r3, [pc, #84]	; (80062ac <SystemInit+0x5c>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a14      	ldr	r2, [pc, #80]	; (80062ac <SystemInit+0x5c>)
 800625a:	f043 0301 	orr.w	r3, r3, #1
 800625e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8006260:	4b12      	ldr	r3, [pc, #72]	; (80062ac <SystemInit+0x5c>)
 8006262:	685a      	ldr	r2, [r3, #4]
 8006264:	4911      	ldr	r1, [pc, #68]	; (80062ac <SystemInit+0x5c>)
 8006266:	4b12      	ldr	r3, [pc, #72]	; (80062b0 <SystemInit+0x60>)
 8006268:	4013      	ands	r3, r2
 800626a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800626c:	4b0f      	ldr	r3, [pc, #60]	; (80062ac <SystemInit+0x5c>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a0e      	ldr	r2, [pc, #56]	; (80062ac <SystemInit+0x5c>)
 8006272:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006276:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800627a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800627c:	4b0b      	ldr	r3, [pc, #44]	; (80062ac <SystemInit+0x5c>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a0a      	ldr	r2, [pc, #40]	; (80062ac <SystemInit+0x5c>)
 8006282:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006286:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8006288:	4b08      	ldr	r3, [pc, #32]	; (80062ac <SystemInit+0x5c>)
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	4a07      	ldr	r2, [pc, #28]	; (80062ac <SystemInit+0x5c>)
 800628e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8006292:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8006294:	4b05      	ldr	r3, [pc, #20]	; (80062ac <SystemInit+0x5c>)
 8006296:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800629a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800629c:	4b05      	ldr	r3, [pc, #20]	; (80062b4 <SystemInit+0x64>)
 800629e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80062a2:	609a      	str	r2, [r3, #8]
#endif 
}
 80062a4:	bf00      	nop
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bc80      	pop	{r7}
 80062aa:	4770      	bx	lr
 80062ac:	40021000 	.word	0x40021000
 80062b0:	f8ff0000 	.word	0xf8ff0000
 80062b4:	e000ed00 	.word	0xe000ed00

080062b8 <test_timer>:




void test_timer(void)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80062bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80062c0:	4802      	ldr	r0, [pc, #8]	; (80062cc <test_timer+0x14>)
 80062c2:	f001 f90e 	bl	80074e2 <HAL_GPIO_TogglePin>

}
 80062c6:	bf00      	nop
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	40011000 	.word	0x40011000

080062d0 <W25qxx_Spi>:



//###################################################################################################################
uint8_t	W25qxx_Spi(uint8_t	Data)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b088      	sub	sp, #32
 80062d4:	af02      	add	r7, sp, #8
 80062d6:	4603      	mov	r3, r0
 80062d8:	71fb      	strb	r3, [r7, #7]
	uint8_t	ret;
	uint8_t write_satus = 0;
 80062da:	2300      	movs	r3, #0
 80062dc:	75fb      	strb	r3, [r7, #23]

	write_satus = HAL_SPI_TransmitReceive(W25QXX_SPI_PTR, &Data, &ret, 1, 100); // spi2
 80062de:	f107 020f 	add.w	r2, r7, #15
 80062e2:	1df9      	adds	r1, r7, #7
 80062e4:	2364      	movs	r3, #100	; 0x64
 80062e6:	9300      	str	r3, [sp, #0]
 80062e8:	2301      	movs	r3, #1
 80062ea:	4807      	ldr	r0, [pc, #28]	; (8006308 <W25qxx_Spi+0x38>)
 80062ec:	f003 f827 	bl	800933e <HAL_SPI_TransmitReceive>
 80062f0:	4603      	mov	r3, r0
 80062f2:	75fb      	strb	r3, [r7, #23]
	if( write_satus != HAL_OK )
 80062f4:	7dfb      	ldrb	r3, [r7, #23]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d001      	beq.n	80062fe <W25qxx_Spi+0x2e>
	{
		// ERROR write
		int q=0;
 80062fa:	2300      	movs	r3, #0
 80062fc:	613b      	str	r3, [r7, #16]
	ret = W25QXX_SPI->DR;*/

	//while((W25QXX_SPI->SR & SPI_SR_BSY));
	//__HAL_SPI_CLEAR_OVRFLAG(&hspi2);

	return ret;
 80062fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006300:	4618      	mov	r0, r3
 8006302:	3718      	adds	r7, #24
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}
 8006308:	20000794 	.word	0x20000794

0800630c <W25qxx_ReadID>:

//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8006312:	2300      	movs	r3, #0
 8006314:	60fb      	str	r3, [r7, #12]
 8006316:	2300      	movs	r3, #0
 8006318:	60bb      	str	r3, [r7, #8]
 800631a:	2300      	movs	r3, #0
 800631c:	607b      	str	r3, [r7, #4]
 800631e:	2300      	movs	r3, #0
 8006320:	603b      	str	r3, [r7, #0]

	W25QFLASH_CS_SELECT;
 8006322:	2200      	movs	r2, #0
 8006324:	2102      	movs	r1, #2
 8006326:	4813      	ldr	r0, [pc, #76]	; (8006374 <W25qxx_ReadID+0x68>)
 8006328:	f001 f8c3 	bl	80074b2 <HAL_GPIO_WritePin>

	W25qxx_Spi(W25_GET_JEDEC_ID);
 800632c:	209f      	movs	r0, #159	; 0x9f
 800632e:	f7ff ffcf 	bl	80062d0 <W25qxx_Spi>

	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006332:	20a5      	movs	r0, #165	; 0xa5
 8006334:	f7ff ffcc 	bl	80062d0 <W25qxx_Spi>
 8006338:	4603      	mov	r3, r0
 800633a:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800633c:	20a5      	movs	r0, #165	; 0xa5
 800633e:	f7ff ffc7 	bl	80062d0 <W25qxx_Spi>
 8006342:	4603      	mov	r3, r0
 8006344:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006346:	20a5      	movs	r0, #165	; 0xa5
 8006348:	f7ff ffc2 	bl	80062d0 <W25qxx_Spi>
 800634c:	4603      	mov	r3, r0
 800634e:	603b      	str	r3, [r7, #0]

	W25QFLASH_CS_UNSELECT;
 8006350:	2201      	movs	r2, #1
 8006352:	2102      	movs	r1, #2
 8006354:	4807      	ldr	r0, [pc, #28]	; (8006374 <W25qxx_ReadID+0x68>)
 8006356:	f001 f8ac 	bl	80074b2 <HAL_GPIO_WritePin>

	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	041a      	lsls	r2, r3, #16
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	021b      	lsls	r3, r3, #8
 8006362:	4313      	orrs	r3, r2
 8006364:	683a      	ldr	r2, [r7, #0]
 8006366:	4313      	orrs	r3, r2
 8006368:	60fb      	str	r3, [r7, #12]

	return Temp;
 800636a:	68fb      	ldr	r3, [r7, #12]
}
 800636c:	4618      	mov	r0, r3
 800636e:	3710      	adds	r7, #16
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}
 8006374:	40010c00 	.word	0x40010c00

08006378 <W25qxx_WriteEnable>:
	W25QFLASH_CS_UNSELECT;
}*/

//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	af00      	add	r7, sp, #0
	W25QFLASH_CS_SELECT;
 800637c:	2200      	movs	r2, #0
 800637e:	2102      	movs	r1, #2
 8006380:	4807      	ldr	r0, [pc, #28]	; (80063a0 <W25qxx_WriteEnable+0x28>)
 8006382:	f001 f896 	bl	80074b2 <HAL_GPIO_WritePin>
	W25qxx_Spi(W25_WRITE_ENABLE);
 8006386:	2006      	movs	r0, #6
 8006388:	f7ff ffa2 	bl	80062d0 <W25qxx_Spi>
	W25QFLASH_CS_UNSELECT;
 800638c:	2201      	movs	r2, #1
 800638e:	2102      	movs	r1, #2
 8006390:	4803      	ldr	r0, [pc, #12]	; (80063a0 <W25qxx_WriteEnable+0x28>)
 8006392:	f001 f88e 	bl	80074b2 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8006396:	2001      	movs	r0, #1
 8006398:	f000 fb86 	bl	8006aa8 <HAL_Delay>
}
 800639c:	bf00      	nop
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	40010c00 	.word	0x40010c00

080063a4 <W25qxx_WaitForWriteEnd>:
	W25QFLASH_CS_UNSELECT;
}*/

//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 80063a8:	2001      	movs	r0, #1
 80063aa:	f000 fb7d 	bl	8006aa8 <HAL_Delay>
	W25QFLASH_CS_SELECT;
 80063ae:	2200      	movs	r2, #0
 80063b0:	2102      	movs	r1, #2
 80063b2:	480f      	ldr	r0, [pc, #60]	; (80063f0 <W25qxx_WaitForWriteEnd+0x4c>)
 80063b4:	f001 f87d 	bl	80074b2 <HAL_GPIO_WritePin>
	W25qxx_Spi(W25_READ_STATUS_1);
 80063b8:	2005      	movs	r0, #5
 80063ba:	f7ff ff89 	bl	80062d0 <W25qxx_Spi>

	do{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80063be:	20a5      	movs	r0, #165	; 0xa5
 80063c0:	f7ff ff86 	bl	80062d0 <W25qxx_Spi>
 80063c4:	4603      	mov	r3, r0
 80063c6:	461a      	mov	r2, r3
 80063c8:	4b0a      	ldr	r3, [pc, #40]	; (80063f4 <W25qxx_WaitForWriteEnd+0x50>)
 80063ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 80063ce:	2001      	movs	r0, #1
 80063d0:	f000 fb6a 	bl	8006aa8 <HAL_Delay>
	}
	while((w25qxx.StatusRegister1 & 0x01) == 0x01);
 80063d4:	4b07      	ldr	r3, [pc, #28]	; (80063f4 <W25qxx_WaitForWriteEnd+0x50>)
 80063d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80063da:	f003 0301 	and.w	r3, r3, #1
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1ed      	bne.n	80063be <W25qxx_WaitForWriteEnd+0x1a>

	W25QFLASH_CS_UNSELECT;
 80063e2:	2201      	movs	r2, #1
 80063e4:	2102      	movs	r1, #2
 80063e6:	4802      	ldr	r0, [pc, #8]	; (80063f0 <W25qxx_WaitForWriteEnd+0x4c>)
 80063e8:	f001 f863 	bl	80074b2 <HAL_GPIO_WritePin>
}
 80063ec:	bf00      	nop
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	40010c00 	.word	0x40010c00
 80063f4:	20000c1c 	.word	0x20000c1c

080063f8 <W25qxx_Init>:

//###################################################################################################################
uint8_t W25qxx_Init(void)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 80063fe:	4b85      	ldr	r3, [pc, #532]	; (8006614 <W25qxx_Init+0x21c>)
 8006400:	2201      	movs	r2, #1
 8006402:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while(HAL_GetTick() < 100)
 8006406:	e002      	b.n	800640e <W25qxx_Init+0x16>
	W25qxx_Delay(1);
 8006408:	2001      	movs	r0, #1
 800640a:	f000 fb4d 	bl	8006aa8 <HAL_Delay>
	while(HAL_GetTick() < 100)
 800640e:	f000 fb41 	bl	8006a94 <HAL_GetTick>
 8006412:	4603      	mov	r3, r0
 8006414:	2b63      	cmp	r3, #99	; 0x63
 8006416:	d9f7      	bls.n	8006408 <W25qxx_Init+0x10>

	W25QFLASH_CS_UNSELECT;
 8006418:	2201      	movs	r2, #1
 800641a:	2102      	movs	r1, #2
 800641c:	487e      	ldr	r0, [pc, #504]	; (8006618 <W25qxx_Init+0x220>)
 800641e:	f001 f848 	bl	80074b2 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8006422:	2064      	movs	r0, #100	; 0x64
 8006424:	f000 fb40 	bl	8006aa8 <HAL_Delay>

	uint32_t id = 0;
 8006428:	2300      	movs	r3, #0
 800642a:	607b      	str	r3, [r7, #4]

	#if (INIT_DEBUG == 1)
	HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Init Begin...\n", 14, 1000);
	#endif
	
	id = W25qxx_ReadID();
 800642c:	f7ff ff6e 	bl	800630c <W25qxx_ReadID>
 8006430:	6078      	str	r0, [r7, #4]
	#if (INIT_DEBUG == 1)
	snprintf(buf, 64, "ID:0x%lX\n", id);
	HAL_UART_Transmit(DEBUG_UART, (uint8_t*)buf, strlen(buf), 1000);
	#endif

	switch(id & 0x0000FFFF)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	b29b      	uxth	r3, r3
 8006436:	f244 0212 	movw	r2, #16402	; 0x4012
 800643a:	4293      	cmp	r3, r2
 800643c:	f000 808a 	beq.w	8006554 <W25qxx_Init+0x15c>
 8006440:	f244 0212 	movw	r2, #16402	; 0x4012
 8006444:	4293      	cmp	r3, r2
 8006446:	d829      	bhi.n	800649c <W25qxx_Init+0xa4>
 8006448:	f243 0214 	movw	r2, #12308	; 0x3014
 800644c:	4293      	cmp	r3, r2
 800644e:	f000 809b 	beq.w	8006588 <W25qxx_Init+0x190>
 8006452:	f243 0214 	movw	r2, #12308	; 0x3014
 8006456:	4293      	cmp	r3, r2
 8006458:	d80f      	bhi.n	800647a <W25qxx_Init+0x82>
 800645a:	f243 0212 	movw	r2, #12306	; 0x3012
 800645e:	4293      	cmp	r3, r2
 8006460:	f000 809a 	beq.w	8006598 <W25qxx_Init+0x1a0>
 8006464:	f243 0212 	movw	r2, #12306	; 0x3012
 8006468:	4293      	cmp	r3, r2
 800646a:	f200 8091 	bhi.w	8006590 <W25qxx_Init+0x198>
 800646e:	f243 0211 	movw	r2, #12305	; 0x3011
 8006472:	4293      	cmp	r3, r2
 8006474:	f000 8094 	beq.w	80065a0 <W25qxx_Init+0x1a8>
 8006478:	e096      	b.n	80065a8 <W25qxx_Init+0x1b0>
 800647a:	f243 0216 	movw	r2, #12310	; 0x3016
 800647e:	4293      	cmp	r3, r2
 8006480:	d07a      	beq.n	8006578 <W25qxx_Init+0x180>
 8006482:	f243 0216 	movw	r2, #12310	; 0x3016
 8006486:	4293      	cmp	r3, r2
 8006488:	d37a      	bcc.n	8006580 <W25qxx_Init+0x188>
 800648a:	f243 0217 	movw	r2, #12311	; 0x3017
 800648e:	4293      	cmp	r3, r2
 8006490:	d06e      	beq.n	8006570 <W25qxx_Init+0x178>
 8006492:	f244 0211 	movw	r2, #16401	; 0x4011
 8006496:	4293      	cmp	r3, r2
 8006498:	d063      	beq.n	8006562 <W25qxx_Init+0x16a>
 800649a:	e085      	b.n	80065a8 <W25qxx_Init+0x1b0>
 800649c:	f244 0216 	movw	r2, #16406	; 0x4016
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d03b      	beq.n	800651c <W25qxx_Init+0x124>
 80064a4:	f244 0216 	movw	r2, #16406	; 0x4016
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d808      	bhi.n	80064be <W25qxx_Init+0xc6>
 80064ac:	f244 0214 	movw	r2, #16404	; 0x4014
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d041      	beq.n	8006538 <W25qxx_Init+0x140>
 80064b4:	f244 0214 	movw	r2, #16404	; 0x4014
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d836      	bhi.n	800652a <W25qxx_Init+0x132>
 80064bc:	e043      	b.n	8006546 <W25qxx_Init+0x14e>
 80064be:	f244 0218 	movw	r2, #16408	; 0x4018
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d01b      	beq.n	80064fe <W25qxx_Init+0x106>
 80064c6:	f244 0218 	movw	r2, #16408	; 0x4018
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d31f      	bcc.n	800650e <W25qxx_Init+0x116>
 80064ce:	f244 0219 	movw	r2, #16409	; 0x4019
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d00b      	beq.n	80064ee <W25qxx_Init+0xf6>
 80064d6:	f244 021a 	movw	r2, #16410	; 0x401a
 80064da:	4293      	cmp	r3, r2
 80064dc:	d164      	bne.n	80065a8 <W25qxx_Init+0x1b0>
	{
		case 0x401A:	// 	w25q512
			w25qxx.ID = W25Q512;
 80064de:	4b4d      	ldr	r3, [pc, #308]	; (8006614 <W25qxx_Init+0x21c>)
 80064e0:	220a      	movs	r2, #10
 80064e2:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount = 1024;
 80064e4:	4b4b      	ldr	r3, [pc, #300]	; (8006614 <W25qxx_Init+0x21c>)
 80064e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80064ea:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25q512\n", 14, 1000);
			#endif
		break;
 80064ec:	e062      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x4019:	// 	w25q256
			w25qxx.ID = W25Q256;
 80064ee:	4b49      	ldr	r3, [pc, #292]	; (8006614 <W25qxx_Init+0x21c>)
 80064f0:	2209      	movs	r2, #9
 80064f2:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount = 512;
 80064f4:	4b47      	ldr	r3, [pc, #284]	; (8006614 <W25qxx_Init+0x21c>)
 80064f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064fa:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25q256\n", 14, 1000);
			#endif
		break;
 80064fc:	e05a      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x4018:	// 	w25q128
			w25qxx.ID = W25Q128;
 80064fe:	4b45      	ldr	r3, [pc, #276]	; (8006614 <W25qxx_Init+0x21c>)
 8006500:	2208      	movs	r2, #8
 8006502:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount = 256;
 8006504:	4b43      	ldr	r3, [pc, #268]	; (8006614 <W25qxx_Init+0x21c>)
 8006506:	f44f 7280 	mov.w	r2, #256	; 0x100
 800650a:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25q128\n", 14, 1000);
			#endif
		break;
 800650c:	e052      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x4017:	//	w25q64
			w25qxx.ID = W25Q64;
 800650e:	4b41      	ldr	r3, [pc, #260]	; (8006614 <W25qxx_Init+0x21c>)
 8006510:	2207      	movs	r2, #7
 8006512:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount = 128;
 8006514:	4b3f      	ldr	r3, [pc, #252]	; (8006614 <W25qxx_Init+0x21c>)
 8006516:	2280      	movs	r2, #128	; 0x80
 8006518:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25q64\n", 13, 1000);
			#endif
		break;
 800651a:	e04b      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x4016:	//	w25q32
			w25qxx.ID = W25Q32;
 800651c:	4b3d      	ldr	r3, [pc, #244]	; (8006614 <W25qxx_Init+0x21c>)
 800651e:	2206      	movs	r2, #6
 8006520:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount = 64;
 8006522:	4b3c      	ldr	r3, [pc, #240]	; (8006614 <W25qxx_Init+0x21c>)
 8006524:	2240      	movs	r2, #64	; 0x40
 8006526:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25q32\n", 13, 1000);
			#endif
		break;
 8006528:	e044      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x4015:	//	w25q16
			w25qxx.ID = W25Q16;
 800652a:	4b3a      	ldr	r3, [pc, #232]	; (8006614 <W25qxx_Init+0x21c>)
 800652c:	2205      	movs	r2, #5
 800652e:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount = 32;
 8006530:	4b38      	ldr	r3, [pc, #224]	; (8006614 <W25qxx_Init+0x21c>)
 8006532:	2220      	movs	r2, #32
 8006534:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25q16\n", 13, 1000);
			#endif
		break;
 8006536:	e03d      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x4014:	//	w25q80
			w25qxx.ID = W25Q80;
 8006538:	4b36      	ldr	r3, [pc, #216]	; (8006614 <W25qxx_Init+0x21c>)
 800653a:	2204      	movs	r2, #4
 800653c:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount = 16;
 800653e:	4b35      	ldr	r3, [pc, #212]	; (8006614 <W25qxx_Init+0x21c>)
 8006540:	2210      	movs	r2, #16
 8006542:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25q80\n", 13, 1000);
			#endif
		break;
 8006544:	e036      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x4013:	//	w25q40
			w25qxx.ID = W25Q40;
 8006546:	4b33      	ldr	r3, [pc, #204]	; (8006614 <W25qxx_Init+0x21c>)
 8006548:	2203      	movs	r2, #3
 800654a:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount = 8;
 800654c:	4b31      	ldr	r3, [pc, #196]	; (8006614 <W25qxx_Init+0x21c>)
 800654e:	2208      	movs	r2, #8
 8006550:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25q40\n", 13, 1000);
			#endif
		break;
 8006552:	e02f      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x4012:	//	w25q20
			w25qxx.ID = W25Q20;
 8006554:	4b2f      	ldr	r3, [pc, #188]	; (8006614 <W25qxx_Init+0x21c>)
 8006556:	2202      	movs	r2, #2
 8006558:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount = 4;
 800655a:	4b2e      	ldr	r3, [pc, #184]	; (8006614 <W25qxx_Init+0x21c>)
 800655c:	2204      	movs	r2, #4
 800655e:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25q20\n", 13, 1000);
			#endif
		break;
 8006560:	e028      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x4011:	//	w25q10
			w25qxx.ID = W25Q10;
 8006562:	4b2c      	ldr	r3, [pc, #176]	; (8006614 <W25qxx_Init+0x21c>)
 8006564:	2201      	movs	r2, #1
 8006566:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount = 2;
 8006568:	4b2a      	ldr	r3, [pc, #168]	; (8006614 <W25qxx_Init+0x21c>)
 800656a:	2202      	movs	r2, #2
 800656c:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25q10\n", 13, 1000);
			#endif
		break;
 800656e:	e021      	b.n	80065b4 <W25qxx_Init+0x1bc>

		////////////////////////////////////////////////////////////////////////////////

		case 0x3017:	//	w25x64
			//w25qxx.ID = W25Q64;
			w25qxx.BlockCount = 128;
 8006570:	4b28      	ldr	r3, [pc, #160]	; (8006614 <W25qxx_Init+0x21c>)
 8006572:	2280      	movs	r2, #128	; 0x80
 8006574:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25x64\n", 13, 1000);
			#endif
		break;
 8006576:	e01d      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x3016:	//	w25x32
			//w25qxx.ID = W25Q32;
			w25qxx.BlockCount = 64;
 8006578:	4b26      	ldr	r3, [pc, #152]	; (8006614 <W25qxx_Init+0x21c>)
 800657a:	2240      	movs	r2, #64	; 0x40
 800657c:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25x32\n", 13, 1000);
			#endif
		break;
 800657e:	e019      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x3015:	//	w25q16
			//w25qxx.ID = W25Q16;
			w25qxx.BlockCount = 32;
 8006580:	4b24      	ldr	r3, [pc, #144]	; (8006614 <W25qxx_Init+0x21c>)
 8006582:	2220      	movs	r2, #32
 8006584:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25x16\n", 13, 1000);
			#endif
		break;
 8006586:	e015      	b.n	80065b4 <W25qxx_Init+0x1bc>

		////////////////////////////////////////////////////////////////////////////////
		case 0x3014:	//	w25x80
			//w25qxx.ID = W25Q80;
			w25qxx.BlockCount = 16;
 8006588:	4b22      	ldr	r3, [pc, #136]	; (8006614 <W25qxx_Init+0x21c>)
 800658a:	2210      	movs	r2, #16
 800658c:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25x80\n", 13, 1000);
			#endif
		break;
 800658e:	e011      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x3013:	//	w25x40
			//w25qxx.ID = W25Q40;
			w25qxx.BlockCount = 8;
 8006590:	4b20      	ldr	r3, [pc, #128]	; (8006614 <W25qxx_Init+0x21c>)
 8006592:	2208      	movs	r2, #8
 8006594:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25x40\n", 13, 1000);
			#endif
		break;
 8006596:	e00d      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x3012:	//	w25x20
			//w25qxx.ID = W25Q20;
			w25qxx.BlockCount = 4;
 8006598:	4b1e      	ldr	r3, [pc, #120]	; (8006614 <W25qxx_Init+0x21c>)
 800659a:	2204      	movs	r2, #4
 800659c:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25x20\n", 13, 1000);
			#endif
		break;
 800659e:	e009      	b.n	80065b4 <W25qxx_Init+0x1bc>

		case 0x3011:	//	w25x10
			//w25qxx.ID = W25Q10;
			w25qxx.BlockCount = 2;
 80065a0:	4b1c      	ldr	r3, [pc, #112]	; (8006614 <W25qxx_Init+0x21c>)
 80065a2:	2202      	movs	r2, #2
 80065a4:	61da      	str	r2, [r3, #28]
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Chip: w25x10\n", 13, 1000);
			#endif
		break;
 80065a6:	e005      	b.n	80065b4 <W25qxx_Init+0x1bc>
		default:
			#if (INIT_DEBUG == 1)
			HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Unknown ID\n", 11, 1000);
			#endif

			w25qxx.Lock = 0;
 80065a8:	4b1a      	ldr	r3, [pc, #104]	; (8006614 <W25qxx_Init+0x21c>)
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			return 0;
 80065b0:	2300      	movs	r3, #0
 80065b2:	e02b      	b.n	800660c <W25qxx_Init+0x214>
	}


	w25qxx.PageSize = 256;
 80065b4:	4b17      	ldr	r3, [pc, #92]	; (8006614 <W25qxx_Init+0x21c>)
 80065b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80065ba:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 80065bc:	4b15      	ldr	r3, [pc, #84]	; (8006614 <W25qxx_Init+0x21c>)
 80065be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80065c2:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 80065c4:	4b13      	ldr	r3, [pc, #76]	; (8006614 <W25qxx_Init+0x21c>)
 80065c6:	69db      	ldr	r3, [r3, #28]
 80065c8:	011b      	lsls	r3, r3, #4
 80065ca:	4a12      	ldr	r2, [pc, #72]	; (8006614 <W25qxx_Init+0x21c>)
 80065cc:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80065ce:	4b11      	ldr	r3, [pc, #68]	; (8006614 <W25qxx_Init+0x21c>)
 80065d0:	695b      	ldr	r3, [r3, #20]
 80065d2:	4a10      	ldr	r2, [pc, #64]	; (8006614 <W25qxx_Init+0x21c>)
 80065d4:	6912      	ldr	r2, [r2, #16]
 80065d6:	fb02 f303 	mul.w	r3, r2, r3
 80065da:	4a0e      	ldr	r2, [pc, #56]	; (8006614 <W25qxx_Init+0x21c>)
 80065dc:	8952      	ldrh	r2, [r2, #10]
 80065de:	fbb3 f3f2 	udiv	r3, r3, r2
 80065e2:	4a0c      	ldr	r2, [pc, #48]	; (8006614 <W25qxx_Init+0x21c>)
 80065e4:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80065e6:	4b0b      	ldr	r3, [pc, #44]	; (8006614 <W25qxx_Init+0x21c>)
 80065e8:	691b      	ldr	r3, [r3, #16]
 80065ea:	011b      	lsls	r3, r3, #4
 80065ec:	4a09      	ldr	r2, [pc, #36]	; (8006614 <W25qxx_Init+0x21c>)
 80065ee:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80065f0:	4b08      	ldr	r3, [pc, #32]	; (8006614 <W25qxx_Init+0x21c>)
 80065f2:	695b      	ldr	r3, [r3, #20]
 80065f4:	4a07      	ldr	r2, [pc, #28]	; (8006614 <W25qxx_Init+0x21c>)
 80065f6:	6912      	ldr	r2, [r2, #16]
 80065f8:	fb02 f303 	mul.w	r3, r2, r3
 80065fc:	0a9b      	lsrs	r3, r3, #10
 80065fe:	4a05      	ldr	r2, [pc, #20]	; (8006614 <W25qxx_Init+0x21c>)
 8006600:	6213      	str	r3, [r2, #32]
	HAL_UART_Transmit(DEBUG_UART, (uint8_t*)buf, strlen(buf), 1000);

	HAL_UART_Transmit(DEBUG_UART, (uint8_t*)"Init Done\n", 10, 1000);
	#endif

	w25qxx.Lock = 0;
 8006602:	4b04      	ldr	r3, [pc, #16]	; (8006614 <W25qxx_Init+0x21c>)
 8006604:	2200      	movs	r2, #0
 8006606:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return 1;
 800660a:	2301      	movs	r3, #1
}	
 800660c:	4618      	mov	r0, r3
 800660e:	3708      	adds	r7, #8
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	20000c1c 	.word	0x20000c1c
 8006618:	40010c00 	.word	0x40010c00

0800661c <W25qxx_EraseChip>:

//###################################################################################################################
void W25qxx_EraseChip(void)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	af00      	add	r7, sp, #0
	while(w25qxx.Lock == 1)
 8006620:	e002      	b.n	8006628 <W25qxx_EraseChip+0xc>
		W25qxx_Delay(1);
 8006622:	2001      	movs	r0, #1
 8006624:	f000 fa40 	bl	8006aa8 <HAL_Delay>
	while(w25qxx.Lock == 1)
 8006628:	4b11      	ldr	r3, [pc, #68]	; (8006670 <W25qxx_EraseChip+0x54>)
 800662a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800662e:	2b01      	cmp	r3, #1
 8006630:	d0f7      	beq.n	8006622 <W25qxx_EraseChip+0x6>

	w25qxx.Lock = 1;
 8006632:	4b0f      	ldr	r3, [pc, #60]	; (8006670 <W25qxx_EraseChip+0x54>)
 8006634:	2201      	movs	r2, #1
 8006636:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	W25qxx_WriteEnable();
 800663a:	f7ff fe9d 	bl	8006378 <W25qxx_WriteEnable>

	W25QFLASH_CS_SELECT;
 800663e:	2200      	movs	r2, #0
 8006640:	2102      	movs	r1, #2
 8006642:	480c      	ldr	r0, [pc, #48]	; (8006674 <W25qxx_EraseChip+0x58>)
 8006644:	f000 ff35 	bl	80074b2 <HAL_GPIO_WritePin>
	W25qxx_Spi(W25_CHIP_ERASE);
 8006648:	20c7      	movs	r0, #199	; 0xc7
 800664a:	f7ff fe41 	bl	80062d0 <W25qxx_Spi>
	W25QFLASH_CS_UNSELECT;
 800664e:	2201      	movs	r2, #1
 8006650:	2102      	movs	r1, #2
 8006652:	4808      	ldr	r0, [pc, #32]	; (8006674 <W25qxx_EraseChip+0x58>)
 8006654:	f000 ff2d 	bl	80074b2 <HAL_GPIO_WritePin>

	W25qxx_WaitForWriteEnd();
 8006658:	f7ff fea4 	bl	80063a4 <W25qxx_WaitForWriteEnd>

	W25qxx_Delay(10);
 800665c:	200a      	movs	r0, #10
 800665e:	f000 fa23 	bl	8006aa8 <HAL_Delay>

	w25qxx.Lock = 0;
 8006662:	4b03      	ldr	r3, [pc, #12]	; (8006670 <W25qxx_EraseChip+0x54>)
 8006664:	2200      	movs	r2, #0
 8006666:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800666a:	bf00      	nop
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	20000c1c 	.word	0x20000c1c
 8006674:	40010c00 	.word	0x40010c00

08006678 <W25qxx_EraseSector>:

//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
	while(w25qxx.Lock == 1)
 8006680:	e002      	b.n	8006688 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8006682:	2001      	movs	r0, #1
 8006684:	f000 fa10 	bl	8006aa8 <HAL_Delay>
	while(w25qxx.Lock == 1)
 8006688:	4b23      	ldr	r3, [pc, #140]	; (8006718 <W25qxx_EraseSector+0xa0>)
 800668a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800668e:	2b01      	cmp	r3, #1
 8006690:	d0f7      	beq.n	8006682 <W25qxx_EraseSector+0xa>

	w25qxx.Lock = 1;
 8006692:	4b21      	ldr	r3, [pc, #132]	; (8006718 <W25qxx_EraseSector+0xa0>)
 8006694:	2201      	movs	r2, #1
 8006696:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	W25qxx_WaitForWriteEnd();
 800669a:	f7ff fe83 	bl	80063a4 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 800669e:	4b1e      	ldr	r3, [pc, #120]	; (8006718 <W25qxx_EraseSector+0xa0>)
 80066a0:	691a      	ldr	r2, [r3, #16]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	fb02 f303 	mul.w	r3, r2, r3
 80066a8:	607b      	str	r3, [r7, #4]

	W25qxx_WriteEnable();
 80066aa:	f7ff fe65 	bl	8006378 <W25qxx_WriteEnable>

	W25QFLASH_CS_SELECT;
 80066ae:	2200      	movs	r2, #0
 80066b0:	2102      	movs	r1, #2
 80066b2:	481a      	ldr	r0, [pc, #104]	; (800671c <W25qxx_EraseSector+0xa4>)
 80066b4:	f000 fefd 	bl	80074b2 <HAL_GPIO_WritePin>

	W25qxx_Spi(W25_SECTOR_ERASE);
 80066b8:	2020      	movs	r0, #32
 80066ba:	f7ff fe09 	bl	80062d0 <W25qxx_Spi>

	if(w25qxx.ID >= W25Q256)
 80066be:	4b16      	ldr	r3, [pc, #88]	; (8006718 <W25qxx_EraseSector+0xa0>)
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	2b08      	cmp	r3, #8
 80066c4:	d905      	bls.n	80066d2 <W25qxx_EraseSector+0x5a>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	0e1b      	lsrs	r3, r3, #24
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	4618      	mov	r0, r3
 80066ce:	f7ff fdff 	bl	80062d0 <W25qxx_Spi>

	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	0c1b      	lsrs	r3, r3, #16
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	4618      	mov	r0, r3
 80066da:	f7ff fdf9 	bl	80062d0 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	0a1b      	lsrs	r3, r3, #8
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7ff fdf3 	bl	80062d0 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	b2db      	uxtb	r3, r3
 80066ee:	4618      	mov	r0, r3
 80066f0:	f7ff fdee 	bl	80062d0 <W25qxx_Spi>

	W25QFLASH_CS_UNSELECT;
 80066f4:	2201      	movs	r2, #1
 80066f6:	2102      	movs	r1, #2
 80066f8:	4808      	ldr	r0, [pc, #32]	; (800671c <W25qxx_EraseSector+0xa4>)
 80066fa:	f000 feda 	bl	80074b2 <HAL_GPIO_WritePin>

	W25qxx_WaitForWriteEnd();
 80066fe:	f7ff fe51 	bl	80063a4 <W25qxx_WaitForWriteEnd>

	W25qxx_Delay(1);
 8006702:	2001      	movs	r0, #1
 8006704:	f000 f9d0 	bl	8006aa8 <HAL_Delay>
	w25qxx.Lock = 0;
 8006708:	4b03      	ldr	r3, [pc, #12]	; (8006718 <W25qxx_EraseSector+0xa0>)
 800670a:	2200      	movs	r2, #0
 800670c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8006710:	bf00      	nop
 8006712:	3708      	adds	r7, #8
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	20000c1c 	.word	0x20000c1c
 800671c:	40010c00 	.word	0x40010c00

08006720 <W25qxx_SectorToPage>:
	return((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}

//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
	return(SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8006728:	4b06      	ldr	r3, [pc, #24]	; (8006744 <W25qxx_SectorToPage+0x24>)
 800672a:	691b      	ldr	r3, [r3, #16]
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	fb02 f303 	mul.w	r3, r2, r3
 8006732:	4a04      	ldr	r2, [pc, #16]	; (8006744 <W25qxx_SectorToPage+0x24>)
 8006734:	8952      	ldrh	r2, [r2, #10]
 8006736:	fbb3 f3f2 	udiv	r3, r3, r2
}
 800673a:	4618      	mov	r0, r3
 800673c:	370c      	adds	r7, #12
 800673e:	46bd      	mov	sp, r7
 8006740:	bc80      	pop	{r7}
 8006742:	4770      	bx	lr
 8006744:	20000c1c 	.word	0x20000c1c

08006748 <W25qxx_WriteByte>:
	return 1;
}

//###################################################################################################################
void W25qxx_WriteByte(uint8_t byte, uint32_t addr)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b082      	sub	sp, #8
 800674c:	af00      	add	r7, sp, #0
 800674e:	4603      	mov	r3, r0
 8006750:	6039      	str	r1, [r7, #0]
 8006752:	71fb      	strb	r3, [r7, #7]
	while(w25qxx.Lock == 1)
 8006754:	e002      	b.n	800675c <W25qxx_WriteByte+0x14>
		W25qxx_Delay(1);
 8006756:	2001      	movs	r0, #1
 8006758:	f000 f9a6 	bl	8006aa8 <HAL_Delay>
	while(w25qxx.Lock == 1)
 800675c:	4b21      	ldr	r3, [pc, #132]	; (80067e4 <W25qxx_WriteByte+0x9c>)
 800675e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8006762:	2b01      	cmp	r3, #1
 8006764:	d0f7      	beq.n	8006756 <W25qxx_WriteByte+0xe>

	w25qxx.Lock = 1;
 8006766:	4b1f      	ldr	r3, [pc, #124]	; (80067e4 <W25qxx_WriteByte+0x9c>)
 8006768:	2201      	movs	r2, #1
 800676a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	W25qxx_WaitForWriteEnd();
 800676e:	f7ff fe19 	bl	80063a4 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8006772:	f7ff fe01 	bl	8006378 <W25qxx_WriteEnable>

	W25QFLASH_CS_SELECT;
 8006776:	2200      	movs	r2, #0
 8006778:	2102      	movs	r1, #2
 800677a:	481b      	ldr	r0, [pc, #108]	; (80067e8 <W25qxx_WriteByte+0xa0>)
 800677c:	f000 fe99 	bl	80074b2 <HAL_GPIO_WritePin>

	W25qxx_Spi(W25_PAGE_PROGRAMM);
 8006780:	2002      	movs	r0, #2
 8006782:	f7ff fda5 	bl	80062d0 <W25qxx_Spi>

	if(w25qxx.ID >= W25Q256)
 8006786:	4b17      	ldr	r3, [pc, #92]	; (80067e4 <W25qxx_WriteByte+0x9c>)
 8006788:	781b      	ldrb	r3, [r3, #0]
 800678a:	2b08      	cmp	r3, #8
 800678c:	d905      	bls.n	800679a <W25qxx_WriteByte+0x52>
		W25qxx_Spi((addr & 0xFF000000) >> 24);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	0e1b      	lsrs	r3, r3, #24
 8006792:	b2db      	uxtb	r3, r3
 8006794:	4618      	mov	r0, r3
 8006796:	f7ff fd9b 	bl	80062d0 <W25qxx_Spi>

	W25qxx_Spi((addr & 0xFF0000) >> 16);
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	0c1b      	lsrs	r3, r3, #16
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7ff fd95 	bl	80062d0 <W25qxx_Spi>
	W25qxx_Spi((addr & 0xFF00) >> 8);
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	0a1b      	lsrs	r3, r3, #8
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	4618      	mov	r0, r3
 80067ae:	f7ff fd8f 	bl	80062d0 <W25qxx_Spi>
	W25qxx_Spi(addr & 0xFF);
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7ff fd8a 	bl	80062d0 <W25qxx_Spi>

	W25qxx_Spi(byte);
 80067bc:	79fb      	ldrb	r3, [r7, #7]
 80067be:	4618      	mov	r0, r3
 80067c0:	f7ff fd86 	bl	80062d0 <W25qxx_Spi>

	W25QFLASH_CS_UNSELECT;
 80067c4:	2201      	movs	r2, #1
 80067c6:	2102      	movs	r1, #2
 80067c8:	4807      	ldr	r0, [pc, #28]	; (80067e8 <W25qxx_WriteByte+0xa0>)
 80067ca:	f000 fe72 	bl	80074b2 <HAL_GPIO_WritePin>

	W25qxx_WaitForWriteEnd();
 80067ce:	f7ff fde9 	bl	80063a4 <W25qxx_WaitForWriteEnd>

	w25qxx.Lock = 0;
 80067d2:	4b04      	ldr	r3, [pc, #16]	; (80067e4 <W25qxx_WriteByte+0x9c>)
 80067d4:	2200      	movs	r2, #0
 80067d6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80067da:	bf00      	nop
 80067dc:	3708      	adds	r7, #8
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	20000c1c 	.word	0x20000c1c
 80067e8:	40010c00 	.word	0x40010c00

080067ec <W25qxx_ReadPage>:
	w25qxx.Lock = 0;
}

//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	607a      	str	r2, [r7, #4]
 80067f8:	603b      	str	r3, [r7, #0]
	while(w25qxx.Lock==1)
 80067fa:	e002      	b.n	8006802 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 80067fc:	2001      	movs	r0, #1
 80067fe:	f000 f953 	bl	8006aa8 <HAL_Delay>
	while(w25qxx.Lock==1)
 8006802:	4b34      	ldr	r3, [pc, #208]	; (80068d4 <W25qxx_ReadPage+0xe8>)
 8006804:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8006808:	2b01      	cmp	r3, #1
 800680a:	d0f7      	beq.n	80067fc <W25qxx_ReadPage+0x10>

	w25qxx.Lock = 1;
 800680c:	4b31      	ldr	r3, [pc, #196]	; (80068d4 <W25qxx_ReadPage+0xe8>)
 800680e:	2201      	movs	r2, #1
 8006810:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	if((NumByteToRead_up_to_PageSize>w25qxx.PageSize) || (NumByteToRead_up_to_PageSize==0))
 8006814:	4b2f      	ldr	r3, [pc, #188]	; (80068d4 <W25qxx_ReadPage+0xe8>)
 8006816:	895b      	ldrh	r3, [r3, #10]
 8006818:	461a      	mov	r2, r3
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	4293      	cmp	r3, r2
 800681e:	d802      	bhi.n	8006826 <W25qxx_ReadPage+0x3a>
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d102      	bne.n	800682c <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize=w25qxx.PageSize;
 8006826:	4b2b      	ldr	r3, [pc, #172]	; (80068d4 <W25qxx_ReadPage+0xe8>)
 8006828:	895b      	ldrh	r3, [r3, #10]
 800682a:	603b      	str	r3, [r7, #0]

	if((OffsetInByte+NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	4413      	add	r3, r2
 8006832:	4a28      	ldr	r2, [pc, #160]	; (80068d4 <W25qxx_ReadPage+0xe8>)
 8006834:	8952      	ldrh	r2, [r2, #10]
 8006836:	4293      	cmp	r3, r2
 8006838:	d905      	bls.n	8006846 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800683a:	4b26      	ldr	r3, [pc, #152]	; (80068d4 <W25qxx_ReadPage+0xe8>)
 800683c:	895b      	ldrh	r3, [r3, #10]
 800683e:	461a      	mov	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	1ad3      	subs	r3, r2, r3
 8006844:	603b      	str	r3, [r7, #0]

	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8006846:	4b23      	ldr	r3, [pc, #140]	; (80068d4 <W25qxx_ReadPage+0xe8>)
 8006848:	895b      	ldrh	r3, [r3, #10]
 800684a:	461a      	mov	r2, r3
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	fb03 f302 	mul.w	r3, r3, r2
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	4413      	add	r3, r2
 8006856:	60bb      	str	r3, [r7, #8]
	W25QFLASH_CS_SELECT;
 8006858:	2200      	movs	r2, #0
 800685a:	2102      	movs	r1, #2
 800685c:	481e      	ldr	r0, [pc, #120]	; (80068d8 <W25qxx_ReadPage+0xec>)
 800685e:	f000 fe28 	bl	80074b2 <HAL_GPIO_WritePin>

	W25qxx_Spi(W25_FAST_READ);
 8006862:	200b      	movs	r0, #11
 8006864:	f7ff fd34 	bl	80062d0 <W25qxx_Spi>

	if(w25qxx.ID >= W25Q256)
 8006868:	4b1a      	ldr	r3, [pc, #104]	; (80068d4 <W25qxx_ReadPage+0xe8>)
 800686a:	781b      	ldrb	r3, [r3, #0]
 800686c:	2b08      	cmp	r3, #8
 800686e:	d905      	bls.n	800687c <W25qxx_ReadPage+0x90>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	0e1b      	lsrs	r3, r3, #24
 8006874:	b2db      	uxtb	r3, r3
 8006876:	4618      	mov	r0, r3
 8006878:	f7ff fd2a 	bl	80062d0 <W25qxx_Spi>

	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	0c1b      	lsrs	r3, r3, #16
 8006880:	b2db      	uxtb	r3, r3
 8006882:	4618      	mov	r0, r3
 8006884:	f7ff fd24 	bl	80062d0 <W25qxx_Spi>
	W25qxx_Spi((Page_Address& 0xFF00) >> 8);
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	0a1b      	lsrs	r3, r3, #8
 800688c:	b2db      	uxtb	r3, r3
 800688e:	4618      	mov	r0, r3
 8006890:	f7ff fd1e 	bl	80062d0 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	b2db      	uxtb	r3, r3
 8006898:	4618      	mov	r0, r3
 800689a:	f7ff fd19 	bl	80062d0 <W25qxx_Spi>

	W25qxx_Spi(0);
 800689e:	2000      	movs	r0, #0
 80068a0:	f7ff fd16 	bl	80062d0 <W25qxx_Spi>

	HAL_SPI_Receive(W25QXX_SPI_PTR, pBuffer, NumByteToRead_up_to_PageSize, 100);
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	b29a      	uxth	r2, r3
 80068a8:	2364      	movs	r3, #100	; 0x64
 80068aa:	68f9      	ldr	r1, [r7, #12]
 80068ac:	480b      	ldr	r0, [pc, #44]	; (80068dc <W25qxx_ReadPage+0xf0>)
 80068ae:	f002 fc35 	bl	800911c <HAL_SPI_Receive>
		while(!(W25QXX_SPI->SR & SPI_SR_RXNE));
		pBuffer[i++] = W25QXX_SPI->DR;
		NumByteToRead_up_to_PageSize--;
	}*/

	W25QFLASH_CS_UNSELECT;
 80068b2:	2201      	movs	r2, #1
 80068b4:	2102      	movs	r1, #2
 80068b6:	4808      	ldr	r0, [pc, #32]	; (80068d8 <W25qxx_ReadPage+0xec>)
 80068b8:	f000 fdfb 	bl	80074b2 <HAL_GPIO_WritePin>

	W25qxx_Delay(1);
 80068bc:	2001      	movs	r0, #1
 80068be:	f000 f8f3 	bl	8006aa8 <HAL_Delay>
	w25qxx.Lock=0;
 80068c2:	4b04      	ldr	r3, [pc, #16]	; (80068d4 <W25qxx_ReadPage+0xe8>)
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80068ca:	bf00      	nop
 80068cc:	3710      	adds	r7, #16
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	20000c1c 	.word	0x20000c1c
 80068d8:	40010c00 	.word	0x40010c00
 80068dc:	20000794 	.word	0x20000794

080068e0 <W25qxx_ReadSector>:

//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer,uint32_t Sector_Address,uint32_t OffsetInByte,uint32_t NumByteToRead_up_to_SectorSize)
{	
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b088      	sub	sp, #32
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	607a      	str	r2, [r7, #4]
 80068ec:	603b      	str	r3, [r7, #0]
	if((NumByteToRead_up_to_SectorSize>w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize==0))
 80068ee:	4b29      	ldr	r3, [pc, #164]	; (8006994 <W25qxx_ReadSector+0xb4>)
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	683a      	ldr	r2, [r7, #0]
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d802      	bhi.n	80068fe <W25qxx_ReadSector+0x1e>
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d102      	bne.n	8006904 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize=w25qxx.SectorSize;
 80068fe:	4b25      	ldr	r3, [pc, #148]	; (8006994 <W25qxx_ReadSector+0xb4>)
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	603b      	str	r3, [r7, #0]

	uint32_t StartPage;
	int32_t	BytesToRead;
	uint32_t LocalOffset;

	if((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	441a      	add	r2, r3
 800690a:	4b22      	ldr	r3, [pc, #136]	; (8006994 <W25qxx_ReadSector+0xb4>)
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	429a      	cmp	r2, r3
 8006910:	d905      	bls.n	800691e <W25qxx_ReadSector+0x3e>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8006912:	4b20      	ldr	r3, [pc, #128]	; (8006994 <W25qxx_ReadSector+0xb4>)
 8006914:	691a      	ldr	r2, [r3, #16]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	61bb      	str	r3, [r7, #24]
 800691c:	e001      	b.n	8006922 <W25qxx_ReadSector+0x42>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;	
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	61bb      	str	r3, [r7, #24]

	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8006922:	68b8      	ldr	r0, [r7, #8]
 8006924:	f7ff fefc 	bl	8006720 <W25qxx_SectorToPage>
 8006928:	4602      	mov	r2, r0
 800692a:	4b1a      	ldr	r3, [pc, #104]	; (8006994 <W25qxx_ReadSector+0xb4>)
 800692c:	895b      	ldrh	r3, [r3, #10]
 800692e:	4619      	mov	r1, r3
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	fbb3 f3f1 	udiv	r3, r3, r1
 8006936:	4413      	add	r3, r2
 8006938:	61fb      	str	r3, [r7, #28]

	LocalOffset = OffsetInByte % w25qxx.PageSize;
 800693a:	4b16      	ldr	r3, [pc, #88]	; (8006994 <W25qxx_ReadSector+0xb4>)
 800693c:	895b      	ldrh	r3, [r3, #10]
 800693e:	461a      	mov	r2, r3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	fbb3 f1f2 	udiv	r1, r3, r2
 8006946:	fb02 f201 	mul.w	r2, r2, r1
 800694a:	1a9b      	subs	r3, r3, r2
 800694c:	617b      	str	r3, [r7, #20]

	do
	{		
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	697a      	ldr	r2, [r7, #20]
 8006952:	69f9      	ldr	r1, [r7, #28]
 8006954:	68f8      	ldr	r0, [r7, #12]
 8006956:	f7ff ff49 	bl	80067ec <W25qxx_ReadPage>
		StartPage++;
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	3301      	adds	r3, #1
 800695e:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize-LocalOffset;
 8006960:	4b0c      	ldr	r3, [pc, #48]	; (8006994 <W25qxx_ReadSector+0xb4>)
 8006962:	895b      	ldrh	r3, [r3, #10]
 8006964:	461a      	mov	r2, r3
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	1a9a      	subs	r2, r3, r2
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	4413      	add	r3, r2
 800696e:	61bb      	str	r3, [r7, #24]
		//pBuffer+=w25qxx.PageSize;
		pBuffer += w25qxx.PageSize - LocalOffset;
 8006970:	4b08      	ldr	r3, [pc, #32]	; (8006994 <W25qxx_ReadSector+0xb4>)
 8006972:	895b      	ldrh	r3, [r3, #10]
 8006974:	461a      	mov	r2, r3
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	4413      	add	r3, r2
 800697e:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8006980:	2300      	movs	r3, #0
 8006982:	617b      	str	r3, [r7, #20]
	}
	while(BytesToRead > 0);
 8006984:	69bb      	ldr	r3, [r7, #24]
 8006986:	2b00      	cmp	r3, #0
 8006988:	dce1      	bgt.n	800694e <W25qxx_ReadSector+0x6e>
}
 800698a:	bf00      	nop
 800698c:	3720      	adds	r7, #32
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	20000c1c 	.word	0x20000c1c

08006998 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006998:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800699a:	e003      	b.n	80069a4 <LoopCopyDataInit>

0800699c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800699c:	4b0b      	ldr	r3, [pc, #44]	; (80069cc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800699e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80069a0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80069a2:	3104      	adds	r1, #4

080069a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80069a4:	480a      	ldr	r0, [pc, #40]	; (80069d0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80069a6:	4b0b      	ldr	r3, [pc, #44]	; (80069d4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80069a8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80069aa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80069ac:	d3f6      	bcc.n	800699c <CopyDataInit>
  ldr r2, =_sbss
 80069ae:	4a0a      	ldr	r2, [pc, #40]	; (80069d8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80069b0:	e002      	b.n	80069b8 <LoopFillZerobss>

080069b2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80069b2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80069b4:	f842 3b04 	str.w	r3, [r2], #4

080069b8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80069b8:	4b08      	ldr	r3, [pc, #32]	; (80069dc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80069ba:	429a      	cmp	r2, r3
  bcc FillZerobss
 80069bc:	d3f9      	bcc.n	80069b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80069be:	f7ff fc47 	bl	8006250 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80069c2:	f004 fe27 	bl	800b614 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80069c6:	f7fc fc59 	bl	800327c <main>
  bx lr
 80069ca:	4770      	bx	lr
  ldr r3, =_sidata
 80069cc:	0800faf8 	.word	0x0800faf8
  ldr r0, =_sdata
 80069d0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80069d4:	20000250 	.word	0x20000250
  ldr r2, =_sbss
 80069d8:	20000250 	.word	0x20000250
  ldr r3, = _ebss
 80069dc:	200010b0 	.word	0x200010b0

080069e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80069e0:	e7fe      	b.n	80069e0 <ADC1_2_IRQHandler>
	...

080069e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80069e8:	4b08      	ldr	r3, [pc, #32]	; (8006a0c <HAL_Init+0x28>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a07      	ldr	r2, [pc, #28]	; (8006a0c <HAL_Init+0x28>)
 80069ee:	f043 0310 	orr.w	r3, r3, #16
 80069f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80069f4:	2003      	movs	r0, #3
 80069f6:	f000 f945 	bl	8006c84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80069fa:	2000      	movs	r0, #0
 80069fc:	f000 f808 	bl	8006a10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006a00:	f7ff f89c 	bl	8005b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	40022000 	.word	0x40022000

08006a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b082      	sub	sp, #8
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006a18:	4b12      	ldr	r3, [pc, #72]	; (8006a64 <HAL_InitTick+0x54>)
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	4b12      	ldr	r3, [pc, #72]	; (8006a68 <HAL_InitTick+0x58>)
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	4619      	mov	r1, r3
 8006a22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a26:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f000 f95d 	bl	8006cee <HAL_SYSTICK_Config>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d001      	beq.n	8006a3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e00e      	b.n	8006a5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b0f      	cmp	r3, #15
 8006a42:	d80a      	bhi.n	8006a5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006a44:	2200      	movs	r2, #0
 8006a46:	6879      	ldr	r1, [r7, #4]
 8006a48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a4c:	f000 f925 	bl	8006c9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006a50:	4a06      	ldr	r2, [pc, #24]	; (8006a6c <HAL_InitTick+0x5c>)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006a56:	2300      	movs	r3, #0
 8006a58:	e000      	b.n	8006a5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3708      	adds	r7, #8
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	20000060 	.word	0x20000060
 8006a68:	20000068 	.word	0x20000068
 8006a6c:	20000064 	.word	0x20000064

08006a70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006a70:	b480      	push	{r7}
 8006a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006a74:	4b05      	ldr	r3, [pc, #20]	; (8006a8c <HAL_IncTick+0x1c>)
 8006a76:	781b      	ldrb	r3, [r3, #0]
 8006a78:	461a      	mov	r2, r3
 8006a7a:	4b05      	ldr	r3, [pc, #20]	; (8006a90 <HAL_IncTick+0x20>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4413      	add	r3, r2
 8006a80:	4a03      	ldr	r2, [pc, #12]	; (8006a90 <HAL_IncTick+0x20>)
 8006a82:	6013      	str	r3, [r2, #0]
}
 8006a84:	bf00      	nop
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bc80      	pop	{r7}
 8006a8a:	4770      	bx	lr
 8006a8c:	20000068 	.word	0x20000068
 8006a90:	20000c44 	.word	0x20000c44

08006a94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006a94:	b480      	push	{r7}
 8006a96:	af00      	add	r7, sp, #0
  return uwTick;
 8006a98:	4b02      	ldr	r3, [pc, #8]	; (8006aa4 <HAL_GetTick+0x10>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bc80      	pop	{r7}
 8006aa2:	4770      	bx	lr
 8006aa4:	20000c44 	.word	0x20000c44

08006aa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ab0:	f7ff fff0 	bl	8006a94 <HAL_GetTick>
 8006ab4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ac0:	d005      	beq.n	8006ace <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006ac2:	4b09      	ldr	r3, [pc, #36]	; (8006ae8 <HAL_Delay+0x40>)
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	4413      	add	r3, r2
 8006acc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006ace:	bf00      	nop
 8006ad0:	f7ff ffe0 	bl	8006a94 <HAL_GetTick>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	1ad3      	subs	r3, r2, r3
 8006ada:	68fa      	ldr	r2, [r7, #12]
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d8f7      	bhi.n	8006ad0 <HAL_Delay+0x28>
  {
  }
}
 8006ae0:	bf00      	nop
 8006ae2:	3710      	adds	r7, #16
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	20000068 	.word	0x20000068

08006aec <__NVIC_SetPriorityGrouping>:
{
 8006aec:	b480      	push	{r7}
 8006aee:	b085      	sub	sp, #20
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f003 0307 	and.w	r3, r3, #7
 8006afa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006afc:	4b0c      	ldr	r3, [pc, #48]	; (8006b30 <__NVIC_SetPriorityGrouping+0x44>)
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006b02:	68ba      	ldr	r2, [r7, #8]
 8006b04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006b08:	4013      	ands	r3, r2
 8006b0a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006b14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006b18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006b1e:	4a04      	ldr	r2, [pc, #16]	; (8006b30 <__NVIC_SetPriorityGrouping+0x44>)
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	60d3      	str	r3, [r2, #12]
}
 8006b24:	bf00      	nop
 8006b26:	3714      	adds	r7, #20
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bc80      	pop	{r7}
 8006b2c:	4770      	bx	lr
 8006b2e:	bf00      	nop
 8006b30:	e000ed00 	.word	0xe000ed00

08006b34 <__NVIC_GetPriorityGrouping>:
{
 8006b34:	b480      	push	{r7}
 8006b36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b38:	4b04      	ldr	r3, [pc, #16]	; (8006b4c <__NVIC_GetPriorityGrouping+0x18>)
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	0a1b      	lsrs	r3, r3, #8
 8006b3e:	f003 0307 	and.w	r3, r3, #7
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bc80      	pop	{r7}
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	e000ed00 	.word	0xe000ed00

08006b50 <__NVIC_EnableIRQ>:
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	4603      	mov	r3, r0
 8006b58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	db0b      	blt.n	8006b7a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b62:	79fb      	ldrb	r3, [r7, #7]
 8006b64:	f003 021f 	and.w	r2, r3, #31
 8006b68:	4906      	ldr	r1, [pc, #24]	; (8006b84 <__NVIC_EnableIRQ+0x34>)
 8006b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b6e:	095b      	lsrs	r3, r3, #5
 8006b70:	2001      	movs	r0, #1
 8006b72:	fa00 f202 	lsl.w	r2, r0, r2
 8006b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006b7a:	bf00      	nop
 8006b7c:	370c      	adds	r7, #12
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bc80      	pop	{r7}
 8006b82:	4770      	bx	lr
 8006b84:	e000e100 	.word	0xe000e100

08006b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	4603      	mov	r3, r0
 8006b90:	6039      	str	r1, [r7, #0]
 8006b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	db0a      	blt.n	8006bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	b2da      	uxtb	r2, r3
 8006ba0:	490c      	ldr	r1, [pc, #48]	; (8006bd4 <__NVIC_SetPriority+0x4c>)
 8006ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ba6:	0112      	lsls	r2, r2, #4
 8006ba8:	b2d2      	uxtb	r2, r2
 8006baa:	440b      	add	r3, r1
 8006bac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006bb0:	e00a      	b.n	8006bc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	b2da      	uxtb	r2, r3
 8006bb6:	4908      	ldr	r1, [pc, #32]	; (8006bd8 <__NVIC_SetPriority+0x50>)
 8006bb8:	79fb      	ldrb	r3, [r7, #7]
 8006bba:	f003 030f 	and.w	r3, r3, #15
 8006bbe:	3b04      	subs	r3, #4
 8006bc0:	0112      	lsls	r2, r2, #4
 8006bc2:	b2d2      	uxtb	r2, r2
 8006bc4:	440b      	add	r3, r1
 8006bc6:	761a      	strb	r2, [r3, #24]
}
 8006bc8:	bf00      	nop
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bc80      	pop	{r7}
 8006bd0:	4770      	bx	lr
 8006bd2:	bf00      	nop
 8006bd4:	e000e100 	.word	0xe000e100
 8006bd8:	e000ed00 	.word	0xe000ed00

08006bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b089      	sub	sp, #36	; 0x24
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f003 0307 	and.w	r3, r3, #7
 8006bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	f1c3 0307 	rsb	r3, r3, #7
 8006bf6:	2b04      	cmp	r3, #4
 8006bf8:	bf28      	it	cs
 8006bfa:	2304      	movcs	r3, #4
 8006bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	3304      	adds	r3, #4
 8006c02:	2b06      	cmp	r3, #6
 8006c04:	d902      	bls.n	8006c0c <NVIC_EncodePriority+0x30>
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	3b03      	subs	r3, #3
 8006c0a:	e000      	b.n	8006c0e <NVIC_EncodePriority+0x32>
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	fa02 f303 	lsl.w	r3, r2, r3
 8006c1a:	43da      	mvns	r2, r3
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	401a      	ands	r2, r3
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c2e:	43d9      	mvns	r1, r3
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c34:	4313      	orrs	r3, r2
         );
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3724      	adds	r7, #36	; 0x24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bc80      	pop	{r7}
 8006c3e:	4770      	bx	lr

08006c40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b082      	sub	sp, #8
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006c50:	d301      	bcc.n	8006c56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006c52:	2301      	movs	r3, #1
 8006c54:	e00f      	b.n	8006c76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006c56:	4a0a      	ldr	r2, [pc, #40]	; (8006c80 <SysTick_Config+0x40>)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006c5e:	210f      	movs	r1, #15
 8006c60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c64:	f7ff ff90 	bl	8006b88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006c68:	4b05      	ldr	r3, [pc, #20]	; (8006c80 <SysTick_Config+0x40>)
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006c6e:	4b04      	ldr	r3, [pc, #16]	; (8006c80 <SysTick_Config+0x40>)
 8006c70:	2207      	movs	r2, #7
 8006c72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006c74:	2300      	movs	r3, #0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3708      	adds	r7, #8
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	e000e010 	.word	0xe000e010

08006c84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b082      	sub	sp, #8
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f7ff ff2d 	bl	8006aec <__NVIC_SetPriorityGrouping>
}
 8006c92:	bf00      	nop
 8006c94:	3708      	adds	r7, #8
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}

08006c9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006c9a:	b580      	push	{r7, lr}
 8006c9c:	b086      	sub	sp, #24
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	60b9      	str	r1, [r7, #8]
 8006ca4:	607a      	str	r2, [r7, #4]
 8006ca6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006cac:	f7ff ff42 	bl	8006b34 <__NVIC_GetPriorityGrouping>
 8006cb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	68b9      	ldr	r1, [r7, #8]
 8006cb6:	6978      	ldr	r0, [r7, #20]
 8006cb8:	f7ff ff90 	bl	8006bdc <NVIC_EncodePriority>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cc2:	4611      	mov	r1, r2
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f7ff ff5f 	bl	8006b88 <__NVIC_SetPriority>
}
 8006cca:	bf00      	nop
 8006ccc:	3718      	adds	r7, #24
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}

08006cd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006cd2:	b580      	push	{r7, lr}
 8006cd4:	b082      	sub	sp, #8
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	4603      	mov	r3, r0
 8006cda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f7ff ff35 	bl	8006b50 <__NVIC_EnableIRQ>
}
 8006ce6:	bf00      	nop
 8006ce8:	3708      	adds	r7, #8
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006cee:	b580      	push	{r7, lr}
 8006cf0:	b082      	sub	sp, #8
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f7ff ffa2 	bl	8006c40 <SysTick_Config>
 8006cfc:	4603      	mov	r3, r0
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3708      	adds	r7, #8
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
	...

08006d08 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b085      	sub	sp, #20
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006d10:	2300      	movs	r3, #0
 8006d12:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d101      	bne.n	8006d1e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e043      	b.n	8006da6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	461a      	mov	r2, r3
 8006d24:	4b22      	ldr	r3, [pc, #136]	; (8006db0 <HAL_DMA_Init+0xa8>)
 8006d26:	4413      	add	r3, r2
 8006d28:	4a22      	ldr	r2, [pc, #136]	; (8006db4 <HAL_DMA_Init+0xac>)
 8006d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d2e:	091b      	lsrs	r3, r3, #4
 8006d30:	009a      	lsls	r2, r3, #2
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a1f      	ldr	r2, [pc, #124]	; (8006db8 <HAL_DMA_Init+0xb0>)
 8006d3a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2202      	movs	r2, #2
 8006d40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006d52:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006d56:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8006d60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006d6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	695b      	ldr	r3, [r3, #20]
 8006d72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006d78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	69db      	ldr	r3, [r3, #28]
 8006d7e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	68fa      	ldr	r2, [r7, #12]
 8006d8c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3714      	adds	r7, #20
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bc80      	pop	{r7}
 8006dae:	4770      	bx	lr
 8006db0:	bffdfff8 	.word	0xbffdfff8
 8006db4:	cccccccd 	.word	0xcccccccd
 8006db8:	40020000 	.word	0x40020000

08006dbc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b086      	sub	sp, #24
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	60f8      	str	r0, [r7, #12]
 8006dc4:	60b9      	str	r1, [r7, #8]
 8006dc6:	607a      	str	r2, [r7, #4]
 8006dc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d101      	bne.n	8006ddc <HAL_DMA_Start_IT+0x20>
 8006dd8:	2302      	movs	r3, #2
 8006dda:	e04a      	b.n	8006e72 <HAL_DMA_Start_IT+0xb6>
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d13a      	bne.n	8006e64 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2202      	movs	r2, #2
 8006df2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f022 0201 	bic.w	r2, r2, #1
 8006e0a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	68b9      	ldr	r1, [r7, #8]
 8006e12:	68f8      	ldr	r0, [r7, #12]
 8006e14:	f000 f9ae 	bl	8007174 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d008      	beq.n	8006e32 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f042 020e 	orr.w	r2, r2, #14
 8006e2e:	601a      	str	r2, [r3, #0]
 8006e30:	e00f      	b.n	8006e52 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f022 0204 	bic.w	r2, r2, #4
 8006e40:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681a      	ldr	r2, [r3, #0]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f042 020a 	orr.w	r2, r2, #10
 8006e50:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f042 0201 	orr.w	r2, r2, #1
 8006e60:	601a      	str	r2, [r3, #0]
 8006e62:	e005      	b.n	8006e70 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8006e6c:	2302      	movs	r3, #2
 8006e6e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8006e70:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3718      	adds	r7, #24
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
	...

08006e7c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e84:	2300      	movs	r3, #0
 8006e86:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006e8e:	2b02      	cmp	r3, #2
 8006e90:	d005      	beq.n	8006e9e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2204      	movs	r2, #4
 8006e96:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	73fb      	strb	r3, [r7, #15]
 8006e9c:	e051      	b.n	8006f42 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f022 020e 	bic.w	r2, r2, #14
 8006eac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f022 0201 	bic.w	r2, r2, #1
 8006ebc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a22      	ldr	r2, [pc, #136]	; (8006f4c <HAL_DMA_Abort_IT+0xd0>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d029      	beq.n	8006f1c <HAL_DMA_Abort_IT+0xa0>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a20      	ldr	r2, [pc, #128]	; (8006f50 <HAL_DMA_Abort_IT+0xd4>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d022      	beq.n	8006f18 <HAL_DMA_Abort_IT+0x9c>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a1f      	ldr	r2, [pc, #124]	; (8006f54 <HAL_DMA_Abort_IT+0xd8>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d01a      	beq.n	8006f12 <HAL_DMA_Abort_IT+0x96>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a1d      	ldr	r2, [pc, #116]	; (8006f58 <HAL_DMA_Abort_IT+0xdc>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d012      	beq.n	8006f0c <HAL_DMA_Abort_IT+0x90>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a1c      	ldr	r2, [pc, #112]	; (8006f5c <HAL_DMA_Abort_IT+0xe0>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d00a      	beq.n	8006f06 <HAL_DMA_Abort_IT+0x8a>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a1a      	ldr	r2, [pc, #104]	; (8006f60 <HAL_DMA_Abort_IT+0xe4>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d102      	bne.n	8006f00 <HAL_DMA_Abort_IT+0x84>
 8006efa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006efe:	e00e      	b.n	8006f1e <HAL_DMA_Abort_IT+0xa2>
 8006f00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f04:	e00b      	b.n	8006f1e <HAL_DMA_Abort_IT+0xa2>
 8006f06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f0a:	e008      	b.n	8006f1e <HAL_DMA_Abort_IT+0xa2>
 8006f0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f10:	e005      	b.n	8006f1e <HAL_DMA_Abort_IT+0xa2>
 8006f12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f16:	e002      	b.n	8006f1e <HAL_DMA_Abort_IT+0xa2>
 8006f18:	2310      	movs	r3, #16
 8006f1a:	e000      	b.n	8006f1e <HAL_DMA_Abort_IT+0xa2>
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	4a11      	ldr	r2, [pc, #68]	; (8006f64 <HAL_DMA_Abort_IT+0xe8>)
 8006f20:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2201      	movs	r2, #1
 8006f26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d003      	beq.n	8006f42 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	4798      	blx	r3
    } 
  }
  return status;
 8006f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3710      	adds	r7, #16
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	40020008 	.word	0x40020008
 8006f50:	4002001c 	.word	0x4002001c
 8006f54:	40020030 	.word	0x40020030
 8006f58:	40020044 	.word	0x40020044
 8006f5c:	40020058 	.word	0x40020058
 8006f60:	4002006c 	.word	0x4002006c
 8006f64:	40020000 	.word	0x40020000

08006f68 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f84:	2204      	movs	r2, #4
 8006f86:	409a      	lsls	r2, r3
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	4013      	ands	r3, r2
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d04f      	beq.n	8007030 <HAL_DMA_IRQHandler+0xc8>
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	f003 0304 	and.w	r3, r3, #4
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d04a      	beq.n	8007030 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 0320 	and.w	r3, r3, #32
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d107      	bne.n	8006fb8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f022 0204 	bic.w	r2, r2, #4
 8006fb6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a66      	ldr	r2, [pc, #408]	; (8007158 <HAL_DMA_IRQHandler+0x1f0>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d029      	beq.n	8007016 <HAL_DMA_IRQHandler+0xae>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a65      	ldr	r2, [pc, #404]	; (800715c <HAL_DMA_IRQHandler+0x1f4>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d022      	beq.n	8007012 <HAL_DMA_IRQHandler+0xaa>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a63      	ldr	r2, [pc, #396]	; (8007160 <HAL_DMA_IRQHandler+0x1f8>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d01a      	beq.n	800700c <HAL_DMA_IRQHandler+0xa4>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a62      	ldr	r2, [pc, #392]	; (8007164 <HAL_DMA_IRQHandler+0x1fc>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d012      	beq.n	8007006 <HAL_DMA_IRQHandler+0x9e>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a60      	ldr	r2, [pc, #384]	; (8007168 <HAL_DMA_IRQHandler+0x200>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d00a      	beq.n	8007000 <HAL_DMA_IRQHandler+0x98>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a5f      	ldr	r2, [pc, #380]	; (800716c <HAL_DMA_IRQHandler+0x204>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d102      	bne.n	8006ffa <HAL_DMA_IRQHandler+0x92>
 8006ff4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006ff8:	e00e      	b.n	8007018 <HAL_DMA_IRQHandler+0xb0>
 8006ffa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006ffe:	e00b      	b.n	8007018 <HAL_DMA_IRQHandler+0xb0>
 8007000:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007004:	e008      	b.n	8007018 <HAL_DMA_IRQHandler+0xb0>
 8007006:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800700a:	e005      	b.n	8007018 <HAL_DMA_IRQHandler+0xb0>
 800700c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007010:	e002      	b.n	8007018 <HAL_DMA_IRQHandler+0xb0>
 8007012:	2340      	movs	r3, #64	; 0x40
 8007014:	e000      	b.n	8007018 <HAL_DMA_IRQHandler+0xb0>
 8007016:	2304      	movs	r3, #4
 8007018:	4a55      	ldr	r2, [pc, #340]	; (8007170 <HAL_DMA_IRQHandler+0x208>)
 800701a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 8094 	beq.w	800714e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800702e:	e08e      	b.n	800714e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007034:	2202      	movs	r2, #2
 8007036:	409a      	lsls	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	4013      	ands	r3, r2
 800703c:	2b00      	cmp	r3, #0
 800703e:	d056      	beq.n	80070ee <HAL_DMA_IRQHandler+0x186>
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d051      	beq.n	80070ee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f003 0320 	and.w	r3, r3, #32
 8007054:	2b00      	cmp	r3, #0
 8007056:	d10b      	bne.n	8007070 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f022 020a 	bic.w	r2, r2, #10
 8007066:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a38      	ldr	r2, [pc, #224]	; (8007158 <HAL_DMA_IRQHandler+0x1f0>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d029      	beq.n	80070ce <HAL_DMA_IRQHandler+0x166>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a37      	ldr	r2, [pc, #220]	; (800715c <HAL_DMA_IRQHandler+0x1f4>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d022      	beq.n	80070ca <HAL_DMA_IRQHandler+0x162>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a35      	ldr	r2, [pc, #212]	; (8007160 <HAL_DMA_IRQHandler+0x1f8>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d01a      	beq.n	80070c4 <HAL_DMA_IRQHandler+0x15c>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a34      	ldr	r2, [pc, #208]	; (8007164 <HAL_DMA_IRQHandler+0x1fc>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d012      	beq.n	80070be <HAL_DMA_IRQHandler+0x156>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a32      	ldr	r2, [pc, #200]	; (8007168 <HAL_DMA_IRQHandler+0x200>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d00a      	beq.n	80070b8 <HAL_DMA_IRQHandler+0x150>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a31      	ldr	r2, [pc, #196]	; (800716c <HAL_DMA_IRQHandler+0x204>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d102      	bne.n	80070b2 <HAL_DMA_IRQHandler+0x14a>
 80070ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80070b0:	e00e      	b.n	80070d0 <HAL_DMA_IRQHandler+0x168>
 80070b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80070b6:	e00b      	b.n	80070d0 <HAL_DMA_IRQHandler+0x168>
 80070b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80070bc:	e008      	b.n	80070d0 <HAL_DMA_IRQHandler+0x168>
 80070be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80070c2:	e005      	b.n	80070d0 <HAL_DMA_IRQHandler+0x168>
 80070c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80070c8:	e002      	b.n	80070d0 <HAL_DMA_IRQHandler+0x168>
 80070ca:	2320      	movs	r3, #32
 80070cc:	e000      	b.n	80070d0 <HAL_DMA_IRQHandler+0x168>
 80070ce:	2302      	movs	r3, #2
 80070d0:	4a27      	ldr	r2, [pc, #156]	; (8007170 <HAL_DMA_IRQHandler+0x208>)
 80070d2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d034      	beq.n	800714e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80070ec:	e02f      	b.n	800714e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f2:	2208      	movs	r2, #8
 80070f4:	409a      	lsls	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	4013      	ands	r3, r2
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d028      	beq.n	8007150 <HAL_DMA_IRQHandler+0x1e8>
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	f003 0308 	and.w	r3, r3, #8
 8007104:	2b00      	cmp	r3, #0
 8007106:	d023      	beq.n	8007150 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f022 020e 	bic.w	r2, r2, #14
 8007116:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007120:	2101      	movs	r1, #1
 8007122:	fa01 f202 	lsl.w	r2, r1, r2
 8007126:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2201      	movs	r2, #1
 8007132:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007142:	2b00      	cmp	r3, #0
 8007144:	d004      	beq.n	8007150 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	4798      	blx	r3
    }
  }
  return;
 800714e:	bf00      	nop
 8007150:	bf00      	nop
}
 8007152:	3710      	adds	r7, #16
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	40020008 	.word	0x40020008
 800715c:	4002001c 	.word	0x4002001c
 8007160:	40020030 	.word	0x40020030
 8007164:	40020044 	.word	0x40020044
 8007168:	40020058 	.word	0x40020058
 800716c:	4002006c 	.word	0x4002006c
 8007170:	40020000 	.word	0x40020000

08007174 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007174:	b480      	push	{r7}
 8007176:	b085      	sub	sp, #20
 8007178:	af00      	add	r7, sp, #0
 800717a:	60f8      	str	r0, [r7, #12]
 800717c:	60b9      	str	r1, [r7, #8]
 800717e:	607a      	str	r2, [r7, #4]
 8007180:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800718a:	2101      	movs	r1, #1
 800718c:	fa01 f202 	lsl.w	r2, r1, r2
 8007190:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	683a      	ldr	r2, [r7, #0]
 8007198:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	2b10      	cmp	r3, #16
 80071a0:	d108      	bne.n	80071b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68ba      	ldr	r2, [r7, #8]
 80071b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80071b2:	e007      	b.n	80071c4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68ba      	ldr	r2, [r7, #8]
 80071ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	60da      	str	r2, [r3, #12]
}
 80071c4:	bf00      	nop
 80071c6:	3714      	adds	r7, #20
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bc80      	pop	{r7}
 80071cc:	4770      	bx	lr
	...

080071d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b08b      	sub	sp, #44	; 0x2c
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80071da:	2300      	movs	r3, #0
 80071dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80071de:	2300      	movs	r3, #0
 80071e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80071e2:	e127      	b.n	8007434 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80071e4:	2201      	movs	r2, #1
 80071e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e8:	fa02 f303 	lsl.w	r3, r2, r3
 80071ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	69fa      	ldr	r2, [r7, #28]
 80071f4:	4013      	ands	r3, r2
 80071f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80071f8:	69ba      	ldr	r2, [r7, #24]
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	f040 8116 	bne.w	800742e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	2b12      	cmp	r3, #18
 8007208:	d034      	beq.n	8007274 <HAL_GPIO_Init+0xa4>
 800720a:	2b12      	cmp	r3, #18
 800720c:	d80d      	bhi.n	800722a <HAL_GPIO_Init+0x5a>
 800720e:	2b02      	cmp	r3, #2
 8007210:	d02b      	beq.n	800726a <HAL_GPIO_Init+0x9a>
 8007212:	2b02      	cmp	r3, #2
 8007214:	d804      	bhi.n	8007220 <HAL_GPIO_Init+0x50>
 8007216:	2b00      	cmp	r3, #0
 8007218:	d031      	beq.n	800727e <HAL_GPIO_Init+0xae>
 800721a:	2b01      	cmp	r3, #1
 800721c:	d01c      	beq.n	8007258 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800721e:	e048      	b.n	80072b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8007220:	2b03      	cmp	r3, #3
 8007222:	d043      	beq.n	80072ac <HAL_GPIO_Init+0xdc>
 8007224:	2b11      	cmp	r3, #17
 8007226:	d01b      	beq.n	8007260 <HAL_GPIO_Init+0x90>
          break;
 8007228:	e043      	b.n	80072b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800722a:	4a89      	ldr	r2, [pc, #548]	; (8007450 <HAL_GPIO_Init+0x280>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d026      	beq.n	800727e <HAL_GPIO_Init+0xae>
 8007230:	4a87      	ldr	r2, [pc, #540]	; (8007450 <HAL_GPIO_Init+0x280>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d806      	bhi.n	8007244 <HAL_GPIO_Init+0x74>
 8007236:	4a87      	ldr	r2, [pc, #540]	; (8007454 <HAL_GPIO_Init+0x284>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d020      	beq.n	800727e <HAL_GPIO_Init+0xae>
 800723c:	4a86      	ldr	r2, [pc, #536]	; (8007458 <HAL_GPIO_Init+0x288>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d01d      	beq.n	800727e <HAL_GPIO_Init+0xae>
          break;
 8007242:	e036      	b.n	80072b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8007244:	4a85      	ldr	r2, [pc, #532]	; (800745c <HAL_GPIO_Init+0x28c>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d019      	beq.n	800727e <HAL_GPIO_Init+0xae>
 800724a:	4a85      	ldr	r2, [pc, #532]	; (8007460 <HAL_GPIO_Init+0x290>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d016      	beq.n	800727e <HAL_GPIO_Init+0xae>
 8007250:	4a84      	ldr	r2, [pc, #528]	; (8007464 <HAL_GPIO_Init+0x294>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d013      	beq.n	800727e <HAL_GPIO_Init+0xae>
          break;
 8007256:	e02c      	b.n	80072b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	68db      	ldr	r3, [r3, #12]
 800725c:	623b      	str	r3, [r7, #32]
          break;
 800725e:	e028      	b.n	80072b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	3304      	adds	r3, #4
 8007266:	623b      	str	r3, [r7, #32]
          break;
 8007268:	e023      	b.n	80072b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	3308      	adds	r3, #8
 8007270:	623b      	str	r3, [r7, #32]
          break;
 8007272:	e01e      	b.n	80072b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	330c      	adds	r3, #12
 800727a:	623b      	str	r3, [r7, #32]
          break;
 800727c:	e019      	b.n	80072b2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d102      	bne.n	800728c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8007286:	2304      	movs	r3, #4
 8007288:	623b      	str	r3, [r7, #32]
          break;
 800728a:	e012      	b.n	80072b2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	2b01      	cmp	r3, #1
 8007292:	d105      	bne.n	80072a0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007294:	2308      	movs	r3, #8
 8007296:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	69fa      	ldr	r2, [r7, #28]
 800729c:	611a      	str	r2, [r3, #16]
          break;
 800729e:	e008      	b.n	80072b2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80072a0:	2308      	movs	r3, #8
 80072a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	69fa      	ldr	r2, [r7, #28]
 80072a8:	615a      	str	r2, [r3, #20]
          break;
 80072aa:	e002      	b.n	80072b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80072ac:	2300      	movs	r3, #0
 80072ae:	623b      	str	r3, [r7, #32]
          break;
 80072b0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80072b2:	69bb      	ldr	r3, [r7, #24]
 80072b4:	2bff      	cmp	r3, #255	; 0xff
 80072b6:	d801      	bhi.n	80072bc <HAL_GPIO_Init+0xec>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	e001      	b.n	80072c0 <HAL_GPIO_Init+0xf0>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	3304      	adds	r3, #4
 80072c0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	2bff      	cmp	r3, #255	; 0xff
 80072c6:	d802      	bhi.n	80072ce <HAL_GPIO_Init+0xfe>
 80072c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	e002      	b.n	80072d4 <HAL_GPIO_Init+0x104>
 80072ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d0:	3b08      	subs	r3, #8
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	210f      	movs	r1, #15
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	fa01 f303 	lsl.w	r3, r1, r3
 80072e2:	43db      	mvns	r3, r3
 80072e4:	401a      	ands	r2, r3
 80072e6:	6a39      	ldr	r1, [r7, #32]
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	fa01 f303 	lsl.w	r3, r1, r3
 80072ee:	431a      	orrs	r2, r3
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f000 8096 	beq.w	800742e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007302:	4b59      	ldr	r3, [pc, #356]	; (8007468 <HAL_GPIO_Init+0x298>)
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	4a58      	ldr	r2, [pc, #352]	; (8007468 <HAL_GPIO_Init+0x298>)
 8007308:	f043 0301 	orr.w	r3, r3, #1
 800730c:	6193      	str	r3, [r2, #24]
 800730e:	4b56      	ldr	r3, [pc, #344]	; (8007468 <HAL_GPIO_Init+0x298>)
 8007310:	699b      	ldr	r3, [r3, #24]
 8007312:	f003 0301 	and.w	r3, r3, #1
 8007316:	60bb      	str	r3, [r7, #8]
 8007318:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800731a:	4a54      	ldr	r2, [pc, #336]	; (800746c <HAL_GPIO_Init+0x29c>)
 800731c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800731e:	089b      	lsrs	r3, r3, #2
 8007320:	3302      	adds	r3, #2
 8007322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007326:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8007328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800732a:	f003 0303 	and.w	r3, r3, #3
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	220f      	movs	r2, #15
 8007332:	fa02 f303 	lsl.w	r3, r2, r3
 8007336:	43db      	mvns	r3, r3
 8007338:	68fa      	ldr	r2, [r7, #12]
 800733a:	4013      	ands	r3, r2
 800733c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a4b      	ldr	r2, [pc, #300]	; (8007470 <HAL_GPIO_Init+0x2a0>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d013      	beq.n	800736e <HAL_GPIO_Init+0x19e>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a4a      	ldr	r2, [pc, #296]	; (8007474 <HAL_GPIO_Init+0x2a4>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d00d      	beq.n	800736a <HAL_GPIO_Init+0x19a>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a49      	ldr	r2, [pc, #292]	; (8007478 <HAL_GPIO_Init+0x2a8>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d007      	beq.n	8007366 <HAL_GPIO_Init+0x196>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a48      	ldr	r2, [pc, #288]	; (800747c <HAL_GPIO_Init+0x2ac>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d101      	bne.n	8007362 <HAL_GPIO_Init+0x192>
 800735e:	2303      	movs	r3, #3
 8007360:	e006      	b.n	8007370 <HAL_GPIO_Init+0x1a0>
 8007362:	2304      	movs	r3, #4
 8007364:	e004      	b.n	8007370 <HAL_GPIO_Init+0x1a0>
 8007366:	2302      	movs	r3, #2
 8007368:	e002      	b.n	8007370 <HAL_GPIO_Init+0x1a0>
 800736a:	2301      	movs	r3, #1
 800736c:	e000      	b.n	8007370 <HAL_GPIO_Init+0x1a0>
 800736e:	2300      	movs	r3, #0
 8007370:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007372:	f002 0203 	and.w	r2, r2, #3
 8007376:	0092      	lsls	r2, r2, #2
 8007378:	4093      	lsls	r3, r2
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	4313      	orrs	r3, r2
 800737e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8007380:	493a      	ldr	r1, [pc, #232]	; (800746c <HAL_GPIO_Init+0x29c>)
 8007382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007384:	089b      	lsrs	r3, r3, #2
 8007386:	3302      	adds	r3, #2
 8007388:	68fa      	ldr	r2, [r7, #12]
 800738a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007396:	2b00      	cmp	r3, #0
 8007398:	d006      	beq.n	80073a8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800739a:	4b39      	ldr	r3, [pc, #228]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	4938      	ldr	r1, [pc, #224]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 80073a0:	69bb      	ldr	r3, [r7, #24]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	600b      	str	r3, [r1, #0]
 80073a6:	e006      	b.n	80073b6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80073a8:	4b35      	ldr	r3, [pc, #212]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	43db      	mvns	r3, r3
 80073b0:	4933      	ldr	r1, [pc, #204]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 80073b2:	4013      	ands	r3, r2
 80073b4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d006      	beq.n	80073d0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80073c2:	4b2f      	ldr	r3, [pc, #188]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 80073c4:	685a      	ldr	r2, [r3, #4]
 80073c6:	492e      	ldr	r1, [pc, #184]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	604b      	str	r3, [r1, #4]
 80073ce:	e006      	b.n	80073de <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80073d0:	4b2b      	ldr	r3, [pc, #172]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 80073d2:	685a      	ldr	r2, [r3, #4]
 80073d4:	69bb      	ldr	r3, [r7, #24]
 80073d6:	43db      	mvns	r3, r3
 80073d8:	4929      	ldr	r1, [pc, #164]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 80073da:	4013      	ands	r3, r2
 80073dc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d006      	beq.n	80073f8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80073ea:	4b25      	ldr	r3, [pc, #148]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 80073ec:	689a      	ldr	r2, [r3, #8]
 80073ee:	4924      	ldr	r1, [pc, #144]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	608b      	str	r3, [r1, #8]
 80073f6:	e006      	b.n	8007406 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80073f8:	4b21      	ldr	r3, [pc, #132]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 80073fa:	689a      	ldr	r2, [r3, #8]
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	43db      	mvns	r3, r3
 8007400:	491f      	ldr	r1, [pc, #124]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 8007402:	4013      	ands	r3, r2
 8007404:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800740e:	2b00      	cmp	r3, #0
 8007410:	d006      	beq.n	8007420 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007412:	4b1b      	ldr	r3, [pc, #108]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 8007414:	68da      	ldr	r2, [r3, #12]
 8007416:	491a      	ldr	r1, [pc, #104]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	4313      	orrs	r3, r2
 800741c:	60cb      	str	r3, [r1, #12]
 800741e:	e006      	b.n	800742e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8007420:	4b17      	ldr	r3, [pc, #92]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 8007422:	68da      	ldr	r2, [r3, #12]
 8007424:	69bb      	ldr	r3, [r7, #24]
 8007426:	43db      	mvns	r3, r3
 8007428:	4915      	ldr	r1, [pc, #84]	; (8007480 <HAL_GPIO_Init+0x2b0>)
 800742a:	4013      	ands	r3, r2
 800742c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800742e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007430:	3301      	adds	r3, #1
 8007432:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800743a:	fa22 f303 	lsr.w	r3, r2, r3
 800743e:	2b00      	cmp	r3, #0
 8007440:	f47f aed0 	bne.w	80071e4 <HAL_GPIO_Init+0x14>
  }
}
 8007444:	bf00      	nop
 8007446:	372c      	adds	r7, #44	; 0x2c
 8007448:	46bd      	mov	sp, r7
 800744a:	bc80      	pop	{r7}
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	10210000 	.word	0x10210000
 8007454:	10110000 	.word	0x10110000
 8007458:	10120000 	.word	0x10120000
 800745c:	10310000 	.word	0x10310000
 8007460:	10320000 	.word	0x10320000
 8007464:	10220000 	.word	0x10220000
 8007468:	40021000 	.word	0x40021000
 800746c:	40010000 	.word	0x40010000
 8007470:	40010800 	.word	0x40010800
 8007474:	40010c00 	.word	0x40010c00
 8007478:	40011000 	.word	0x40011000
 800747c:	40011400 	.word	0x40011400
 8007480:	40010400 	.word	0x40010400

08007484 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007484:	b480      	push	{r7}
 8007486:	b085      	sub	sp, #20
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	460b      	mov	r3, r1
 800748e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689a      	ldr	r2, [r3, #8]
 8007494:	887b      	ldrh	r3, [r7, #2]
 8007496:	4013      	ands	r3, r2
 8007498:	2b00      	cmp	r3, #0
 800749a:	d002      	beq.n	80074a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800749c:	2301      	movs	r3, #1
 800749e:	73fb      	strb	r3, [r7, #15]
 80074a0:	e001      	b.n	80074a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80074a2:	2300      	movs	r3, #0
 80074a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80074a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3714      	adds	r7, #20
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bc80      	pop	{r7}
 80074b0:	4770      	bx	lr

080074b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80074b2:	b480      	push	{r7}
 80074b4:	b083      	sub	sp, #12
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
 80074ba:	460b      	mov	r3, r1
 80074bc:	807b      	strh	r3, [r7, #2]
 80074be:	4613      	mov	r3, r2
 80074c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80074c2:	787b      	ldrb	r3, [r7, #1]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d003      	beq.n	80074d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80074c8:	887a      	ldrh	r2, [r7, #2]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80074ce:	e003      	b.n	80074d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80074d0:	887b      	ldrh	r3, [r7, #2]
 80074d2:	041a      	lsls	r2, r3, #16
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	611a      	str	r2, [r3, #16]
}
 80074d8:	bf00      	nop
 80074da:	370c      	adds	r7, #12
 80074dc:	46bd      	mov	sp, r7
 80074de:	bc80      	pop	{r7}
 80074e0:	4770      	bx	lr

080074e2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80074e2:	b480      	push	{r7}
 80074e4:	b085      	sub	sp, #20
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
 80074ea:	460b      	mov	r3, r1
 80074ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	68db      	ldr	r3, [r3, #12]
 80074f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80074f4:	887a      	ldrh	r2, [r7, #2]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	4013      	ands	r3, r2
 80074fa:	041a      	lsls	r2, r3, #16
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	43d9      	mvns	r1, r3
 8007500:	887b      	ldrh	r3, [r7, #2]
 8007502:	400b      	ands	r3, r1
 8007504:	431a      	orrs	r2, r3
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	611a      	str	r2, [r3, #16]
}
 800750a:	bf00      	nop
 800750c:	3714      	adds	r7, #20
 800750e:	46bd      	mov	sp, r7
 8007510:	bc80      	pop	{r7}
 8007512:	4770      	bx	lr

08007514 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b082      	sub	sp, #8
 8007518:	af00      	add	r7, sp, #0
 800751a:	4603      	mov	r3, r0
 800751c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800751e:	4b08      	ldr	r3, [pc, #32]	; (8007540 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007520:	695a      	ldr	r2, [r3, #20]
 8007522:	88fb      	ldrh	r3, [r7, #6]
 8007524:	4013      	ands	r3, r2
 8007526:	2b00      	cmp	r3, #0
 8007528:	d006      	beq.n	8007538 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800752a:	4a05      	ldr	r2, [pc, #20]	; (8007540 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800752c:	88fb      	ldrh	r3, [r7, #6]
 800752e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007530:	88fb      	ldrh	r3, [r7, #6]
 8007532:	4618      	mov	r0, r3
 8007534:	f7fd fe00 	bl	8005138 <HAL_GPIO_EXTI_Callback>
  }
}
 8007538:	bf00      	nop
 800753a:	3708      	adds	r7, #8
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}
 8007540:	40010400 	.word	0x40010400

08007544 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e11f      	b.n	8007796 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800755c:	b2db      	uxtb	r3, r3
 800755e:	2b00      	cmp	r3, #0
 8007560:	d106      	bne.n	8007570 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f7fe fb20 	bl	8005bb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2224      	movs	r2, #36	; 0x24
 8007574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f022 0201 	bic.w	r2, r2, #1
 8007586:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	681a      	ldr	r2, [r3, #0]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007596:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80075a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80075a8:	f001 fcee 	bl	8008f88 <HAL_RCC_GetPCLK1Freq>
 80075ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	4a7b      	ldr	r2, [pc, #492]	; (80077a0 <HAL_I2C_Init+0x25c>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d807      	bhi.n	80075c8 <HAL_I2C_Init+0x84>
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	4a7a      	ldr	r2, [pc, #488]	; (80077a4 <HAL_I2C_Init+0x260>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	bf94      	ite	ls
 80075c0:	2301      	movls	r3, #1
 80075c2:	2300      	movhi	r3, #0
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	e006      	b.n	80075d6 <HAL_I2C_Init+0x92>
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	4a77      	ldr	r2, [pc, #476]	; (80077a8 <HAL_I2C_Init+0x264>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	bf94      	ite	ls
 80075d0:	2301      	movls	r3, #1
 80075d2:	2300      	movhi	r3, #0
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d001      	beq.n	80075de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e0db      	b.n	8007796 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	4a72      	ldr	r2, [pc, #456]	; (80077ac <HAL_I2C_Init+0x268>)
 80075e2:	fba2 2303 	umull	r2, r3, r2, r3
 80075e6:	0c9b      	lsrs	r3, r3, #18
 80075e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	68ba      	ldr	r2, [r7, #8]
 80075fa:	430a      	orrs	r2, r1
 80075fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	6a1b      	ldr	r3, [r3, #32]
 8007604:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	4a64      	ldr	r2, [pc, #400]	; (80077a0 <HAL_I2C_Init+0x25c>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d802      	bhi.n	8007618 <HAL_I2C_Init+0xd4>
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	3301      	adds	r3, #1
 8007616:	e009      	b.n	800762c <HAL_I2C_Init+0xe8>
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800761e:	fb02 f303 	mul.w	r3, r2, r3
 8007622:	4a63      	ldr	r2, [pc, #396]	; (80077b0 <HAL_I2C_Init+0x26c>)
 8007624:	fba2 2303 	umull	r2, r3, r2, r3
 8007628:	099b      	lsrs	r3, r3, #6
 800762a:	3301      	adds	r3, #1
 800762c:	687a      	ldr	r2, [r7, #4]
 800762e:	6812      	ldr	r2, [r2, #0]
 8007630:	430b      	orrs	r3, r1
 8007632:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	69db      	ldr	r3, [r3, #28]
 800763a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800763e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	4956      	ldr	r1, [pc, #344]	; (80077a0 <HAL_I2C_Init+0x25c>)
 8007648:	428b      	cmp	r3, r1
 800764a:	d80d      	bhi.n	8007668 <HAL_I2C_Init+0x124>
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	1e59      	subs	r1, r3, #1
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	005b      	lsls	r3, r3, #1
 8007656:	fbb1 f3f3 	udiv	r3, r1, r3
 800765a:	3301      	adds	r3, #1
 800765c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007660:	2b04      	cmp	r3, #4
 8007662:	bf38      	it	cc
 8007664:	2304      	movcc	r3, #4
 8007666:	e04f      	b.n	8007708 <HAL_I2C_Init+0x1c4>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d111      	bne.n	8007694 <HAL_I2C_Init+0x150>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	1e58      	subs	r0, r3, #1
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6859      	ldr	r1, [r3, #4]
 8007678:	460b      	mov	r3, r1
 800767a:	005b      	lsls	r3, r3, #1
 800767c:	440b      	add	r3, r1
 800767e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007682:	3301      	adds	r3, #1
 8007684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007688:	2b00      	cmp	r3, #0
 800768a:	bf0c      	ite	eq
 800768c:	2301      	moveq	r3, #1
 800768e:	2300      	movne	r3, #0
 8007690:	b2db      	uxtb	r3, r3
 8007692:	e012      	b.n	80076ba <HAL_I2C_Init+0x176>
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	1e58      	subs	r0, r3, #1
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6859      	ldr	r1, [r3, #4]
 800769c:	460b      	mov	r3, r1
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	440b      	add	r3, r1
 80076a2:	0099      	lsls	r1, r3, #2
 80076a4:	440b      	add	r3, r1
 80076a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80076aa:	3301      	adds	r3, #1
 80076ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	bf0c      	ite	eq
 80076b4:	2301      	moveq	r3, #1
 80076b6:	2300      	movne	r3, #0
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d001      	beq.n	80076c2 <HAL_I2C_Init+0x17e>
 80076be:	2301      	movs	r3, #1
 80076c0:	e022      	b.n	8007708 <HAL_I2C_Init+0x1c4>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10e      	bne.n	80076e8 <HAL_I2C_Init+0x1a4>
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	1e58      	subs	r0, r3, #1
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6859      	ldr	r1, [r3, #4]
 80076d2:	460b      	mov	r3, r1
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	440b      	add	r3, r1
 80076d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80076dc:	3301      	adds	r3, #1
 80076de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076e6:	e00f      	b.n	8007708 <HAL_I2C_Init+0x1c4>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	1e58      	subs	r0, r3, #1
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6859      	ldr	r1, [r3, #4]
 80076f0:	460b      	mov	r3, r1
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	440b      	add	r3, r1
 80076f6:	0099      	lsls	r1, r3, #2
 80076f8:	440b      	add	r3, r1
 80076fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80076fe:	3301      	adds	r3, #1
 8007700:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007704:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007708:	6879      	ldr	r1, [r7, #4]
 800770a:	6809      	ldr	r1, [r1, #0]
 800770c:	4313      	orrs	r3, r2
 800770e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	69da      	ldr	r2, [r3, #28]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a1b      	ldr	r3, [r3, #32]
 8007722:	431a      	orrs	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	430a      	orrs	r2, r1
 800772a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007736:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	6911      	ldr	r1, [r2, #16]
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	68d2      	ldr	r2, [r2, #12]
 8007742:	4311      	orrs	r1, r2
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	6812      	ldr	r2, [r2, #0]
 8007748:	430b      	orrs	r3, r1
 800774a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	695a      	ldr	r2, [r3, #20]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	699b      	ldr	r3, [r3, #24]
 800775e:	431a      	orrs	r2, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	430a      	orrs	r2, r1
 8007766:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f042 0201 	orr.w	r2, r2, #1
 8007776:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2220      	movs	r2, #32
 8007782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2200      	movs	r2, #0
 8007790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3710      	adds	r7, #16
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	000186a0 	.word	0x000186a0
 80077a4:	001e847f 	.word	0x001e847f
 80077a8:	003d08ff 	.word	0x003d08ff
 80077ac:	431bde83 	.word	0x431bde83
 80077b0:	10624dd3 	.word	0x10624dd3

080077b4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b088      	sub	sp, #32
 80077b8:	af02      	add	r7, sp, #8
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	607a      	str	r2, [r7, #4]
 80077be:	461a      	mov	r2, r3
 80077c0:	460b      	mov	r3, r1
 80077c2:	817b      	strh	r3, [r7, #10]
 80077c4:	4613      	mov	r3, r2
 80077c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80077c8:	f7ff f964 	bl	8006a94 <HAL_GetTick>
 80077cc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	2b20      	cmp	r3, #32
 80077d8:	f040 80e0 	bne.w	800799c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	2319      	movs	r3, #25
 80077e2:	2201      	movs	r2, #1
 80077e4:	4970      	ldr	r1, [pc, #448]	; (80079a8 <HAL_I2C_Master_Transmit+0x1f4>)
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f000 fe1c 	bl	8008424 <I2C_WaitOnFlagUntilTimeout>
 80077ec:	4603      	mov	r3, r0
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d001      	beq.n	80077f6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80077f2:	2302      	movs	r3, #2
 80077f4:	e0d3      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d101      	bne.n	8007804 <HAL_I2C_Master_Transmit+0x50>
 8007800:	2302      	movs	r3, #2
 8007802:	e0cc      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 0301 	and.w	r3, r3, #1
 8007816:	2b01      	cmp	r3, #1
 8007818:	d007      	beq.n	800782a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f042 0201 	orr.w	r2, r2, #1
 8007828:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007838:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2221      	movs	r2, #33	; 0x21
 800783e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2210      	movs	r2, #16
 8007846:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2200      	movs	r2, #0
 800784e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	893a      	ldrh	r2, [r7, #8]
 800785a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007860:	b29a      	uxth	r2, r3
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	4a50      	ldr	r2, [pc, #320]	; (80079ac <HAL_I2C_Master_Transmit+0x1f8>)
 800786a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800786c:	8979      	ldrh	r1, [r7, #10]
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	6a3a      	ldr	r2, [r7, #32]
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f000 fbf0 	bl	8008058 <I2C_MasterRequestWrite>
 8007878:	4603      	mov	r3, r0
 800787a:	2b00      	cmp	r3, #0
 800787c:	d001      	beq.n	8007882 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	e08d      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007882:	2300      	movs	r3, #0
 8007884:	613b      	str	r3, [r7, #16]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	695b      	ldr	r3, [r3, #20]
 800788c:	613b      	str	r3, [r7, #16]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	699b      	ldr	r3, [r3, #24]
 8007894:	613b      	str	r3, [r7, #16]
 8007896:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007898:	e066      	b.n	8007968 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	6a39      	ldr	r1, [r7, #32]
 800789e:	68f8      	ldr	r0, [r7, #12]
 80078a0:	f000 fe96 	bl	80085d0 <I2C_WaitOnTXEFlagUntilTimeout>
 80078a4:	4603      	mov	r3, r0
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00d      	beq.n	80078c6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ae:	2b04      	cmp	r3, #4
 80078b0:	d107      	bne.n	80078c2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e06b      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ca:	781a      	ldrb	r2, [r3, #0]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d6:	1c5a      	adds	r2, r3, #1
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	3b01      	subs	r3, #1
 80078e4:	b29a      	uxth	r2, r3
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078ee:	3b01      	subs	r3, #1
 80078f0:	b29a      	uxth	r2, r3
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	695b      	ldr	r3, [r3, #20]
 80078fc:	f003 0304 	and.w	r3, r3, #4
 8007900:	2b04      	cmp	r3, #4
 8007902:	d11b      	bne.n	800793c <HAL_I2C_Master_Transmit+0x188>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007908:	2b00      	cmp	r3, #0
 800790a:	d017      	beq.n	800793c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007910:	781a      	ldrb	r2, [r3, #0]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791c:	1c5a      	adds	r2, r3, #1
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007926:	b29b      	uxth	r3, r3
 8007928:	3b01      	subs	r3, #1
 800792a:	b29a      	uxth	r2, r3
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007934:	3b01      	subs	r3, #1
 8007936:	b29a      	uxth	r2, r3
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800793c:	697a      	ldr	r2, [r7, #20]
 800793e:	6a39      	ldr	r1, [r7, #32]
 8007940:	68f8      	ldr	r0, [r7, #12]
 8007942:	f000 fe86 	bl	8008652 <I2C_WaitOnBTFFlagUntilTimeout>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d00d      	beq.n	8007968 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007950:	2b04      	cmp	r3, #4
 8007952:	d107      	bne.n	8007964 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007962:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	e01a      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800796c:	2b00      	cmp	r3, #0
 800796e:	d194      	bne.n	800789a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800797e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2220      	movs	r2, #32
 8007984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2200      	movs	r2, #0
 8007994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007998:	2300      	movs	r3, #0
 800799a:	e000      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800799c:	2302      	movs	r3, #2
  }
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3718      	adds	r7, #24
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	00100002 	.word	0x00100002
 80079ac:	ffff0000 	.word	0xffff0000

080079b0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b08c      	sub	sp, #48	; 0x30
 80079b4:	af02      	add	r7, sp, #8
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	607a      	str	r2, [r7, #4]
 80079ba:	461a      	mov	r2, r3
 80079bc:	460b      	mov	r3, r1
 80079be:	817b      	strh	r3, [r7, #10]
 80079c0:	4613      	mov	r3, r2
 80079c2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80079c4:	2300      	movs	r3, #0
 80079c6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80079c8:	f7ff f864 	bl	8006a94 <HAL_GetTick>
 80079cc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	2b20      	cmp	r3, #32
 80079d8:	f040 8238 	bne.w	8007e4c <HAL_I2C_Master_Receive+0x49c>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079de:	9300      	str	r3, [sp, #0]
 80079e0:	2319      	movs	r3, #25
 80079e2:	2201      	movs	r2, #1
 80079e4:	497e      	ldr	r1, [pc, #504]	; (8007be0 <HAL_I2C_Master_Receive+0x230>)
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	f000 fd1c 	bl	8008424 <I2C_WaitOnFlagUntilTimeout>
 80079ec:	4603      	mov	r3, r0
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d001      	beq.n	80079f6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80079f2:	2302      	movs	r3, #2
 80079f4:	e22b      	b.n	8007e4e <HAL_I2C_Master_Receive+0x49e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d101      	bne.n	8007a04 <HAL_I2C_Master_Receive+0x54>
 8007a00:	2302      	movs	r3, #2
 8007a02:	e224      	b.n	8007e4e <HAL_I2C_Master_Receive+0x49e>
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2201      	movs	r2, #1
 8007a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 0301 	and.w	r3, r3, #1
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d007      	beq.n	8007a2a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f042 0201 	orr.w	r2, r2, #1
 8007a28:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a38:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2222      	movs	r2, #34	; 0x22
 8007a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2210      	movs	r2, #16
 8007a46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	893a      	ldrh	r2, [r7, #8]
 8007a5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a60:	b29a      	uxth	r2, r3
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	4a5e      	ldr	r2, [pc, #376]	; (8007be4 <HAL_I2C_Master_Receive+0x234>)
 8007a6a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007a6c:	8979      	ldrh	r1, [r7, #10]
 8007a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a72:	68f8      	ldr	r0, [r7, #12]
 8007a74:	f000 fb72 	bl	800815c <I2C_MasterRequestRead>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d001      	beq.n	8007a82 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	e1e5      	b.n	8007e4e <HAL_I2C_Master_Receive+0x49e>
    }

    if (hi2c->XferSize == 0U)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d113      	bne.n	8007ab2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	61fb      	str	r3, [r7, #28]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	695b      	ldr	r3, [r3, #20]
 8007a94:	61fb      	str	r3, [r7, #28]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	699b      	ldr	r3, [r3, #24]
 8007a9c:	61fb      	str	r3, [r7, #28]
 8007a9e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007aae:	601a      	str	r2, [r3, #0]
 8007ab0:	e1b9      	b.n	8007e26 <HAL_I2C_Master_Receive+0x476>
    }
    else if (hi2c->XferSize == 1U)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d11d      	bne.n	8007af6 <HAL_I2C_Master_Receive+0x146>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ac8:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007aca:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007acc:	2300      	movs	r3, #0
 8007ace:	61bb      	str	r3, [r7, #24]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	695b      	ldr	r3, [r3, #20]
 8007ad6:	61bb      	str	r3, [r7, #24]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	699b      	ldr	r3, [r3, #24]
 8007ade:	61bb      	str	r3, [r7, #24]
 8007ae0:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007af0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007af2:	b662      	cpsie	i
 8007af4:	e197      	b.n	8007e26 <HAL_I2C_Master_Receive+0x476>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007afa:	2b02      	cmp	r3, #2
 8007afc:	d11d      	bne.n	8007b3a <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	681a      	ldr	r2, [r3, #0]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b0c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007b0e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b10:	2300      	movs	r3, #0
 8007b12:	617b      	str	r3, [r7, #20]
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	695b      	ldr	r3, [r3, #20]
 8007b1a:	617b      	str	r3, [r7, #20]
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	699b      	ldr	r3, [r3, #24]
 8007b22:	617b      	str	r3, [r7, #20]
 8007b24:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b34:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007b36:	b662      	cpsie	i
 8007b38:	e175      	b.n	8007e26 <HAL_I2C_Master_Receive+0x476>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007b48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	613b      	str	r3, [r7, #16]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	695b      	ldr	r3, [r3, #20]
 8007b54:	613b      	str	r3, [r7, #16]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	699b      	ldr	r3, [r3, #24]
 8007b5c:	613b      	str	r3, [r7, #16]
 8007b5e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007b60:	e161      	b.n	8007e26 <HAL_I2C_Master_Receive+0x476>
    {
      if (hi2c->XferSize <= 3U)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b66:	2b03      	cmp	r3, #3
 8007b68:	f200 811a 	bhi.w	8007da0 <HAL_I2C_Master_Receive+0x3f0>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d123      	bne.n	8007bbc <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b76:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f000 fdab 	bl	80086d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d001      	beq.n	8007b88 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 8007b84:	2301      	movs	r3, #1
 8007b86:	e162      	b.n	8007e4e <HAL_I2C_Master_Receive+0x49e>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	691a      	ldr	r2, [r3, #16]
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b92:	b2d2      	uxtb	r2, r2
 8007b94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b9a:	1c5a      	adds	r2, r3, #1
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ba4:	3b01      	subs	r3, #1
 8007ba6:	b29a      	uxth	r2, r3
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	3b01      	subs	r3, #1
 8007bb4:	b29a      	uxth	r2, r3
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007bba:	e134      	b.n	8007e26 <HAL_I2C_Master_Receive+0x476>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bc0:	2b02      	cmp	r3, #2
 8007bc2:	d150      	bne.n	8007c66 <HAL_I2C_Master_Receive+0x2b6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc6:	9300      	str	r3, [sp, #0]
 8007bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bca:	2200      	movs	r2, #0
 8007bcc:	4906      	ldr	r1, [pc, #24]	; (8007be8 <HAL_I2C_Master_Receive+0x238>)
 8007bce:	68f8      	ldr	r0, [r7, #12]
 8007bd0:	f000 fc28 	bl	8008424 <I2C_WaitOnFlagUntilTimeout>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d008      	beq.n	8007bec <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	e137      	b.n	8007e4e <HAL_I2C_Master_Receive+0x49e>
 8007bde:	bf00      	nop
 8007be0:	00100002 	.word	0x00100002
 8007be4:	ffff0000 	.word	0xffff0000
 8007be8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007bec:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	681a      	ldr	r2, [r3, #0]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bfc:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	691a      	ldr	r2, [r3, #16]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c08:	b2d2      	uxtb	r2, r2
 8007c0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c10:	1c5a      	adds	r2, r3, #1
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c1a:	3b01      	subs	r3, #1
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	3b01      	subs	r3, #1
 8007c2a:	b29a      	uxth	r2, r3
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007c30:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	691a      	ldr	r2, [r3, #16]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c3c:	b2d2      	uxtb	r2, r2
 8007c3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c44:	1c5a      	adds	r2, r3, #1
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	3b01      	subs	r3, #1
 8007c5e:	b29a      	uxth	r2, r3
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007c64:	e0df      	b.n	8007e26 <HAL_I2C_Master_Receive+0x476>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c68:	9300      	str	r3, [sp, #0]
 8007c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	497a      	ldr	r1, [pc, #488]	; (8007e58 <HAL_I2C_Master_Receive+0x4a8>)
 8007c70:	68f8      	ldr	r0, [r7, #12]
 8007c72:	f000 fbd7 	bl	8008424 <I2C_WaitOnFlagUntilTimeout>
 8007c76:	4603      	mov	r3, r0
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d001      	beq.n	8007c80 <HAL_I2C_Master_Receive+0x2d0>
          {
            return HAL_ERROR;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e0e6      	b.n	8007e4e <HAL_I2C_Master_Receive+0x49e>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c8e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007c90:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	691a      	ldr	r2, [r3, #16]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9c:	b2d2      	uxtb	r2, r2
 8007c9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca4:	1c5a      	adds	r2, r3, #1
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	3b01      	subs	r3, #1
 8007cbe:	b29a      	uxth	r2, r3
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007cc4:	4b65      	ldr	r3, [pc, #404]	; (8007e5c <HAL_I2C_Master_Receive+0x4ac>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	08db      	lsrs	r3, r3, #3
 8007cca:	4a65      	ldr	r2, [pc, #404]	; (8007e60 <HAL_I2C_Master_Receive+0x4b0>)
 8007ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd0:	0a1a      	lsrs	r2, r3, #8
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	4413      	add	r3, r2
 8007cd8:	00da      	lsls	r2, r3, #3
 8007cda:	1ad3      	subs	r3, r2, r3
 8007cdc:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8007cde:	6a3b      	ldr	r3, [r7, #32]
 8007ce0:	3b01      	subs	r3, #1
 8007ce2:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8007ce4:	6a3b      	ldr	r3, [r7, #32]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d117      	bne.n	8007d1a <HAL_I2C_Master_Receive+0x36a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2200      	movs	r2, #0
 8007cee:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2220      	movs	r2, #32
 8007cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d04:	f043 0220 	orr.w	r2, r3, #32
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8007d0c:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e099      	b.n	8007e4e <HAL_I2C_Master_Receive+0x49e>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	695b      	ldr	r3, [r3, #20]
 8007d20:	f003 0304 	and.w	r3, r3, #4
 8007d24:	2b04      	cmp	r3, #4
 8007d26:	d1da      	bne.n	8007cde <HAL_I2C_Master_Receive+0x32e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	691a      	ldr	r2, [r3, #16]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d42:	b2d2      	uxtb	r2, r2
 8007d44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d4a:	1c5a      	adds	r2, r3, #1
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d54:	3b01      	subs	r3, #1
 8007d56:	b29a      	uxth	r2, r3
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	3b01      	subs	r3, #1
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007d6a:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	691a      	ldr	r2, [r3, #16]
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d76:	b2d2      	uxtb	r2, r2
 8007d78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7e:	1c5a      	adds	r2, r3, #1
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	b29a      	uxth	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	3b01      	subs	r3, #1
 8007d98:	b29a      	uxth	r2, r3
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007d9e:	e042      	b.n	8007e26 <HAL_I2C_Master_Receive+0x476>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007da2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007da4:	68f8      	ldr	r0, [r7, #12]
 8007da6:	f000 fc95 	bl	80086d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007daa:	4603      	mov	r3, r0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d001      	beq.n	8007db4 <HAL_I2C_Master_Receive+0x404>
        {
          return HAL_ERROR;
 8007db0:	2301      	movs	r3, #1
 8007db2:	e04c      	b.n	8007e4e <HAL_I2C_Master_Receive+0x49e>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	691a      	ldr	r2, [r3, #16]
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dbe:	b2d2      	uxtb	r2, r2
 8007dc0:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc6:	1c5a      	adds	r2, r3, #1
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dd0:	3b01      	subs	r3, #1
 8007dd2:	b29a      	uxth	r2, r3
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	3b01      	subs	r3, #1
 8007de0:	b29a      	uxth	r2, r3
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	695b      	ldr	r3, [r3, #20]
 8007dec:	f003 0304 	and.w	r3, r3, #4
 8007df0:	2b04      	cmp	r3, #4
 8007df2:	d118      	bne.n	8007e26 <HAL_I2C_Master_Receive+0x476>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	691a      	ldr	r2, [r3, #16]
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dfe:	b2d2      	uxtb	r2, r2
 8007e00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e06:	1c5a      	adds	r2, r3, #1
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e10:	3b01      	subs	r3, #1
 8007e12:	b29a      	uxth	r2, r3
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	3b01      	subs	r3, #1
 8007e20:	b29a      	uxth	r2, r3
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	f47f ae99 	bne.w	8007b62 <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2220      	movs	r2, #32
 8007e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2200      	movs	r2, #0
 8007e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	e000      	b.n	8007e4e <HAL_I2C_Master_Receive+0x49e>
  }
  else
  {
    return HAL_BUSY;
 8007e4c:	2302      	movs	r3, #2
  }
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3728      	adds	r7, #40	; 0x28
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}
 8007e56:	bf00      	nop
 8007e58:	00010004 	.word	0x00010004
 8007e5c:	20000060 	.word	0x20000060
 8007e60:	14f8b589 	.word	0x14f8b589

08007e64 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b088      	sub	sp, #32
 8007e68:	af02      	add	r7, sp, #8
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	4608      	mov	r0, r1
 8007e6e:	4611      	mov	r1, r2
 8007e70:	461a      	mov	r2, r3
 8007e72:	4603      	mov	r3, r0
 8007e74:	817b      	strh	r3, [r7, #10]
 8007e76:	460b      	mov	r3, r1
 8007e78:	813b      	strh	r3, [r7, #8]
 8007e7a:	4613      	mov	r3, r2
 8007e7c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007e7e:	f7fe fe09 	bl	8006a94 <HAL_GetTick>
 8007e82:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	2b20      	cmp	r3, #32
 8007e8e:	f040 80d9 	bne.w	8008044 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	9300      	str	r3, [sp, #0]
 8007e96:	2319      	movs	r3, #25
 8007e98:	2201      	movs	r2, #1
 8007e9a:	496d      	ldr	r1, [pc, #436]	; (8008050 <HAL_I2C_Mem_Write+0x1ec>)
 8007e9c:	68f8      	ldr	r0, [r7, #12]
 8007e9e:	f000 fac1 	bl	8008424 <I2C_WaitOnFlagUntilTimeout>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d001      	beq.n	8007eac <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007ea8:	2302      	movs	r3, #2
 8007eaa:	e0cc      	b.n	8008046 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d101      	bne.n	8007eba <HAL_I2C_Mem_Write+0x56>
 8007eb6:	2302      	movs	r3, #2
 8007eb8:	e0c5      	b.n	8008046 <HAL_I2C_Mem_Write+0x1e2>
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f003 0301 	and.w	r3, r3, #1
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d007      	beq.n	8007ee0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f042 0201 	orr.w	r2, r2, #1
 8007ede:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007eee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2221      	movs	r2, #33	; 0x21
 8007ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2240      	movs	r2, #64	; 0x40
 8007efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2200      	movs	r2, #0
 8007f04:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	6a3a      	ldr	r2, [r7, #32]
 8007f0a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007f10:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f16:	b29a      	uxth	r2, r3
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	4a4d      	ldr	r2, [pc, #308]	; (8008054 <HAL_I2C_Mem_Write+0x1f0>)
 8007f20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007f22:	88f8      	ldrh	r0, [r7, #6]
 8007f24:	893a      	ldrh	r2, [r7, #8]
 8007f26:	8979      	ldrh	r1, [r7, #10]
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	9301      	str	r3, [sp, #4]
 8007f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f2e:	9300      	str	r3, [sp, #0]
 8007f30:	4603      	mov	r3, r0
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f000 f9e0 	bl	80082f8 <I2C_RequestMemoryWrite>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d052      	beq.n	8007fe4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	e081      	b.n	8008046 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f42:	697a      	ldr	r2, [r7, #20]
 8007f44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f46:	68f8      	ldr	r0, [r7, #12]
 8007f48:	f000 fb42 	bl	80085d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d00d      	beq.n	8007f6e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f56:	2b04      	cmp	r3, #4
 8007f58:	d107      	bne.n	8007f6a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	681a      	ldr	r2, [r3, #0]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f68:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e06b      	b.n	8008046 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f72:	781a      	ldrb	r2, [r3, #0]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f7e:	1c5a      	adds	r2, r3, #1
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	3b01      	subs	r3, #1
 8007f98:	b29a      	uxth	r2, r3
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	695b      	ldr	r3, [r3, #20]
 8007fa4:	f003 0304 	and.w	r3, r3, #4
 8007fa8:	2b04      	cmp	r3, #4
 8007faa:	d11b      	bne.n	8007fe4 <HAL_I2C_Mem_Write+0x180>
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d017      	beq.n	8007fe4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fb8:	781a      	ldrb	r2, [r3, #0]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc4:	1c5a      	adds	r2, r3, #1
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	b29a      	uxth	r2, r3
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	3b01      	subs	r3, #1
 8007fde:	b29a      	uxth	r2, r3
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d1aa      	bne.n	8007f42 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007fec:	697a      	ldr	r2, [r7, #20]
 8007fee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ff0:	68f8      	ldr	r0, [r7, #12]
 8007ff2:	f000 fb2e 	bl	8008652 <I2C_WaitOnBTFFlagUntilTimeout>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d00d      	beq.n	8008018 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008000:	2b04      	cmp	r3, #4
 8008002:	d107      	bne.n	8008014 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008012:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	e016      	b.n	8008046 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008026:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2220      	movs	r2, #32
 800802c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2200      	movs	r2, #0
 8008034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2200      	movs	r2, #0
 800803c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008040:	2300      	movs	r3, #0
 8008042:	e000      	b.n	8008046 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008044:	2302      	movs	r3, #2
  }
}
 8008046:	4618      	mov	r0, r3
 8008048:	3718      	adds	r7, #24
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
 800804e:	bf00      	nop
 8008050:	00100002 	.word	0x00100002
 8008054:	ffff0000 	.word	0xffff0000

08008058 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b088      	sub	sp, #32
 800805c:	af02      	add	r7, sp, #8
 800805e:	60f8      	str	r0, [r7, #12]
 8008060:	607a      	str	r2, [r7, #4]
 8008062:	603b      	str	r3, [r7, #0]
 8008064:	460b      	mov	r3, r1
 8008066:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800806c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	2b08      	cmp	r3, #8
 8008072:	d006      	beq.n	8008082 <I2C_MasterRequestWrite+0x2a>
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	2b01      	cmp	r3, #1
 8008078:	d003      	beq.n	8008082 <I2C_MasterRequestWrite+0x2a>
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008080:	d108      	bne.n	8008094 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008090:	601a      	str	r2, [r3, #0]
 8008092:	e00b      	b.n	80080ac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008098:	2b12      	cmp	r3, #18
 800809a:	d107      	bne.n	80080ac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	9300      	str	r3, [sp, #0]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80080b8:	68f8      	ldr	r0, [r7, #12]
 80080ba:	f000 f9b3 	bl	8008424 <I2C_WaitOnFlagUntilTimeout>
 80080be:	4603      	mov	r3, r0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00d      	beq.n	80080e0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080d2:	d103      	bne.n	80080dc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80080dc:	2303      	movs	r3, #3
 80080de:	e035      	b.n	800814c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80080e8:	d108      	bne.n	80080fc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80080ea:	897b      	ldrh	r3, [r7, #10]
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	461a      	mov	r2, r3
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80080f8:	611a      	str	r2, [r3, #16]
 80080fa:	e01b      	b.n	8008134 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80080fc:	897b      	ldrh	r3, [r7, #10]
 80080fe:	11db      	asrs	r3, r3, #7
 8008100:	b2db      	uxtb	r3, r3
 8008102:	f003 0306 	and.w	r3, r3, #6
 8008106:	b2db      	uxtb	r3, r3
 8008108:	f063 030f 	orn	r3, r3, #15
 800810c:	b2da      	uxtb	r2, r3
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	490e      	ldr	r1, [pc, #56]	; (8008154 <I2C_MasterRequestWrite+0xfc>)
 800811a:	68f8      	ldr	r0, [r7, #12]
 800811c:	f000 f9d9 	bl	80084d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d001      	beq.n	800812a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e010      	b.n	800814c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800812a:	897b      	ldrh	r3, [r7, #10]
 800812c:	b2da      	uxtb	r2, r3
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	687a      	ldr	r2, [r7, #4]
 8008138:	4907      	ldr	r1, [pc, #28]	; (8008158 <I2C_MasterRequestWrite+0x100>)
 800813a:	68f8      	ldr	r0, [r7, #12]
 800813c:	f000 f9c9 	bl	80084d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d001      	beq.n	800814a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	e000      	b.n	800814c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3718      	adds	r7, #24
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}
 8008154:	00010008 	.word	0x00010008
 8008158:	00010002 	.word	0x00010002

0800815c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b088      	sub	sp, #32
 8008160:	af02      	add	r7, sp, #8
 8008162:	60f8      	str	r0, [r7, #12]
 8008164:	607a      	str	r2, [r7, #4]
 8008166:	603b      	str	r3, [r7, #0]
 8008168:	460b      	mov	r3, r1
 800816a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008170:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	681a      	ldr	r2, [r3, #0]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008180:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	2b08      	cmp	r3, #8
 8008186:	d006      	beq.n	8008196 <I2C_MasterRequestRead+0x3a>
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	2b01      	cmp	r3, #1
 800818c:	d003      	beq.n	8008196 <I2C_MasterRequestRead+0x3a>
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008194:	d108      	bne.n	80081a8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80081a4:	601a      	str	r2, [r3, #0]
 80081a6:	e00b      	b.n	80081c0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081ac:	2b11      	cmp	r3, #17
 80081ae:	d107      	bne.n	80081c0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80081be:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	9300      	str	r3, [sp, #0]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80081cc:	68f8      	ldr	r0, [r7, #12]
 80081ce:	f000 f929 	bl	8008424 <I2C_WaitOnFlagUntilTimeout>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d00d      	beq.n	80081f4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081e6:	d103      	bne.n	80081f0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80081ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80081f0:	2303      	movs	r3, #3
 80081f2:	e079      	b.n	80082e8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	691b      	ldr	r3, [r3, #16]
 80081f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80081fc:	d108      	bne.n	8008210 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80081fe:	897b      	ldrh	r3, [r7, #10]
 8008200:	b2db      	uxtb	r3, r3
 8008202:	f043 0301 	orr.w	r3, r3, #1
 8008206:	b2da      	uxtb	r2, r3
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	611a      	str	r2, [r3, #16]
 800820e:	e05f      	b.n	80082d0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008210:	897b      	ldrh	r3, [r7, #10]
 8008212:	11db      	asrs	r3, r3, #7
 8008214:	b2db      	uxtb	r3, r3
 8008216:	f003 0306 	and.w	r3, r3, #6
 800821a:	b2db      	uxtb	r3, r3
 800821c:	f063 030f 	orn	r3, r3, #15
 8008220:	b2da      	uxtb	r2, r3
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	687a      	ldr	r2, [r7, #4]
 800822c:	4930      	ldr	r1, [pc, #192]	; (80082f0 <I2C_MasterRequestRead+0x194>)
 800822e:	68f8      	ldr	r0, [r7, #12]
 8008230:	f000 f94f 	bl	80084d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008234:	4603      	mov	r3, r0
 8008236:	2b00      	cmp	r3, #0
 8008238:	d001      	beq.n	800823e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800823a:	2301      	movs	r3, #1
 800823c:	e054      	b.n	80082e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800823e:	897b      	ldrh	r3, [r7, #10]
 8008240:	b2da      	uxtb	r2, r3
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	4929      	ldr	r1, [pc, #164]	; (80082f4 <I2C_MasterRequestRead+0x198>)
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f000 f93f 	bl	80084d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d001      	beq.n	800825e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e044      	b.n	80082e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800825e:	2300      	movs	r3, #0
 8008260:	613b      	str	r3, [r7, #16]
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	695b      	ldr	r3, [r3, #20]
 8008268:	613b      	str	r3, [r7, #16]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	699b      	ldr	r3, [r3, #24]
 8008270:	613b      	str	r3, [r7, #16]
 8008272:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008282:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	9300      	str	r3, [sp, #0]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2200      	movs	r2, #0
 800828c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008290:	68f8      	ldr	r0, [r7, #12]
 8008292:	f000 f8c7 	bl	8008424 <I2C_WaitOnFlagUntilTimeout>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d00d      	beq.n	80082b8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082aa:	d103      	bne.n	80082b4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80082b2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80082b4:	2303      	movs	r3, #3
 80082b6:	e017      	b.n	80082e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80082b8:	897b      	ldrh	r3, [r7, #10]
 80082ba:	11db      	asrs	r3, r3, #7
 80082bc:	b2db      	uxtb	r3, r3
 80082be:	f003 0306 	and.w	r3, r3, #6
 80082c2:	b2db      	uxtb	r3, r3
 80082c4:	f063 030e 	orn	r3, r3, #14
 80082c8:	b2da      	uxtb	r2, r3
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	4907      	ldr	r1, [pc, #28]	; (80082f4 <I2C_MasterRequestRead+0x198>)
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f000 f8fb 	bl	80084d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d001      	beq.n	80082e6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e000      	b.n	80082e8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80082e6:	2300      	movs	r3, #0
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3718      	adds	r7, #24
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}
 80082f0:	00010008 	.word	0x00010008
 80082f4:	00010002 	.word	0x00010002

080082f8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b088      	sub	sp, #32
 80082fc:	af02      	add	r7, sp, #8
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	4608      	mov	r0, r1
 8008302:	4611      	mov	r1, r2
 8008304:	461a      	mov	r2, r3
 8008306:	4603      	mov	r3, r0
 8008308:	817b      	strh	r3, [r7, #10]
 800830a:	460b      	mov	r3, r1
 800830c:	813b      	strh	r3, [r7, #8]
 800830e:	4613      	mov	r3, r2
 8008310:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008320:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008324:	9300      	str	r3, [sp, #0]
 8008326:	6a3b      	ldr	r3, [r7, #32]
 8008328:	2200      	movs	r2, #0
 800832a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800832e:	68f8      	ldr	r0, [r7, #12]
 8008330:	f000 f878 	bl	8008424 <I2C_WaitOnFlagUntilTimeout>
 8008334:	4603      	mov	r3, r0
 8008336:	2b00      	cmp	r3, #0
 8008338:	d00d      	beq.n	8008356 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008344:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008348:	d103      	bne.n	8008352 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008350:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008352:	2303      	movs	r3, #3
 8008354:	e05f      	b.n	8008416 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008356:	897b      	ldrh	r3, [r7, #10]
 8008358:	b2db      	uxtb	r3, r3
 800835a:	461a      	mov	r2, r3
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008364:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008368:	6a3a      	ldr	r2, [r7, #32]
 800836a:	492d      	ldr	r1, [pc, #180]	; (8008420 <I2C_RequestMemoryWrite+0x128>)
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f000 f8b0 	bl	80084d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008372:	4603      	mov	r3, r0
 8008374:	2b00      	cmp	r3, #0
 8008376:	d001      	beq.n	800837c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008378:	2301      	movs	r3, #1
 800837a:	e04c      	b.n	8008416 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800837c:	2300      	movs	r3, #0
 800837e:	617b      	str	r3, [r7, #20]
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	695b      	ldr	r3, [r3, #20]
 8008386:	617b      	str	r3, [r7, #20]
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	699b      	ldr	r3, [r3, #24]
 800838e:	617b      	str	r3, [r7, #20]
 8008390:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008392:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008394:	6a39      	ldr	r1, [r7, #32]
 8008396:	68f8      	ldr	r0, [r7, #12]
 8008398:	f000 f91a 	bl	80085d0 <I2C_WaitOnTXEFlagUntilTimeout>
 800839c:	4603      	mov	r3, r0
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00d      	beq.n	80083be <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083a6:	2b04      	cmp	r3, #4
 80083a8:	d107      	bne.n	80083ba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80083b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e02b      	b.n	8008416 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80083be:	88fb      	ldrh	r3, [r7, #6]
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	d105      	bne.n	80083d0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80083c4:	893b      	ldrh	r3, [r7, #8]
 80083c6:	b2da      	uxtb	r2, r3
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	611a      	str	r2, [r3, #16]
 80083ce:	e021      	b.n	8008414 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80083d0:	893b      	ldrh	r3, [r7, #8]
 80083d2:	0a1b      	lsrs	r3, r3, #8
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	b2da      	uxtb	r2, r3
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083e0:	6a39      	ldr	r1, [r7, #32]
 80083e2:	68f8      	ldr	r0, [r7, #12]
 80083e4:	f000 f8f4 	bl	80085d0 <I2C_WaitOnTXEFlagUntilTimeout>
 80083e8:	4603      	mov	r3, r0
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00d      	beq.n	800840a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083f2:	2b04      	cmp	r3, #4
 80083f4:	d107      	bne.n	8008406 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008404:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008406:	2301      	movs	r3, #1
 8008408:	e005      	b.n	8008416 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800840a:	893b      	ldrh	r3, [r7, #8]
 800840c:	b2da      	uxtb	r2, r3
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008414:	2300      	movs	r3, #0
}
 8008416:	4618      	mov	r0, r3
 8008418:	3718      	adds	r7, #24
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}
 800841e:	bf00      	nop
 8008420:	00010002 	.word	0x00010002

08008424 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b084      	sub	sp, #16
 8008428:	af00      	add	r7, sp, #0
 800842a:	60f8      	str	r0, [r7, #12]
 800842c:	60b9      	str	r1, [r7, #8]
 800842e:	603b      	str	r3, [r7, #0]
 8008430:	4613      	mov	r3, r2
 8008432:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008434:	e025      	b.n	8008482 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800843c:	d021      	beq.n	8008482 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800843e:	f7fe fb29 	bl	8006a94 <HAL_GetTick>
 8008442:	4602      	mov	r2, r0
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	1ad3      	subs	r3, r2, r3
 8008448:	683a      	ldr	r2, [r7, #0]
 800844a:	429a      	cmp	r2, r3
 800844c:	d302      	bcc.n	8008454 <I2C_WaitOnFlagUntilTimeout+0x30>
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d116      	bne.n	8008482 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2200      	movs	r2, #0
 8008458:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2220      	movs	r2, #32
 800845e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800846e:	f043 0220 	orr.w	r2, r3, #32
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2200      	movs	r2, #0
 800847a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800847e:	2301      	movs	r3, #1
 8008480:	e023      	b.n	80084ca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	0c1b      	lsrs	r3, r3, #16
 8008486:	b2db      	uxtb	r3, r3
 8008488:	2b01      	cmp	r3, #1
 800848a:	d10d      	bne.n	80084a8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	695b      	ldr	r3, [r3, #20]
 8008492:	43da      	mvns	r2, r3
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	4013      	ands	r3, r2
 8008498:	b29b      	uxth	r3, r3
 800849a:	2b00      	cmp	r3, #0
 800849c:	bf0c      	ite	eq
 800849e:	2301      	moveq	r3, #1
 80084a0:	2300      	movne	r3, #0
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	461a      	mov	r2, r3
 80084a6:	e00c      	b.n	80084c2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	699b      	ldr	r3, [r3, #24]
 80084ae:	43da      	mvns	r2, r3
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	4013      	ands	r3, r2
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	bf0c      	ite	eq
 80084ba:	2301      	moveq	r3, #1
 80084bc:	2300      	movne	r3, #0
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	461a      	mov	r2, r3
 80084c2:	79fb      	ldrb	r3, [r7, #7]
 80084c4:	429a      	cmp	r2, r3
 80084c6:	d0b6      	beq.n	8008436 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80084c8:	2300      	movs	r3, #0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}

080084d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b084      	sub	sp, #16
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	60f8      	str	r0, [r7, #12]
 80084da:	60b9      	str	r1, [r7, #8]
 80084dc:	607a      	str	r2, [r7, #4]
 80084de:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80084e0:	e051      	b.n	8008586 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	695b      	ldr	r3, [r3, #20]
 80084e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084f0:	d123      	bne.n	800853a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008500:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800850a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2200      	movs	r2, #0
 8008510:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2220      	movs	r2, #32
 8008516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2200      	movs	r2, #0
 800851e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008526:	f043 0204 	orr.w	r2, r3, #4
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	2200      	movs	r2, #0
 8008532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008536:	2301      	movs	r3, #1
 8008538:	e046      	b.n	80085c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008540:	d021      	beq.n	8008586 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008542:	f7fe faa7 	bl	8006a94 <HAL_GetTick>
 8008546:	4602      	mov	r2, r0
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	1ad3      	subs	r3, r2, r3
 800854c:	687a      	ldr	r2, [r7, #4]
 800854e:	429a      	cmp	r2, r3
 8008550:	d302      	bcc.n	8008558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d116      	bne.n	8008586 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2200      	movs	r2, #0
 800855c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2220      	movs	r2, #32
 8008562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2200      	movs	r2, #0
 800856a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008572:	f043 0220 	orr.w	r2, r3, #32
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2200      	movs	r2, #0
 800857e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e020      	b.n	80085c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	0c1b      	lsrs	r3, r3, #16
 800858a:	b2db      	uxtb	r3, r3
 800858c:	2b01      	cmp	r3, #1
 800858e:	d10c      	bne.n	80085aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	695b      	ldr	r3, [r3, #20]
 8008596:	43da      	mvns	r2, r3
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	4013      	ands	r3, r2
 800859c:	b29b      	uxth	r3, r3
 800859e:	2b00      	cmp	r3, #0
 80085a0:	bf14      	ite	ne
 80085a2:	2301      	movne	r3, #1
 80085a4:	2300      	moveq	r3, #0
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	e00b      	b.n	80085c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	699b      	ldr	r3, [r3, #24]
 80085b0:	43da      	mvns	r2, r3
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	4013      	ands	r3, r2
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	bf14      	ite	ne
 80085bc:	2301      	movne	r3, #1
 80085be:	2300      	moveq	r3, #0
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d18d      	bne.n	80084e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80085c6:	2300      	movs	r3, #0
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3710      	adds	r7, #16
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b084      	sub	sp, #16
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80085dc:	e02d      	b.n	800863a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f000 f8ce 	bl	8008780 <I2C_IsAcknowledgeFailed>
 80085e4:	4603      	mov	r3, r0
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d001      	beq.n	80085ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	e02d      	b.n	800864a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085f4:	d021      	beq.n	800863a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085f6:	f7fe fa4d 	bl	8006a94 <HAL_GetTick>
 80085fa:	4602      	mov	r2, r0
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	1ad3      	subs	r3, r2, r3
 8008600:	68ba      	ldr	r2, [r7, #8]
 8008602:	429a      	cmp	r2, r3
 8008604:	d302      	bcc.n	800860c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d116      	bne.n	800863a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2220      	movs	r2, #32
 8008616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2200      	movs	r2, #0
 800861e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008626:	f043 0220 	orr.w	r2, r3, #32
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2200      	movs	r2, #0
 8008632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	e007      	b.n	800864a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	695b      	ldr	r3, [r3, #20]
 8008640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008644:	2b80      	cmp	r3, #128	; 0x80
 8008646:	d1ca      	bne.n	80085de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008648:	2300      	movs	r3, #0
}
 800864a:	4618      	mov	r0, r3
 800864c:	3710      	adds	r7, #16
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b084      	sub	sp, #16
 8008656:	af00      	add	r7, sp, #0
 8008658:	60f8      	str	r0, [r7, #12]
 800865a:	60b9      	str	r1, [r7, #8]
 800865c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800865e:	e02d      	b.n	80086bc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008660:	68f8      	ldr	r0, [r7, #12]
 8008662:	f000 f88d 	bl	8008780 <I2C_IsAcknowledgeFailed>
 8008666:	4603      	mov	r3, r0
 8008668:	2b00      	cmp	r3, #0
 800866a:	d001      	beq.n	8008670 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800866c:	2301      	movs	r3, #1
 800866e:	e02d      	b.n	80086cc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008676:	d021      	beq.n	80086bc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008678:	f7fe fa0c 	bl	8006a94 <HAL_GetTick>
 800867c:	4602      	mov	r2, r0
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	1ad3      	subs	r3, r2, r3
 8008682:	68ba      	ldr	r2, [r7, #8]
 8008684:	429a      	cmp	r2, r3
 8008686:	d302      	bcc.n	800868e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d116      	bne.n	80086bc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2200      	movs	r2, #0
 8008692:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2220      	movs	r2, #32
 8008698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	2200      	movs	r2, #0
 80086a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a8:	f043 0220 	orr.w	r2, r3, #32
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2200      	movs	r2, #0
 80086b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80086b8:	2301      	movs	r3, #1
 80086ba:	e007      	b.n	80086cc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	695b      	ldr	r3, [r3, #20]
 80086c2:	f003 0304 	and.w	r3, r3, #4
 80086c6:	2b04      	cmp	r3, #4
 80086c8:	d1ca      	bne.n	8008660 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80086ca:	2300      	movs	r3, #0
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3710      	adds	r7, #16
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80086e0:	e042      	b.n	8008768 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	695b      	ldr	r3, [r3, #20]
 80086e8:	f003 0310 	and.w	r3, r3, #16
 80086ec:	2b10      	cmp	r3, #16
 80086ee:	d119      	bne.n	8008724 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f06f 0210 	mvn.w	r2, #16
 80086f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2200      	movs	r2, #0
 80086fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2220      	movs	r2, #32
 8008704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2200      	movs	r2, #0
 800870c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2200      	movs	r2, #0
 800871c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008720:	2301      	movs	r3, #1
 8008722:	e029      	b.n	8008778 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008724:	f7fe f9b6 	bl	8006a94 <HAL_GetTick>
 8008728:	4602      	mov	r2, r0
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	1ad3      	subs	r3, r2, r3
 800872e:	68ba      	ldr	r2, [r7, #8]
 8008730:	429a      	cmp	r2, r3
 8008732:	d302      	bcc.n	800873a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d116      	bne.n	8008768 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2220      	movs	r2, #32
 8008744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2200      	movs	r2, #0
 800874c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008754:	f043 0220 	orr.w	r2, r3, #32
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2200      	movs	r2, #0
 8008760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008764:	2301      	movs	r3, #1
 8008766:	e007      	b.n	8008778 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	695b      	ldr	r3, [r3, #20]
 800876e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008772:	2b40      	cmp	r3, #64	; 0x40
 8008774:	d1b5      	bne.n	80086e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008776:	2300      	movs	r3, #0
}
 8008778:	4618      	mov	r0, r3
 800877a:	3710      	adds	r7, #16
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008780:	b480      	push	{r7}
 8008782:	b083      	sub	sp, #12
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	695b      	ldr	r3, [r3, #20]
 800878e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008792:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008796:	d11b      	bne.n	80087d0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80087a0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2200      	movs	r2, #0
 80087a6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2220      	movs	r2, #32
 80087ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2200      	movs	r2, #0
 80087b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087bc:	f043 0204 	orr.w	r2, r3, #4
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80087cc:	2301      	movs	r3, #1
 80087ce:	e000      	b.n	80087d2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80087d0:	2300      	movs	r3, #0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	370c      	adds	r7, #12
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bc80      	pop	{r7}
 80087da:	4770      	bx	lr

080087dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b086      	sub	sp, #24
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d101      	bne.n	80087ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80087ea:	2301      	movs	r3, #1
 80087ec:	e26c      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f003 0301 	and.w	r3, r3, #1
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	f000 8087 	beq.w	800890a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80087fc:	4b92      	ldr	r3, [pc, #584]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	f003 030c 	and.w	r3, r3, #12
 8008804:	2b04      	cmp	r3, #4
 8008806:	d00c      	beq.n	8008822 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008808:	4b8f      	ldr	r3, [pc, #572]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	f003 030c 	and.w	r3, r3, #12
 8008810:	2b08      	cmp	r3, #8
 8008812:	d112      	bne.n	800883a <HAL_RCC_OscConfig+0x5e>
 8008814:	4b8c      	ldr	r3, [pc, #560]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800881c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008820:	d10b      	bne.n	800883a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008822:	4b89      	ldr	r3, [pc, #548]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800882a:	2b00      	cmp	r3, #0
 800882c:	d06c      	beq.n	8008908 <HAL_RCC_OscConfig+0x12c>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d168      	bne.n	8008908 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008836:	2301      	movs	r3, #1
 8008838:	e246      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008842:	d106      	bne.n	8008852 <HAL_RCC_OscConfig+0x76>
 8008844:	4b80      	ldr	r3, [pc, #512]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4a7f      	ldr	r2, [pc, #508]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 800884a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800884e:	6013      	str	r3, [r2, #0]
 8008850:	e02e      	b.n	80088b0 <HAL_RCC_OscConfig+0xd4>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d10c      	bne.n	8008874 <HAL_RCC_OscConfig+0x98>
 800885a:	4b7b      	ldr	r3, [pc, #492]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a7a      	ldr	r2, [pc, #488]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008860:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008864:	6013      	str	r3, [r2, #0]
 8008866:	4b78      	ldr	r3, [pc, #480]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a77      	ldr	r2, [pc, #476]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 800886c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008870:	6013      	str	r3, [r2, #0]
 8008872:	e01d      	b.n	80088b0 <HAL_RCC_OscConfig+0xd4>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800887c:	d10c      	bne.n	8008898 <HAL_RCC_OscConfig+0xbc>
 800887e:	4b72      	ldr	r3, [pc, #456]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a71      	ldr	r2, [pc, #452]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008884:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008888:	6013      	str	r3, [r2, #0]
 800888a:	4b6f      	ldr	r3, [pc, #444]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4a6e      	ldr	r2, [pc, #440]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008890:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008894:	6013      	str	r3, [r2, #0]
 8008896:	e00b      	b.n	80088b0 <HAL_RCC_OscConfig+0xd4>
 8008898:	4b6b      	ldr	r3, [pc, #428]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a6a      	ldr	r2, [pc, #424]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 800889e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088a2:	6013      	str	r3, [r2, #0]
 80088a4:	4b68      	ldr	r3, [pc, #416]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a67      	ldr	r2, [pc, #412]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 80088aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80088ae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d013      	beq.n	80088e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088b8:	f7fe f8ec 	bl	8006a94 <HAL_GetTick>
 80088bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80088be:	e008      	b.n	80088d2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80088c0:	f7fe f8e8 	bl	8006a94 <HAL_GetTick>
 80088c4:	4602      	mov	r2, r0
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	1ad3      	subs	r3, r2, r3
 80088ca:	2b64      	cmp	r3, #100	; 0x64
 80088cc:	d901      	bls.n	80088d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80088ce:	2303      	movs	r3, #3
 80088d0:	e1fa      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80088d2:	4b5d      	ldr	r3, [pc, #372]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d0f0      	beq.n	80088c0 <HAL_RCC_OscConfig+0xe4>
 80088de:	e014      	b.n	800890a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088e0:	f7fe f8d8 	bl	8006a94 <HAL_GetTick>
 80088e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80088e6:	e008      	b.n	80088fa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80088e8:	f7fe f8d4 	bl	8006a94 <HAL_GetTick>
 80088ec:	4602      	mov	r2, r0
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	1ad3      	subs	r3, r2, r3
 80088f2:	2b64      	cmp	r3, #100	; 0x64
 80088f4:	d901      	bls.n	80088fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80088f6:	2303      	movs	r3, #3
 80088f8:	e1e6      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80088fa:	4b53      	ldr	r3, [pc, #332]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008902:	2b00      	cmp	r3, #0
 8008904:	d1f0      	bne.n	80088e8 <HAL_RCC_OscConfig+0x10c>
 8008906:	e000      	b.n	800890a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008908:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 0302 	and.w	r3, r3, #2
 8008912:	2b00      	cmp	r3, #0
 8008914:	d063      	beq.n	80089de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008916:	4b4c      	ldr	r3, [pc, #304]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	f003 030c 	and.w	r3, r3, #12
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00b      	beq.n	800893a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008922:	4b49      	ldr	r3, [pc, #292]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	f003 030c 	and.w	r3, r3, #12
 800892a:	2b08      	cmp	r3, #8
 800892c:	d11c      	bne.n	8008968 <HAL_RCC_OscConfig+0x18c>
 800892e:	4b46      	ldr	r3, [pc, #280]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008936:	2b00      	cmp	r3, #0
 8008938:	d116      	bne.n	8008968 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800893a:	4b43      	ldr	r3, [pc, #268]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 0302 	and.w	r3, r3, #2
 8008942:	2b00      	cmp	r3, #0
 8008944:	d005      	beq.n	8008952 <HAL_RCC_OscConfig+0x176>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	691b      	ldr	r3, [r3, #16]
 800894a:	2b01      	cmp	r3, #1
 800894c:	d001      	beq.n	8008952 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800894e:	2301      	movs	r3, #1
 8008950:	e1ba      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008952:	4b3d      	ldr	r3, [pc, #244]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	695b      	ldr	r3, [r3, #20]
 800895e:	00db      	lsls	r3, r3, #3
 8008960:	4939      	ldr	r1, [pc, #228]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008962:	4313      	orrs	r3, r2
 8008964:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008966:	e03a      	b.n	80089de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	691b      	ldr	r3, [r3, #16]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d020      	beq.n	80089b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008970:	4b36      	ldr	r3, [pc, #216]	; (8008a4c <HAL_RCC_OscConfig+0x270>)
 8008972:	2201      	movs	r2, #1
 8008974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008976:	f7fe f88d 	bl	8006a94 <HAL_GetTick>
 800897a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800897c:	e008      	b.n	8008990 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800897e:	f7fe f889 	bl	8006a94 <HAL_GetTick>
 8008982:	4602      	mov	r2, r0
 8008984:	693b      	ldr	r3, [r7, #16]
 8008986:	1ad3      	subs	r3, r2, r3
 8008988:	2b02      	cmp	r3, #2
 800898a:	d901      	bls.n	8008990 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800898c:	2303      	movs	r3, #3
 800898e:	e19b      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008990:	4b2d      	ldr	r3, [pc, #180]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f003 0302 	and.w	r3, r3, #2
 8008998:	2b00      	cmp	r3, #0
 800899a:	d0f0      	beq.n	800897e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800899c:	4b2a      	ldr	r3, [pc, #168]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	695b      	ldr	r3, [r3, #20]
 80089a8:	00db      	lsls	r3, r3, #3
 80089aa:	4927      	ldr	r1, [pc, #156]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 80089ac:	4313      	orrs	r3, r2
 80089ae:	600b      	str	r3, [r1, #0]
 80089b0:	e015      	b.n	80089de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80089b2:	4b26      	ldr	r3, [pc, #152]	; (8008a4c <HAL_RCC_OscConfig+0x270>)
 80089b4:	2200      	movs	r2, #0
 80089b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80089b8:	f7fe f86c 	bl	8006a94 <HAL_GetTick>
 80089bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80089be:	e008      	b.n	80089d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80089c0:	f7fe f868 	bl	8006a94 <HAL_GetTick>
 80089c4:	4602      	mov	r2, r0
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	1ad3      	subs	r3, r2, r3
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d901      	bls.n	80089d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80089ce:	2303      	movs	r3, #3
 80089d0:	e17a      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80089d2:	4b1d      	ldr	r3, [pc, #116]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f003 0302 	and.w	r3, r3, #2
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d1f0      	bne.n	80089c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f003 0308 	and.w	r3, r3, #8
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d03a      	beq.n	8008a60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	699b      	ldr	r3, [r3, #24]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d019      	beq.n	8008a26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80089f2:	4b17      	ldr	r3, [pc, #92]	; (8008a50 <HAL_RCC_OscConfig+0x274>)
 80089f4:	2201      	movs	r2, #1
 80089f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80089f8:	f7fe f84c 	bl	8006a94 <HAL_GetTick>
 80089fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80089fe:	e008      	b.n	8008a12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a00:	f7fe f848 	bl	8006a94 <HAL_GetTick>
 8008a04:	4602      	mov	r2, r0
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	1ad3      	subs	r3, r2, r3
 8008a0a:	2b02      	cmp	r3, #2
 8008a0c:	d901      	bls.n	8008a12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008a0e:	2303      	movs	r3, #3
 8008a10:	e15a      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008a12:	4b0d      	ldr	r3, [pc, #52]	; (8008a48 <HAL_RCC_OscConfig+0x26c>)
 8008a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a16:	f003 0302 	and.w	r3, r3, #2
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d0f0      	beq.n	8008a00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008a1e:	2001      	movs	r0, #1
 8008a20:	f000 fada 	bl	8008fd8 <RCC_Delay>
 8008a24:	e01c      	b.n	8008a60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008a26:	4b0a      	ldr	r3, [pc, #40]	; (8008a50 <HAL_RCC_OscConfig+0x274>)
 8008a28:	2200      	movs	r2, #0
 8008a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a2c:	f7fe f832 	bl	8006a94 <HAL_GetTick>
 8008a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008a32:	e00f      	b.n	8008a54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a34:	f7fe f82e 	bl	8006a94 <HAL_GetTick>
 8008a38:	4602      	mov	r2, r0
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	1ad3      	subs	r3, r2, r3
 8008a3e:	2b02      	cmp	r3, #2
 8008a40:	d908      	bls.n	8008a54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008a42:	2303      	movs	r3, #3
 8008a44:	e140      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
 8008a46:	bf00      	nop
 8008a48:	40021000 	.word	0x40021000
 8008a4c:	42420000 	.word	0x42420000
 8008a50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008a54:	4b9e      	ldr	r3, [pc, #632]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a58:	f003 0302 	and.w	r3, r3, #2
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d1e9      	bne.n	8008a34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f003 0304 	and.w	r3, r3, #4
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	f000 80a6 	beq.w	8008bba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008a72:	4b97      	ldr	r3, [pc, #604]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008a74:	69db      	ldr	r3, [r3, #28]
 8008a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d10d      	bne.n	8008a9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a7e:	4b94      	ldr	r3, [pc, #592]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008a80:	69db      	ldr	r3, [r3, #28]
 8008a82:	4a93      	ldr	r2, [pc, #588]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a88:	61d3      	str	r3, [r2, #28]
 8008a8a:	4b91      	ldr	r3, [pc, #580]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008a8c:	69db      	ldr	r3, [r3, #28]
 8008a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a92:	60bb      	str	r3, [r7, #8]
 8008a94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008a96:	2301      	movs	r3, #1
 8008a98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a9a:	4b8e      	ldr	r3, [pc, #568]	; (8008cd4 <HAL_RCC_OscConfig+0x4f8>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d118      	bne.n	8008ad8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008aa6:	4b8b      	ldr	r3, [pc, #556]	; (8008cd4 <HAL_RCC_OscConfig+0x4f8>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a8a      	ldr	r2, [pc, #552]	; (8008cd4 <HAL_RCC_OscConfig+0x4f8>)
 8008aac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ab0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008ab2:	f7fd ffef 	bl	8006a94 <HAL_GetTick>
 8008ab6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ab8:	e008      	b.n	8008acc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008aba:	f7fd ffeb 	bl	8006a94 <HAL_GetTick>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	693b      	ldr	r3, [r7, #16]
 8008ac2:	1ad3      	subs	r3, r2, r3
 8008ac4:	2b64      	cmp	r3, #100	; 0x64
 8008ac6:	d901      	bls.n	8008acc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008ac8:	2303      	movs	r3, #3
 8008aca:	e0fd      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008acc:	4b81      	ldr	r3, [pc, #516]	; (8008cd4 <HAL_RCC_OscConfig+0x4f8>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d0f0      	beq.n	8008aba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	2b01      	cmp	r3, #1
 8008ade:	d106      	bne.n	8008aee <HAL_RCC_OscConfig+0x312>
 8008ae0:	4b7b      	ldr	r3, [pc, #492]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008ae2:	6a1b      	ldr	r3, [r3, #32]
 8008ae4:	4a7a      	ldr	r2, [pc, #488]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008ae6:	f043 0301 	orr.w	r3, r3, #1
 8008aea:	6213      	str	r3, [r2, #32]
 8008aec:	e02d      	b.n	8008b4a <HAL_RCC_OscConfig+0x36e>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d10c      	bne.n	8008b10 <HAL_RCC_OscConfig+0x334>
 8008af6:	4b76      	ldr	r3, [pc, #472]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008af8:	6a1b      	ldr	r3, [r3, #32]
 8008afa:	4a75      	ldr	r2, [pc, #468]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008afc:	f023 0301 	bic.w	r3, r3, #1
 8008b00:	6213      	str	r3, [r2, #32]
 8008b02:	4b73      	ldr	r3, [pc, #460]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b04:	6a1b      	ldr	r3, [r3, #32]
 8008b06:	4a72      	ldr	r2, [pc, #456]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b08:	f023 0304 	bic.w	r3, r3, #4
 8008b0c:	6213      	str	r3, [r2, #32]
 8008b0e:	e01c      	b.n	8008b4a <HAL_RCC_OscConfig+0x36e>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	2b05      	cmp	r3, #5
 8008b16:	d10c      	bne.n	8008b32 <HAL_RCC_OscConfig+0x356>
 8008b18:	4b6d      	ldr	r3, [pc, #436]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b1a:	6a1b      	ldr	r3, [r3, #32]
 8008b1c:	4a6c      	ldr	r2, [pc, #432]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b1e:	f043 0304 	orr.w	r3, r3, #4
 8008b22:	6213      	str	r3, [r2, #32]
 8008b24:	4b6a      	ldr	r3, [pc, #424]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b26:	6a1b      	ldr	r3, [r3, #32]
 8008b28:	4a69      	ldr	r2, [pc, #420]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b2a:	f043 0301 	orr.w	r3, r3, #1
 8008b2e:	6213      	str	r3, [r2, #32]
 8008b30:	e00b      	b.n	8008b4a <HAL_RCC_OscConfig+0x36e>
 8008b32:	4b67      	ldr	r3, [pc, #412]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b34:	6a1b      	ldr	r3, [r3, #32]
 8008b36:	4a66      	ldr	r2, [pc, #408]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b38:	f023 0301 	bic.w	r3, r3, #1
 8008b3c:	6213      	str	r3, [r2, #32]
 8008b3e:	4b64      	ldr	r3, [pc, #400]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b40:	6a1b      	ldr	r3, [r3, #32]
 8008b42:	4a63      	ldr	r2, [pc, #396]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b44:	f023 0304 	bic.w	r3, r3, #4
 8008b48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d015      	beq.n	8008b7e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008b52:	f7fd ff9f 	bl	8006a94 <HAL_GetTick>
 8008b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b58:	e00a      	b.n	8008b70 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b5a:	f7fd ff9b 	bl	8006a94 <HAL_GetTick>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	1ad3      	subs	r3, r2, r3
 8008b64:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d901      	bls.n	8008b70 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008b6c:	2303      	movs	r3, #3
 8008b6e:	e0ab      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b70:	4b57      	ldr	r3, [pc, #348]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b72:	6a1b      	ldr	r3, [r3, #32]
 8008b74:	f003 0302 	and.w	r3, r3, #2
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d0ee      	beq.n	8008b5a <HAL_RCC_OscConfig+0x37e>
 8008b7c:	e014      	b.n	8008ba8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008b7e:	f7fd ff89 	bl	8006a94 <HAL_GetTick>
 8008b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008b84:	e00a      	b.n	8008b9c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b86:	f7fd ff85 	bl	8006a94 <HAL_GetTick>
 8008b8a:	4602      	mov	r2, r0
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	1ad3      	subs	r3, r2, r3
 8008b90:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d901      	bls.n	8008b9c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008b98:	2303      	movs	r3, #3
 8008b9a:	e095      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008b9c:	4b4c      	ldr	r3, [pc, #304]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008b9e:	6a1b      	ldr	r3, [r3, #32]
 8008ba0:	f003 0302 	and.w	r3, r3, #2
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d1ee      	bne.n	8008b86 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008ba8:	7dfb      	ldrb	r3, [r7, #23]
 8008baa:	2b01      	cmp	r3, #1
 8008bac:	d105      	bne.n	8008bba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008bae:	4b48      	ldr	r3, [pc, #288]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008bb0:	69db      	ldr	r3, [r3, #28]
 8008bb2:	4a47      	ldr	r2, [pc, #284]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008bb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008bb8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	69db      	ldr	r3, [r3, #28]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	f000 8081 	beq.w	8008cc6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008bc4:	4b42      	ldr	r3, [pc, #264]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	f003 030c 	and.w	r3, r3, #12
 8008bcc:	2b08      	cmp	r3, #8
 8008bce:	d061      	beq.n	8008c94 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	69db      	ldr	r3, [r3, #28]
 8008bd4:	2b02      	cmp	r3, #2
 8008bd6:	d146      	bne.n	8008c66 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bd8:	4b3f      	ldr	r3, [pc, #252]	; (8008cd8 <HAL_RCC_OscConfig+0x4fc>)
 8008bda:	2200      	movs	r2, #0
 8008bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bde:	f7fd ff59 	bl	8006a94 <HAL_GetTick>
 8008be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008be4:	e008      	b.n	8008bf8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008be6:	f7fd ff55 	bl	8006a94 <HAL_GetTick>
 8008bea:	4602      	mov	r2, r0
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	1ad3      	subs	r3, r2, r3
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	d901      	bls.n	8008bf8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008bf4:	2303      	movs	r3, #3
 8008bf6:	e067      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008bf8:	4b35      	ldr	r3, [pc, #212]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d1f0      	bne.n	8008be6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6a1b      	ldr	r3, [r3, #32]
 8008c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c0c:	d108      	bne.n	8008c20 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008c0e:	4b30      	ldr	r3, [pc, #192]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	492d      	ldr	r1, [pc, #180]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c20:	4b2b      	ldr	r3, [pc, #172]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6a19      	ldr	r1, [r3, #32]
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c30:	430b      	orrs	r3, r1
 8008c32:	4927      	ldr	r1, [pc, #156]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008c34:	4313      	orrs	r3, r2
 8008c36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008c38:	4b27      	ldr	r3, [pc, #156]	; (8008cd8 <HAL_RCC_OscConfig+0x4fc>)
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c3e:	f7fd ff29 	bl	8006a94 <HAL_GetTick>
 8008c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008c44:	e008      	b.n	8008c58 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c46:	f7fd ff25 	bl	8006a94 <HAL_GetTick>
 8008c4a:	4602      	mov	r2, r0
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	1ad3      	subs	r3, r2, r3
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	d901      	bls.n	8008c58 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008c54:	2303      	movs	r3, #3
 8008c56:	e037      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008c58:	4b1d      	ldr	r3, [pc, #116]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d0f0      	beq.n	8008c46 <HAL_RCC_OscConfig+0x46a>
 8008c64:	e02f      	b.n	8008cc6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c66:	4b1c      	ldr	r3, [pc, #112]	; (8008cd8 <HAL_RCC_OscConfig+0x4fc>)
 8008c68:	2200      	movs	r2, #0
 8008c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c6c:	f7fd ff12 	bl	8006a94 <HAL_GetTick>
 8008c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008c72:	e008      	b.n	8008c86 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c74:	f7fd ff0e 	bl	8006a94 <HAL_GetTick>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	1ad3      	subs	r3, r2, r3
 8008c7e:	2b02      	cmp	r3, #2
 8008c80:	d901      	bls.n	8008c86 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008c82:	2303      	movs	r3, #3
 8008c84:	e020      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008c86:	4b12      	ldr	r3, [pc, #72]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d1f0      	bne.n	8008c74 <HAL_RCC_OscConfig+0x498>
 8008c92:	e018      	b.n	8008cc6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	69db      	ldr	r3, [r3, #28]
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d101      	bne.n	8008ca0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	e013      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008ca0:	4b0b      	ldr	r3, [pc, #44]	; (8008cd0 <HAL_RCC_OscConfig+0x4f4>)
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6a1b      	ldr	r3, [r3, #32]
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d106      	bne.n	8008cc2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	d001      	beq.n	8008cc6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	e000      	b.n	8008cc8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8008cc6:	2300      	movs	r3, #0
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3718      	adds	r7, #24
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}
 8008cd0:	40021000 	.word	0x40021000
 8008cd4:	40007000 	.word	0x40007000
 8008cd8:	42420060 	.word	0x42420060

08008cdc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b084      	sub	sp, #16
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
 8008ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d101      	bne.n	8008cf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008cec:	2301      	movs	r3, #1
 8008cee:	e0d0      	b.n	8008e92 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008cf0:	4b6a      	ldr	r3, [pc, #424]	; (8008e9c <HAL_RCC_ClockConfig+0x1c0>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f003 0307 	and.w	r3, r3, #7
 8008cf8:	683a      	ldr	r2, [r7, #0]
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d910      	bls.n	8008d20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008cfe:	4b67      	ldr	r3, [pc, #412]	; (8008e9c <HAL_RCC_ClockConfig+0x1c0>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f023 0207 	bic.w	r2, r3, #7
 8008d06:	4965      	ldr	r1, [pc, #404]	; (8008e9c <HAL_RCC_ClockConfig+0x1c0>)
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d0e:	4b63      	ldr	r3, [pc, #396]	; (8008e9c <HAL_RCC_ClockConfig+0x1c0>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f003 0307 	and.w	r3, r3, #7
 8008d16:	683a      	ldr	r2, [r7, #0]
 8008d18:	429a      	cmp	r2, r3
 8008d1a:	d001      	beq.n	8008d20 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	e0b8      	b.n	8008e92 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 0302 	and.w	r3, r3, #2
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d020      	beq.n	8008d6e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f003 0304 	and.w	r3, r3, #4
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d005      	beq.n	8008d44 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008d38:	4b59      	ldr	r3, [pc, #356]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	4a58      	ldr	r2, [pc, #352]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008d3e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008d42:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f003 0308 	and.w	r3, r3, #8
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d005      	beq.n	8008d5c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008d50:	4b53      	ldr	r3, [pc, #332]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	4a52      	ldr	r2, [pc, #328]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008d56:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8008d5a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d5c:	4b50      	ldr	r3, [pc, #320]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	494d      	ldr	r1, [pc, #308]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f003 0301 	and.w	r3, r3, #1
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d040      	beq.n	8008dfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d107      	bne.n	8008d92 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d82:	4b47      	ldr	r3, [pc, #284]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d115      	bne.n	8008dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d8e:	2301      	movs	r3, #1
 8008d90:	e07f      	b.n	8008e92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	2b02      	cmp	r3, #2
 8008d98:	d107      	bne.n	8008daa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008d9a:	4b41      	ldr	r3, [pc, #260]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d109      	bne.n	8008dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008da6:	2301      	movs	r3, #1
 8008da8:	e073      	b.n	8008e92 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008daa:	4b3d      	ldr	r3, [pc, #244]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f003 0302 	and.w	r3, r3, #2
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d101      	bne.n	8008dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e06b      	b.n	8008e92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008dba:	4b39      	ldr	r3, [pc, #228]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	f023 0203 	bic.w	r2, r3, #3
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	4936      	ldr	r1, [pc, #216]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008dc8:	4313      	orrs	r3, r2
 8008dca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008dcc:	f7fd fe62 	bl	8006a94 <HAL_GetTick>
 8008dd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008dd2:	e00a      	b.n	8008dea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008dd4:	f7fd fe5e 	bl	8006a94 <HAL_GetTick>
 8008dd8:	4602      	mov	r2, r0
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	1ad3      	subs	r3, r2, r3
 8008dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d901      	bls.n	8008dea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008de6:	2303      	movs	r3, #3
 8008de8:	e053      	b.n	8008e92 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008dea:	4b2d      	ldr	r3, [pc, #180]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	f003 020c 	and.w	r2, r3, #12
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	009b      	lsls	r3, r3, #2
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d1eb      	bne.n	8008dd4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008dfc:	4b27      	ldr	r3, [pc, #156]	; (8008e9c <HAL_RCC_ClockConfig+0x1c0>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f003 0307 	and.w	r3, r3, #7
 8008e04:	683a      	ldr	r2, [r7, #0]
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d210      	bcs.n	8008e2c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e0a:	4b24      	ldr	r3, [pc, #144]	; (8008e9c <HAL_RCC_ClockConfig+0x1c0>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f023 0207 	bic.w	r2, r3, #7
 8008e12:	4922      	ldr	r1, [pc, #136]	; (8008e9c <HAL_RCC_ClockConfig+0x1c0>)
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	4313      	orrs	r3, r2
 8008e18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e1a:	4b20      	ldr	r3, [pc, #128]	; (8008e9c <HAL_RCC_ClockConfig+0x1c0>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f003 0307 	and.w	r3, r3, #7
 8008e22:	683a      	ldr	r2, [r7, #0]
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d001      	beq.n	8008e2c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	e032      	b.n	8008e92 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f003 0304 	and.w	r3, r3, #4
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d008      	beq.n	8008e4a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008e38:	4b19      	ldr	r3, [pc, #100]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	68db      	ldr	r3, [r3, #12]
 8008e44:	4916      	ldr	r1, [pc, #88]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008e46:	4313      	orrs	r3, r2
 8008e48:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f003 0308 	and.w	r3, r3, #8
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d009      	beq.n	8008e6a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008e56:	4b12      	ldr	r3, [pc, #72]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	691b      	ldr	r3, [r3, #16]
 8008e62:	00db      	lsls	r3, r3, #3
 8008e64:	490e      	ldr	r1, [pc, #56]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008e66:	4313      	orrs	r3, r2
 8008e68:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008e6a:	f000 f821 	bl	8008eb0 <HAL_RCC_GetSysClockFreq>
 8008e6e:	4601      	mov	r1, r0
 8008e70:	4b0b      	ldr	r3, [pc, #44]	; (8008ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	091b      	lsrs	r3, r3, #4
 8008e76:	f003 030f 	and.w	r3, r3, #15
 8008e7a:	4a0a      	ldr	r2, [pc, #40]	; (8008ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8008e7c:	5cd3      	ldrb	r3, [r2, r3]
 8008e7e:	fa21 f303 	lsr.w	r3, r1, r3
 8008e82:	4a09      	ldr	r2, [pc, #36]	; (8008ea8 <HAL_RCC_ClockConfig+0x1cc>)
 8008e84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008e86:	4b09      	ldr	r3, [pc, #36]	; (8008eac <HAL_RCC_ClockConfig+0x1d0>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f7fd fdc0 	bl	8006a10 <HAL_InitTick>

  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3710      	adds	r7, #16
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
 8008e9a:	bf00      	nop
 8008e9c:	40022000 	.word	0x40022000
 8008ea0:	40021000 	.word	0x40021000
 8008ea4:	0800f80c 	.word	0x0800f80c
 8008ea8:	20000060 	.word	0x20000060
 8008eac:	20000064 	.word	0x20000064

08008eb0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008eb0:	b490      	push	{r4, r7}
 8008eb2:	b08a      	sub	sp, #40	; 0x28
 8008eb4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008eb6:	4b2a      	ldr	r3, [pc, #168]	; (8008f60 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008eb8:	1d3c      	adds	r4, r7, #4
 8008eba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008ebc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008ec0:	4b28      	ldr	r3, [pc, #160]	; (8008f64 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008ec2:	881b      	ldrh	r3, [r3, #0]
 8008ec4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	61fb      	str	r3, [r7, #28]
 8008eca:	2300      	movs	r3, #0
 8008ecc:	61bb      	str	r3, [r7, #24]
 8008ece:	2300      	movs	r3, #0
 8008ed0:	627b      	str	r3, [r7, #36]	; 0x24
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008eda:	4b23      	ldr	r3, [pc, #140]	; (8008f68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008edc:	685b      	ldr	r3, [r3, #4]
 8008ede:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008ee0:	69fb      	ldr	r3, [r7, #28]
 8008ee2:	f003 030c 	and.w	r3, r3, #12
 8008ee6:	2b04      	cmp	r3, #4
 8008ee8:	d002      	beq.n	8008ef0 <HAL_RCC_GetSysClockFreq+0x40>
 8008eea:	2b08      	cmp	r3, #8
 8008eec:	d003      	beq.n	8008ef6 <HAL_RCC_GetSysClockFreq+0x46>
 8008eee:	e02d      	b.n	8008f4c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008ef0:	4b1e      	ldr	r3, [pc, #120]	; (8008f6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008ef2:	623b      	str	r3, [r7, #32]
      break;
 8008ef4:	e02d      	b.n	8008f52 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008ef6:	69fb      	ldr	r3, [r7, #28]
 8008ef8:	0c9b      	lsrs	r3, r3, #18
 8008efa:	f003 030f 	and.w	r3, r3, #15
 8008efe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008f02:	4413      	add	r3, r2
 8008f04:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008f08:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008f0a:	69fb      	ldr	r3, [r7, #28]
 8008f0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d013      	beq.n	8008f3c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008f14:	4b14      	ldr	r3, [pc, #80]	; (8008f68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	0c5b      	lsrs	r3, r3, #17
 8008f1a:	f003 0301 	and.w	r3, r3, #1
 8008f1e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008f22:	4413      	add	r3, r2
 8008f24:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008f28:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	4a0f      	ldr	r2, [pc, #60]	; (8008f6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008f2e:	fb02 f203 	mul.w	r2, r2, r3
 8008f32:	69bb      	ldr	r3, [r7, #24]
 8008f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f38:	627b      	str	r3, [r7, #36]	; 0x24
 8008f3a:	e004      	b.n	8008f46 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	4a0c      	ldr	r2, [pc, #48]	; (8008f70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008f40:	fb02 f303 	mul.w	r3, r2, r3
 8008f44:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8008f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f48:	623b      	str	r3, [r7, #32]
      break;
 8008f4a:	e002      	b.n	8008f52 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008f4c:	4b07      	ldr	r3, [pc, #28]	; (8008f6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008f4e:	623b      	str	r3, [r7, #32]
      break;
 8008f50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008f52:	6a3b      	ldr	r3, [r7, #32]
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3728      	adds	r7, #40	; 0x28
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bc90      	pop	{r4, r7}
 8008f5c:	4770      	bx	lr
 8008f5e:	bf00      	nop
 8008f60:	0800f08c 	.word	0x0800f08c
 8008f64:	0800f09c 	.word	0x0800f09c
 8008f68:	40021000 	.word	0x40021000
 8008f6c:	007a1200 	.word	0x007a1200
 8008f70:	003d0900 	.word	0x003d0900

08008f74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008f74:	b480      	push	{r7}
 8008f76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008f78:	4b02      	ldr	r3, [pc, #8]	; (8008f84 <HAL_RCC_GetHCLKFreq+0x10>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bc80      	pop	{r7}
 8008f82:	4770      	bx	lr
 8008f84:	20000060 	.word	0x20000060

08008f88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008f8c:	f7ff fff2 	bl	8008f74 <HAL_RCC_GetHCLKFreq>
 8008f90:	4601      	mov	r1, r0
 8008f92:	4b05      	ldr	r3, [pc, #20]	; (8008fa8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	0a1b      	lsrs	r3, r3, #8
 8008f98:	f003 0307 	and.w	r3, r3, #7
 8008f9c:	4a03      	ldr	r2, [pc, #12]	; (8008fac <HAL_RCC_GetPCLK1Freq+0x24>)
 8008f9e:	5cd3      	ldrb	r3, [r2, r3]
 8008fa0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	bd80      	pop	{r7, pc}
 8008fa8:	40021000 	.word	0x40021000
 8008fac:	0800f81c 	.word	0x0800f81c

08008fb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008fb4:	f7ff ffde 	bl	8008f74 <HAL_RCC_GetHCLKFreq>
 8008fb8:	4601      	mov	r1, r0
 8008fba:	4b05      	ldr	r3, [pc, #20]	; (8008fd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	0adb      	lsrs	r3, r3, #11
 8008fc0:	f003 0307 	and.w	r3, r3, #7
 8008fc4:	4a03      	ldr	r2, [pc, #12]	; (8008fd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008fc6:	5cd3      	ldrb	r3, [r2, r3]
 8008fc8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	40021000 	.word	0x40021000
 8008fd4:	0800f81c 	.word	0x0800f81c

08008fd8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b085      	sub	sp, #20
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008fe0:	4b0a      	ldr	r3, [pc, #40]	; (800900c <RCC_Delay+0x34>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a0a      	ldr	r2, [pc, #40]	; (8009010 <RCC_Delay+0x38>)
 8008fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8008fea:	0a5b      	lsrs	r3, r3, #9
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	fb02 f303 	mul.w	r3, r2, r3
 8008ff2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008ff4:	bf00      	nop
  }
  while (Delay --);
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	1e5a      	subs	r2, r3, #1
 8008ffa:	60fa      	str	r2, [r7, #12]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d1f9      	bne.n	8008ff4 <RCC_Delay+0x1c>
}
 8009000:	bf00      	nop
 8009002:	3714      	adds	r7, #20
 8009004:	46bd      	mov	sp, r7
 8009006:	bc80      	pop	{r7}
 8009008:	4770      	bx	lr
 800900a:	bf00      	nop
 800900c:	20000060 	.word	0x20000060
 8009010:	10624dd3 	.word	0x10624dd3

08009014 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b082      	sub	sp, #8
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d101      	bne.n	8009026 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009022:	2301      	movs	r3, #1
 8009024:	e076      	b.n	8009114 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800902a:	2b00      	cmp	r3, #0
 800902c:	d108      	bne.n	8009040 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009036:	d009      	beq.n	800904c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2200      	movs	r2, #0
 800903c:	61da      	str	r2, [r3, #28]
 800903e:	e005      	b.n	800904c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2200      	movs	r2, #0
 8009050:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009058:	b2db      	uxtb	r3, r3
 800905a:	2b00      	cmp	r3, #0
 800905c:	d106      	bne.n	800906c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f7fc fde0 	bl	8005c2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2202      	movs	r2, #2
 8009070:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009082:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009094:	431a      	orrs	r2, r3
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	68db      	ldr	r3, [r3, #12]
 800909a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800909e:	431a      	orrs	r2, r3
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	691b      	ldr	r3, [r3, #16]
 80090a4:	f003 0302 	and.w	r3, r3, #2
 80090a8:	431a      	orrs	r2, r3
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	695b      	ldr	r3, [r3, #20]
 80090ae:	f003 0301 	and.w	r3, r3, #1
 80090b2:	431a      	orrs	r2, r3
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	699b      	ldr	r3, [r3, #24]
 80090b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80090bc:	431a      	orrs	r2, r3
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	69db      	ldr	r3, [r3, #28]
 80090c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80090c6:	431a      	orrs	r2, r3
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6a1b      	ldr	r3, [r3, #32]
 80090cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090d0:	ea42 0103 	orr.w	r1, r2, r3
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090d8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	430a      	orrs	r2, r1
 80090e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	699b      	ldr	r3, [r3, #24]
 80090e8:	0c1a      	lsrs	r2, r3, #16
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f002 0204 	and.w	r2, r2, #4
 80090f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	69da      	ldr	r2, [r3, #28]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009102:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2200      	movs	r2, #0
 8009108:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2201      	movs	r2, #1
 800910e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009112:	2300      	movs	r3, #0
}
 8009114:	4618      	mov	r0, r3
 8009116:	3708      	adds	r7, #8
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}

0800911c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b088      	sub	sp, #32
 8009120:	af02      	add	r7, sp, #8
 8009122:	60f8      	str	r0, [r7, #12]
 8009124:	60b9      	str	r1, [r7, #8]
 8009126:	603b      	str	r3, [r7, #0]
 8009128:	4613      	mov	r3, r2
 800912a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800912c:	2300      	movs	r3, #0
 800912e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009138:	d112      	bne.n	8009160 <HAL_SPI_Receive+0x44>
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	689b      	ldr	r3, [r3, #8]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d10e      	bne.n	8009160 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2204      	movs	r2, #4
 8009146:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800914a:	88fa      	ldrh	r2, [r7, #6]
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	9300      	str	r3, [sp, #0]
 8009150:	4613      	mov	r3, r2
 8009152:	68ba      	ldr	r2, [r7, #8]
 8009154:	68b9      	ldr	r1, [r7, #8]
 8009156:	68f8      	ldr	r0, [r7, #12]
 8009158:	f000 f8f1 	bl	800933e <HAL_SPI_TransmitReceive>
 800915c:	4603      	mov	r3, r0
 800915e:	e0ea      	b.n	8009336 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009166:	2b01      	cmp	r3, #1
 8009168:	d101      	bne.n	800916e <HAL_SPI_Receive+0x52>
 800916a:	2302      	movs	r3, #2
 800916c:	e0e3      	b.n	8009336 <HAL_SPI_Receive+0x21a>
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2201      	movs	r2, #1
 8009172:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009176:	f7fd fc8d 	bl	8006a94 <HAL_GetTick>
 800917a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009182:	b2db      	uxtb	r3, r3
 8009184:	2b01      	cmp	r3, #1
 8009186:	d002      	beq.n	800918e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8009188:	2302      	movs	r3, #2
 800918a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800918c:	e0ca      	b.n	8009324 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d002      	beq.n	800919a <HAL_SPI_Receive+0x7e>
 8009194:	88fb      	ldrh	r3, [r7, #6]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d102      	bne.n	80091a0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800919a:	2301      	movs	r3, #1
 800919c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800919e:	e0c1      	b.n	8009324 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2204      	movs	r2, #4
 80091a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	2200      	movs	r2, #0
 80091ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	68ba      	ldr	r2, [r7, #8]
 80091b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	88fa      	ldrh	r2, [r7, #6]
 80091b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	88fa      	ldrh	r2, [r7, #6]
 80091be:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2200      	movs	r2, #0
 80091c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2200      	movs	r2, #0
 80091ca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2200      	movs	r2, #0
 80091d0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2200      	movs	r2, #0
 80091d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	2200      	movs	r2, #0
 80091dc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	689b      	ldr	r3, [r3, #8]
 80091e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091e6:	d10f      	bne.n	8009208 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	681a      	ldr	r2, [r3, #0]
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80091f6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	681a      	ldr	r2, [r3, #0]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009206:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009212:	2b40      	cmp	r3, #64	; 0x40
 8009214:	d007      	beq.n	8009226 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	681a      	ldr	r2, [r3, #0]
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009224:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d162      	bne.n	80092f4 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800922e:	e02e      	b.n	800928e <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	689b      	ldr	r3, [r3, #8]
 8009236:	f003 0301 	and.w	r3, r3, #1
 800923a:	2b01      	cmp	r3, #1
 800923c:	d115      	bne.n	800926a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f103 020c 	add.w	r2, r3, #12
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800924a:	7812      	ldrb	r2, [r2, #0]
 800924c:	b2d2      	uxtb	r2, r2
 800924e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009254:	1c5a      	adds	r2, r3, #1
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800925e:	b29b      	uxth	r3, r3
 8009260:	3b01      	subs	r3, #1
 8009262:	b29a      	uxth	r2, r3
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009268:	e011      	b.n	800928e <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800926a:	f7fd fc13 	bl	8006a94 <HAL_GetTick>
 800926e:	4602      	mov	r2, r0
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	1ad3      	subs	r3, r2, r3
 8009274:	683a      	ldr	r2, [r7, #0]
 8009276:	429a      	cmp	r2, r3
 8009278:	d803      	bhi.n	8009282 <HAL_SPI_Receive+0x166>
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009280:	d102      	bne.n	8009288 <HAL_SPI_Receive+0x16c>
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d102      	bne.n	800928e <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8009288:	2303      	movs	r3, #3
 800928a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800928c:	e04a      	b.n	8009324 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009292:	b29b      	uxth	r3, r3
 8009294:	2b00      	cmp	r3, #0
 8009296:	d1cb      	bne.n	8009230 <HAL_SPI_Receive+0x114>
 8009298:	e031      	b.n	80092fe <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	689b      	ldr	r3, [r3, #8]
 80092a0:	f003 0301 	and.w	r3, r3, #1
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d113      	bne.n	80092d0 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	68da      	ldr	r2, [r3, #12]
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092b2:	b292      	uxth	r2, r2
 80092b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092ba:	1c9a      	adds	r2, r3, #2
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092c4:	b29b      	uxth	r3, r3
 80092c6:	3b01      	subs	r3, #1
 80092c8:	b29a      	uxth	r2, r3
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80092ce:	e011      	b.n	80092f4 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092d0:	f7fd fbe0 	bl	8006a94 <HAL_GetTick>
 80092d4:	4602      	mov	r2, r0
 80092d6:	693b      	ldr	r3, [r7, #16]
 80092d8:	1ad3      	subs	r3, r2, r3
 80092da:	683a      	ldr	r2, [r7, #0]
 80092dc:	429a      	cmp	r2, r3
 80092de:	d803      	bhi.n	80092e8 <HAL_SPI_Receive+0x1cc>
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092e6:	d102      	bne.n	80092ee <HAL_SPI_Receive+0x1d2>
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d102      	bne.n	80092f4 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80092ee:	2303      	movs	r3, #3
 80092f0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80092f2:	e017      	b.n	8009324 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d1cd      	bne.n	800929a <HAL_SPI_Receive+0x17e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80092fe:	693a      	ldr	r2, [r7, #16]
 8009300:	6839      	ldr	r1, [r7, #0]
 8009302:	68f8      	ldr	r0, [r7, #12]
 8009304:	f000 fa46 	bl	8009794 <SPI_EndRxTransaction>
 8009308:	4603      	mov	r3, r0
 800930a:	2b00      	cmp	r3, #0
 800930c:	d002      	beq.n	8009314 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2220      	movs	r2, #32
 8009312:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009318:	2b00      	cmp	r3, #0
 800931a:	d002      	beq.n	8009322 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800931c:	2301      	movs	r3, #1
 800931e:	75fb      	strb	r3, [r7, #23]
 8009320:	e000      	b.n	8009324 <HAL_SPI_Receive+0x208>
  }

error :
 8009322:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2201      	movs	r2, #1
 8009328:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2200      	movs	r2, #0
 8009330:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009334:	7dfb      	ldrb	r3, [r7, #23]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3718      	adds	r7, #24
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}

0800933e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800933e:	b580      	push	{r7, lr}
 8009340:	b08c      	sub	sp, #48	; 0x30
 8009342:	af00      	add	r7, sp, #0
 8009344:	60f8      	str	r0, [r7, #12]
 8009346:	60b9      	str	r1, [r7, #8]
 8009348:	607a      	str	r2, [r7, #4]
 800934a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800934c:	2301      	movs	r3, #1
 800934e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009350:	2300      	movs	r3, #0
 8009352:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800935c:	2b01      	cmp	r3, #1
 800935e:	d101      	bne.n	8009364 <HAL_SPI_TransmitReceive+0x26>
 8009360:	2302      	movs	r3, #2
 8009362:	e18a      	b.n	800967a <HAL_SPI_TransmitReceive+0x33c>
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2201      	movs	r2, #1
 8009368:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800936c:	f7fd fb92 	bl	8006a94 <HAL_GetTick>
 8009370:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009378:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	685b      	ldr	r3, [r3, #4]
 8009380:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009382:	887b      	ldrh	r3, [r7, #2]
 8009384:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009386:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800938a:	2b01      	cmp	r3, #1
 800938c:	d00f      	beq.n	80093ae <HAL_SPI_TransmitReceive+0x70>
 800938e:	69fb      	ldr	r3, [r7, #28]
 8009390:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009394:	d107      	bne.n	80093a6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d103      	bne.n	80093a6 <HAL_SPI_TransmitReceive+0x68>
 800939e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80093a2:	2b04      	cmp	r3, #4
 80093a4:	d003      	beq.n	80093ae <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80093a6:	2302      	movs	r3, #2
 80093a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80093ac:	e15b      	b.n	8009666 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d005      	beq.n	80093c0 <HAL_SPI_TransmitReceive+0x82>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d002      	beq.n	80093c0 <HAL_SPI_TransmitReceive+0x82>
 80093ba:	887b      	ldrh	r3, [r7, #2]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d103      	bne.n	80093c8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80093c0:	2301      	movs	r3, #1
 80093c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80093c6:	e14e      	b.n	8009666 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	2b04      	cmp	r3, #4
 80093d2:	d003      	beq.n	80093dc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2205      	movs	r2, #5
 80093d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	2200      	movs	r2, #0
 80093e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	687a      	ldr	r2, [r7, #4]
 80093e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	887a      	ldrh	r2, [r7, #2]
 80093ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	887a      	ldrh	r2, [r7, #2]
 80093f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	68ba      	ldr	r2, [r7, #8]
 80093f8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	887a      	ldrh	r2, [r7, #2]
 80093fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	887a      	ldrh	r2, [r7, #2]
 8009404:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2200      	movs	r2, #0
 800940a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	2200      	movs	r2, #0
 8009410:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800941c:	2b40      	cmp	r3, #64	; 0x40
 800941e:	d007      	beq.n	8009430 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800942e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	68db      	ldr	r3, [r3, #12]
 8009434:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009438:	d178      	bne.n	800952c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d002      	beq.n	8009448 <HAL_SPI_TransmitReceive+0x10a>
 8009442:	8b7b      	ldrh	r3, [r7, #26]
 8009444:	2b01      	cmp	r3, #1
 8009446:	d166      	bne.n	8009516 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800944c:	881a      	ldrh	r2, [r3, #0]
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009458:	1c9a      	adds	r2, r3, #2
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009462:	b29b      	uxth	r3, r3
 8009464:	3b01      	subs	r3, #1
 8009466:	b29a      	uxth	r2, r3
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800946c:	e053      	b.n	8009516 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	f003 0302 	and.w	r3, r3, #2
 8009478:	2b02      	cmp	r3, #2
 800947a:	d11b      	bne.n	80094b4 <HAL_SPI_TransmitReceive+0x176>
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009480:	b29b      	uxth	r3, r3
 8009482:	2b00      	cmp	r3, #0
 8009484:	d016      	beq.n	80094b4 <HAL_SPI_TransmitReceive+0x176>
 8009486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009488:	2b01      	cmp	r3, #1
 800948a:	d113      	bne.n	80094b4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009490:	881a      	ldrh	r2, [r3, #0]
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800949c:	1c9a      	adds	r2, r3, #2
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	3b01      	subs	r3, #1
 80094aa:	b29a      	uxth	r2, r3
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80094b0:	2300      	movs	r3, #0
 80094b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	f003 0301 	and.w	r3, r3, #1
 80094be:	2b01      	cmp	r3, #1
 80094c0:	d119      	bne.n	80094f6 <HAL_SPI_TransmitReceive+0x1b8>
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d014      	beq.n	80094f6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	68da      	ldr	r2, [r3, #12]
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094d6:	b292      	uxth	r2, r2
 80094d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094de:	1c9a      	adds	r2, r3, #2
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	3b01      	subs	r3, #1
 80094ec:	b29a      	uxth	r2, r3
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80094f2:	2301      	movs	r3, #1
 80094f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80094f6:	f7fd facd 	bl	8006a94 <HAL_GetTick>
 80094fa:	4602      	mov	r2, r0
 80094fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094fe:	1ad3      	subs	r3, r2, r3
 8009500:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009502:	429a      	cmp	r2, r3
 8009504:	d807      	bhi.n	8009516 <HAL_SPI_TransmitReceive+0x1d8>
 8009506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009508:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800950c:	d003      	beq.n	8009516 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800950e:	2303      	movs	r3, #3
 8009510:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009514:	e0a7      	b.n	8009666 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800951a:	b29b      	uxth	r3, r3
 800951c:	2b00      	cmp	r3, #0
 800951e:	d1a6      	bne.n	800946e <HAL_SPI_TransmitReceive+0x130>
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009524:	b29b      	uxth	r3, r3
 8009526:	2b00      	cmp	r3, #0
 8009528:	d1a1      	bne.n	800946e <HAL_SPI_TransmitReceive+0x130>
 800952a:	e07c      	b.n	8009626 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	685b      	ldr	r3, [r3, #4]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d002      	beq.n	800953a <HAL_SPI_TransmitReceive+0x1fc>
 8009534:	8b7b      	ldrh	r3, [r7, #26]
 8009536:	2b01      	cmp	r3, #1
 8009538:	d16b      	bne.n	8009612 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	330c      	adds	r3, #12
 8009544:	7812      	ldrb	r2, [r2, #0]
 8009546:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800954c:	1c5a      	adds	r2, r3, #1
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009556:	b29b      	uxth	r3, r3
 8009558:	3b01      	subs	r3, #1
 800955a:	b29a      	uxth	r2, r3
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009560:	e057      	b.n	8009612 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	689b      	ldr	r3, [r3, #8]
 8009568:	f003 0302 	and.w	r3, r3, #2
 800956c:	2b02      	cmp	r3, #2
 800956e:	d11c      	bne.n	80095aa <HAL_SPI_TransmitReceive+0x26c>
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009574:	b29b      	uxth	r3, r3
 8009576:	2b00      	cmp	r3, #0
 8009578:	d017      	beq.n	80095aa <HAL_SPI_TransmitReceive+0x26c>
 800957a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800957c:	2b01      	cmp	r3, #1
 800957e:	d114      	bne.n	80095aa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	330c      	adds	r3, #12
 800958a:	7812      	ldrb	r2, [r2, #0]
 800958c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009592:	1c5a      	adds	r2, r3, #1
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800959c:	b29b      	uxth	r3, r3
 800959e:	3b01      	subs	r3, #1
 80095a0:	b29a      	uxth	r2, r3
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80095a6:	2300      	movs	r3, #0
 80095a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	f003 0301 	and.w	r3, r3, #1
 80095b4:	2b01      	cmp	r3, #1
 80095b6:	d119      	bne.n	80095ec <HAL_SPI_TransmitReceive+0x2ae>
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095bc:	b29b      	uxth	r3, r3
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d014      	beq.n	80095ec <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	68da      	ldr	r2, [r3, #12]
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095cc:	b2d2      	uxtb	r2, r2
 80095ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d4:	1c5a      	adds	r2, r3, #1
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095de:	b29b      	uxth	r3, r3
 80095e0:	3b01      	subs	r3, #1
 80095e2:	b29a      	uxth	r2, r3
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80095e8:	2301      	movs	r3, #1
 80095ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80095ec:	f7fd fa52 	bl	8006a94 <HAL_GetTick>
 80095f0:	4602      	mov	r2, r0
 80095f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f4:	1ad3      	subs	r3, r2, r3
 80095f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095f8:	429a      	cmp	r2, r3
 80095fa:	d803      	bhi.n	8009604 <HAL_SPI_TransmitReceive+0x2c6>
 80095fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009602:	d102      	bne.n	800960a <HAL_SPI_TransmitReceive+0x2cc>
 8009604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009606:	2b00      	cmp	r3, #0
 8009608:	d103      	bne.n	8009612 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800960a:	2303      	movs	r3, #3
 800960c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009610:	e029      	b.n	8009666 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009616:	b29b      	uxth	r3, r3
 8009618:	2b00      	cmp	r3, #0
 800961a:	d1a2      	bne.n	8009562 <HAL_SPI_TransmitReceive+0x224>
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009620:	b29b      	uxth	r3, r3
 8009622:	2b00      	cmp	r3, #0
 8009624:	d19d      	bne.n	8009562 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009626:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009628:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800962a:	68f8      	ldr	r0, [r7, #12]
 800962c:	f000 f904 	bl	8009838 <SPI_EndRxTxTransaction>
 8009630:	4603      	mov	r3, r0
 8009632:	2b00      	cmp	r3, #0
 8009634:	d006      	beq.n	8009644 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2220      	movs	r2, #32
 8009640:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009642:	e010      	b.n	8009666 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d10b      	bne.n	8009664 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800964c:	2300      	movs	r3, #0
 800964e:	617b      	str	r3, [r7, #20]
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	617b      	str	r3, [r7, #20]
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	689b      	ldr	r3, [r3, #8]
 800965e:	617b      	str	r3, [r7, #20]
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	e000      	b.n	8009666 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009664:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2201      	movs	r2, #1
 800966a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2200      	movs	r2, #0
 8009672:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009676:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800967a:	4618      	mov	r0, r3
 800967c:	3730      	adds	r7, #48	; 0x30
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
	...

08009684 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b088      	sub	sp, #32
 8009688:	af00      	add	r7, sp, #0
 800968a:	60f8      	str	r0, [r7, #12]
 800968c:	60b9      	str	r1, [r7, #8]
 800968e:	603b      	str	r3, [r7, #0]
 8009690:	4613      	mov	r3, r2
 8009692:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009694:	f7fd f9fe 	bl	8006a94 <HAL_GetTick>
 8009698:	4602      	mov	r2, r0
 800969a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800969c:	1a9b      	subs	r3, r3, r2
 800969e:	683a      	ldr	r2, [r7, #0]
 80096a0:	4413      	add	r3, r2
 80096a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80096a4:	f7fd f9f6 	bl	8006a94 <HAL_GetTick>
 80096a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80096aa:	4b39      	ldr	r3, [pc, #228]	; (8009790 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	015b      	lsls	r3, r3, #5
 80096b0:	0d1b      	lsrs	r3, r3, #20
 80096b2:	69fa      	ldr	r2, [r7, #28]
 80096b4:	fb02 f303 	mul.w	r3, r2, r3
 80096b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096ba:	e054      	b.n	8009766 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80096c2:	d050      	beq.n	8009766 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80096c4:	f7fd f9e6 	bl	8006a94 <HAL_GetTick>
 80096c8:	4602      	mov	r2, r0
 80096ca:	69bb      	ldr	r3, [r7, #24]
 80096cc:	1ad3      	subs	r3, r2, r3
 80096ce:	69fa      	ldr	r2, [r7, #28]
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d902      	bls.n	80096da <SPI_WaitFlagStateUntilTimeout+0x56>
 80096d4:	69fb      	ldr	r3, [r7, #28]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d13d      	bne.n	8009756 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	685a      	ldr	r2, [r3, #4]
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80096e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80096f2:	d111      	bne.n	8009718 <SPI_WaitFlagStateUntilTimeout+0x94>
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	689b      	ldr	r3, [r3, #8]
 80096f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80096fc:	d004      	beq.n	8009708 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	689b      	ldr	r3, [r3, #8]
 8009702:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009706:	d107      	bne.n	8009718 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	681a      	ldr	r2, [r3, #0]
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009716:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800971c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009720:	d10f      	bne.n	8009742 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009730:	601a      	str	r2, [r3, #0]
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	681a      	ldr	r2, [r3, #0]
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009740:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2201      	movs	r2, #1
 8009746:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2200      	movs	r2, #0
 800974e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009752:	2303      	movs	r3, #3
 8009754:	e017      	b.n	8009786 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d101      	bne.n	8009760 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800975c:	2300      	movs	r3, #0
 800975e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009760:	697b      	ldr	r3, [r7, #20]
 8009762:	3b01      	subs	r3, #1
 8009764:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	689a      	ldr	r2, [r3, #8]
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	4013      	ands	r3, r2
 8009770:	68ba      	ldr	r2, [r7, #8]
 8009772:	429a      	cmp	r2, r3
 8009774:	bf0c      	ite	eq
 8009776:	2301      	moveq	r3, #1
 8009778:	2300      	movne	r3, #0
 800977a:	b2db      	uxtb	r3, r3
 800977c:	461a      	mov	r2, r3
 800977e:	79fb      	ldrb	r3, [r7, #7]
 8009780:	429a      	cmp	r2, r3
 8009782:	d19b      	bne.n	80096bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009784:	2300      	movs	r3, #0
}
 8009786:	4618      	mov	r0, r3
 8009788:	3720      	adds	r7, #32
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}
 800978e:	bf00      	nop
 8009790:	20000060 	.word	0x20000060

08009794 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b086      	sub	sp, #24
 8009798:	af02      	add	r7, sp, #8
 800979a:	60f8      	str	r0, [r7, #12]
 800979c:	60b9      	str	r1, [r7, #8]
 800979e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	685b      	ldr	r3, [r3, #4]
 80097a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80097a8:	d111      	bne.n	80097ce <SPI_EndRxTransaction+0x3a>
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	689b      	ldr	r3, [r3, #8]
 80097ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097b2:	d004      	beq.n	80097be <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	689b      	ldr	r3, [r3, #8]
 80097b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097bc:	d107      	bne.n	80097ce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097cc:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	685b      	ldr	r3, [r3, #4]
 80097d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80097d6:	d117      	bne.n	8009808 <SPI_EndRxTransaction+0x74>
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	689b      	ldr	r3, [r3, #8]
 80097dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097e0:	d112      	bne.n	8009808 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	9300      	str	r3, [sp, #0]
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	2200      	movs	r2, #0
 80097ea:	2101      	movs	r1, #1
 80097ec:	68f8      	ldr	r0, [r7, #12]
 80097ee:	f7ff ff49 	bl	8009684 <SPI_WaitFlagStateUntilTimeout>
 80097f2:	4603      	mov	r3, r0
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d01a      	beq.n	800982e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097fc:	f043 0220 	orr.w	r2, r3, #32
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009804:	2303      	movs	r3, #3
 8009806:	e013      	b.n	8009830 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	9300      	str	r3, [sp, #0]
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	2200      	movs	r2, #0
 8009810:	2180      	movs	r1, #128	; 0x80
 8009812:	68f8      	ldr	r0, [r7, #12]
 8009814:	f7ff ff36 	bl	8009684 <SPI_WaitFlagStateUntilTimeout>
 8009818:	4603      	mov	r3, r0
 800981a:	2b00      	cmp	r3, #0
 800981c:	d007      	beq.n	800982e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009822:	f043 0220 	orr.w	r2, r3, #32
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800982a:	2303      	movs	r3, #3
 800982c:	e000      	b.n	8009830 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800982e:	2300      	movs	r3, #0
}
 8009830:	4618      	mov	r0, r3
 8009832:	3710      	adds	r7, #16
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b086      	sub	sp, #24
 800983c:	af02      	add	r7, sp, #8
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	60b9      	str	r1, [r7, #8]
 8009842:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	9300      	str	r3, [sp, #0]
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	2200      	movs	r2, #0
 800984c:	2180      	movs	r1, #128	; 0x80
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	f7ff ff18 	bl	8009684 <SPI_WaitFlagStateUntilTimeout>
 8009854:	4603      	mov	r3, r0
 8009856:	2b00      	cmp	r3, #0
 8009858:	d007      	beq.n	800986a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800985e:	f043 0220 	orr.w	r2, r3, #32
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8009866:	2303      	movs	r3, #3
 8009868:	e000      	b.n	800986c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800986a:	2300      	movs	r3, #0
}
 800986c:	4618      	mov	r0, r3
 800986e:	3710      	adds	r7, #16
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}

08009874 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b082      	sub	sp, #8
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d101      	bne.n	8009886 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009882:	2301      	movs	r3, #1
 8009884:	e041      	b.n	800990a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800988c:	b2db      	uxtb	r3, r3
 800988e:	2b00      	cmp	r3, #0
 8009890:	d106      	bne.n	80098a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2200      	movs	r2, #0
 8009896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f7fc fa12 	bl	8005cc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2202      	movs	r2, #2
 80098a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681a      	ldr	r2, [r3, #0]
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	3304      	adds	r3, #4
 80098b0:	4619      	mov	r1, r3
 80098b2:	4610      	mov	r0, r2
 80098b4:	f000 fcb2 	bl	800a21c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2201      	movs	r2, #1
 80098bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2201      	movs	r2, #1
 80098c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2201      	movs	r2, #1
 80098cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2201      	movs	r2, #1
 80098d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2201      	movs	r2, #1
 80098dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2201      	movs	r2, #1
 80098e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2201      	movs	r2, #1
 80098ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2201      	movs	r2, #1
 80098f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2201      	movs	r2, #1
 80098fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2201      	movs	r2, #1
 8009904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009908:	2300      	movs	r3, #0
}
 800990a:	4618      	mov	r0, r3
 800990c:	3708      	adds	r7, #8
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}

08009912 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009912:	b580      	push	{r7, lr}
 8009914:	b082      	sub	sp, #8
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d101      	bne.n	8009924 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009920:	2301      	movs	r3, #1
 8009922:	e041      	b.n	80099a8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800992a:	b2db      	uxtb	r3, r3
 800992c:	2b00      	cmp	r3, #0
 800992e:	d106      	bne.n	800993e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 f839 	bl	80099b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2202      	movs	r2, #2
 8009942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681a      	ldr	r2, [r3, #0]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	3304      	adds	r3, #4
 800994e:	4619      	mov	r1, r3
 8009950:	4610      	mov	r0, r2
 8009952:	f000 fc63 	bl	800a21c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2201      	movs	r2, #1
 800995a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2201      	movs	r2, #1
 8009962:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2201      	movs	r2, #1
 800996a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2201      	movs	r2, #1
 8009972:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2201      	movs	r2, #1
 800997a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2201      	movs	r2, #1
 8009982:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2201      	movs	r2, #1
 800998a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2201      	movs	r2, #1
 8009992:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2201      	movs	r2, #1
 800999a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2201      	movs	r2, #1
 80099a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099a6:	2300      	movs	r3, #0
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3708      	adds	r7, #8
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80099b8:	bf00      	nop
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	bc80      	pop	{r7}
 80099c0:	4770      	bx	lr
	...

080099c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b084      	sub	sp, #16
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d109      	bne.n	80099e8 <HAL_TIM_PWM_Start+0x24>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80099da:	b2db      	uxtb	r3, r3
 80099dc:	2b01      	cmp	r3, #1
 80099de:	bf14      	ite	ne
 80099e0:	2301      	movne	r3, #1
 80099e2:	2300      	moveq	r3, #0
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	e022      	b.n	8009a2e <HAL_TIM_PWM_Start+0x6a>
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	2b04      	cmp	r3, #4
 80099ec:	d109      	bne.n	8009a02 <HAL_TIM_PWM_Start+0x3e>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80099f4:	b2db      	uxtb	r3, r3
 80099f6:	2b01      	cmp	r3, #1
 80099f8:	bf14      	ite	ne
 80099fa:	2301      	movne	r3, #1
 80099fc:	2300      	moveq	r3, #0
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	e015      	b.n	8009a2e <HAL_TIM_PWM_Start+0x6a>
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	2b08      	cmp	r3, #8
 8009a06:	d109      	bne.n	8009a1c <HAL_TIM_PWM_Start+0x58>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a0e:	b2db      	uxtb	r3, r3
 8009a10:	2b01      	cmp	r3, #1
 8009a12:	bf14      	ite	ne
 8009a14:	2301      	movne	r3, #1
 8009a16:	2300      	moveq	r3, #0
 8009a18:	b2db      	uxtb	r3, r3
 8009a1a:	e008      	b.n	8009a2e <HAL_TIM_PWM_Start+0x6a>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	bf14      	ite	ne
 8009a28:	2301      	movne	r3, #1
 8009a2a:	2300      	moveq	r3, #0
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d001      	beq.n	8009a36 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009a32:	2301      	movs	r3, #1
 8009a34:	e05e      	b.n	8009af4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d104      	bne.n	8009a46 <HAL_TIM_PWM_Start+0x82>
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2202      	movs	r2, #2
 8009a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a44:	e013      	b.n	8009a6e <HAL_TIM_PWM_Start+0xaa>
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	2b04      	cmp	r3, #4
 8009a4a:	d104      	bne.n	8009a56 <HAL_TIM_PWM_Start+0x92>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2202      	movs	r2, #2
 8009a50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a54:	e00b      	b.n	8009a6e <HAL_TIM_PWM_Start+0xaa>
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	2b08      	cmp	r3, #8
 8009a5a:	d104      	bne.n	8009a66 <HAL_TIM_PWM_Start+0xa2>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2202      	movs	r2, #2
 8009a60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a64:	e003      	b.n	8009a6e <HAL_TIM_PWM_Start+0xaa>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2202      	movs	r2, #2
 8009a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2201      	movs	r2, #1
 8009a74:	6839      	ldr	r1, [r7, #0]
 8009a76:	4618      	mov	r0, r3
 8009a78:	f000 fe50 	bl	800a71c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4a1e      	ldr	r2, [pc, #120]	; (8009afc <HAL_TIM_PWM_Start+0x138>)
 8009a82:	4293      	cmp	r3, r2
 8009a84:	d107      	bne.n	8009a96 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009a94:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a18      	ldr	r2, [pc, #96]	; (8009afc <HAL_TIM_PWM_Start+0x138>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d00e      	beq.n	8009abe <HAL_TIM_PWM_Start+0xfa>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009aa8:	d009      	beq.n	8009abe <HAL_TIM_PWM_Start+0xfa>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	4a14      	ldr	r2, [pc, #80]	; (8009b00 <HAL_TIM_PWM_Start+0x13c>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d004      	beq.n	8009abe <HAL_TIM_PWM_Start+0xfa>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	4a12      	ldr	r2, [pc, #72]	; (8009b04 <HAL_TIM_PWM_Start+0x140>)
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d111      	bne.n	8009ae2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	f003 0307 	and.w	r3, r3, #7
 8009ac8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	2b06      	cmp	r3, #6
 8009ace:	d010      	beq.n	8009af2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f042 0201 	orr.w	r2, r2, #1
 8009ade:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ae0:	e007      	b.n	8009af2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	681a      	ldr	r2, [r3, #0]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f042 0201 	orr.w	r2, r2, #1
 8009af0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009af2:	2300      	movs	r3, #0
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	3710      	adds	r7, #16
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}
 8009afc:	40012c00 	.word	0x40012c00
 8009b00:	40000400 	.word	0x40000400
 8009b04:	40000800 	.word	0x40000800

08009b08 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b084      	sub	sp, #16
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
 8009b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d109      	bne.n	8009b2c <HAL_TIM_PWM_Start_IT+0x24>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009b1e:	b2db      	uxtb	r3, r3
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	bf14      	ite	ne
 8009b24:	2301      	movne	r3, #1
 8009b26:	2300      	moveq	r3, #0
 8009b28:	b2db      	uxtb	r3, r3
 8009b2a:	e022      	b.n	8009b72 <HAL_TIM_PWM_Start_IT+0x6a>
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	2b04      	cmp	r3, #4
 8009b30:	d109      	bne.n	8009b46 <HAL_TIM_PWM_Start_IT+0x3e>
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009b38:	b2db      	uxtb	r3, r3
 8009b3a:	2b01      	cmp	r3, #1
 8009b3c:	bf14      	ite	ne
 8009b3e:	2301      	movne	r3, #1
 8009b40:	2300      	moveq	r3, #0
 8009b42:	b2db      	uxtb	r3, r3
 8009b44:	e015      	b.n	8009b72 <HAL_TIM_PWM_Start_IT+0x6a>
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	2b08      	cmp	r3, #8
 8009b4a:	d109      	bne.n	8009b60 <HAL_TIM_PWM_Start_IT+0x58>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	2b01      	cmp	r3, #1
 8009b56:	bf14      	ite	ne
 8009b58:	2301      	movne	r3, #1
 8009b5a:	2300      	moveq	r3, #0
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	e008      	b.n	8009b72 <HAL_TIM_PWM_Start_IT+0x6a>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b66:	b2db      	uxtb	r3, r3
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	bf14      	ite	ne
 8009b6c:	2301      	movne	r3, #1
 8009b6e:	2300      	moveq	r3, #0
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d001      	beq.n	8009b7a <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 8009b76:	2301      	movs	r3, #1
 8009b78:	e0a4      	b.n	8009cc4 <HAL_TIM_PWM_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d104      	bne.n	8009b8a <HAL_TIM_PWM_Start_IT+0x82>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2202      	movs	r2, #2
 8009b84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b88:	e013      	b.n	8009bb2 <HAL_TIM_PWM_Start_IT+0xaa>
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	2b04      	cmp	r3, #4
 8009b8e:	d104      	bne.n	8009b9a <HAL_TIM_PWM_Start_IT+0x92>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2202      	movs	r2, #2
 8009b94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b98:	e00b      	b.n	8009bb2 <HAL_TIM_PWM_Start_IT+0xaa>
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	2b08      	cmp	r3, #8
 8009b9e:	d104      	bne.n	8009baa <HAL_TIM_PWM_Start_IT+0xa2>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2202      	movs	r2, #2
 8009ba4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ba8:	e003      	b.n	8009bb2 <HAL_TIM_PWM_Start_IT+0xaa>
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2202      	movs	r2, #2
 8009bae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	2b0c      	cmp	r3, #12
 8009bb6:	d841      	bhi.n	8009c3c <HAL_TIM_PWM_Start_IT+0x134>
 8009bb8:	a201      	add	r2, pc, #4	; (adr r2, 8009bc0 <HAL_TIM_PWM_Start_IT+0xb8>)
 8009bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bbe:	bf00      	nop
 8009bc0:	08009bf5 	.word	0x08009bf5
 8009bc4:	08009c3d 	.word	0x08009c3d
 8009bc8:	08009c3d 	.word	0x08009c3d
 8009bcc:	08009c3d 	.word	0x08009c3d
 8009bd0:	08009c07 	.word	0x08009c07
 8009bd4:	08009c3d 	.word	0x08009c3d
 8009bd8:	08009c3d 	.word	0x08009c3d
 8009bdc:	08009c3d 	.word	0x08009c3d
 8009be0:	08009c19 	.word	0x08009c19
 8009be4:	08009c3d 	.word	0x08009c3d
 8009be8:	08009c3d 	.word	0x08009c3d
 8009bec:	08009c3d 	.word	0x08009c3d
 8009bf0:	08009c2b 	.word	0x08009c2b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	68da      	ldr	r2, [r3, #12]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f042 0202 	orr.w	r2, r2, #2
 8009c02:	60da      	str	r2, [r3, #12]
      break;
 8009c04:	e01b      	b.n	8009c3e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	68da      	ldr	r2, [r3, #12]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f042 0204 	orr.w	r2, r2, #4
 8009c14:	60da      	str	r2, [r3, #12]
      break;
 8009c16:	e012      	b.n	8009c3e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	68da      	ldr	r2, [r3, #12]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f042 0208 	orr.w	r2, r2, #8
 8009c26:	60da      	str	r2, [r3, #12]
      break;
 8009c28:	e009      	b.n	8009c3e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	68da      	ldr	r2, [r3, #12]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f042 0210 	orr.w	r2, r2, #16
 8009c38:	60da      	str	r2, [r3, #12]
      break;
 8009c3a:	e000      	b.n	8009c3e <HAL_TIM_PWM_Start_IT+0x136>
    }

    default:
      break;
 8009c3c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	2201      	movs	r2, #1
 8009c44:	6839      	ldr	r1, [r7, #0]
 8009c46:	4618      	mov	r0, r3
 8009c48:	f000 fd68 	bl	800a71c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a1e      	ldr	r2, [pc, #120]	; (8009ccc <HAL_TIM_PWM_Start_IT+0x1c4>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d107      	bne.n	8009c66 <HAL_TIM_PWM_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009c64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4a18      	ldr	r2, [pc, #96]	; (8009ccc <HAL_TIM_PWM_Start_IT+0x1c4>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d00e      	beq.n	8009c8e <HAL_TIM_PWM_Start_IT+0x186>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c78:	d009      	beq.n	8009c8e <HAL_TIM_PWM_Start_IT+0x186>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	4a14      	ldr	r2, [pc, #80]	; (8009cd0 <HAL_TIM_PWM_Start_IT+0x1c8>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d004      	beq.n	8009c8e <HAL_TIM_PWM_Start_IT+0x186>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	4a12      	ldr	r2, [pc, #72]	; (8009cd4 <HAL_TIM_PWM_Start_IT+0x1cc>)
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d111      	bne.n	8009cb2 <HAL_TIM_PWM_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	689b      	ldr	r3, [r3, #8]
 8009c94:	f003 0307 	and.w	r3, r3, #7
 8009c98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2b06      	cmp	r3, #6
 8009c9e:	d010      	beq.n	8009cc2 <HAL_TIM_PWM_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	681a      	ldr	r2, [r3, #0]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f042 0201 	orr.w	r2, r2, #1
 8009cae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cb0:	e007      	b.n	8009cc2 <HAL_TIM_PWM_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	681a      	ldr	r2, [r3, #0]
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f042 0201 	orr.w	r2, r2, #1
 8009cc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009cc2:	2300      	movs	r3, #0
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	3710      	adds	r7, #16
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	bd80      	pop	{r7, pc}
 8009ccc:	40012c00 	.word	0x40012c00
 8009cd0:	40000400 	.word	0x40000400
 8009cd4:	40000800 	.word	0x40000800

08009cd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b082      	sub	sp, #8
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	691b      	ldr	r3, [r3, #16]
 8009ce6:	f003 0302 	and.w	r3, r3, #2
 8009cea:	2b02      	cmp	r3, #2
 8009cec:	d122      	bne.n	8009d34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	68db      	ldr	r3, [r3, #12]
 8009cf4:	f003 0302 	and.w	r3, r3, #2
 8009cf8:	2b02      	cmp	r3, #2
 8009cfa:	d11b      	bne.n	8009d34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f06f 0202 	mvn.w	r2, #2
 8009d04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2201      	movs	r2, #1
 8009d0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	699b      	ldr	r3, [r3, #24]
 8009d12:	f003 0303 	and.w	r3, r3, #3
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d003      	beq.n	8009d22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009d1a:	6878      	ldr	r0, [r7, #4]
 8009d1c:	f000 fa62 	bl	800a1e4 <HAL_TIM_IC_CaptureCallback>
 8009d20:	e005      	b.n	8009d2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f000 fa55 	bl	800a1d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 fa64 	bl	800a1f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2200      	movs	r2, #0
 8009d32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	691b      	ldr	r3, [r3, #16]
 8009d3a:	f003 0304 	and.w	r3, r3, #4
 8009d3e:	2b04      	cmp	r3, #4
 8009d40:	d122      	bne.n	8009d88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	68db      	ldr	r3, [r3, #12]
 8009d48:	f003 0304 	and.w	r3, r3, #4
 8009d4c:	2b04      	cmp	r3, #4
 8009d4e:	d11b      	bne.n	8009d88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f06f 0204 	mvn.w	r2, #4
 8009d58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2202      	movs	r2, #2
 8009d5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	699b      	ldr	r3, [r3, #24]
 8009d66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d003      	beq.n	8009d76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 fa38 	bl	800a1e4 <HAL_TIM_IC_CaptureCallback>
 8009d74:	e005      	b.n	8009d82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 fa2b 	bl	800a1d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 fa3a 	bl	800a1f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2200      	movs	r2, #0
 8009d86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	691b      	ldr	r3, [r3, #16]
 8009d8e:	f003 0308 	and.w	r3, r3, #8
 8009d92:	2b08      	cmp	r3, #8
 8009d94:	d122      	bne.n	8009ddc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	68db      	ldr	r3, [r3, #12]
 8009d9c:	f003 0308 	and.w	r3, r3, #8
 8009da0:	2b08      	cmp	r3, #8
 8009da2:	d11b      	bne.n	8009ddc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f06f 0208 	mvn.w	r2, #8
 8009dac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2204      	movs	r2, #4
 8009db2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	69db      	ldr	r3, [r3, #28]
 8009dba:	f003 0303 	and.w	r3, r3, #3
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d003      	beq.n	8009dca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 fa0e 	bl	800a1e4 <HAL_TIM_IC_CaptureCallback>
 8009dc8:	e005      	b.n	8009dd6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f000 fa01 	bl	800a1d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f000 fa10 	bl	800a1f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	691b      	ldr	r3, [r3, #16]
 8009de2:	f003 0310 	and.w	r3, r3, #16
 8009de6:	2b10      	cmp	r3, #16
 8009de8:	d122      	bne.n	8009e30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	68db      	ldr	r3, [r3, #12]
 8009df0:	f003 0310 	and.w	r3, r3, #16
 8009df4:	2b10      	cmp	r3, #16
 8009df6:	d11b      	bne.n	8009e30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f06f 0210 	mvn.w	r2, #16
 8009e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2208      	movs	r2, #8
 8009e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	69db      	ldr	r3, [r3, #28]
 8009e0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d003      	beq.n	8009e1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f000 f9e4 	bl	800a1e4 <HAL_TIM_IC_CaptureCallback>
 8009e1c:	e005      	b.n	8009e2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 f9d7 	bl	800a1d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f000 f9e6 	bl	800a1f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	691b      	ldr	r3, [r3, #16]
 8009e36:	f003 0301 	and.w	r3, r3, #1
 8009e3a:	2b01      	cmp	r3, #1
 8009e3c:	d10e      	bne.n	8009e5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	68db      	ldr	r3, [r3, #12]
 8009e44:	f003 0301 	and.w	r3, r3, #1
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d107      	bne.n	8009e5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f06f 0201 	mvn.w	r2, #1
 8009e54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f7f9 fe78 	bl	8003b4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	691b      	ldr	r3, [r3, #16]
 8009e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e66:	2b80      	cmp	r3, #128	; 0x80
 8009e68:	d10e      	bne.n	8009e88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	68db      	ldr	r3, [r3, #12]
 8009e70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e74:	2b80      	cmp	r3, #128	; 0x80
 8009e76:	d107      	bne.n	8009e88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f000 fd26 	bl	800a8d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	691b      	ldr	r3, [r3, #16]
 8009e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e92:	2b40      	cmp	r3, #64	; 0x40
 8009e94:	d10e      	bne.n	8009eb4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	68db      	ldr	r3, [r3, #12]
 8009e9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ea0:	2b40      	cmp	r3, #64	; 0x40
 8009ea2:	d107      	bne.n	8009eb4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009eac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009eae:	6878      	ldr	r0, [r7, #4]
 8009eb0:	f000 f9aa 	bl	800a208 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	691b      	ldr	r3, [r3, #16]
 8009eba:	f003 0320 	and.w	r3, r3, #32
 8009ebe:	2b20      	cmp	r3, #32
 8009ec0:	d10e      	bne.n	8009ee0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	68db      	ldr	r3, [r3, #12]
 8009ec8:	f003 0320 	and.w	r3, r3, #32
 8009ecc:	2b20      	cmp	r3, #32
 8009ece:	d107      	bne.n	8009ee0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f06f 0220 	mvn.w	r2, #32
 8009ed8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f000 fcf1 	bl	800a8c2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009ee0:	bf00      	nop
 8009ee2:	3708      	adds	r7, #8
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}

08009ee8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b084      	sub	sp, #16
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	60f8      	str	r0, [r7, #12]
 8009ef0:	60b9      	str	r1, [r7, #8]
 8009ef2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d101      	bne.n	8009f02 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009efe:	2302      	movs	r3, #2
 8009f00:	e0ac      	b.n	800a05c <HAL_TIM_PWM_ConfigChannel+0x174>
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2201      	movs	r2, #1
 8009f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2b0c      	cmp	r3, #12
 8009f0e:	f200 809f 	bhi.w	800a050 <HAL_TIM_PWM_ConfigChannel+0x168>
 8009f12:	a201      	add	r2, pc, #4	; (adr r2, 8009f18 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8009f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f18:	08009f4d 	.word	0x08009f4d
 8009f1c:	0800a051 	.word	0x0800a051
 8009f20:	0800a051 	.word	0x0800a051
 8009f24:	0800a051 	.word	0x0800a051
 8009f28:	08009f8d 	.word	0x08009f8d
 8009f2c:	0800a051 	.word	0x0800a051
 8009f30:	0800a051 	.word	0x0800a051
 8009f34:	0800a051 	.word	0x0800a051
 8009f38:	08009fcf 	.word	0x08009fcf
 8009f3c:	0800a051 	.word	0x0800a051
 8009f40:	0800a051 	.word	0x0800a051
 8009f44:	0800a051 	.word	0x0800a051
 8009f48:	0800a00f 	.word	0x0800a00f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	68b9      	ldr	r1, [r7, #8]
 8009f52:	4618      	mov	r0, r3
 8009f54:	f000 f9c4 	bl	800a2e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	699a      	ldr	r2, [r3, #24]
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f042 0208 	orr.w	r2, r2, #8
 8009f66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	699a      	ldr	r2, [r3, #24]
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f022 0204 	bic.w	r2, r2, #4
 8009f76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	6999      	ldr	r1, [r3, #24]
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	691a      	ldr	r2, [r3, #16]
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	430a      	orrs	r2, r1
 8009f88:	619a      	str	r2, [r3, #24]
      break;
 8009f8a:	e062      	b.n	800a052 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	68b9      	ldr	r1, [r7, #8]
 8009f92:	4618      	mov	r0, r3
 8009f94:	f000 fa0a 	bl	800a3ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	699a      	ldr	r2, [r3, #24]
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009fa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	699a      	ldr	r2, [r3, #24]
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009fb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	6999      	ldr	r1, [r3, #24]
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	691b      	ldr	r3, [r3, #16]
 8009fc2:	021a      	lsls	r2, r3, #8
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	430a      	orrs	r2, r1
 8009fca:	619a      	str	r2, [r3, #24]
      break;
 8009fcc:	e041      	b.n	800a052 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	68b9      	ldr	r1, [r7, #8]
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f000 fa53 	bl	800a480 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	69da      	ldr	r2, [r3, #28]
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f042 0208 	orr.w	r2, r2, #8
 8009fe8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	69da      	ldr	r2, [r3, #28]
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f022 0204 	bic.w	r2, r2, #4
 8009ff8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	69d9      	ldr	r1, [r3, #28]
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	691a      	ldr	r2, [r3, #16]
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	430a      	orrs	r2, r1
 800a00a:	61da      	str	r2, [r3, #28]
      break;
 800a00c:	e021      	b.n	800a052 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68b9      	ldr	r1, [r7, #8]
 800a014:	4618      	mov	r0, r3
 800a016:	f000 fa9d 	bl	800a554 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	69da      	ldr	r2, [r3, #28]
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a028:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	69da      	ldr	r2, [r3, #28]
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a038:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	69d9      	ldr	r1, [r3, #28]
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	691b      	ldr	r3, [r3, #16]
 800a044:	021a      	lsls	r2, r3, #8
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	430a      	orrs	r2, r1
 800a04c:	61da      	str	r2, [r3, #28]
      break;
 800a04e:	e000      	b.n	800a052 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800a050:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2200      	movs	r2, #0
 800a056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a05a:	2300      	movs	r3, #0
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3710      	adds	r7, #16
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}

0800a064 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b084      	sub	sp, #16
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
 800a06c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a074:	2b01      	cmp	r3, #1
 800a076:	d101      	bne.n	800a07c <HAL_TIM_ConfigClockSource+0x18>
 800a078:	2302      	movs	r3, #2
 800a07a:	e0a6      	b.n	800a1ca <HAL_TIM_ConfigClockSource+0x166>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2201      	movs	r2, #1
 800a080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2202      	movs	r2, #2
 800a088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a09a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a0a2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	68fa      	ldr	r2, [r7, #12]
 800a0aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	2b40      	cmp	r3, #64	; 0x40
 800a0b2:	d067      	beq.n	800a184 <HAL_TIM_ConfigClockSource+0x120>
 800a0b4:	2b40      	cmp	r3, #64	; 0x40
 800a0b6:	d80b      	bhi.n	800a0d0 <HAL_TIM_ConfigClockSource+0x6c>
 800a0b8:	2b10      	cmp	r3, #16
 800a0ba:	d073      	beq.n	800a1a4 <HAL_TIM_ConfigClockSource+0x140>
 800a0bc:	2b10      	cmp	r3, #16
 800a0be:	d802      	bhi.n	800a0c6 <HAL_TIM_ConfigClockSource+0x62>
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d06f      	beq.n	800a1a4 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800a0c4:	e078      	b.n	800a1b8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a0c6:	2b20      	cmp	r3, #32
 800a0c8:	d06c      	beq.n	800a1a4 <HAL_TIM_ConfigClockSource+0x140>
 800a0ca:	2b30      	cmp	r3, #48	; 0x30
 800a0cc:	d06a      	beq.n	800a1a4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800a0ce:	e073      	b.n	800a1b8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a0d0:	2b70      	cmp	r3, #112	; 0x70
 800a0d2:	d00d      	beq.n	800a0f0 <HAL_TIM_ConfigClockSource+0x8c>
 800a0d4:	2b70      	cmp	r3, #112	; 0x70
 800a0d6:	d804      	bhi.n	800a0e2 <HAL_TIM_ConfigClockSource+0x7e>
 800a0d8:	2b50      	cmp	r3, #80	; 0x50
 800a0da:	d033      	beq.n	800a144 <HAL_TIM_ConfigClockSource+0xe0>
 800a0dc:	2b60      	cmp	r3, #96	; 0x60
 800a0de:	d041      	beq.n	800a164 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800a0e0:	e06a      	b.n	800a1b8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a0e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0e6:	d066      	beq.n	800a1b6 <HAL_TIM_ConfigClockSource+0x152>
 800a0e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a0ec:	d017      	beq.n	800a11e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800a0ee:	e063      	b.n	800a1b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6818      	ldr	r0, [r3, #0]
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	6899      	ldr	r1, [r3, #8]
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	685a      	ldr	r2, [r3, #4]
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	68db      	ldr	r3, [r3, #12]
 800a100:	f000 faed 	bl	800a6de <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	689b      	ldr	r3, [r3, #8]
 800a10a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a112:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	68fa      	ldr	r2, [r7, #12]
 800a11a:	609a      	str	r2, [r3, #8]
      break;
 800a11c:	e04c      	b.n	800a1b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6818      	ldr	r0, [r3, #0]
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	6899      	ldr	r1, [r3, #8]
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	685a      	ldr	r2, [r3, #4]
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	68db      	ldr	r3, [r3, #12]
 800a12e:	f000 fad6 	bl	800a6de <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	689a      	ldr	r2, [r3, #8]
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a140:	609a      	str	r2, [r3, #8]
      break;
 800a142:	e039      	b.n	800a1b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6818      	ldr	r0, [r3, #0]
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	6859      	ldr	r1, [r3, #4]
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	68db      	ldr	r3, [r3, #12]
 800a150:	461a      	mov	r2, r3
 800a152:	f000 fa4d 	bl	800a5f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	2150      	movs	r1, #80	; 0x50
 800a15c:	4618      	mov	r0, r3
 800a15e:	f000 faa4 	bl	800a6aa <TIM_ITRx_SetConfig>
      break;
 800a162:	e029      	b.n	800a1b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6818      	ldr	r0, [r3, #0]
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	6859      	ldr	r1, [r3, #4]
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	68db      	ldr	r3, [r3, #12]
 800a170:	461a      	mov	r2, r3
 800a172:	f000 fa6b 	bl	800a64c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	2160      	movs	r1, #96	; 0x60
 800a17c:	4618      	mov	r0, r3
 800a17e:	f000 fa94 	bl	800a6aa <TIM_ITRx_SetConfig>
      break;
 800a182:	e019      	b.n	800a1b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6818      	ldr	r0, [r3, #0]
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	6859      	ldr	r1, [r3, #4]
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	68db      	ldr	r3, [r3, #12]
 800a190:	461a      	mov	r2, r3
 800a192:	f000 fa2d 	bl	800a5f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	2140      	movs	r1, #64	; 0x40
 800a19c:	4618      	mov	r0, r3
 800a19e:	f000 fa84 	bl	800a6aa <TIM_ITRx_SetConfig>
      break;
 800a1a2:	e009      	b.n	800a1b8 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681a      	ldr	r2, [r3, #0]
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	4610      	mov	r0, r2
 800a1b0:	f000 fa7b 	bl	800a6aa <TIM_ITRx_SetConfig>
        break;
 800a1b4:	e000      	b.n	800a1b8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800a1b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a1c8:	2300      	movs	r3, #0
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3710      	adds	r7, #16
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}

0800a1d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a1d2:	b480      	push	{r7}
 800a1d4:	b083      	sub	sp, #12
 800a1d6:	af00      	add	r7, sp, #0
 800a1d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a1da:	bf00      	nop
 800a1dc:	370c      	adds	r7, #12
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bc80      	pop	{r7}
 800a1e2:	4770      	bx	lr

0800a1e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b083      	sub	sp, #12
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a1ec:	bf00      	nop
 800a1ee:	370c      	adds	r7, #12
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bc80      	pop	{r7}
 800a1f4:	4770      	bx	lr

0800a1f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a1f6:	b480      	push	{r7}
 800a1f8:	b083      	sub	sp, #12
 800a1fa:	af00      	add	r7, sp, #0
 800a1fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a1fe:	bf00      	nop
 800a200:	370c      	adds	r7, #12
 800a202:	46bd      	mov	sp, r7
 800a204:	bc80      	pop	{r7}
 800a206:	4770      	bx	lr

0800a208 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a208:	b480      	push	{r7}
 800a20a:	b083      	sub	sp, #12
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a210:	bf00      	nop
 800a212:	370c      	adds	r7, #12
 800a214:	46bd      	mov	sp, r7
 800a216:	bc80      	pop	{r7}
 800a218:	4770      	bx	lr
	...

0800a21c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b085      	sub	sp, #20
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	4a29      	ldr	r2, [pc, #164]	; (800a2d4 <TIM_Base_SetConfig+0xb8>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d00b      	beq.n	800a24c <TIM_Base_SetConfig+0x30>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a23a:	d007      	beq.n	800a24c <TIM_Base_SetConfig+0x30>
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	4a26      	ldr	r2, [pc, #152]	; (800a2d8 <TIM_Base_SetConfig+0xbc>)
 800a240:	4293      	cmp	r3, r2
 800a242:	d003      	beq.n	800a24c <TIM_Base_SetConfig+0x30>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	4a25      	ldr	r2, [pc, #148]	; (800a2dc <TIM_Base_SetConfig+0xc0>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d108      	bne.n	800a25e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a252:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	68fa      	ldr	r2, [r7, #12]
 800a25a:	4313      	orrs	r3, r2
 800a25c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	4a1c      	ldr	r2, [pc, #112]	; (800a2d4 <TIM_Base_SetConfig+0xb8>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d00b      	beq.n	800a27e <TIM_Base_SetConfig+0x62>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a26c:	d007      	beq.n	800a27e <TIM_Base_SetConfig+0x62>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	4a19      	ldr	r2, [pc, #100]	; (800a2d8 <TIM_Base_SetConfig+0xbc>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d003      	beq.n	800a27e <TIM_Base_SetConfig+0x62>
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	4a18      	ldr	r2, [pc, #96]	; (800a2dc <TIM_Base_SetConfig+0xc0>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d108      	bne.n	800a290 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a284:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	68db      	ldr	r3, [r3, #12]
 800a28a:	68fa      	ldr	r2, [r7, #12]
 800a28c:	4313      	orrs	r3, r2
 800a28e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	695b      	ldr	r3, [r3, #20]
 800a29a:	4313      	orrs	r3, r2
 800a29c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	68fa      	ldr	r2, [r7, #12]
 800a2a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	689a      	ldr	r2, [r3, #8]
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	681a      	ldr	r2, [r3, #0]
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	4a07      	ldr	r2, [pc, #28]	; (800a2d4 <TIM_Base_SetConfig+0xb8>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d103      	bne.n	800a2c4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	691a      	ldr	r2, [r3, #16]
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2201      	movs	r2, #1
 800a2c8:	615a      	str	r2, [r3, #20]
}
 800a2ca:	bf00      	nop
 800a2cc:	3714      	adds	r7, #20
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bc80      	pop	{r7}
 800a2d2:	4770      	bx	lr
 800a2d4:	40012c00 	.word	0x40012c00
 800a2d8:	40000400 	.word	0x40000400
 800a2dc:	40000800 	.word	0x40000800

0800a2e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b087      	sub	sp, #28
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
 800a2e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6a1b      	ldr	r3, [r3, #32]
 800a2ee:	f023 0201 	bic.w	r2, r3, #1
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6a1b      	ldr	r3, [r3, #32]
 800a2fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	685b      	ldr	r3, [r3, #4]
 800a300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	699b      	ldr	r3, [r3, #24]
 800a306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a30e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	f023 0303 	bic.w	r3, r3, #3
 800a316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	68fa      	ldr	r2, [r7, #12]
 800a31e:	4313      	orrs	r3, r2
 800a320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a322:	697b      	ldr	r3, [r7, #20]
 800a324:	f023 0302 	bic.w	r3, r3, #2
 800a328:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	689b      	ldr	r3, [r3, #8]
 800a32e:	697a      	ldr	r2, [r7, #20]
 800a330:	4313      	orrs	r3, r2
 800a332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	4a1c      	ldr	r2, [pc, #112]	; (800a3a8 <TIM_OC1_SetConfig+0xc8>)
 800a338:	4293      	cmp	r3, r2
 800a33a:	d10c      	bne.n	800a356 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	f023 0308 	bic.w	r3, r3, #8
 800a342:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	68db      	ldr	r3, [r3, #12]
 800a348:	697a      	ldr	r2, [r7, #20]
 800a34a:	4313      	orrs	r3, r2
 800a34c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	f023 0304 	bic.w	r3, r3, #4
 800a354:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	4a13      	ldr	r2, [pc, #76]	; (800a3a8 <TIM_OC1_SetConfig+0xc8>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d111      	bne.n	800a382 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a364:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a366:	693b      	ldr	r3, [r7, #16]
 800a368:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a36c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	695b      	ldr	r3, [r3, #20]
 800a372:	693a      	ldr	r2, [r7, #16]
 800a374:	4313      	orrs	r3, r2
 800a376:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	699b      	ldr	r3, [r3, #24]
 800a37c:	693a      	ldr	r2, [r7, #16]
 800a37e:	4313      	orrs	r3, r2
 800a380:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	693a      	ldr	r2, [r7, #16]
 800a386:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	68fa      	ldr	r2, [r7, #12]
 800a38c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	685a      	ldr	r2, [r3, #4]
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	697a      	ldr	r2, [r7, #20]
 800a39a:	621a      	str	r2, [r3, #32]
}
 800a39c:	bf00      	nop
 800a39e:	371c      	adds	r7, #28
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bc80      	pop	{r7}
 800a3a4:	4770      	bx	lr
 800a3a6:	bf00      	nop
 800a3a8:	40012c00 	.word	0x40012c00

0800a3ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b087      	sub	sp, #28
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
 800a3b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6a1b      	ldr	r3, [r3, #32]
 800a3ba:	f023 0210 	bic.w	r2, r3, #16
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6a1b      	ldr	r3, [r3, #32]
 800a3c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	699b      	ldr	r3, [r3, #24]
 800a3d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a3da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	021b      	lsls	r3, r3, #8
 800a3ea:	68fa      	ldr	r2, [r7, #12]
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a3f0:	697b      	ldr	r3, [r7, #20]
 800a3f2:	f023 0320 	bic.w	r3, r3, #32
 800a3f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	689b      	ldr	r3, [r3, #8]
 800a3fc:	011b      	lsls	r3, r3, #4
 800a3fe:	697a      	ldr	r2, [r7, #20]
 800a400:	4313      	orrs	r3, r2
 800a402:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	4a1d      	ldr	r2, [pc, #116]	; (800a47c <TIM_OC2_SetConfig+0xd0>)
 800a408:	4293      	cmp	r3, r2
 800a40a:	d10d      	bne.n	800a428 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a412:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	68db      	ldr	r3, [r3, #12]
 800a418:	011b      	lsls	r3, r3, #4
 800a41a:	697a      	ldr	r2, [r7, #20]
 800a41c:	4313      	orrs	r3, r2
 800a41e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a420:	697b      	ldr	r3, [r7, #20]
 800a422:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a426:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	4a14      	ldr	r2, [pc, #80]	; (800a47c <TIM_OC2_SetConfig+0xd0>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d113      	bne.n	800a458 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a430:	693b      	ldr	r3, [r7, #16]
 800a432:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a436:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a43e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	695b      	ldr	r3, [r3, #20]
 800a444:	009b      	lsls	r3, r3, #2
 800a446:	693a      	ldr	r2, [r7, #16]
 800a448:	4313      	orrs	r3, r2
 800a44a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	699b      	ldr	r3, [r3, #24]
 800a450:	009b      	lsls	r3, r3, #2
 800a452:	693a      	ldr	r2, [r7, #16]
 800a454:	4313      	orrs	r3, r2
 800a456:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	693a      	ldr	r2, [r7, #16]
 800a45c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	68fa      	ldr	r2, [r7, #12]
 800a462:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	685a      	ldr	r2, [r3, #4]
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	697a      	ldr	r2, [r7, #20]
 800a470:	621a      	str	r2, [r3, #32]
}
 800a472:	bf00      	nop
 800a474:	371c      	adds	r7, #28
 800a476:	46bd      	mov	sp, r7
 800a478:	bc80      	pop	{r7}
 800a47a:	4770      	bx	lr
 800a47c:	40012c00 	.word	0x40012c00

0800a480 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a480:	b480      	push	{r7}
 800a482:	b087      	sub	sp, #28
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
 800a488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6a1b      	ldr	r3, [r3, #32]
 800a48e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6a1b      	ldr	r3, [r3, #32]
 800a49a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	69db      	ldr	r3, [r3, #28]
 800a4a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	f023 0303 	bic.w	r3, r3, #3
 800a4b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	68fa      	ldr	r2, [r7, #12]
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a4c2:	697b      	ldr	r3, [r7, #20]
 800a4c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a4c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	689b      	ldr	r3, [r3, #8]
 800a4ce:	021b      	lsls	r3, r3, #8
 800a4d0:	697a      	ldr	r2, [r7, #20]
 800a4d2:	4313      	orrs	r3, r2
 800a4d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	4a1d      	ldr	r2, [pc, #116]	; (800a550 <TIM_OC3_SetConfig+0xd0>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d10d      	bne.n	800a4fa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a4de:	697b      	ldr	r3, [r7, #20]
 800a4e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a4e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	68db      	ldr	r3, [r3, #12]
 800a4ea:	021b      	lsls	r3, r3, #8
 800a4ec:	697a      	ldr	r2, [r7, #20]
 800a4ee:	4313      	orrs	r3, r2
 800a4f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a4f2:	697b      	ldr	r3, [r7, #20]
 800a4f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a4f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	4a14      	ldr	r2, [pc, #80]	; (800a550 <TIM_OC3_SetConfig+0xd0>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d113      	bne.n	800a52a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	695b      	ldr	r3, [r3, #20]
 800a516:	011b      	lsls	r3, r3, #4
 800a518:	693a      	ldr	r2, [r7, #16]
 800a51a:	4313      	orrs	r3, r2
 800a51c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	699b      	ldr	r3, [r3, #24]
 800a522:	011b      	lsls	r3, r3, #4
 800a524:	693a      	ldr	r2, [r7, #16]
 800a526:	4313      	orrs	r3, r2
 800a528:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	693a      	ldr	r2, [r7, #16]
 800a52e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	68fa      	ldr	r2, [r7, #12]
 800a534:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	685a      	ldr	r2, [r3, #4]
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	697a      	ldr	r2, [r7, #20]
 800a542:	621a      	str	r2, [r3, #32]
}
 800a544:	bf00      	nop
 800a546:	371c      	adds	r7, #28
 800a548:	46bd      	mov	sp, r7
 800a54a:	bc80      	pop	{r7}
 800a54c:	4770      	bx	lr
 800a54e:	bf00      	nop
 800a550:	40012c00 	.word	0x40012c00

0800a554 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a554:	b480      	push	{r7}
 800a556:	b087      	sub	sp, #28
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
 800a55c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6a1b      	ldr	r3, [r3, #32]
 800a562:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6a1b      	ldr	r3, [r3, #32]
 800a56e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	685b      	ldr	r3, [r3, #4]
 800a574:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	69db      	ldr	r3, [r3, #28]
 800a57a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a58a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	021b      	lsls	r3, r3, #8
 800a592:	68fa      	ldr	r2, [r7, #12]
 800a594:	4313      	orrs	r3, r2
 800a596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a598:	693b      	ldr	r3, [r7, #16]
 800a59a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a59e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	689b      	ldr	r3, [r3, #8]
 800a5a4:	031b      	lsls	r3, r3, #12
 800a5a6:	693a      	ldr	r2, [r7, #16]
 800a5a8:	4313      	orrs	r3, r2
 800a5aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	4a0f      	ldr	r2, [pc, #60]	; (800a5ec <TIM_OC4_SetConfig+0x98>)
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d109      	bne.n	800a5c8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a5ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	695b      	ldr	r3, [r3, #20]
 800a5c0:	019b      	lsls	r3, r3, #6
 800a5c2:	697a      	ldr	r2, [r7, #20]
 800a5c4:	4313      	orrs	r3, r2
 800a5c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	697a      	ldr	r2, [r7, #20]
 800a5cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	68fa      	ldr	r2, [r7, #12]
 800a5d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	685a      	ldr	r2, [r3, #4]
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	693a      	ldr	r2, [r7, #16]
 800a5e0:	621a      	str	r2, [r3, #32]
}
 800a5e2:	bf00      	nop
 800a5e4:	371c      	adds	r7, #28
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bc80      	pop	{r7}
 800a5ea:	4770      	bx	lr
 800a5ec:	40012c00 	.word	0x40012c00

0800a5f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b087      	sub	sp, #28
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	60f8      	str	r0, [r7, #12]
 800a5f8:	60b9      	str	r1, [r7, #8]
 800a5fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	6a1b      	ldr	r3, [r3, #32]
 800a600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	6a1b      	ldr	r3, [r3, #32]
 800a606:	f023 0201 	bic.w	r2, r3, #1
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	699b      	ldr	r3, [r3, #24]
 800a612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a614:	693b      	ldr	r3, [r7, #16]
 800a616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a61a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	011b      	lsls	r3, r3, #4
 800a620:	693a      	ldr	r2, [r7, #16]
 800a622:	4313      	orrs	r3, r2
 800a624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a626:	697b      	ldr	r3, [r7, #20]
 800a628:	f023 030a 	bic.w	r3, r3, #10
 800a62c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a62e:	697a      	ldr	r2, [r7, #20]
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	4313      	orrs	r3, r2
 800a634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	693a      	ldr	r2, [r7, #16]
 800a63a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	697a      	ldr	r2, [r7, #20]
 800a640:	621a      	str	r2, [r3, #32]
}
 800a642:	bf00      	nop
 800a644:	371c      	adds	r7, #28
 800a646:	46bd      	mov	sp, r7
 800a648:	bc80      	pop	{r7}
 800a64a:	4770      	bx	lr

0800a64c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b087      	sub	sp, #28
 800a650:	af00      	add	r7, sp, #0
 800a652:	60f8      	str	r0, [r7, #12]
 800a654:	60b9      	str	r1, [r7, #8]
 800a656:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	6a1b      	ldr	r3, [r3, #32]
 800a65c:	f023 0210 	bic.w	r2, r3, #16
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	699b      	ldr	r3, [r3, #24]
 800a668:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	6a1b      	ldr	r3, [r3, #32]
 800a66e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a670:	697b      	ldr	r3, [r7, #20]
 800a672:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a676:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	031b      	lsls	r3, r3, #12
 800a67c:	697a      	ldr	r2, [r7, #20]
 800a67e:	4313      	orrs	r3, r2
 800a680:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a688:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	011b      	lsls	r3, r3, #4
 800a68e:	693a      	ldr	r2, [r7, #16]
 800a690:	4313      	orrs	r3, r2
 800a692:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	697a      	ldr	r2, [r7, #20]
 800a698:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	693a      	ldr	r2, [r7, #16]
 800a69e:	621a      	str	r2, [r3, #32]
}
 800a6a0:	bf00      	nop
 800a6a2:	371c      	adds	r7, #28
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bc80      	pop	{r7}
 800a6a8:	4770      	bx	lr

0800a6aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a6aa:	b480      	push	{r7}
 800a6ac:	b085      	sub	sp, #20
 800a6ae:	af00      	add	r7, sp, #0
 800a6b0:	6078      	str	r0, [r7, #4]
 800a6b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	689b      	ldr	r3, [r3, #8]
 800a6b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a6c2:	683a      	ldr	r2, [r7, #0]
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	4313      	orrs	r3, r2
 800a6c8:	f043 0307 	orr.w	r3, r3, #7
 800a6cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	68fa      	ldr	r2, [r7, #12]
 800a6d2:	609a      	str	r2, [r3, #8]
}
 800a6d4:	bf00      	nop
 800a6d6:	3714      	adds	r7, #20
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bc80      	pop	{r7}
 800a6dc:	4770      	bx	lr

0800a6de <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a6de:	b480      	push	{r7}
 800a6e0:	b087      	sub	sp, #28
 800a6e2:	af00      	add	r7, sp, #0
 800a6e4:	60f8      	str	r0, [r7, #12]
 800a6e6:	60b9      	str	r1, [r7, #8]
 800a6e8:	607a      	str	r2, [r7, #4]
 800a6ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	689b      	ldr	r3, [r3, #8]
 800a6f0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a6f8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	021a      	lsls	r2, r3, #8
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	431a      	orrs	r2, r3
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	4313      	orrs	r3, r2
 800a706:	697a      	ldr	r2, [r7, #20]
 800a708:	4313      	orrs	r3, r2
 800a70a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	697a      	ldr	r2, [r7, #20]
 800a710:	609a      	str	r2, [r3, #8]
}
 800a712:	bf00      	nop
 800a714:	371c      	adds	r7, #28
 800a716:	46bd      	mov	sp, r7
 800a718:	bc80      	pop	{r7}
 800a71a:	4770      	bx	lr

0800a71c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b087      	sub	sp, #28
 800a720:	af00      	add	r7, sp, #0
 800a722:	60f8      	str	r0, [r7, #12]
 800a724:	60b9      	str	r1, [r7, #8]
 800a726:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	f003 031f 	and.w	r3, r3, #31
 800a72e:	2201      	movs	r2, #1
 800a730:	fa02 f303 	lsl.w	r3, r2, r3
 800a734:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	6a1a      	ldr	r2, [r3, #32]
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	43db      	mvns	r3, r3
 800a73e:	401a      	ands	r2, r3
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	6a1a      	ldr	r2, [r3, #32]
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	f003 031f 	and.w	r3, r3, #31
 800a74e:	6879      	ldr	r1, [r7, #4]
 800a750:	fa01 f303 	lsl.w	r3, r1, r3
 800a754:	431a      	orrs	r2, r3
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	621a      	str	r2, [r3, #32]
}
 800a75a:	bf00      	nop
 800a75c:	371c      	adds	r7, #28
 800a75e:	46bd      	mov	sp, r7
 800a760:	bc80      	pop	{r7}
 800a762:	4770      	bx	lr

0800a764 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a764:	b480      	push	{r7}
 800a766:	b085      	sub	sp, #20
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
 800a76c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a774:	2b01      	cmp	r3, #1
 800a776:	d101      	bne.n	800a77c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a778:	2302      	movs	r3, #2
 800a77a:	e046      	b.n	800a80a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2201      	movs	r2, #1
 800a780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2202      	movs	r2, #2
 800a788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	685b      	ldr	r3, [r3, #4]
 800a792:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	689b      	ldr	r3, [r3, #8]
 800a79a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	68fa      	ldr	r2, [r7, #12]
 800a7aa:	4313      	orrs	r3, r2
 800a7ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	68fa      	ldr	r2, [r7, #12]
 800a7b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4a16      	ldr	r2, [pc, #88]	; (800a814 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d00e      	beq.n	800a7de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7c8:	d009      	beq.n	800a7de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	4a12      	ldr	r2, [pc, #72]	; (800a818 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	d004      	beq.n	800a7de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	4a10      	ldr	r2, [pc, #64]	; (800a81c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800a7da:	4293      	cmp	r3, r2
 800a7dc:	d10c      	bne.n	800a7f8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a7de:	68bb      	ldr	r3, [r7, #8]
 800a7e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a7e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	685b      	ldr	r3, [r3, #4]
 800a7ea:	68ba      	ldr	r2, [r7, #8]
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	68ba      	ldr	r2, [r7, #8]
 800a7f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2201      	movs	r2, #1
 800a7fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a808:	2300      	movs	r3, #0
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	3714      	adds	r7, #20
 800a80e:	46bd      	mov	sp, r7
 800a810:	bc80      	pop	{r7}
 800a812:	4770      	bx	lr
 800a814:	40012c00 	.word	0x40012c00
 800a818:	40000400 	.word	0x40000400
 800a81c:	40000800 	.word	0x40000800

0800a820 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a820:	b480      	push	{r7}
 800a822:	b085      	sub	sp, #20
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
 800a828:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a82a:	2300      	movs	r3, #0
 800a82c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a834:	2b01      	cmp	r3, #1
 800a836:	d101      	bne.n	800a83c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a838:	2302      	movs	r3, #2
 800a83a:	e03d      	b.n	800a8b8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	68db      	ldr	r3, [r3, #12]
 800a84e:	4313      	orrs	r3, r2
 800a850:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	689b      	ldr	r3, [r3, #8]
 800a85c:	4313      	orrs	r3, r2
 800a85e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	4313      	orrs	r3, r2
 800a86c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	4313      	orrs	r3, r2
 800a87a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	691b      	ldr	r3, [r3, #16]
 800a886:	4313      	orrs	r3, r2
 800a888:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	695b      	ldr	r3, [r3, #20]
 800a894:	4313      	orrs	r3, r2
 800a896:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	69db      	ldr	r3, [r3, #28]
 800a8a2:	4313      	orrs	r3, r2
 800a8a4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	68fa      	ldr	r2, [r7, #12]
 800a8ac:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a8b6:	2300      	movs	r3, #0
}
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	3714      	adds	r7, #20
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bc80      	pop	{r7}
 800a8c0:	4770      	bx	lr

0800a8c2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a8c2:	b480      	push	{r7}
 800a8c4:	b083      	sub	sp, #12
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a8ca:	bf00      	nop
 800a8cc:	370c      	adds	r7, #12
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	bc80      	pop	{r7}
 800a8d2:	4770      	bx	lr

0800a8d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b083      	sub	sp, #12
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a8dc:	bf00      	nop
 800a8de:	370c      	adds	r7, #12
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bc80      	pop	{r7}
 800a8e4:	4770      	bx	lr

0800a8e6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8e6:	b580      	push	{r7, lr}
 800a8e8:	b082      	sub	sp, #8
 800a8ea:	af00      	add	r7, sp, #0
 800a8ec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d101      	bne.n	800a8f8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8f4:	2301      	movs	r3, #1
 800a8f6:	e03f      	b.n	800a978 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a8fe:	b2db      	uxtb	r3, r3
 800a900:	2b00      	cmp	r3, #0
 800a902:	d106      	bne.n	800a912 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2200      	movs	r2, #0
 800a908:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f7fb fa97 	bl	8005e40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2224      	movs	r2, #36	; 0x24
 800a916:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	68da      	ldr	r2, [r3, #12]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a928:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	f000 fcf8 	bl	800b320 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	691a      	ldr	r2, [r3, #16]
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a93e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	695a      	ldr	r2, [r3, #20]
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a94e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	68da      	ldr	r2, [r3, #12]
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a95e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2200      	movs	r2, #0
 800a964:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2220      	movs	r2, #32
 800a96a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2220      	movs	r2, #32
 800a972:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a976:	2300      	movs	r3, #0
}
 800a978:	4618      	mov	r0, r3
 800a97a:	3708      	adds	r7, #8
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}

0800a980 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b08a      	sub	sp, #40	; 0x28
 800a984:	af02      	add	r7, sp, #8
 800a986:	60f8      	str	r0, [r7, #12]
 800a988:	60b9      	str	r1, [r7, #8]
 800a98a:	603b      	str	r3, [r7, #0]
 800a98c:	4613      	mov	r3, r2
 800a98e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a990:	2300      	movs	r3, #0
 800a992:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a99a:	b2db      	uxtb	r3, r3
 800a99c:	2b20      	cmp	r3, #32
 800a99e:	d17c      	bne.n	800aa9a <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a9a0:	68bb      	ldr	r3, [r7, #8]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d002      	beq.n	800a9ac <HAL_UART_Transmit+0x2c>
 800a9a6:	88fb      	ldrh	r3, [r7, #6]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d101      	bne.n	800a9b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	e075      	b.n	800aa9c <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a9b6:	2b01      	cmp	r3, #1
 800a9b8:	d101      	bne.n	800a9be <HAL_UART_Transmit+0x3e>
 800a9ba:	2302      	movs	r3, #2
 800a9bc:	e06e      	b.n	800aa9c <HAL_UART_Transmit+0x11c>
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	2221      	movs	r2, #33	; 0x21
 800a9d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a9d4:	f7fc f85e 	bl	8006a94 <HAL_GetTick>
 800a9d8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	88fa      	ldrh	r2, [r7, #6]
 800a9de:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	88fa      	ldrh	r2, [r7, #6]
 800a9e4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	689b      	ldr	r3, [r3, #8]
 800a9ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a9ee:	d108      	bne.n	800aa02 <HAL_UART_Transmit+0x82>
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	691b      	ldr	r3, [r3, #16]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d104      	bne.n	800aa02 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	61bb      	str	r3, [r7, #24]
 800aa00:	e003      	b.n	800aa0a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800aa06:	2300      	movs	r3, #0
 800aa08:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800aa12:	e02a      	b.n	800aa6a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	9300      	str	r3, [sp, #0]
 800aa18:	697b      	ldr	r3, [r7, #20]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	2180      	movs	r1, #128	; 0x80
 800aa1e:	68f8      	ldr	r0, [r7, #12]
 800aa20:	f000 fb07 	bl	800b032 <UART_WaitOnFlagUntilTimeout>
 800aa24:	4603      	mov	r3, r0
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d001      	beq.n	800aa2e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800aa2a:	2303      	movs	r3, #3
 800aa2c:	e036      	b.n	800aa9c <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d10b      	bne.n	800aa4c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aa34:	69bb      	ldr	r3, [r7, #24]
 800aa36:	881b      	ldrh	r3, [r3, #0]
 800aa38:	461a      	mov	r2, r3
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aa42:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800aa44:	69bb      	ldr	r3, [r7, #24]
 800aa46:	3302      	adds	r3, #2
 800aa48:	61bb      	str	r3, [r7, #24]
 800aa4a:	e007      	b.n	800aa5c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800aa4c:	69fb      	ldr	r3, [r7, #28]
 800aa4e:	781a      	ldrb	r2, [r3, #0]
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800aa56:	69fb      	ldr	r3, [r7, #28]
 800aa58:	3301      	adds	r3, #1
 800aa5a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aa60:	b29b      	uxth	r3, r3
 800aa62:	3b01      	subs	r3, #1
 800aa64:	b29a      	uxth	r2, r3
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aa6e:	b29b      	uxth	r3, r3
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d1cf      	bne.n	800aa14 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	9300      	str	r3, [sp, #0]
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	2140      	movs	r1, #64	; 0x40
 800aa7e:	68f8      	ldr	r0, [r7, #12]
 800aa80:	f000 fad7 	bl	800b032 <UART_WaitOnFlagUntilTimeout>
 800aa84:	4603      	mov	r3, r0
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d001      	beq.n	800aa8e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800aa8a:	2303      	movs	r3, #3
 800aa8c:	e006      	b.n	800aa9c <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	2220      	movs	r2, #32
 800aa92:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800aa96:	2300      	movs	r3, #0
 800aa98:	e000      	b.n	800aa9c <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800aa9a:	2302      	movs	r3, #2
  }
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3720      	adds	r7, #32
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b08a      	sub	sp, #40	; 0x28
 800aaa8:	af02      	add	r7, sp, #8
 800aaaa:	60f8      	str	r0, [r7, #12]
 800aaac:	60b9      	str	r1, [r7, #8]
 800aaae:	603b      	str	r3, [r7, #0]
 800aab0:	4613      	mov	r3, r2
 800aab2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800aab4:	2300      	movs	r3, #0
 800aab6:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800aabe:	b2db      	uxtb	r3, r3
 800aac0:	2b20      	cmp	r3, #32
 800aac2:	f040 8089 	bne.w	800abd8 <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d002      	beq.n	800aad2 <HAL_UART_Receive+0x2e>
 800aacc:	88fb      	ldrh	r3, [r7, #6]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d101      	bne.n	800aad6 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800aad2:	2301      	movs	r3, #1
 800aad4:	e081      	b.n	800abda <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800aadc:	2b01      	cmp	r3, #1
 800aade:	d101      	bne.n	800aae4 <HAL_UART_Receive+0x40>
 800aae0:	2302      	movs	r3, #2
 800aae2:	e07a      	b.n	800abda <HAL_UART_Receive+0x136>
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	2201      	movs	r2, #1
 800aae8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2222      	movs	r2, #34	; 0x22
 800aaf6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800aafa:	f7fb ffcb 	bl	8006a94 <HAL_GetTick>
 800aafe:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	88fa      	ldrh	r2, [r7, #6]
 800ab04:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	88fa      	ldrh	r2, [r7, #6]
 800ab0a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	689b      	ldr	r3, [r3, #8]
 800ab10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab14:	d108      	bne.n	800ab28 <HAL_UART_Receive+0x84>
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	691b      	ldr	r3, [r3, #16]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d104      	bne.n	800ab28 <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	61bb      	str	r3, [r7, #24]
 800ab26:	e003      	b.n	800ab30 <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2200      	movs	r2, #0
 800ab34:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800ab38:	e043      	b.n	800abc2 <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	9300      	str	r3, [sp, #0]
 800ab3e:	697b      	ldr	r3, [r7, #20]
 800ab40:	2200      	movs	r2, #0
 800ab42:	2120      	movs	r1, #32
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f000 fa74 	bl	800b032 <UART_WaitOnFlagUntilTimeout>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d001      	beq.n	800ab54 <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 800ab50:	2303      	movs	r3, #3
 800ab52:	e042      	b.n	800abda <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 800ab54:	69fb      	ldr	r3, [r7, #28]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d10c      	bne.n	800ab74 <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	685b      	ldr	r3, [r3, #4]
 800ab60:	b29b      	uxth	r3, r3
 800ab62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab66:	b29a      	uxth	r2, r3
 800ab68:	69bb      	ldr	r3, [r7, #24]
 800ab6a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800ab6c:	69bb      	ldr	r3, [r7, #24]
 800ab6e:	3302      	adds	r3, #2
 800ab70:	61bb      	str	r3, [r7, #24]
 800ab72:	e01f      	b.n	800abb4 <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	689b      	ldr	r3, [r3, #8]
 800ab78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab7c:	d007      	beq.n	800ab8e <HAL_UART_Receive+0xea>
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	689b      	ldr	r3, [r3, #8]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d10a      	bne.n	800ab9c <HAL_UART_Receive+0xf8>
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	691b      	ldr	r3, [r3, #16]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d106      	bne.n	800ab9c <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	685b      	ldr	r3, [r3, #4]
 800ab94:	b2da      	uxtb	r2, r3
 800ab96:	69fb      	ldr	r3, [r7, #28]
 800ab98:	701a      	strb	r2, [r3, #0]
 800ab9a:	e008      	b.n	800abae <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	685b      	ldr	r3, [r3, #4]
 800aba2:	b2db      	uxtb	r3, r3
 800aba4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aba8:	b2da      	uxtb	r2, r3
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800abae:	69fb      	ldr	r3, [r7, #28]
 800abb0:	3301      	adds	r3, #1
 800abb2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800abb8:	b29b      	uxth	r3, r3
 800abba:	3b01      	subs	r3, #1
 800abbc:	b29a      	uxth	r2, r3
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800abc6:	b29b      	uxth	r3, r3
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d1b6      	bne.n	800ab3a <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2220      	movs	r2, #32
 800abd0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 800abd4:	2300      	movs	r3, #0
 800abd6:	e000      	b.n	800abda <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 800abd8:	2302      	movs	r3, #2
  }
}
 800abda:	4618      	mov	r0, r3
 800abdc:	3720      	adds	r7, #32
 800abde:	46bd      	mov	sp, r7
 800abe0:	bd80      	pop	{r7, pc}
	...

0800abe4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b086      	sub	sp, #24
 800abe8:	af00      	add	r7, sp, #0
 800abea:	60f8      	str	r0, [r7, #12]
 800abec:	60b9      	str	r1, [r7, #8]
 800abee:	4613      	mov	r3, r2
 800abf0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	2b20      	cmp	r3, #32
 800abfc:	d166      	bne.n	800accc <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d002      	beq.n	800ac0a <HAL_UART_Receive_DMA+0x26>
 800ac04:	88fb      	ldrh	r3, [r7, #6]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d101      	bne.n	800ac0e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	e05f      	b.n	800acce <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ac14:	2b01      	cmp	r3, #1
 800ac16:	d101      	bne.n	800ac1c <HAL_UART_Receive_DMA+0x38>
 800ac18:	2302      	movs	r3, #2
 800ac1a:	e058      	b.n	800acce <HAL_UART_Receive_DMA+0xea>
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800ac24:	68ba      	ldr	r2, [r7, #8]
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	88fa      	ldrh	r2, [r7, #6]
 800ac2e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	2200      	movs	r2, #0
 800ac34:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	2222      	movs	r2, #34	; 0x22
 800ac3a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac42:	4a25      	ldr	r2, [pc, #148]	; (800acd8 <HAL_UART_Receive_DMA+0xf4>)
 800ac44:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac4a:	4a24      	ldr	r2, [pc, #144]	; (800acdc <HAL_UART_Receive_DMA+0xf8>)
 800ac4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac52:	4a23      	ldr	r2, [pc, #140]	; (800ace0 <HAL_UART_Receive_DMA+0xfc>)
 800ac54:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800ac5e:	f107 0308 	add.w	r3, r7, #8
 800ac62:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	3304      	adds	r3, #4
 800ac6e:	4619      	mov	r1, r3
 800ac70:	697b      	ldr	r3, [r7, #20]
 800ac72:	681a      	ldr	r2, [r3, #0]
 800ac74:	88fb      	ldrh	r3, [r7, #6]
 800ac76:	f7fc f8a1 	bl	8006dbc <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	613b      	str	r3, [r7, #16]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	613b      	str	r3, [r7, #16]
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	685b      	ldr	r3, [r3, #4]
 800ac8c:	613b      	str	r3, [r7, #16]
 800ac8e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	2200      	movs	r2, #0
 800ac94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	68da      	ldr	r2, [r3, #12]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aca6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	695a      	ldr	r2, [r3, #20]
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f042 0201 	orr.w	r2, r2, #1
 800acb6:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	695a      	ldr	r2, [r3, #20]
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800acc6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800acc8:	2300      	movs	r3, #0
 800acca:	e000      	b.n	800acce <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800accc:	2302      	movs	r3, #2
  }
}
 800acce:	4618      	mov	r0, r3
 800acd0:	3718      	adds	r7, #24
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}
 800acd6:	bf00      	nop
 800acd8:	0800af1b 	.word	0x0800af1b
 800acdc:	0800af83 	.word	0x0800af83
 800ace0:	0800af9f 	.word	0x0800af9f

0800ace4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b088      	sub	sp, #32
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	68db      	ldr	r3, [r3, #12]
 800acfa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	695b      	ldr	r3, [r3, #20]
 800ad02:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800ad04:	2300      	movs	r3, #0
 800ad06:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ad0c:	69fb      	ldr	r3, [r7, #28]
 800ad0e:	f003 030f 	and.w	r3, r3, #15
 800ad12:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d10d      	bne.n	800ad36 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ad1a:	69fb      	ldr	r3, [r7, #28]
 800ad1c:	f003 0320 	and.w	r3, r3, #32
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d008      	beq.n	800ad36 <HAL_UART_IRQHandler+0x52>
 800ad24:	69bb      	ldr	r3, [r7, #24]
 800ad26:	f003 0320 	and.w	r3, r3, #32
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d003      	beq.n	800ad36 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f000 fa76 	bl	800b220 <UART_Receive_IT>
      return;
 800ad34:	e0d1      	b.n	800aeda <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	f000 80b0 	beq.w	800ae9e <HAL_UART_IRQHandler+0x1ba>
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	f003 0301 	and.w	r3, r3, #1
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d105      	bne.n	800ad54 <HAL_UART_IRQHandler+0x70>
 800ad48:	69bb      	ldr	r3, [r7, #24]
 800ad4a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	f000 80a5 	beq.w	800ae9e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ad54:	69fb      	ldr	r3, [r7, #28]
 800ad56:	f003 0301 	and.w	r3, r3, #1
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d00a      	beq.n	800ad74 <HAL_UART_IRQHandler+0x90>
 800ad5e:	69bb      	ldr	r3, [r7, #24]
 800ad60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d005      	beq.n	800ad74 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad6c:	f043 0201 	orr.w	r2, r3, #1
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad74:	69fb      	ldr	r3, [r7, #28]
 800ad76:	f003 0304 	and.w	r3, r3, #4
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d00a      	beq.n	800ad94 <HAL_UART_IRQHandler+0xb0>
 800ad7e:	697b      	ldr	r3, [r7, #20]
 800ad80:	f003 0301 	and.w	r3, r3, #1
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d005      	beq.n	800ad94 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad8c:	f043 0202 	orr.w	r2, r3, #2
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad94:	69fb      	ldr	r3, [r7, #28]
 800ad96:	f003 0302 	and.w	r3, r3, #2
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d00a      	beq.n	800adb4 <HAL_UART_IRQHandler+0xd0>
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	f003 0301 	and.w	r3, r3, #1
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d005      	beq.n	800adb4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adac:	f043 0204 	orr.w	r2, r3, #4
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800adb4:	69fb      	ldr	r3, [r7, #28]
 800adb6:	f003 0308 	and.w	r3, r3, #8
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d00f      	beq.n	800adde <HAL_UART_IRQHandler+0xfa>
 800adbe:	69bb      	ldr	r3, [r7, #24]
 800adc0:	f003 0320 	and.w	r3, r3, #32
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d104      	bne.n	800add2 <HAL_UART_IRQHandler+0xee>
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	f003 0301 	and.w	r3, r3, #1
 800adce:	2b00      	cmp	r3, #0
 800add0:	d005      	beq.n	800adde <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800add6:	f043 0208 	orr.w	r2, r3, #8
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d078      	beq.n	800aed8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ade6:	69fb      	ldr	r3, [r7, #28]
 800ade8:	f003 0320 	and.w	r3, r3, #32
 800adec:	2b00      	cmp	r3, #0
 800adee:	d007      	beq.n	800ae00 <HAL_UART_IRQHandler+0x11c>
 800adf0:	69bb      	ldr	r3, [r7, #24]
 800adf2:	f003 0320 	and.w	r3, r3, #32
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d002      	beq.n	800ae00 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f000 fa10 	bl	800b220 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	695b      	ldr	r3, [r3, #20]
 800ae06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	bf14      	ite	ne
 800ae0e:	2301      	movne	r3, #1
 800ae10:	2300      	moveq	r3, #0
 800ae12:	b2db      	uxtb	r3, r3
 800ae14:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae1a:	f003 0308 	and.w	r3, r3, #8
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d102      	bne.n	800ae28 <HAL_UART_IRQHandler+0x144>
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d031      	beq.n	800ae8c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 f961 	bl	800b0f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	695b      	ldr	r3, [r3, #20]
 800ae34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d023      	beq.n	800ae84 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	695a      	ldr	r2, [r3, #20]
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae4a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d013      	beq.n	800ae7c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae58:	4a21      	ldr	r2, [pc, #132]	; (800aee0 <HAL_UART_IRQHandler+0x1fc>)
 800ae5a:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae60:	4618      	mov	r0, r3
 800ae62:	f7fc f80b 	bl	8006e7c <HAL_DMA_Abort_IT>
 800ae66:	4603      	mov	r3, r0
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d016      	beq.n	800ae9a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae72:	687a      	ldr	r2, [r7, #4]
 800ae74:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ae76:	4610      	mov	r0, r2
 800ae78:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae7a:	e00e      	b.n	800ae9a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f000 f843 	bl	800af08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae82:	e00a      	b.n	800ae9a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f000 f83f 	bl	800af08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae8a:	e006      	b.n	800ae9a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ae8c:	6878      	ldr	r0, [r7, #4]
 800ae8e:	f000 f83b 	bl	800af08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2200      	movs	r2, #0
 800ae96:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800ae98:	e01e      	b.n	800aed8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae9a:	bf00      	nop
    return;
 800ae9c:	e01c      	b.n	800aed8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ae9e:	69fb      	ldr	r3, [r7, #28]
 800aea0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d008      	beq.n	800aeba <HAL_UART_IRQHandler+0x1d6>
 800aea8:	69bb      	ldr	r3, [r7, #24]
 800aeaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d003      	beq.n	800aeba <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f000 f94d 	bl	800b152 <UART_Transmit_IT>
    return;
 800aeb8:	e00f      	b.n	800aeda <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800aeba:	69fb      	ldr	r3, [r7, #28]
 800aebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d00a      	beq.n	800aeda <HAL_UART_IRQHandler+0x1f6>
 800aec4:	69bb      	ldr	r3, [r7, #24]
 800aec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d005      	beq.n	800aeda <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f000 f98e 	bl	800b1f0 <UART_EndTransmit_IT>
    return;
 800aed4:	bf00      	nop
 800aed6:	e000      	b.n	800aeda <HAL_UART_IRQHandler+0x1f6>
    return;
 800aed8:	bf00      	nop
  }
}
 800aeda:	3720      	adds	r7, #32
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}
 800aee0:	0800b12b 	.word	0x0800b12b

0800aee4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b083      	sub	sp, #12
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800aeec:	bf00      	nop
 800aeee:	370c      	adds	r7, #12
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bc80      	pop	{r7}
 800aef4:	4770      	bx	lr

0800aef6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aef6:	b480      	push	{r7}
 800aef8:	b083      	sub	sp, #12
 800aefa:	af00      	add	r7, sp, #0
 800aefc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800aefe:	bf00      	nop
 800af00:	370c      	adds	r7, #12
 800af02:	46bd      	mov	sp, r7
 800af04:	bc80      	pop	{r7}
 800af06:	4770      	bx	lr

0800af08 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800af08:	b480      	push	{r7}
 800af0a:	b083      	sub	sp, #12
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800af10:	bf00      	nop
 800af12:	370c      	adds	r7, #12
 800af14:	46bd      	mov	sp, r7
 800af16:	bc80      	pop	{r7}
 800af18:	4770      	bx	lr

0800af1a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800af1a:	b580      	push	{r7, lr}
 800af1c:	b084      	sub	sp, #16
 800af1e:	af00      	add	r7, sp, #0
 800af20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af26:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f003 0320 	and.w	r3, r3, #32
 800af32:	2b00      	cmp	r3, #0
 800af34:	d11e      	bne.n	800af74 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	2200      	movs	r2, #0
 800af3a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	68da      	ldr	r2, [r3, #12]
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800af4a:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	695a      	ldr	r2, [r3, #20]
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f022 0201 	bic.w	r2, r2, #1
 800af5a:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	695a      	ldr	r2, [r3, #20]
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800af6a:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	2220      	movs	r2, #32
 800af70:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800af74:	68f8      	ldr	r0, [r7, #12]
 800af76:	f7f8 f973 	bl	8003260 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af7a:	bf00      	nop
 800af7c:	3710      	adds	r7, #16
 800af7e:	46bd      	mov	sp, r7
 800af80:	bd80      	pop	{r7, pc}

0800af82 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800af82:	b580      	push	{r7, lr}
 800af84:	b084      	sub	sp, #16
 800af86:	af00      	add	r7, sp, #0
 800af88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af8e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800af90:	68f8      	ldr	r0, [r7, #12]
 800af92:	f7ff ffb0 	bl	800aef6 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af96:	bf00      	nop
 800af98:	3710      	adds	r7, #16
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}

0800af9e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800af9e:	b580      	push	{r7, lr}
 800afa0:	b084      	sub	sp, #16
 800afa2:	af00      	add	r7, sp, #0
 800afa4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800afa6:	2300      	movs	r3, #0
 800afa8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afae:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800afb0:	68bb      	ldr	r3, [r7, #8]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	695b      	ldr	r3, [r3, #20]
 800afb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800afba:	2b00      	cmp	r3, #0
 800afbc:	bf14      	ite	ne
 800afbe:	2301      	movne	r3, #1
 800afc0:	2300      	moveq	r3, #0
 800afc2:	b2db      	uxtb	r3, r3
 800afc4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800afcc:	b2db      	uxtb	r3, r3
 800afce:	2b21      	cmp	r3, #33	; 0x21
 800afd0:	d108      	bne.n	800afe4 <UART_DMAError+0x46>
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d005      	beq.n	800afe4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800afd8:	68bb      	ldr	r3, [r7, #8]
 800afda:	2200      	movs	r2, #0
 800afdc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800afde:	68b8      	ldr	r0, [r7, #8]
 800afe0:	f000 f871 	bl	800b0c6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	695b      	ldr	r3, [r3, #20]
 800afea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afee:	2b00      	cmp	r3, #0
 800aff0:	bf14      	ite	ne
 800aff2:	2301      	movne	r3, #1
 800aff4:	2300      	moveq	r3, #0
 800aff6:	b2db      	uxtb	r3, r3
 800aff8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b000:	b2db      	uxtb	r3, r3
 800b002:	2b22      	cmp	r3, #34	; 0x22
 800b004:	d108      	bne.n	800b018 <UART_DMAError+0x7a>
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d005      	beq.n	800b018 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	2200      	movs	r2, #0
 800b010:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b012:	68b8      	ldr	r0, [r7, #8]
 800b014:	f000 f86c 	bl	800b0f0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b01c:	f043 0210 	orr.w	r2, r3, #16
 800b020:	68bb      	ldr	r3, [r7, #8]
 800b022:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b024:	68b8      	ldr	r0, [r7, #8]
 800b026:	f7ff ff6f 	bl	800af08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b02a:	bf00      	nop
 800b02c:	3710      	adds	r7, #16
 800b02e:	46bd      	mov	sp, r7
 800b030:	bd80      	pop	{r7, pc}

0800b032 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b032:	b580      	push	{r7, lr}
 800b034:	b084      	sub	sp, #16
 800b036:	af00      	add	r7, sp, #0
 800b038:	60f8      	str	r0, [r7, #12]
 800b03a:	60b9      	str	r1, [r7, #8]
 800b03c:	603b      	str	r3, [r7, #0]
 800b03e:	4613      	mov	r3, r2
 800b040:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b042:	e02c      	b.n	800b09e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b044:	69bb      	ldr	r3, [r7, #24]
 800b046:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b04a:	d028      	beq.n	800b09e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b04c:	69bb      	ldr	r3, [r7, #24]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d007      	beq.n	800b062 <UART_WaitOnFlagUntilTimeout+0x30>
 800b052:	f7fb fd1f 	bl	8006a94 <HAL_GetTick>
 800b056:	4602      	mov	r2, r0
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	1ad3      	subs	r3, r2, r3
 800b05c:	69ba      	ldr	r2, [r7, #24]
 800b05e:	429a      	cmp	r2, r3
 800b060:	d21d      	bcs.n	800b09e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	68da      	ldr	r2, [r3, #12]
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b070:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	695a      	ldr	r2, [r3, #20]
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f022 0201 	bic.w	r2, r2, #1
 800b080:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	2220      	movs	r2, #32
 800b086:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	2220      	movs	r2, #32
 800b08e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	2200      	movs	r2, #0
 800b096:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800b09a:	2303      	movs	r3, #3
 800b09c:	e00f      	b.n	800b0be <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	681a      	ldr	r2, [r3, #0]
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	4013      	ands	r3, r2
 800b0a8:	68ba      	ldr	r2, [r7, #8]
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	bf0c      	ite	eq
 800b0ae:	2301      	moveq	r3, #1
 800b0b0:	2300      	movne	r3, #0
 800b0b2:	b2db      	uxtb	r3, r3
 800b0b4:	461a      	mov	r2, r3
 800b0b6:	79fb      	ldrb	r3, [r7, #7]
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	d0c3      	beq.n	800b044 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b0bc:	2300      	movs	r3, #0
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	3710      	adds	r7, #16
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}

0800b0c6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b0c6:	b480      	push	{r7}
 800b0c8:	b083      	sub	sp, #12
 800b0ca:	af00      	add	r7, sp, #0
 800b0cc:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	68da      	ldr	r2, [r3, #12]
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b0dc:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2220      	movs	r2, #32
 800b0e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800b0e6:	bf00      	nop
 800b0e8:	370c      	adds	r7, #12
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bc80      	pop	{r7}
 800b0ee:	4770      	bx	lr

0800b0f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b0f0:	b480      	push	{r7}
 800b0f2:	b083      	sub	sp, #12
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	68da      	ldr	r2, [r3, #12]
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b106:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	695a      	ldr	r2, [r3, #20]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	f022 0201 	bic.w	r2, r2, #1
 800b116:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2220      	movs	r2, #32
 800b11c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b120:	bf00      	nop
 800b122:	370c      	adds	r7, #12
 800b124:	46bd      	mov	sp, r7
 800b126:	bc80      	pop	{r7}
 800b128:	4770      	bx	lr

0800b12a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b12a:	b580      	push	{r7, lr}
 800b12c:	b084      	sub	sp, #16
 800b12e:	af00      	add	r7, sp, #0
 800b130:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b136:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	2200      	movs	r2, #0
 800b13c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	2200      	movs	r2, #0
 800b142:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b144:	68f8      	ldr	r0, [r7, #12]
 800b146:	f7ff fedf 	bl	800af08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b14a:	bf00      	nop
 800b14c:	3710      	adds	r7, #16
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}

0800b152 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b152:	b480      	push	{r7}
 800b154:	b085      	sub	sp, #20
 800b156:	af00      	add	r7, sp, #0
 800b158:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b160:	b2db      	uxtb	r3, r3
 800b162:	2b21      	cmp	r3, #33	; 0x21
 800b164:	d13e      	bne.n	800b1e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	689b      	ldr	r3, [r3, #8]
 800b16a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b16e:	d114      	bne.n	800b19a <UART_Transmit_IT+0x48>
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	691b      	ldr	r3, [r3, #16]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d110      	bne.n	800b19a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6a1b      	ldr	r3, [r3, #32]
 800b17c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	881b      	ldrh	r3, [r3, #0]
 800b182:	461a      	mov	r2, r3
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b18c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	6a1b      	ldr	r3, [r3, #32]
 800b192:	1c9a      	adds	r2, r3, #2
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	621a      	str	r2, [r3, #32]
 800b198:	e008      	b.n	800b1ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6a1b      	ldr	r3, [r3, #32]
 800b19e:	1c59      	adds	r1, r3, #1
 800b1a0:	687a      	ldr	r2, [r7, #4]
 800b1a2:	6211      	str	r1, [r2, #32]
 800b1a4:	781a      	ldrb	r2, [r3, #0]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b1b0:	b29b      	uxth	r3, r3
 800b1b2:	3b01      	subs	r3, #1
 800b1b4:	b29b      	uxth	r3, r3
 800b1b6:	687a      	ldr	r2, [r7, #4]
 800b1b8:	4619      	mov	r1, r3
 800b1ba:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d10f      	bne.n	800b1e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	68da      	ldr	r2, [r3, #12]
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b1ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	68da      	ldr	r2, [r3, #12]
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b1de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	e000      	b.n	800b1e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b1e4:	2302      	movs	r3, #2
  }
}
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	3714      	adds	r7, #20
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bc80      	pop	{r7}
 800b1ee:	4770      	bx	lr

0800b1f0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	68da      	ldr	r2, [r3, #12]
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b206:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2220      	movs	r2, #32
 800b20c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f7ff fe67 	bl	800aee4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b216:	2300      	movs	r3, #0
}
 800b218:	4618      	mov	r0, r3
 800b21a:	3708      	adds	r7, #8
 800b21c:	46bd      	mov	sp, r7
 800b21e:	bd80      	pop	{r7, pc}

0800b220 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b084      	sub	sp, #16
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b22e:	b2db      	uxtb	r3, r3
 800b230:	2b22      	cmp	r3, #34	; 0x22
 800b232:	d170      	bne.n	800b316 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	689b      	ldr	r3, [r3, #8]
 800b238:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b23c:	d117      	bne.n	800b26e <UART_Receive_IT+0x4e>
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	691b      	ldr	r3, [r3, #16]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d113      	bne.n	800b26e <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800b246:	2300      	movs	r3, #0
 800b248:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b24e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	b29b      	uxth	r3, r3
 800b258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b25c:	b29a      	uxth	r2, r3
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b266:	1c9a      	adds	r2, r3, #2
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	629a      	str	r2, [r3, #40]	; 0x28
 800b26c:	e026      	b.n	800b2bc <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b272:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800b274:	2300      	movs	r3, #0
 800b276:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	689b      	ldr	r3, [r3, #8]
 800b27c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b280:	d007      	beq.n	800b292 <UART_Receive_IT+0x72>
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	689b      	ldr	r3, [r3, #8]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d10a      	bne.n	800b2a0 <UART_Receive_IT+0x80>
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	691b      	ldr	r3, [r3, #16]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d106      	bne.n	800b2a0 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	b2da      	uxtb	r2, r3
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	701a      	strb	r2, [r3, #0]
 800b29e:	e008      	b.n	800b2b2 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	685b      	ldr	r3, [r3, #4]
 800b2a6:	b2db      	uxtb	r3, r3
 800b2a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2ac:	b2da      	uxtb	r2, r3
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2b6:	1c5a      	adds	r2, r3, #1
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b2c0:	b29b      	uxth	r3, r3
 800b2c2:	3b01      	subs	r3, #1
 800b2c4:	b29b      	uxth	r3, r3
 800b2c6:	687a      	ldr	r2, [r7, #4]
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d120      	bne.n	800b312 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	68da      	ldr	r2, [r3, #12]
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f022 0220 	bic.w	r2, r2, #32
 800b2de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	68da      	ldr	r2, [r3, #12]
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b2ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	695a      	ldr	r2, [r3, #20]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f022 0201 	bic.w	r2, r2, #1
 800b2fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2220      	movs	r2, #32
 800b304:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b308:	6878      	ldr	r0, [r7, #4]
 800b30a:	f7f7 ffa9 	bl	8003260 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b30e:	2300      	movs	r3, #0
 800b310:	e002      	b.n	800b318 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800b312:	2300      	movs	r3, #0
 800b314:	e000      	b.n	800b318 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800b316:	2302      	movs	r3, #2
  }
}
 800b318:	4618      	mov	r0, r3
 800b31a:	3710      	adds	r7, #16
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}

0800b320 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b084      	sub	sp, #16
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	691b      	ldr	r3, [r3, #16]
 800b32e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	68da      	ldr	r2, [r3, #12]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	430a      	orrs	r2, r1
 800b33c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	689a      	ldr	r2, [r3, #8]
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	691b      	ldr	r3, [r3, #16]
 800b346:	431a      	orrs	r2, r3
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	695b      	ldr	r3, [r3, #20]
 800b34c:	4313      	orrs	r3, r2
 800b34e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	68db      	ldr	r3, [r3, #12]
 800b356:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800b35a:	f023 030c 	bic.w	r3, r3, #12
 800b35e:	687a      	ldr	r2, [r7, #4]
 800b360:	6812      	ldr	r2, [r2, #0]
 800b362:	68b9      	ldr	r1, [r7, #8]
 800b364:	430b      	orrs	r3, r1
 800b366:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	695b      	ldr	r3, [r3, #20]
 800b36e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	699a      	ldr	r2, [r3, #24]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	430a      	orrs	r2, r1
 800b37c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	4a2c      	ldr	r2, [pc, #176]	; (800b434 <UART_SetConfig+0x114>)
 800b384:	4293      	cmp	r3, r2
 800b386:	d103      	bne.n	800b390 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800b388:	f7fd fe12 	bl	8008fb0 <HAL_RCC_GetPCLK2Freq>
 800b38c:	60f8      	str	r0, [r7, #12]
 800b38e:	e002      	b.n	800b396 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800b390:	f7fd fdfa 	bl	8008f88 <HAL_RCC_GetPCLK1Freq>
 800b394:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b396:	68fa      	ldr	r2, [r7, #12]
 800b398:	4613      	mov	r3, r2
 800b39a:	009b      	lsls	r3, r3, #2
 800b39c:	4413      	add	r3, r2
 800b39e:	009a      	lsls	r2, r3, #2
 800b3a0:	441a      	add	r2, r3
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	685b      	ldr	r3, [r3, #4]
 800b3a6:	009b      	lsls	r3, r3, #2
 800b3a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3ac:	4a22      	ldr	r2, [pc, #136]	; (800b438 <UART_SetConfig+0x118>)
 800b3ae:	fba2 2303 	umull	r2, r3, r2, r3
 800b3b2:	095b      	lsrs	r3, r3, #5
 800b3b4:	0119      	lsls	r1, r3, #4
 800b3b6:	68fa      	ldr	r2, [r7, #12]
 800b3b8:	4613      	mov	r3, r2
 800b3ba:	009b      	lsls	r3, r3, #2
 800b3bc:	4413      	add	r3, r2
 800b3be:	009a      	lsls	r2, r3, #2
 800b3c0:	441a      	add	r2, r3
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	685b      	ldr	r3, [r3, #4]
 800b3c6:	009b      	lsls	r3, r3, #2
 800b3c8:	fbb2 f2f3 	udiv	r2, r2, r3
 800b3cc:	4b1a      	ldr	r3, [pc, #104]	; (800b438 <UART_SetConfig+0x118>)
 800b3ce:	fba3 0302 	umull	r0, r3, r3, r2
 800b3d2:	095b      	lsrs	r3, r3, #5
 800b3d4:	2064      	movs	r0, #100	; 0x64
 800b3d6:	fb00 f303 	mul.w	r3, r0, r3
 800b3da:	1ad3      	subs	r3, r2, r3
 800b3dc:	011b      	lsls	r3, r3, #4
 800b3de:	3332      	adds	r3, #50	; 0x32
 800b3e0:	4a15      	ldr	r2, [pc, #84]	; (800b438 <UART_SetConfig+0x118>)
 800b3e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b3e6:	095b      	lsrs	r3, r3, #5
 800b3e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b3ec:	4419      	add	r1, r3
 800b3ee:	68fa      	ldr	r2, [r7, #12]
 800b3f0:	4613      	mov	r3, r2
 800b3f2:	009b      	lsls	r3, r3, #2
 800b3f4:	4413      	add	r3, r2
 800b3f6:	009a      	lsls	r2, r3, #2
 800b3f8:	441a      	add	r2, r3
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	685b      	ldr	r3, [r3, #4]
 800b3fe:	009b      	lsls	r3, r3, #2
 800b400:	fbb2 f2f3 	udiv	r2, r2, r3
 800b404:	4b0c      	ldr	r3, [pc, #48]	; (800b438 <UART_SetConfig+0x118>)
 800b406:	fba3 0302 	umull	r0, r3, r3, r2
 800b40a:	095b      	lsrs	r3, r3, #5
 800b40c:	2064      	movs	r0, #100	; 0x64
 800b40e:	fb00 f303 	mul.w	r3, r0, r3
 800b412:	1ad3      	subs	r3, r2, r3
 800b414:	011b      	lsls	r3, r3, #4
 800b416:	3332      	adds	r3, #50	; 0x32
 800b418:	4a07      	ldr	r2, [pc, #28]	; (800b438 <UART_SetConfig+0x118>)
 800b41a:	fba2 2303 	umull	r2, r3, r2, r3
 800b41e:	095b      	lsrs	r3, r3, #5
 800b420:	f003 020f 	and.w	r2, r3, #15
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	440a      	add	r2, r1
 800b42a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800b42c:	bf00      	nop
 800b42e:	3710      	adds	r7, #16
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}
 800b434:	40013800 	.word	0x40013800
 800b438:	51eb851f 	.word	0x51eb851f

0800b43c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800b440:	4904      	ldr	r1, [pc, #16]	; (800b454 <MX_FATFS_Init+0x18>)
 800b442:	4805      	ldr	r0, [pc, #20]	; (800b458 <MX_FATFS_Init+0x1c>)
 800b444:	f000 f8a6 	bl	800b594 <FATFS_LinkDriver>
 800b448:	4603      	mov	r3, r0
 800b44a:	461a      	mov	r2, r3
 800b44c:	4b03      	ldr	r3, [pc, #12]	; (800b45c <MX_FATFS_Init+0x20>)
 800b44e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b450:	bf00      	nop
 800b452:	bd80      	pop	{r7, pc}
 800b454:	20000c48 	.word	0x20000c48
 800b458:	2000006c 	.word	0x2000006c
 800b45c:	20000c4c 	.word	0x20000c4c

0800b460 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800b460:	b480      	push	{r7}
 800b462:	b083      	sub	sp, #12
 800b464:	af00      	add	r7, sp, #0
 800b466:	4603      	mov	r3, r0
 800b468:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800b46a:	4b05      	ldr	r3, [pc, #20]	; (800b480 <USER_initialize+0x20>)
 800b46c:	2201      	movs	r2, #1
 800b46e:	701a      	strb	r2, [r3, #0]
    return Stat;
 800b470:	4b03      	ldr	r3, [pc, #12]	; (800b480 <USER_initialize+0x20>)
 800b472:	781b      	ldrb	r3, [r3, #0]
 800b474:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800b476:	4618      	mov	r0, r3
 800b478:	370c      	adds	r7, #12
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bc80      	pop	{r7}
 800b47e:	4770      	bx	lr
 800b480:	20000069 	.word	0x20000069

0800b484 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800b484:	b480      	push	{r7}
 800b486:	b083      	sub	sp, #12
 800b488:	af00      	add	r7, sp, #0
 800b48a:	4603      	mov	r3, r0
 800b48c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800b48e:	4b05      	ldr	r3, [pc, #20]	; (800b4a4 <USER_status+0x20>)
 800b490:	2201      	movs	r2, #1
 800b492:	701a      	strb	r2, [r3, #0]
    return Stat;
 800b494:	4b03      	ldr	r3, [pc, #12]	; (800b4a4 <USER_status+0x20>)
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800b49a:	4618      	mov	r0, r3
 800b49c:	370c      	adds	r7, #12
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bc80      	pop	{r7}
 800b4a2:	4770      	bx	lr
 800b4a4:	20000069 	.word	0x20000069

0800b4a8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800b4a8:	b480      	push	{r7}
 800b4aa:	b085      	sub	sp, #20
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	60b9      	str	r1, [r7, #8]
 800b4b0:	607a      	str	r2, [r7, #4]
 800b4b2:	603b      	str	r3, [r7, #0]
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800b4b8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	3714      	adds	r7, #20
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bc80      	pop	{r7}
 800b4c2:	4770      	bx	lr

0800b4c4 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	b085      	sub	sp, #20
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	60b9      	str	r1, [r7, #8]
 800b4cc:	607a      	str	r2, [r7, #4]
 800b4ce:	603b      	str	r3, [r7, #0]
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800b4d4:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3714      	adds	r7, #20
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bc80      	pop	{r7}
 800b4de:	4770      	bx	lr

0800b4e0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b085      	sub	sp, #20
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	603a      	str	r2, [r7, #0]
 800b4ea:	71fb      	strb	r3, [r7, #7]
 800b4ec:	460b      	mov	r3, r1
 800b4ee:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	73fb      	strb	r3, [r7, #15]
    return res;
 800b4f4:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3714      	adds	r7, #20
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bc80      	pop	{r7}
 800b4fe:	4770      	bx	lr

0800b500 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b500:	b480      	push	{r7}
 800b502:	b087      	sub	sp, #28
 800b504:	af00      	add	r7, sp, #0
 800b506:	60f8      	str	r0, [r7, #12]
 800b508:	60b9      	str	r1, [r7, #8]
 800b50a:	4613      	mov	r3, r2
 800b50c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b50e:	2301      	movs	r3, #1
 800b510:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b512:	2300      	movs	r3, #0
 800b514:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800b516:	4b1e      	ldr	r3, [pc, #120]	; (800b590 <FATFS_LinkDriverEx+0x90>)
 800b518:	7a5b      	ldrb	r3, [r3, #9]
 800b51a:	b2db      	uxtb	r3, r3
 800b51c:	2b01      	cmp	r3, #1
 800b51e:	d831      	bhi.n	800b584 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b520:	4b1b      	ldr	r3, [pc, #108]	; (800b590 <FATFS_LinkDriverEx+0x90>)
 800b522:	7a5b      	ldrb	r3, [r3, #9]
 800b524:	b2db      	uxtb	r3, r3
 800b526:	461a      	mov	r2, r3
 800b528:	4b19      	ldr	r3, [pc, #100]	; (800b590 <FATFS_LinkDriverEx+0x90>)
 800b52a:	2100      	movs	r1, #0
 800b52c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800b52e:	4b18      	ldr	r3, [pc, #96]	; (800b590 <FATFS_LinkDriverEx+0x90>)
 800b530:	7a5b      	ldrb	r3, [r3, #9]
 800b532:	b2db      	uxtb	r3, r3
 800b534:	4a16      	ldr	r2, [pc, #88]	; (800b590 <FATFS_LinkDriverEx+0x90>)
 800b536:	009b      	lsls	r3, r3, #2
 800b538:	4413      	add	r3, r2
 800b53a:	68fa      	ldr	r2, [r7, #12]
 800b53c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800b53e:	4b14      	ldr	r3, [pc, #80]	; (800b590 <FATFS_LinkDriverEx+0x90>)
 800b540:	7a5b      	ldrb	r3, [r3, #9]
 800b542:	b2db      	uxtb	r3, r3
 800b544:	461a      	mov	r2, r3
 800b546:	4b12      	ldr	r3, [pc, #72]	; (800b590 <FATFS_LinkDriverEx+0x90>)
 800b548:	4413      	add	r3, r2
 800b54a:	79fa      	ldrb	r2, [r7, #7]
 800b54c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b54e:	4b10      	ldr	r3, [pc, #64]	; (800b590 <FATFS_LinkDriverEx+0x90>)
 800b550:	7a5b      	ldrb	r3, [r3, #9]
 800b552:	b2db      	uxtb	r3, r3
 800b554:	1c5a      	adds	r2, r3, #1
 800b556:	b2d1      	uxtb	r1, r2
 800b558:	4a0d      	ldr	r2, [pc, #52]	; (800b590 <FATFS_LinkDriverEx+0x90>)
 800b55a:	7251      	strb	r1, [r2, #9]
 800b55c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b55e:	7dbb      	ldrb	r3, [r7, #22]
 800b560:	3330      	adds	r3, #48	; 0x30
 800b562:	b2da      	uxtb	r2, r3
 800b564:	68bb      	ldr	r3, [r7, #8]
 800b566:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b568:	68bb      	ldr	r3, [r7, #8]
 800b56a:	3301      	adds	r3, #1
 800b56c:	223a      	movs	r2, #58	; 0x3a
 800b56e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	3302      	adds	r3, #2
 800b574:	222f      	movs	r2, #47	; 0x2f
 800b576:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	3303      	adds	r3, #3
 800b57c:	2200      	movs	r2, #0
 800b57e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b580:	2300      	movs	r3, #0
 800b582:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800b584:	7dfb      	ldrb	r3, [r7, #23]
}
 800b586:	4618      	mov	r0, r3
 800b588:	371c      	adds	r7, #28
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bc80      	pop	{r7}
 800b58e:	4770      	bx	lr
 800b590:	200006f4 	.word	0x200006f4

0800b594 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b082      	sub	sp, #8
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
 800b59c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b59e:	2200      	movs	r2, #0
 800b5a0:	6839      	ldr	r1, [r7, #0]
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f7ff ffac 	bl	800b500 <FATFS_LinkDriverEx>
 800b5a8:	4603      	mov	r3, r0
}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	3708      	adds	r7, #8
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}

0800b5b2 <atof>:
 800b5b2:	2100      	movs	r1, #0
 800b5b4:	f000 bfbc 	b.w	800c530 <strtod>

0800b5b8 <atoi>:
 800b5b8:	220a      	movs	r2, #10
 800b5ba:	2100      	movs	r1, #0
 800b5bc:	f001 b846 	b.w	800c64c <strtol>

0800b5c0 <gcvt>:
 800b5c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b5c2:	461c      	mov	r4, r3
 800b5c4:	b085      	sub	sp, #20
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	4615      	mov	r5, r2
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	4606      	mov	r6, r0
 800b5ce:	460f      	mov	r7, r1
 800b5d0:	f7f5 f9f4 	bl	80009bc <__aeabi_dcmplt>
 800b5d4:	4623      	mov	r3, r4
 800b5d6:	b118      	cbz	r0, 800b5e0 <gcvt+0x20>
 800b5d8:	222d      	movs	r2, #45	; 0x2d
 800b5da:	3d01      	subs	r5, #1
 800b5dc:	f803 2b01 	strb.w	r2, [r3], #1
 800b5e0:	2267      	movs	r2, #103	; 0x67
 800b5e2:	2100      	movs	r1, #0
 800b5e4:	e9cd 5300 	strd	r5, r3, [sp]
 800b5e8:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800b5ec:	4905      	ldr	r1, [pc, #20]	; (800b604 <gcvt+0x44>)
 800b5ee:	4632      	mov	r2, r6
 800b5f0:	463b      	mov	r3, r7
 800b5f2:	6808      	ldr	r0, [r1, #0]
 800b5f4:	f001 f8f4 	bl	800c7e0 <_gcvt>
 800b5f8:	2800      	cmp	r0, #0
 800b5fa:	bf14      	ite	ne
 800b5fc:	4620      	movne	r0, r4
 800b5fe:	2000      	moveq	r0, #0
 800b600:	b005      	add	sp, #20
 800b602:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b604:	20000080 	.word	0x20000080

0800b608 <__errno>:
 800b608:	4b01      	ldr	r3, [pc, #4]	; (800b610 <__errno+0x8>)
 800b60a:	6818      	ldr	r0, [r3, #0]
 800b60c:	4770      	bx	lr
 800b60e:	bf00      	nop
 800b610:	20000080 	.word	0x20000080

0800b614 <__libc_init_array>:
 800b614:	b570      	push	{r4, r5, r6, lr}
 800b616:	2500      	movs	r5, #0
 800b618:	4e0c      	ldr	r6, [pc, #48]	; (800b64c <__libc_init_array+0x38>)
 800b61a:	4c0d      	ldr	r4, [pc, #52]	; (800b650 <__libc_init_array+0x3c>)
 800b61c:	1ba4      	subs	r4, r4, r6
 800b61e:	10a4      	asrs	r4, r4, #2
 800b620:	42a5      	cmp	r5, r4
 800b622:	d109      	bne.n	800b638 <__libc_init_array+0x24>
 800b624:	f003 fadc 	bl	800ebe0 <_init>
 800b628:	2500      	movs	r5, #0
 800b62a:	4e0a      	ldr	r6, [pc, #40]	; (800b654 <__libc_init_array+0x40>)
 800b62c:	4c0a      	ldr	r4, [pc, #40]	; (800b658 <__libc_init_array+0x44>)
 800b62e:	1ba4      	subs	r4, r4, r6
 800b630:	10a4      	asrs	r4, r4, #2
 800b632:	42a5      	cmp	r5, r4
 800b634:	d105      	bne.n	800b642 <__libc_init_array+0x2e>
 800b636:	bd70      	pop	{r4, r5, r6, pc}
 800b638:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b63c:	4798      	blx	r3
 800b63e:	3501      	adds	r5, #1
 800b640:	e7ee      	b.n	800b620 <__libc_init_array+0xc>
 800b642:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b646:	4798      	blx	r3
 800b648:	3501      	adds	r5, #1
 800b64a:	e7f2      	b.n	800b632 <__libc_init_array+0x1e>
 800b64c:	0800faf0 	.word	0x0800faf0
 800b650:	0800faf0 	.word	0x0800faf0
 800b654:	0800faf0 	.word	0x0800faf0
 800b658:	0800faf4 	.word	0x0800faf4

0800b65c <__itoa>:
 800b65c:	1e93      	subs	r3, r2, #2
 800b65e:	2b22      	cmp	r3, #34	; 0x22
 800b660:	b510      	push	{r4, lr}
 800b662:	460c      	mov	r4, r1
 800b664:	d904      	bls.n	800b670 <__itoa+0x14>
 800b666:	2300      	movs	r3, #0
 800b668:	461c      	mov	r4, r3
 800b66a:	700b      	strb	r3, [r1, #0]
 800b66c:	4620      	mov	r0, r4
 800b66e:	bd10      	pop	{r4, pc}
 800b670:	2a0a      	cmp	r2, #10
 800b672:	d109      	bne.n	800b688 <__itoa+0x2c>
 800b674:	2800      	cmp	r0, #0
 800b676:	da07      	bge.n	800b688 <__itoa+0x2c>
 800b678:	232d      	movs	r3, #45	; 0x2d
 800b67a:	700b      	strb	r3, [r1, #0]
 800b67c:	2101      	movs	r1, #1
 800b67e:	4240      	negs	r0, r0
 800b680:	4421      	add	r1, r4
 800b682:	f000 fff9 	bl	800c678 <__utoa>
 800b686:	e7f1      	b.n	800b66c <__itoa+0x10>
 800b688:	2100      	movs	r1, #0
 800b68a:	e7f9      	b.n	800b680 <__itoa+0x24>

0800b68c <itoa>:
 800b68c:	f7ff bfe6 	b.w	800b65c <__itoa>

0800b690 <malloc>:
 800b690:	4b02      	ldr	r3, [pc, #8]	; (800b69c <malloc+0xc>)
 800b692:	4601      	mov	r1, r0
 800b694:	6818      	ldr	r0, [r3, #0]
 800b696:	f000 b85f 	b.w	800b758 <_malloc_r>
 800b69a:	bf00      	nop
 800b69c:	20000080 	.word	0x20000080

0800b6a0 <free>:
 800b6a0:	4b02      	ldr	r3, [pc, #8]	; (800b6ac <free+0xc>)
 800b6a2:	4601      	mov	r1, r0
 800b6a4:	6818      	ldr	r0, [r3, #0]
 800b6a6:	f000 b80b 	b.w	800b6c0 <_free_r>
 800b6aa:	bf00      	nop
 800b6ac:	20000080 	.word	0x20000080

0800b6b0 <memset>:
 800b6b0:	4603      	mov	r3, r0
 800b6b2:	4402      	add	r2, r0
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d100      	bne.n	800b6ba <memset+0xa>
 800b6b8:	4770      	bx	lr
 800b6ba:	f803 1b01 	strb.w	r1, [r3], #1
 800b6be:	e7f9      	b.n	800b6b4 <memset+0x4>

0800b6c0 <_free_r>:
 800b6c0:	b538      	push	{r3, r4, r5, lr}
 800b6c2:	4605      	mov	r5, r0
 800b6c4:	2900      	cmp	r1, #0
 800b6c6:	d043      	beq.n	800b750 <_free_r+0x90>
 800b6c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6cc:	1f0c      	subs	r4, r1, #4
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	bfb8      	it	lt
 800b6d2:	18e4      	addlt	r4, r4, r3
 800b6d4:	f001 fc9c 	bl	800d010 <__malloc_lock>
 800b6d8:	4a1e      	ldr	r2, [pc, #120]	; (800b754 <_free_r+0x94>)
 800b6da:	6813      	ldr	r3, [r2, #0]
 800b6dc:	4610      	mov	r0, r2
 800b6de:	b933      	cbnz	r3, 800b6ee <_free_r+0x2e>
 800b6e0:	6063      	str	r3, [r4, #4]
 800b6e2:	6014      	str	r4, [r2, #0]
 800b6e4:	4628      	mov	r0, r5
 800b6e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6ea:	f001 bc92 	b.w	800d012 <__malloc_unlock>
 800b6ee:	42a3      	cmp	r3, r4
 800b6f0:	d90b      	bls.n	800b70a <_free_r+0x4a>
 800b6f2:	6821      	ldr	r1, [r4, #0]
 800b6f4:	1862      	adds	r2, r4, r1
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	bf01      	itttt	eq
 800b6fa:	681a      	ldreq	r2, [r3, #0]
 800b6fc:	685b      	ldreq	r3, [r3, #4]
 800b6fe:	1852      	addeq	r2, r2, r1
 800b700:	6022      	streq	r2, [r4, #0]
 800b702:	6063      	str	r3, [r4, #4]
 800b704:	6004      	str	r4, [r0, #0]
 800b706:	e7ed      	b.n	800b6e4 <_free_r+0x24>
 800b708:	4613      	mov	r3, r2
 800b70a:	685a      	ldr	r2, [r3, #4]
 800b70c:	b10a      	cbz	r2, 800b712 <_free_r+0x52>
 800b70e:	42a2      	cmp	r2, r4
 800b710:	d9fa      	bls.n	800b708 <_free_r+0x48>
 800b712:	6819      	ldr	r1, [r3, #0]
 800b714:	1858      	adds	r0, r3, r1
 800b716:	42a0      	cmp	r0, r4
 800b718:	d10b      	bne.n	800b732 <_free_r+0x72>
 800b71a:	6820      	ldr	r0, [r4, #0]
 800b71c:	4401      	add	r1, r0
 800b71e:	1858      	adds	r0, r3, r1
 800b720:	4282      	cmp	r2, r0
 800b722:	6019      	str	r1, [r3, #0]
 800b724:	d1de      	bne.n	800b6e4 <_free_r+0x24>
 800b726:	6810      	ldr	r0, [r2, #0]
 800b728:	6852      	ldr	r2, [r2, #4]
 800b72a:	4401      	add	r1, r0
 800b72c:	6019      	str	r1, [r3, #0]
 800b72e:	605a      	str	r2, [r3, #4]
 800b730:	e7d8      	b.n	800b6e4 <_free_r+0x24>
 800b732:	d902      	bls.n	800b73a <_free_r+0x7a>
 800b734:	230c      	movs	r3, #12
 800b736:	602b      	str	r3, [r5, #0]
 800b738:	e7d4      	b.n	800b6e4 <_free_r+0x24>
 800b73a:	6820      	ldr	r0, [r4, #0]
 800b73c:	1821      	adds	r1, r4, r0
 800b73e:	428a      	cmp	r2, r1
 800b740:	bf01      	itttt	eq
 800b742:	6811      	ldreq	r1, [r2, #0]
 800b744:	6852      	ldreq	r2, [r2, #4]
 800b746:	1809      	addeq	r1, r1, r0
 800b748:	6021      	streq	r1, [r4, #0]
 800b74a:	6062      	str	r2, [r4, #4]
 800b74c:	605c      	str	r4, [r3, #4]
 800b74e:	e7c9      	b.n	800b6e4 <_free_r+0x24>
 800b750:	bd38      	pop	{r3, r4, r5, pc}
 800b752:	bf00      	nop
 800b754:	20000700 	.word	0x20000700

0800b758 <_malloc_r>:
 800b758:	b570      	push	{r4, r5, r6, lr}
 800b75a:	1ccd      	adds	r5, r1, #3
 800b75c:	f025 0503 	bic.w	r5, r5, #3
 800b760:	3508      	adds	r5, #8
 800b762:	2d0c      	cmp	r5, #12
 800b764:	bf38      	it	cc
 800b766:	250c      	movcc	r5, #12
 800b768:	2d00      	cmp	r5, #0
 800b76a:	4606      	mov	r6, r0
 800b76c:	db01      	blt.n	800b772 <_malloc_r+0x1a>
 800b76e:	42a9      	cmp	r1, r5
 800b770:	d903      	bls.n	800b77a <_malloc_r+0x22>
 800b772:	230c      	movs	r3, #12
 800b774:	6033      	str	r3, [r6, #0]
 800b776:	2000      	movs	r0, #0
 800b778:	bd70      	pop	{r4, r5, r6, pc}
 800b77a:	f001 fc49 	bl	800d010 <__malloc_lock>
 800b77e:	4a21      	ldr	r2, [pc, #132]	; (800b804 <_malloc_r+0xac>)
 800b780:	6814      	ldr	r4, [r2, #0]
 800b782:	4621      	mov	r1, r4
 800b784:	b991      	cbnz	r1, 800b7ac <_malloc_r+0x54>
 800b786:	4c20      	ldr	r4, [pc, #128]	; (800b808 <_malloc_r+0xb0>)
 800b788:	6823      	ldr	r3, [r4, #0]
 800b78a:	b91b      	cbnz	r3, 800b794 <_malloc_r+0x3c>
 800b78c:	4630      	mov	r0, r6
 800b78e:	f000 f83d 	bl	800b80c <_sbrk_r>
 800b792:	6020      	str	r0, [r4, #0]
 800b794:	4629      	mov	r1, r5
 800b796:	4630      	mov	r0, r6
 800b798:	f000 f838 	bl	800b80c <_sbrk_r>
 800b79c:	1c43      	adds	r3, r0, #1
 800b79e:	d124      	bne.n	800b7ea <_malloc_r+0x92>
 800b7a0:	230c      	movs	r3, #12
 800b7a2:	4630      	mov	r0, r6
 800b7a4:	6033      	str	r3, [r6, #0]
 800b7a6:	f001 fc34 	bl	800d012 <__malloc_unlock>
 800b7aa:	e7e4      	b.n	800b776 <_malloc_r+0x1e>
 800b7ac:	680b      	ldr	r3, [r1, #0]
 800b7ae:	1b5b      	subs	r3, r3, r5
 800b7b0:	d418      	bmi.n	800b7e4 <_malloc_r+0x8c>
 800b7b2:	2b0b      	cmp	r3, #11
 800b7b4:	d90f      	bls.n	800b7d6 <_malloc_r+0x7e>
 800b7b6:	600b      	str	r3, [r1, #0]
 800b7b8:	18cc      	adds	r4, r1, r3
 800b7ba:	50cd      	str	r5, [r1, r3]
 800b7bc:	4630      	mov	r0, r6
 800b7be:	f001 fc28 	bl	800d012 <__malloc_unlock>
 800b7c2:	f104 000b 	add.w	r0, r4, #11
 800b7c6:	1d23      	adds	r3, r4, #4
 800b7c8:	f020 0007 	bic.w	r0, r0, #7
 800b7cc:	1ac3      	subs	r3, r0, r3
 800b7ce:	d0d3      	beq.n	800b778 <_malloc_r+0x20>
 800b7d0:	425a      	negs	r2, r3
 800b7d2:	50e2      	str	r2, [r4, r3]
 800b7d4:	e7d0      	b.n	800b778 <_malloc_r+0x20>
 800b7d6:	684b      	ldr	r3, [r1, #4]
 800b7d8:	428c      	cmp	r4, r1
 800b7da:	bf16      	itet	ne
 800b7dc:	6063      	strne	r3, [r4, #4]
 800b7de:	6013      	streq	r3, [r2, #0]
 800b7e0:	460c      	movne	r4, r1
 800b7e2:	e7eb      	b.n	800b7bc <_malloc_r+0x64>
 800b7e4:	460c      	mov	r4, r1
 800b7e6:	6849      	ldr	r1, [r1, #4]
 800b7e8:	e7cc      	b.n	800b784 <_malloc_r+0x2c>
 800b7ea:	1cc4      	adds	r4, r0, #3
 800b7ec:	f024 0403 	bic.w	r4, r4, #3
 800b7f0:	42a0      	cmp	r0, r4
 800b7f2:	d005      	beq.n	800b800 <_malloc_r+0xa8>
 800b7f4:	1a21      	subs	r1, r4, r0
 800b7f6:	4630      	mov	r0, r6
 800b7f8:	f000 f808 	bl	800b80c <_sbrk_r>
 800b7fc:	3001      	adds	r0, #1
 800b7fe:	d0cf      	beq.n	800b7a0 <_malloc_r+0x48>
 800b800:	6025      	str	r5, [r4, #0]
 800b802:	e7db      	b.n	800b7bc <_malloc_r+0x64>
 800b804:	20000700 	.word	0x20000700
 800b808:	20000704 	.word	0x20000704

0800b80c <_sbrk_r>:
 800b80c:	b538      	push	{r3, r4, r5, lr}
 800b80e:	2300      	movs	r3, #0
 800b810:	4c05      	ldr	r4, [pc, #20]	; (800b828 <_sbrk_r+0x1c>)
 800b812:	4605      	mov	r5, r0
 800b814:	4608      	mov	r0, r1
 800b816:	6023      	str	r3, [r4, #0]
 800b818:	f7fa fce4 	bl	80061e4 <_sbrk>
 800b81c:	1c43      	adds	r3, r0, #1
 800b81e:	d102      	bne.n	800b826 <_sbrk_r+0x1a>
 800b820:	6823      	ldr	r3, [r4, #0]
 800b822:	b103      	cbz	r3, 800b826 <_sbrk_r+0x1a>
 800b824:	602b      	str	r3, [r5, #0]
 800b826:	bd38      	pop	{r3, r4, r5, pc}
 800b828:	200010ac 	.word	0x200010ac

0800b82c <siprintf>:
 800b82c:	b40e      	push	{r1, r2, r3}
 800b82e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b832:	b500      	push	{lr}
 800b834:	b09c      	sub	sp, #112	; 0x70
 800b836:	ab1d      	add	r3, sp, #116	; 0x74
 800b838:	9002      	str	r0, [sp, #8]
 800b83a:	9006      	str	r0, [sp, #24]
 800b83c:	9107      	str	r1, [sp, #28]
 800b83e:	9104      	str	r1, [sp, #16]
 800b840:	4808      	ldr	r0, [pc, #32]	; (800b864 <siprintf+0x38>)
 800b842:	4909      	ldr	r1, [pc, #36]	; (800b868 <siprintf+0x3c>)
 800b844:	f853 2b04 	ldr.w	r2, [r3], #4
 800b848:	9105      	str	r1, [sp, #20]
 800b84a:	6800      	ldr	r0, [r0, #0]
 800b84c:	a902      	add	r1, sp, #8
 800b84e:	9301      	str	r3, [sp, #4]
 800b850:	f002 f884 	bl	800d95c <_svfiprintf_r>
 800b854:	2200      	movs	r2, #0
 800b856:	9b02      	ldr	r3, [sp, #8]
 800b858:	701a      	strb	r2, [r3, #0]
 800b85a:	b01c      	add	sp, #112	; 0x70
 800b85c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b860:	b003      	add	sp, #12
 800b862:	4770      	bx	lr
 800b864:	20000080 	.word	0x20000080
 800b868:	ffff0208 	.word	0xffff0208

0800b86c <strcat>:
 800b86c:	4603      	mov	r3, r0
 800b86e:	b510      	push	{r4, lr}
 800b870:	781a      	ldrb	r2, [r3, #0]
 800b872:	1c5c      	adds	r4, r3, #1
 800b874:	b93a      	cbnz	r2, 800b886 <strcat+0x1a>
 800b876:	3b01      	subs	r3, #1
 800b878:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b87c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b880:	2a00      	cmp	r2, #0
 800b882:	d1f9      	bne.n	800b878 <strcat+0xc>
 800b884:	bd10      	pop	{r4, pc}
 800b886:	4623      	mov	r3, r4
 800b888:	e7f2      	b.n	800b870 <strcat+0x4>

0800b88a <strchr>:
 800b88a:	b2c9      	uxtb	r1, r1
 800b88c:	4603      	mov	r3, r0
 800b88e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b892:	b11a      	cbz	r2, 800b89c <strchr+0x12>
 800b894:	428a      	cmp	r2, r1
 800b896:	d1f9      	bne.n	800b88c <strchr+0x2>
 800b898:	4618      	mov	r0, r3
 800b89a:	4770      	bx	lr
 800b89c:	2900      	cmp	r1, #0
 800b89e:	bf18      	it	ne
 800b8a0:	2300      	movne	r3, #0
 800b8a2:	e7f9      	b.n	800b898 <strchr+0xe>

0800b8a4 <strcpy>:
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b8aa:	f803 2b01 	strb.w	r2, [r3], #1
 800b8ae:	2a00      	cmp	r2, #0
 800b8b0:	d1f9      	bne.n	800b8a6 <strcpy+0x2>
 800b8b2:	4770      	bx	lr

0800b8b4 <strstr>:
 800b8b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8b6:	7803      	ldrb	r3, [r0, #0]
 800b8b8:	b17b      	cbz	r3, 800b8da <strstr+0x26>
 800b8ba:	4604      	mov	r4, r0
 800b8bc:	7823      	ldrb	r3, [r4, #0]
 800b8be:	4620      	mov	r0, r4
 800b8c0:	1c66      	adds	r6, r4, #1
 800b8c2:	b17b      	cbz	r3, 800b8e4 <strstr+0x30>
 800b8c4:	1e4a      	subs	r2, r1, #1
 800b8c6:	1e63      	subs	r3, r4, #1
 800b8c8:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800b8cc:	b14d      	cbz	r5, 800b8e2 <strstr+0x2e>
 800b8ce:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800b8d2:	4634      	mov	r4, r6
 800b8d4:	42af      	cmp	r7, r5
 800b8d6:	d0f7      	beq.n	800b8c8 <strstr+0x14>
 800b8d8:	e7f0      	b.n	800b8bc <strstr+0x8>
 800b8da:	780b      	ldrb	r3, [r1, #0]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	bf18      	it	ne
 800b8e0:	2000      	movne	r0, #0
 800b8e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	e7fc      	b.n	800b8e2 <strstr+0x2e>

0800b8e8 <sulp>:
 800b8e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8ec:	460f      	mov	r7, r1
 800b8ee:	4690      	mov	r8, r2
 800b8f0:	f001 fe5a 	bl	800d5a8 <__ulp>
 800b8f4:	4604      	mov	r4, r0
 800b8f6:	460d      	mov	r5, r1
 800b8f8:	f1b8 0f00 	cmp.w	r8, #0
 800b8fc:	d011      	beq.n	800b922 <sulp+0x3a>
 800b8fe:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800b902:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b906:	2b00      	cmp	r3, #0
 800b908:	dd0b      	ble.n	800b922 <sulp+0x3a>
 800b90a:	2400      	movs	r4, #0
 800b90c:	051b      	lsls	r3, r3, #20
 800b90e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b912:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b916:	4622      	mov	r2, r4
 800b918:	462b      	mov	r3, r5
 800b91a:	f7f4 fddd 	bl	80004d8 <__aeabi_dmul>
 800b91e:	4604      	mov	r4, r0
 800b920:	460d      	mov	r5, r1
 800b922:	4620      	mov	r0, r4
 800b924:	4629      	mov	r1, r5
 800b926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b92a:	0000      	movs	r0, r0
 800b92c:	0000      	movs	r0, r0
	...

0800b930 <_strtod_l>:
 800b930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b934:	461f      	mov	r7, r3
 800b936:	2300      	movs	r3, #0
 800b938:	b0a1      	sub	sp, #132	; 0x84
 800b93a:	4683      	mov	fp, r0
 800b93c:	4638      	mov	r0, r7
 800b93e:	460e      	mov	r6, r1
 800b940:	9217      	str	r2, [sp, #92]	; 0x5c
 800b942:	931c      	str	r3, [sp, #112]	; 0x70
 800b944:	f001 fb45 	bl	800cfd2 <__localeconv_l>
 800b948:	4680      	mov	r8, r0
 800b94a:	6800      	ldr	r0, [r0, #0]
 800b94c:	f7f4 fc00 	bl	8000150 <strlen>
 800b950:	f04f 0900 	mov.w	r9, #0
 800b954:	4604      	mov	r4, r0
 800b956:	f04f 0a00 	mov.w	sl, #0
 800b95a:	961b      	str	r6, [sp, #108]	; 0x6c
 800b95c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b95e:	781a      	ldrb	r2, [r3, #0]
 800b960:	2a0d      	cmp	r2, #13
 800b962:	d832      	bhi.n	800b9ca <_strtod_l+0x9a>
 800b964:	2a09      	cmp	r2, #9
 800b966:	d236      	bcs.n	800b9d6 <_strtod_l+0xa6>
 800b968:	2a00      	cmp	r2, #0
 800b96a:	d03e      	beq.n	800b9ea <_strtod_l+0xba>
 800b96c:	2300      	movs	r3, #0
 800b96e:	930d      	str	r3, [sp, #52]	; 0x34
 800b970:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b972:	782b      	ldrb	r3, [r5, #0]
 800b974:	2b30      	cmp	r3, #48	; 0x30
 800b976:	f040 80ac 	bne.w	800bad2 <_strtod_l+0x1a2>
 800b97a:	786b      	ldrb	r3, [r5, #1]
 800b97c:	2b58      	cmp	r3, #88	; 0x58
 800b97e:	d001      	beq.n	800b984 <_strtod_l+0x54>
 800b980:	2b78      	cmp	r3, #120	; 0x78
 800b982:	d167      	bne.n	800ba54 <_strtod_l+0x124>
 800b984:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b986:	9702      	str	r7, [sp, #8]
 800b988:	9301      	str	r3, [sp, #4]
 800b98a:	ab1c      	add	r3, sp, #112	; 0x70
 800b98c:	9300      	str	r3, [sp, #0]
 800b98e:	4a89      	ldr	r2, [pc, #548]	; (800bbb4 <_strtod_l+0x284>)
 800b990:	ab1d      	add	r3, sp, #116	; 0x74
 800b992:	a91b      	add	r1, sp, #108	; 0x6c
 800b994:	4658      	mov	r0, fp
 800b996:	f001 f841 	bl	800ca1c <__gethex>
 800b99a:	f010 0407 	ands.w	r4, r0, #7
 800b99e:	4606      	mov	r6, r0
 800b9a0:	d005      	beq.n	800b9ae <_strtod_l+0x7e>
 800b9a2:	2c06      	cmp	r4, #6
 800b9a4:	d12b      	bne.n	800b9fe <_strtod_l+0xce>
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	3501      	adds	r5, #1
 800b9aa:	951b      	str	r5, [sp, #108]	; 0x6c
 800b9ac:	930d      	str	r3, [sp, #52]	; 0x34
 800b9ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	f040 85a6 	bne.w	800c502 <_strtod_l+0xbd2>
 800b9b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9b8:	b1e3      	cbz	r3, 800b9f4 <_strtod_l+0xc4>
 800b9ba:	464a      	mov	r2, r9
 800b9bc:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 800b9c0:	4610      	mov	r0, r2
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	b021      	add	sp, #132	; 0x84
 800b9c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9ca:	2a2b      	cmp	r2, #43	; 0x2b
 800b9cc:	d015      	beq.n	800b9fa <_strtod_l+0xca>
 800b9ce:	2a2d      	cmp	r2, #45	; 0x2d
 800b9d0:	d004      	beq.n	800b9dc <_strtod_l+0xac>
 800b9d2:	2a20      	cmp	r2, #32
 800b9d4:	d1ca      	bne.n	800b96c <_strtod_l+0x3c>
 800b9d6:	3301      	adds	r3, #1
 800b9d8:	931b      	str	r3, [sp, #108]	; 0x6c
 800b9da:	e7bf      	b.n	800b95c <_strtod_l+0x2c>
 800b9dc:	2201      	movs	r2, #1
 800b9de:	920d      	str	r2, [sp, #52]	; 0x34
 800b9e0:	1c5a      	adds	r2, r3, #1
 800b9e2:	921b      	str	r2, [sp, #108]	; 0x6c
 800b9e4:	785b      	ldrb	r3, [r3, #1]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d1c2      	bne.n	800b970 <_strtod_l+0x40>
 800b9ea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b9ec:	961b      	str	r6, [sp, #108]	; 0x6c
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	f040 8585 	bne.w	800c4fe <_strtod_l+0xbce>
 800b9f4:	464a      	mov	r2, r9
 800b9f6:	4653      	mov	r3, sl
 800b9f8:	e7e2      	b.n	800b9c0 <_strtod_l+0x90>
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	e7ef      	b.n	800b9de <_strtod_l+0xae>
 800b9fe:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ba00:	b13a      	cbz	r2, 800ba12 <_strtod_l+0xe2>
 800ba02:	2135      	movs	r1, #53	; 0x35
 800ba04:	a81e      	add	r0, sp, #120	; 0x78
 800ba06:	f001 fedf 	bl	800d7c8 <__copybits>
 800ba0a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ba0c:	4658      	mov	r0, fp
 800ba0e:	f001 fb35 	bl	800d07c <_Bfree>
 800ba12:	3c01      	subs	r4, #1
 800ba14:	2c04      	cmp	r4, #4
 800ba16:	d806      	bhi.n	800ba26 <_strtod_l+0xf6>
 800ba18:	e8df f004 	tbb	[pc, r4]
 800ba1c:	1714030a 	.word	0x1714030a
 800ba20:	0a          	.byte	0x0a
 800ba21:	00          	.byte	0x00
 800ba22:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 800ba26:	0731      	lsls	r1, r6, #28
 800ba28:	d5c1      	bpl.n	800b9ae <_strtod_l+0x7e>
 800ba2a:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 800ba2e:	e7be      	b.n	800b9ae <_strtod_l+0x7e>
 800ba30:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800ba32:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 800ba36:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ba3a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ba3e:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 800ba42:	e7f0      	b.n	800ba26 <_strtod_l+0xf6>
 800ba44:	f8df a170 	ldr.w	sl, [pc, #368]	; 800bbb8 <_strtod_l+0x288>
 800ba48:	e7ed      	b.n	800ba26 <_strtod_l+0xf6>
 800ba4a:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 800ba4e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800ba52:	e7e8      	b.n	800ba26 <_strtod_l+0xf6>
 800ba54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ba56:	1c5a      	adds	r2, r3, #1
 800ba58:	921b      	str	r2, [sp, #108]	; 0x6c
 800ba5a:	785b      	ldrb	r3, [r3, #1]
 800ba5c:	2b30      	cmp	r3, #48	; 0x30
 800ba5e:	d0f9      	beq.n	800ba54 <_strtod_l+0x124>
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d0a4      	beq.n	800b9ae <_strtod_l+0x7e>
 800ba64:	2301      	movs	r3, #1
 800ba66:	2500      	movs	r5, #0
 800ba68:	220a      	movs	r2, #10
 800ba6a:	9307      	str	r3, [sp, #28]
 800ba6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ba6e:	9506      	str	r5, [sp, #24]
 800ba70:	9308      	str	r3, [sp, #32]
 800ba72:	9504      	str	r5, [sp, #16]
 800ba74:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800ba76:	7807      	ldrb	r7, [r0, #0]
 800ba78:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800ba7c:	b2d9      	uxtb	r1, r3
 800ba7e:	2909      	cmp	r1, #9
 800ba80:	d929      	bls.n	800bad6 <_strtod_l+0x1a6>
 800ba82:	4622      	mov	r2, r4
 800ba84:	f8d8 1000 	ldr.w	r1, [r8]
 800ba88:	f002 f9e8 	bl	800de5c <strncmp>
 800ba8c:	2800      	cmp	r0, #0
 800ba8e:	d031      	beq.n	800baf4 <_strtod_l+0x1c4>
 800ba90:	2000      	movs	r0, #0
 800ba92:	463b      	mov	r3, r7
 800ba94:	4602      	mov	r2, r0
 800ba96:	9c04      	ldr	r4, [sp, #16]
 800ba98:	9005      	str	r0, [sp, #20]
 800ba9a:	2b65      	cmp	r3, #101	; 0x65
 800ba9c:	d001      	beq.n	800baa2 <_strtod_l+0x172>
 800ba9e:	2b45      	cmp	r3, #69	; 0x45
 800baa0:	d114      	bne.n	800bacc <_strtod_l+0x19c>
 800baa2:	b924      	cbnz	r4, 800baae <_strtod_l+0x17e>
 800baa4:	b910      	cbnz	r0, 800baac <_strtod_l+0x17c>
 800baa6:	9b07      	ldr	r3, [sp, #28]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d09e      	beq.n	800b9ea <_strtod_l+0xba>
 800baac:	2400      	movs	r4, #0
 800baae:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800bab0:	1c73      	adds	r3, r6, #1
 800bab2:	931b      	str	r3, [sp, #108]	; 0x6c
 800bab4:	7873      	ldrb	r3, [r6, #1]
 800bab6:	2b2b      	cmp	r3, #43	; 0x2b
 800bab8:	d078      	beq.n	800bbac <_strtod_l+0x27c>
 800baba:	2b2d      	cmp	r3, #45	; 0x2d
 800babc:	d070      	beq.n	800bba0 <_strtod_l+0x270>
 800babe:	f04f 0c00 	mov.w	ip, #0
 800bac2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800bac6:	2f09      	cmp	r7, #9
 800bac8:	d97c      	bls.n	800bbc4 <_strtod_l+0x294>
 800baca:	961b      	str	r6, [sp, #108]	; 0x6c
 800bacc:	f04f 0e00 	mov.w	lr, #0
 800bad0:	e09a      	b.n	800bc08 <_strtod_l+0x2d8>
 800bad2:	2300      	movs	r3, #0
 800bad4:	e7c7      	b.n	800ba66 <_strtod_l+0x136>
 800bad6:	9904      	ldr	r1, [sp, #16]
 800bad8:	3001      	adds	r0, #1
 800bada:	2908      	cmp	r1, #8
 800badc:	bfd7      	itett	le
 800bade:	9906      	ldrle	r1, [sp, #24]
 800bae0:	fb02 3505 	mlagt	r5, r2, r5, r3
 800bae4:	fb02 3301 	mlale	r3, r2, r1, r3
 800bae8:	9306      	strle	r3, [sp, #24]
 800baea:	9b04      	ldr	r3, [sp, #16]
 800baec:	901b      	str	r0, [sp, #108]	; 0x6c
 800baee:	3301      	adds	r3, #1
 800baf0:	9304      	str	r3, [sp, #16]
 800baf2:	e7bf      	b.n	800ba74 <_strtod_l+0x144>
 800baf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800baf6:	191a      	adds	r2, r3, r4
 800baf8:	921b      	str	r2, [sp, #108]	; 0x6c
 800bafa:	9a04      	ldr	r2, [sp, #16]
 800bafc:	5d1b      	ldrb	r3, [r3, r4]
 800bafe:	2a00      	cmp	r2, #0
 800bb00:	d037      	beq.n	800bb72 <_strtod_l+0x242>
 800bb02:	4602      	mov	r2, r0
 800bb04:	9c04      	ldr	r4, [sp, #16]
 800bb06:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800bb0a:	2909      	cmp	r1, #9
 800bb0c:	d913      	bls.n	800bb36 <_strtod_l+0x206>
 800bb0e:	2101      	movs	r1, #1
 800bb10:	9105      	str	r1, [sp, #20]
 800bb12:	e7c2      	b.n	800ba9a <_strtod_l+0x16a>
 800bb14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bb16:	3001      	adds	r0, #1
 800bb18:	1c5a      	adds	r2, r3, #1
 800bb1a:	921b      	str	r2, [sp, #108]	; 0x6c
 800bb1c:	785b      	ldrb	r3, [r3, #1]
 800bb1e:	2b30      	cmp	r3, #48	; 0x30
 800bb20:	d0f8      	beq.n	800bb14 <_strtod_l+0x1e4>
 800bb22:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800bb26:	2a08      	cmp	r2, #8
 800bb28:	f200 84f0 	bhi.w	800c50c <_strtod_l+0xbdc>
 800bb2c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800bb2e:	9208      	str	r2, [sp, #32]
 800bb30:	4602      	mov	r2, r0
 800bb32:	2000      	movs	r0, #0
 800bb34:	4604      	mov	r4, r0
 800bb36:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800bb3a:	f100 0101 	add.w	r1, r0, #1
 800bb3e:	d012      	beq.n	800bb66 <_strtod_l+0x236>
 800bb40:	440a      	add	r2, r1
 800bb42:	270a      	movs	r7, #10
 800bb44:	4621      	mov	r1, r4
 800bb46:	eb00 0c04 	add.w	ip, r0, r4
 800bb4a:	458c      	cmp	ip, r1
 800bb4c:	d113      	bne.n	800bb76 <_strtod_l+0x246>
 800bb4e:	1821      	adds	r1, r4, r0
 800bb50:	2908      	cmp	r1, #8
 800bb52:	f104 0401 	add.w	r4, r4, #1
 800bb56:	4404      	add	r4, r0
 800bb58:	dc19      	bgt.n	800bb8e <_strtod_l+0x25e>
 800bb5a:	210a      	movs	r1, #10
 800bb5c:	9b06      	ldr	r3, [sp, #24]
 800bb5e:	fb01 e303 	mla	r3, r1, r3, lr
 800bb62:	9306      	str	r3, [sp, #24]
 800bb64:	2100      	movs	r1, #0
 800bb66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bb68:	1c58      	adds	r0, r3, #1
 800bb6a:	901b      	str	r0, [sp, #108]	; 0x6c
 800bb6c:	785b      	ldrb	r3, [r3, #1]
 800bb6e:	4608      	mov	r0, r1
 800bb70:	e7c9      	b.n	800bb06 <_strtod_l+0x1d6>
 800bb72:	9804      	ldr	r0, [sp, #16]
 800bb74:	e7d3      	b.n	800bb1e <_strtod_l+0x1ee>
 800bb76:	2908      	cmp	r1, #8
 800bb78:	f101 0101 	add.w	r1, r1, #1
 800bb7c:	dc03      	bgt.n	800bb86 <_strtod_l+0x256>
 800bb7e:	9b06      	ldr	r3, [sp, #24]
 800bb80:	437b      	muls	r3, r7
 800bb82:	9306      	str	r3, [sp, #24]
 800bb84:	e7e1      	b.n	800bb4a <_strtod_l+0x21a>
 800bb86:	2910      	cmp	r1, #16
 800bb88:	bfd8      	it	le
 800bb8a:	437d      	mulle	r5, r7
 800bb8c:	e7dd      	b.n	800bb4a <_strtod_l+0x21a>
 800bb8e:	2c10      	cmp	r4, #16
 800bb90:	bfdc      	itt	le
 800bb92:	210a      	movle	r1, #10
 800bb94:	fb01 e505 	mlale	r5, r1, r5, lr
 800bb98:	e7e4      	b.n	800bb64 <_strtod_l+0x234>
 800bb9a:	2301      	movs	r3, #1
 800bb9c:	9305      	str	r3, [sp, #20]
 800bb9e:	e781      	b.n	800baa4 <_strtod_l+0x174>
 800bba0:	f04f 0c01 	mov.w	ip, #1
 800bba4:	1cb3      	adds	r3, r6, #2
 800bba6:	931b      	str	r3, [sp, #108]	; 0x6c
 800bba8:	78b3      	ldrb	r3, [r6, #2]
 800bbaa:	e78a      	b.n	800bac2 <_strtod_l+0x192>
 800bbac:	f04f 0c00 	mov.w	ip, #0
 800bbb0:	e7f8      	b.n	800bba4 <_strtod_l+0x274>
 800bbb2:	bf00      	nop
 800bbb4:	0800f82c 	.word	0x0800f82c
 800bbb8:	7ff00000 	.word	0x7ff00000
 800bbbc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bbbe:	1c5f      	adds	r7, r3, #1
 800bbc0:	971b      	str	r7, [sp, #108]	; 0x6c
 800bbc2:	785b      	ldrb	r3, [r3, #1]
 800bbc4:	2b30      	cmp	r3, #48	; 0x30
 800bbc6:	d0f9      	beq.n	800bbbc <_strtod_l+0x28c>
 800bbc8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800bbcc:	2f08      	cmp	r7, #8
 800bbce:	f63f af7d 	bhi.w	800bacc <_strtod_l+0x19c>
 800bbd2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800bbd6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bbd8:	9309      	str	r3, [sp, #36]	; 0x24
 800bbda:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bbdc:	1c5f      	adds	r7, r3, #1
 800bbde:	971b      	str	r7, [sp, #108]	; 0x6c
 800bbe0:	785b      	ldrb	r3, [r3, #1]
 800bbe2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800bbe6:	f1b8 0f09 	cmp.w	r8, #9
 800bbea:	d937      	bls.n	800bc5c <_strtod_l+0x32c>
 800bbec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bbee:	1a7f      	subs	r7, r7, r1
 800bbf0:	2f08      	cmp	r7, #8
 800bbf2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800bbf6:	dc37      	bgt.n	800bc68 <_strtod_l+0x338>
 800bbf8:	45be      	cmp	lr, r7
 800bbfa:	bfa8      	it	ge
 800bbfc:	46be      	movge	lr, r7
 800bbfe:	f1bc 0f00 	cmp.w	ip, #0
 800bc02:	d001      	beq.n	800bc08 <_strtod_l+0x2d8>
 800bc04:	f1ce 0e00 	rsb	lr, lr, #0
 800bc08:	2c00      	cmp	r4, #0
 800bc0a:	d151      	bne.n	800bcb0 <_strtod_l+0x380>
 800bc0c:	2800      	cmp	r0, #0
 800bc0e:	f47f aece 	bne.w	800b9ae <_strtod_l+0x7e>
 800bc12:	9a07      	ldr	r2, [sp, #28]
 800bc14:	2a00      	cmp	r2, #0
 800bc16:	f47f aeca 	bne.w	800b9ae <_strtod_l+0x7e>
 800bc1a:	9a05      	ldr	r2, [sp, #20]
 800bc1c:	2a00      	cmp	r2, #0
 800bc1e:	f47f aee4 	bne.w	800b9ea <_strtod_l+0xba>
 800bc22:	2b4e      	cmp	r3, #78	; 0x4e
 800bc24:	d027      	beq.n	800bc76 <_strtod_l+0x346>
 800bc26:	dc21      	bgt.n	800bc6c <_strtod_l+0x33c>
 800bc28:	2b49      	cmp	r3, #73	; 0x49
 800bc2a:	f47f aede 	bne.w	800b9ea <_strtod_l+0xba>
 800bc2e:	49a4      	ldr	r1, [pc, #656]	; (800bec0 <_strtod_l+0x590>)
 800bc30:	a81b      	add	r0, sp, #108	; 0x6c
 800bc32:	f001 f927 	bl	800ce84 <__match>
 800bc36:	2800      	cmp	r0, #0
 800bc38:	f43f aed7 	beq.w	800b9ea <_strtod_l+0xba>
 800bc3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bc3e:	49a1      	ldr	r1, [pc, #644]	; (800bec4 <_strtod_l+0x594>)
 800bc40:	3b01      	subs	r3, #1
 800bc42:	a81b      	add	r0, sp, #108	; 0x6c
 800bc44:	931b      	str	r3, [sp, #108]	; 0x6c
 800bc46:	f001 f91d 	bl	800ce84 <__match>
 800bc4a:	b910      	cbnz	r0, 800bc52 <_strtod_l+0x322>
 800bc4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bc4e:	3301      	adds	r3, #1
 800bc50:	931b      	str	r3, [sp, #108]	; 0x6c
 800bc52:	f8df a284 	ldr.w	sl, [pc, #644]	; 800bed8 <_strtod_l+0x5a8>
 800bc56:	f04f 0900 	mov.w	r9, #0
 800bc5a:	e6a8      	b.n	800b9ae <_strtod_l+0x7e>
 800bc5c:	210a      	movs	r1, #10
 800bc5e:	fb01 3e0e 	mla	lr, r1, lr, r3
 800bc62:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800bc66:	e7b8      	b.n	800bbda <_strtod_l+0x2aa>
 800bc68:	46be      	mov	lr, r7
 800bc6a:	e7c8      	b.n	800bbfe <_strtod_l+0x2ce>
 800bc6c:	2b69      	cmp	r3, #105	; 0x69
 800bc6e:	d0de      	beq.n	800bc2e <_strtod_l+0x2fe>
 800bc70:	2b6e      	cmp	r3, #110	; 0x6e
 800bc72:	f47f aeba 	bne.w	800b9ea <_strtod_l+0xba>
 800bc76:	4994      	ldr	r1, [pc, #592]	; (800bec8 <_strtod_l+0x598>)
 800bc78:	a81b      	add	r0, sp, #108	; 0x6c
 800bc7a:	f001 f903 	bl	800ce84 <__match>
 800bc7e:	2800      	cmp	r0, #0
 800bc80:	f43f aeb3 	beq.w	800b9ea <_strtod_l+0xba>
 800bc84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bc86:	781b      	ldrb	r3, [r3, #0]
 800bc88:	2b28      	cmp	r3, #40	; 0x28
 800bc8a:	d10e      	bne.n	800bcaa <_strtod_l+0x37a>
 800bc8c:	aa1e      	add	r2, sp, #120	; 0x78
 800bc8e:	498f      	ldr	r1, [pc, #572]	; (800becc <_strtod_l+0x59c>)
 800bc90:	a81b      	add	r0, sp, #108	; 0x6c
 800bc92:	f001 f90b 	bl	800ceac <__hexnan>
 800bc96:	2805      	cmp	r0, #5
 800bc98:	d107      	bne.n	800bcaa <_strtod_l+0x37a>
 800bc9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800bc9c:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 800bca0:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 800bca4:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 800bca8:	e681      	b.n	800b9ae <_strtod_l+0x7e>
 800bcaa:	f8df a234 	ldr.w	sl, [pc, #564]	; 800bee0 <_strtod_l+0x5b0>
 800bcae:	e7d2      	b.n	800bc56 <_strtod_l+0x326>
 800bcb0:	ebae 0302 	sub.w	r3, lr, r2
 800bcb4:	9307      	str	r3, [sp, #28]
 800bcb6:	9b04      	ldr	r3, [sp, #16]
 800bcb8:	9806      	ldr	r0, [sp, #24]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	bf08      	it	eq
 800bcbe:	4623      	moveq	r3, r4
 800bcc0:	2c10      	cmp	r4, #16
 800bcc2:	9304      	str	r3, [sp, #16]
 800bcc4:	46a0      	mov	r8, r4
 800bcc6:	bfa8      	it	ge
 800bcc8:	f04f 0810 	movge.w	r8, #16
 800bccc:	f7f4 fb8a 	bl	80003e4 <__aeabi_ui2d>
 800bcd0:	2c09      	cmp	r4, #9
 800bcd2:	4681      	mov	r9, r0
 800bcd4:	468a      	mov	sl, r1
 800bcd6:	dc13      	bgt.n	800bd00 <_strtod_l+0x3d0>
 800bcd8:	9b07      	ldr	r3, [sp, #28]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	f43f ae67 	beq.w	800b9ae <_strtod_l+0x7e>
 800bce0:	9b07      	ldr	r3, [sp, #28]
 800bce2:	dd7e      	ble.n	800bde2 <_strtod_l+0x4b2>
 800bce4:	2b16      	cmp	r3, #22
 800bce6:	dc65      	bgt.n	800bdb4 <_strtod_l+0x484>
 800bce8:	4a79      	ldr	r2, [pc, #484]	; (800bed0 <_strtod_l+0x5a0>)
 800bcea:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800bcee:	464a      	mov	r2, r9
 800bcf0:	e9de 0100 	ldrd	r0, r1, [lr]
 800bcf4:	4653      	mov	r3, sl
 800bcf6:	f7f4 fbef 	bl	80004d8 <__aeabi_dmul>
 800bcfa:	4681      	mov	r9, r0
 800bcfc:	468a      	mov	sl, r1
 800bcfe:	e656      	b.n	800b9ae <_strtod_l+0x7e>
 800bd00:	4b73      	ldr	r3, [pc, #460]	; (800bed0 <_strtod_l+0x5a0>)
 800bd02:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bd06:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800bd0a:	f7f4 fbe5 	bl	80004d8 <__aeabi_dmul>
 800bd0e:	4606      	mov	r6, r0
 800bd10:	4628      	mov	r0, r5
 800bd12:	460f      	mov	r7, r1
 800bd14:	f7f4 fb66 	bl	80003e4 <__aeabi_ui2d>
 800bd18:	4602      	mov	r2, r0
 800bd1a:	460b      	mov	r3, r1
 800bd1c:	4630      	mov	r0, r6
 800bd1e:	4639      	mov	r1, r7
 800bd20:	f7f4 fa24 	bl	800016c <__adddf3>
 800bd24:	2c0f      	cmp	r4, #15
 800bd26:	4681      	mov	r9, r0
 800bd28:	468a      	mov	sl, r1
 800bd2a:	ddd5      	ble.n	800bcd8 <_strtod_l+0x3a8>
 800bd2c:	9b07      	ldr	r3, [sp, #28]
 800bd2e:	eba4 0808 	sub.w	r8, r4, r8
 800bd32:	4498      	add	r8, r3
 800bd34:	f1b8 0f00 	cmp.w	r8, #0
 800bd38:	f340 809a 	ble.w	800be70 <_strtod_l+0x540>
 800bd3c:	f018 030f 	ands.w	r3, r8, #15
 800bd40:	d00a      	beq.n	800bd58 <_strtod_l+0x428>
 800bd42:	4963      	ldr	r1, [pc, #396]	; (800bed0 <_strtod_l+0x5a0>)
 800bd44:	464a      	mov	r2, r9
 800bd46:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bd4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd4e:	4653      	mov	r3, sl
 800bd50:	f7f4 fbc2 	bl	80004d8 <__aeabi_dmul>
 800bd54:	4681      	mov	r9, r0
 800bd56:	468a      	mov	sl, r1
 800bd58:	f038 080f 	bics.w	r8, r8, #15
 800bd5c:	d077      	beq.n	800be4e <_strtod_l+0x51e>
 800bd5e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800bd62:	dd4b      	ble.n	800bdfc <_strtod_l+0x4cc>
 800bd64:	f04f 0800 	mov.w	r8, #0
 800bd68:	f8cd 8010 	str.w	r8, [sp, #16]
 800bd6c:	f8cd 8020 	str.w	r8, [sp, #32]
 800bd70:	f8cd 8018 	str.w	r8, [sp, #24]
 800bd74:	2322      	movs	r3, #34	; 0x22
 800bd76:	f04f 0900 	mov.w	r9, #0
 800bd7a:	f8df a15c 	ldr.w	sl, [pc, #348]	; 800bed8 <_strtod_l+0x5a8>
 800bd7e:	f8cb 3000 	str.w	r3, [fp]
 800bd82:	9b08      	ldr	r3, [sp, #32]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	f43f ae12 	beq.w	800b9ae <_strtod_l+0x7e>
 800bd8a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bd8c:	4658      	mov	r0, fp
 800bd8e:	f001 f975 	bl	800d07c <_Bfree>
 800bd92:	9906      	ldr	r1, [sp, #24]
 800bd94:	4658      	mov	r0, fp
 800bd96:	f001 f971 	bl	800d07c <_Bfree>
 800bd9a:	9904      	ldr	r1, [sp, #16]
 800bd9c:	4658      	mov	r0, fp
 800bd9e:	f001 f96d 	bl	800d07c <_Bfree>
 800bda2:	9908      	ldr	r1, [sp, #32]
 800bda4:	4658      	mov	r0, fp
 800bda6:	f001 f969 	bl	800d07c <_Bfree>
 800bdaa:	4641      	mov	r1, r8
 800bdac:	4658      	mov	r0, fp
 800bdae:	f001 f965 	bl	800d07c <_Bfree>
 800bdb2:	e5fc      	b.n	800b9ae <_strtod_l+0x7e>
 800bdb4:	9a07      	ldr	r2, [sp, #28]
 800bdb6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800bdba:	4293      	cmp	r3, r2
 800bdbc:	dbb6      	blt.n	800bd2c <_strtod_l+0x3fc>
 800bdbe:	4d44      	ldr	r5, [pc, #272]	; (800bed0 <_strtod_l+0x5a0>)
 800bdc0:	f1c4 040f 	rsb	r4, r4, #15
 800bdc4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800bdc8:	464a      	mov	r2, r9
 800bdca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdce:	4653      	mov	r3, sl
 800bdd0:	f7f4 fb82 	bl	80004d8 <__aeabi_dmul>
 800bdd4:	9b07      	ldr	r3, [sp, #28]
 800bdd6:	1b1c      	subs	r4, r3, r4
 800bdd8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800bddc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bde0:	e789      	b.n	800bcf6 <_strtod_l+0x3c6>
 800bde2:	f113 0f16 	cmn.w	r3, #22
 800bde6:	dba1      	blt.n	800bd2c <_strtod_l+0x3fc>
 800bde8:	4a39      	ldr	r2, [pc, #228]	; (800bed0 <_strtod_l+0x5a0>)
 800bdea:	4648      	mov	r0, r9
 800bdec:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800bdf0:	e9d2 2300 	ldrd	r2, r3, [r2]
 800bdf4:	4651      	mov	r1, sl
 800bdf6:	f7f4 fc99 	bl	800072c <__aeabi_ddiv>
 800bdfa:	e77e      	b.n	800bcfa <_strtod_l+0x3ca>
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	4648      	mov	r0, r9
 800be00:	4651      	mov	r1, sl
 800be02:	461d      	mov	r5, r3
 800be04:	4e33      	ldr	r6, [pc, #204]	; (800bed4 <_strtod_l+0x5a4>)
 800be06:	ea4f 1828 	mov.w	r8, r8, asr #4
 800be0a:	f1b8 0f01 	cmp.w	r8, #1
 800be0e:	dc21      	bgt.n	800be54 <_strtod_l+0x524>
 800be10:	b10b      	cbz	r3, 800be16 <_strtod_l+0x4e6>
 800be12:	4681      	mov	r9, r0
 800be14:	468a      	mov	sl, r1
 800be16:	4b2f      	ldr	r3, [pc, #188]	; (800bed4 <_strtod_l+0x5a4>)
 800be18:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 800be1c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800be20:	464a      	mov	r2, r9
 800be22:	e9d5 0100 	ldrd	r0, r1, [r5]
 800be26:	4653      	mov	r3, sl
 800be28:	f7f4 fb56 	bl	80004d8 <__aeabi_dmul>
 800be2c:	4b2a      	ldr	r3, [pc, #168]	; (800bed8 <_strtod_l+0x5a8>)
 800be2e:	460a      	mov	r2, r1
 800be30:	400b      	ands	r3, r1
 800be32:	492a      	ldr	r1, [pc, #168]	; (800bedc <_strtod_l+0x5ac>)
 800be34:	4681      	mov	r9, r0
 800be36:	428b      	cmp	r3, r1
 800be38:	d894      	bhi.n	800bd64 <_strtod_l+0x434>
 800be3a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800be3e:	428b      	cmp	r3, r1
 800be40:	bf86      	itte	hi
 800be42:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
 800be46:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 800bee4 <_strtod_l+0x5b4>
 800be4a:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 800be4e:	2300      	movs	r3, #0
 800be50:	9305      	str	r3, [sp, #20]
 800be52:	e07b      	b.n	800bf4c <_strtod_l+0x61c>
 800be54:	f018 0f01 	tst.w	r8, #1
 800be58:	d006      	beq.n	800be68 <_strtod_l+0x538>
 800be5a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800be5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be62:	f7f4 fb39 	bl	80004d8 <__aeabi_dmul>
 800be66:	2301      	movs	r3, #1
 800be68:	3501      	adds	r5, #1
 800be6a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800be6e:	e7cc      	b.n	800be0a <_strtod_l+0x4da>
 800be70:	d0ed      	beq.n	800be4e <_strtod_l+0x51e>
 800be72:	f1c8 0800 	rsb	r8, r8, #0
 800be76:	f018 020f 	ands.w	r2, r8, #15
 800be7a:	d00a      	beq.n	800be92 <_strtod_l+0x562>
 800be7c:	4b14      	ldr	r3, [pc, #80]	; (800bed0 <_strtod_l+0x5a0>)
 800be7e:	4648      	mov	r0, r9
 800be80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be84:	4651      	mov	r1, sl
 800be86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be8a:	f7f4 fc4f 	bl	800072c <__aeabi_ddiv>
 800be8e:	4681      	mov	r9, r0
 800be90:	468a      	mov	sl, r1
 800be92:	ea5f 1828 	movs.w	r8, r8, asr #4
 800be96:	d0da      	beq.n	800be4e <_strtod_l+0x51e>
 800be98:	f1b8 0f1f 	cmp.w	r8, #31
 800be9c:	dd24      	ble.n	800bee8 <_strtod_l+0x5b8>
 800be9e:	f04f 0800 	mov.w	r8, #0
 800bea2:	f8cd 8010 	str.w	r8, [sp, #16]
 800bea6:	f8cd 8020 	str.w	r8, [sp, #32]
 800beaa:	f8cd 8018 	str.w	r8, [sp, #24]
 800beae:	2322      	movs	r3, #34	; 0x22
 800beb0:	f04f 0900 	mov.w	r9, #0
 800beb4:	f04f 0a00 	mov.w	sl, #0
 800beb8:	f8cb 3000 	str.w	r3, [fp]
 800bebc:	e761      	b.n	800bd82 <_strtod_l+0x452>
 800bebe:	bf00      	nop
 800bec0:	0800f824 	.word	0x0800f824
 800bec4:	0800fae3 	.word	0x0800fae3
 800bec8:	0800f827 	.word	0x0800f827
 800becc:	0800f840 	.word	0x0800f840
 800bed0:	0800f8d8 	.word	0x0800f8d8
 800bed4:	0800f8b0 	.word	0x0800f8b0
 800bed8:	7ff00000 	.word	0x7ff00000
 800bedc:	7ca00000 	.word	0x7ca00000
 800bee0:	fff80000 	.word	0xfff80000
 800bee4:	7fefffff 	.word	0x7fefffff
 800bee8:	f018 0310 	ands.w	r3, r8, #16
 800beec:	bf18      	it	ne
 800beee:	236a      	movne	r3, #106	; 0x6a
 800bef0:	4648      	mov	r0, r9
 800bef2:	9305      	str	r3, [sp, #20]
 800bef4:	4651      	mov	r1, sl
 800bef6:	2300      	movs	r3, #0
 800bef8:	4da1      	ldr	r5, [pc, #644]	; (800c180 <_strtod_l+0x850>)
 800befa:	f1b8 0f00 	cmp.w	r8, #0
 800befe:	f300 8113 	bgt.w	800c128 <_strtod_l+0x7f8>
 800bf02:	b10b      	cbz	r3, 800bf08 <_strtod_l+0x5d8>
 800bf04:	4681      	mov	r9, r0
 800bf06:	468a      	mov	sl, r1
 800bf08:	9b05      	ldr	r3, [sp, #20]
 800bf0a:	b1bb      	cbz	r3, 800bf3c <_strtod_l+0x60c>
 800bf0c:	f3ca 530a 	ubfx	r3, sl, #20, #11
 800bf10:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	4651      	mov	r1, sl
 800bf18:	dd10      	ble.n	800bf3c <_strtod_l+0x60c>
 800bf1a:	2b1f      	cmp	r3, #31
 800bf1c:	f340 8110 	ble.w	800c140 <_strtod_l+0x810>
 800bf20:	2b34      	cmp	r3, #52	; 0x34
 800bf22:	bfd8      	it	le
 800bf24:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 800bf28:	f04f 0900 	mov.w	r9, #0
 800bf2c:	bfcf      	iteee	gt
 800bf2e:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 800bf32:	3b20      	suble	r3, #32
 800bf34:	fa02 f303 	lslle.w	r3, r2, r3
 800bf38:	ea03 0a01 	andle.w	sl, r3, r1
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	2300      	movs	r3, #0
 800bf40:	4648      	mov	r0, r9
 800bf42:	4651      	mov	r1, sl
 800bf44:	f7f4 fd30 	bl	80009a8 <__aeabi_dcmpeq>
 800bf48:	2800      	cmp	r0, #0
 800bf4a:	d1a8      	bne.n	800be9e <_strtod_l+0x56e>
 800bf4c:	9b06      	ldr	r3, [sp, #24]
 800bf4e:	9a04      	ldr	r2, [sp, #16]
 800bf50:	9300      	str	r3, [sp, #0]
 800bf52:	9908      	ldr	r1, [sp, #32]
 800bf54:	4623      	mov	r3, r4
 800bf56:	4658      	mov	r0, fp
 800bf58:	f001 f8e2 	bl	800d120 <__s2b>
 800bf5c:	9008      	str	r0, [sp, #32]
 800bf5e:	2800      	cmp	r0, #0
 800bf60:	f43f af00 	beq.w	800bd64 <_strtod_l+0x434>
 800bf64:	9a07      	ldr	r2, [sp, #28]
 800bf66:	9b07      	ldr	r3, [sp, #28]
 800bf68:	2a00      	cmp	r2, #0
 800bf6a:	f1c3 0300 	rsb	r3, r3, #0
 800bf6e:	bfa8      	it	ge
 800bf70:	2300      	movge	r3, #0
 800bf72:	f04f 0800 	mov.w	r8, #0
 800bf76:	930e      	str	r3, [sp, #56]	; 0x38
 800bf78:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bf7c:	9316      	str	r3, [sp, #88]	; 0x58
 800bf7e:	f8cd 8010 	str.w	r8, [sp, #16]
 800bf82:	9b08      	ldr	r3, [sp, #32]
 800bf84:	4658      	mov	r0, fp
 800bf86:	6859      	ldr	r1, [r3, #4]
 800bf88:	f001 f844 	bl	800d014 <_Balloc>
 800bf8c:	9006      	str	r0, [sp, #24]
 800bf8e:	2800      	cmp	r0, #0
 800bf90:	f43f aef0 	beq.w	800bd74 <_strtod_l+0x444>
 800bf94:	9b08      	ldr	r3, [sp, #32]
 800bf96:	300c      	adds	r0, #12
 800bf98:	691a      	ldr	r2, [r3, #16]
 800bf9a:	f103 010c 	add.w	r1, r3, #12
 800bf9e:	3202      	adds	r2, #2
 800bfa0:	0092      	lsls	r2, r2, #2
 800bfa2:	f001 f82a 	bl	800cffa <memcpy>
 800bfa6:	ab1e      	add	r3, sp, #120	; 0x78
 800bfa8:	9301      	str	r3, [sp, #4]
 800bfaa:	ab1d      	add	r3, sp, #116	; 0x74
 800bfac:	9300      	str	r3, [sp, #0]
 800bfae:	464a      	mov	r2, r9
 800bfb0:	4653      	mov	r3, sl
 800bfb2:	4658      	mov	r0, fp
 800bfb4:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 800bfb8:	f001 fb6c 	bl	800d694 <__d2b>
 800bfbc:	901c      	str	r0, [sp, #112]	; 0x70
 800bfbe:	2800      	cmp	r0, #0
 800bfc0:	f43f aed8 	beq.w	800bd74 <_strtod_l+0x444>
 800bfc4:	2101      	movs	r1, #1
 800bfc6:	4658      	mov	r0, fp
 800bfc8:	f001 f936 	bl	800d238 <__i2b>
 800bfcc:	9004      	str	r0, [sp, #16]
 800bfce:	4603      	mov	r3, r0
 800bfd0:	2800      	cmp	r0, #0
 800bfd2:	f43f aecf 	beq.w	800bd74 <_strtod_l+0x444>
 800bfd6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800bfd8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800bfda:	2d00      	cmp	r5, #0
 800bfdc:	bfab      	itete	ge
 800bfde:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800bfe0:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800bfe2:	18ee      	addge	r6, r5, r3
 800bfe4:	1b5c      	sublt	r4, r3, r5
 800bfe6:	9b05      	ldr	r3, [sp, #20]
 800bfe8:	bfa8      	it	ge
 800bfea:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 800bfec:	eba5 0503 	sub.w	r5, r5, r3
 800bff0:	4415      	add	r5, r2
 800bff2:	4b64      	ldr	r3, [pc, #400]	; (800c184 <_strtod_l+0x854>)
 800bff4:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800bff8:	bfb8      	it	lt
 800bffa:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800bffc:	429d      	cmp	r5, r3
 800bffe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c002:	f280 80af 	bge.w	800c164 <_strtod_l+0x834>
 800c006:	1b5b      	subs	r3, r3, r5
 800c008:	2b1f      	cmp	r3, #31
 800c00a:	eba2 0203 	sub.w	r2, r2, r3
 800c00e:	f04f 0701 	mov.w	r7, #1
 800c012:	f300 809c 	bgt.w	800c14e <_strtod_l+0x81e>
 800c016:	2500      	movs	r5, #0
 800c018:	fa07 f303 	lsl.w	r3, r7, r3
 800c01c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c01e:	18b7      	adds	r7, r6, r2
 800c020:	9b05      	ldr	r3, [sp, #20]
 800c022:	42be      	cmp	r6, r7
 800c024:	4414      	add	r4, r2
 800c026:	441c      	add	r4, r3
 800c028:	4633      	mov	r3, r6
 800c02a:	bfa8      	it	ge
 800c02c:	463b      	movge	r3, r7
 800c02e:	42a3      	cmp	r3, r4
 800c030:	bfa8      	it	ge
 800c032:	4623      	movge	r3, r4
 800c034:	2b00      	cmp	r3, #0
 800c036:	bfc2      	ittt	gt
 800c038:	1aff      	subgt	r7, r7, r3
 800c03a:	1ae4      	subgt	r4, r4, r3
 800c03c:	1af6      	subgt	r6, r6, r3
 800c03e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c040:	b1bb      	cbz	r3, 800c072 <_strtod_l+0x742>
 800c042:	461a      	mov	r2, r3
 800c044:	9904      	ldr	r1, [sp, #16]
 800c046:	4658      	mov	r0, fp
 800c048:	f001 f994 	bl	800d374 <__pow5mult>
 800c04c:	9004      	str	r0, [sp, #16]
 800c04e:	2800      	cmp	r0, #0
 800c050:	f43f ae90 	beq.w	800bd74 <_strtod_l+0x444>
 800c054:	4601      	mov	r1, r0
 800c056:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c058:	4658      	mov	r0, fp
 800c05a:	f001 f8f6 	bl	800d24a <__multiply>
 800c05e:	9009      	str	r0, [sp, #36]	; 0x24
 800c060:	2800      	cmp	r0, #0
 800c062:	f43f ae87 	beq.w	800bd74 <_strtod_l+0x444>
 800c066:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c068:	4658      	mov	r0, fp
 800c06a:	f001 f807 	bl	800d07c <_Bfree>
 800c06e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c070:	931c      	str	r3, [sp, #112]	; 0x70
 800c072:	2f00      	cmp	r7, #0
 800c074:	dc7a      	bgt.n	800c16c <_strtod_l+0x83c>
 800c076:	9b07      	ldr	r3, [sp, #28]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	dd08      	ble.n	800c08e <_strtod_l+0x75e>
 800c07c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c07e:	9906      	ldr	r1, [sp, #24]
 800c080:	4658      	mov	r0, fp
 800c082:	f001 f977 	bl	800d374 <__pow5mult>
 800c086:	9006      	str	r0, [sp, #24]
 800c088:	2800      	cmp	r0, #0
 800c08a:	f43f ae73 	beq.w	800bd74 <_strtod_l+0x444>
 800c08e:	2c00      	cmp	r4, #0
 800c090:	dd08      	ble.n	800c0a4 <_strtod_l+0x774>
 800c092:	4622      	mov	r2, r4
 800c094:	9906      	ldr	r1, [sp, #24]
 800c096:	4658      	mov	r0, fp
 800c098:	f001 f9ba 	bl	800d410 <__lshift>
 800c09c:	9006      	str	r0, [sp, #24]
 800c09e:	2800      	cmp	r0, #0
 800c0a0:	f43f ae68 	beq.w	800bd74 <_strtod_l+0x444>
 800c0a4:	2e00      	cmp	r6, #0
 800c0a6:	dd08      	ble.n	800c0ba <_strtod_l+0x78a>
 800c0a8:	4632      	mov	r2, r6
 800c0aa:	9904      	ldr	r1, [sp, #16]
 800c0ac:	4658      	mov	r0, fp
 800c0ae:	f001 f9af 	bl	800d410 <__lshift>
 800c0b2:	9004      	str	r0, [sp, #16]
 800c0b4:	2800      	cmp	r0, #0
 800c0b6:	f43f ae5d 	beq.w	800bd74 <_strtod_l+0x444>
 800c0ba:	9a06      	ldr	r2, [sp, #24]
 800c0bc:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c0be:	4658      	mov	r0, fp
 800c0c0:	f001 fa14 	bl	800d4ec <__mdiff>
 800c0c4:	4680      	mov	r8, r0
 800c0c6:	2800      	cmp	r0, #0
 800c0c8:	f43f ae54 	beq.w	800bd74 <_strtod_l+0x444>
 800c0cc:	2400      	movs	r4, #0
 800c0ce:	68c3      	ldr	r3, [r0, #12]
 800c0d0:	9904      	ldr	r1, [sp, #16]
 800c0d2:	60c4      	str	r4, [r0, #12]
 800c0d4:	930c      	str	r3, [sp, #48]	; 0x30
 800c0d6:	f001 f9ef 	bl	800d4b8 <__mcmp>
 800c0da:	42a0      	cmp	r0, r4
 800c0dc:	da54      	bge.n	800c188 <_strtod_l+0x858>
 800c0de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c0e0:	b9f3      	cbnz	r3, 800c120 <_strtod_l+0x7f0>
 800c0e2:	f1b9 0f00 	cmp.w	r9, #0
 800c0e6:	d11b      	bne.n	800c120 <_strtod_l+0x7f0>
 800c0e8:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800c0ec:	b9c3      	cbnz	r3, 800c120 <_strtod_l+0x7f0>
 800c0ee:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800c0f2:	0d1b      	lsrs	r3, r3, #20
 800c0f4:	051b      	lsls	r3, r3, #20
 800c0f6:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c0fa:	d911      	bls.n	800c120 <_strtod_l+0x7f0>
 800c0fc:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800c100:	b91b      	cbnz	r3, 800c10a <_strtod_l+0x7da>
 800c102:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c106:	2b01      	cmp	r3, #1
 800c108:	dd0a      	ble.n	800c120 <_strtod_l+0x7f0>
 800c10a:	4641      	mov	r1, r8
 800c10c:	2201      	movs	r2, #1
 800c10e:	4658      	mov	r0, fp
 800c110:	f001 f97e 	bl	800d410 <__lshift>
 800c114:	9904      	ldr	r1, [sp, #16]
 800c116:	4680      	mov	r8, r0
 800c118:	f001 f9ce 	bl	800d4b8 <__mcmp>
 800c11c:	2800      	cmp	r0, #0
 800c11e:	dc68      	bgt.n	800c1f2 <_strtod_l+0x8c2>
 800c120:	9b05      	ldr	r3, [sp, #20]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d172      	bne.n	800c20c <_strtod_l+0x8dc>
 800c126:	e630      	b.n	800bd8a <_strtod_l+0x45a>
 800c128:	f018 0f01 	tst.w	r8, #1
 800c12c:	d004      	beq.n	800c138 <_strtod_l+0x808>
 800c12e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c132:	f7f4 f9d1 	bl	80004d8 <__aeabi_dmul>
 800c136:	2301      	movs	r3, #1
 800c138:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c13c:	3508      	adds	r5, #8
 800c13e:	e6dc      	b.n	800befa <_strtod_l+0x5ca>
 800c140:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c144:	fa02 f303 	lsl.w	r3, r2, r3
 800c148:	ea03 0909 	and.w	r9, r3, r9
 800c14c:	e6f6      	b.n	800bf3c <_strtod_l+0x60c>
 800c14e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800c152:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800c156:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800c15a:	35e2      	adds	r5, #226	; 0xe2
 800c15c:	fa07 f505 	lsl.w	r5, r7, r5
 800c160:	970f      	str	r7, [sp, #60]	; 0x3c
 800c162:	e75c      	b.n	800c01e <_strtod_l+0x6ee>
 800c164:	2301      	movs	r3, #1
 800c166:	2500      	movs	r5, #0
 800c168:	930f      	str	r3, [sp, #60]	; 0x3c
 800c16a:	e758      	b.n	800c01e <_strtod_l+0x6ee>
 800c16c:	463a      	mov	r2, r7
 800c16e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c170:	4658      	mov	r0, fp
 800c172:	f001 f94d 	bl	800d410 <__lshift>
 800c176:	901c      	str	r0, [sp, #112]	; 0x70
 800c178:	2800      	cmp	r0, #0
 800c17a:	f47f af7c 	bne.w	800c076 <_strtod_l+0x746>
 800c17e:	e5f9      	b.n	800bd74 <_strtod_l+0x444>
 800c180:	0800f858 	.word	0x0800f858
 800c184:	fffffc02 	.word	0xfffffc02
 800c188:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800c18c:	f040 8089 	bne.w	800c2a2 <_strtod_l+0x972>
 800c190:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c192:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800c196:	b342      	cbz	r2, 800c1ea <_strtod_l+0x8ba>
 800c198:	4aaf      	ldr	r2, [pc, #700]	; (800c458 <_strtod_l+0xb28>)
 800c19a:	4293      	cmp	r3, r2
 800c19c:	d156      	bne.n	800c24c <_strtod_l+0x91c>
 800c19e:	9b05      	ldr	r3, [sp, #20]
 800c1a0:	4648      	mov	r0, r9
 800c1a2:	b1eb      	cbz	r3, 800c1e0 <_strtod_l+0x8b0>
 800c1a4:	4653      	mov	r3, sl
 800c1a6:	4aad      	ldr	r2, [pc, #692]	; (800c45c <_strtod_l+0xb2c>)
 800c1a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c1ac:	401a      	ands	r2, r3
 800c1ae:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800c1b2:	d818      	bhi.n	800c1e6 <_strtod_l+0x8b6>
 800c1b4:	0d12      	lsrs	r2, r2, #20
 800c1b6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c1ba:	fa01 f303 	lsl.w	r3, r1, r3
 800c1be:	4298      	cmp	r0, r3
 800c1c0:	d144      	bne.n	800c24c <_strtod_l+0x91c>
 800c1c2:	4ba7      	ldr	r3, [pc, #668]	; (800c460 <_strtod_l+0xb30>)
 800c1c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1c6:	429a      	cmp	r2, r3
 800c1c8:	d102      	bne.n	800c1d0 <_strtod_l+0x8a0>
 800c1ca:	3001      	adds	r0, #1
 800c1cc:	f43f add2 	beq.w	800bd74 <_strtod_l+0x444>
 800c1d0:	4ba2      	ldr	r3, [pc, #648]	; (800c45c <_strtod_l+0xb2c>)
 800c1d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1d4:	f04f 0900 	mov.w	r9, #0
 800c1d8:	401a      	ands	r2, r3
 800c1da:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 800c1de:	e79f      	b.n	800c120 <_strtod_l+0x7f0>
 800c1e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c1e4:	e7eb      	b.n	800c1be <_strtod_l+0x88e>
 800c1e6:	460b      	mov	r3, r1
 800c1e8:	e7e9      	b.n	800c1be <_strtod_l+0x88e>
 800c1ea:	bb7b      	cbnz	r3, 800c24c <_strtod_l+0x91c>
 800c1ec:	f1b9 0f00 	cmp.w	r9, #0
 800c1f0:	d12c      	bne.n	800c24c <_strtod_l+0x91c>
 800c1f2:	9905      	ldr	r1, [sp, #20]
 800c1f4:	4653      	mov	r3, sl
 800c1f6:	4a99      	ldr	r2, [pc, #612]	; (800c45c <_strtod_l+0xb2c>)
 800c1f8:	b1f1      	cbz	r1, 800c238 <_strtod_l+0x908>
 800c1fa:	ea02 010a 	and.w	r1, r2, sl
 800c1fe:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c202:	dc19      	bgt.n	800c238 <_strtod_l+0x908>
 800c204:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c208:	f77f ae51 	ble.w	800beae <_strtod_l+0x57e>
 800c20c:	2300      	movs	r3, #0
 800c20e:	4a95      	ldr	r2, [pc, #596]	; (800c464 <_strtod_l+0xb34>)
 800c210:	4648      	mov	r0, r9
 800c212:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800c216:	4651      	mov	r1, sl
 800c218:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c21c:	f7f4 f95c 	bl	80004d8 <__aeabi_dmul>
 800c220:	4681      	mov	r9, r0
 800c222:	468a      	mov	sl, r1
 800c224:	2900      	cmp	r1, #0
 800c226:	f47f adb0 	bne.w	800bd8a <_strtod_l+0x45a>
 800c22a:	2800      	cmp	r0, #0
 800c22c:	f47f adad 	bne.w	800bd8a <_strtod_l+0x45a>
 800c230:	2322      	movs	r3, #34	; 0x22
 800c232:	f8cb 3000 	str.w	r3, [fp]
 800c236:	e5a8      	b.n	800bd8a <_strtod_l+0x45a>
 800c238:	4013      	ands	r3, r2
 800c23a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c23e:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 800c242:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800c246:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 800c24a:	e769      	b.n	800c120 <_strtod_l+0x7f0>
 800c24c:	b19d      	cbz	r5, 800c276 <_strtod_l+0x946>
 800c24e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c250:	421d      	tst	r5, r3
 800c252:	f43f af65 	beq.w	800c120 <_strtod_l+0x7f0>
 800c256:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c258:	9a05      	ldr	r2, [sp, #20]
 800c25a:	4648      	mov	r0, r9
 800c25c:	4651      	mov	r1, sl
 800c25e:	b173      	cbz	r3, 800c27e <_strtod_l+0x94e>
 800c260:	f7ff fb42 	bl	800b8e8 <sulp>
 800c264:	4602      	mov	r2, r0
 800c266:	460b      	mov	r3, r1
 800c268:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c26c:	f7f3 ff7e 	bl	800016c <__adddf3>
 800c270:	4681      	mov	r9, r0
 800c272:	468a      	mov	sl, r1
 800c274:	e754      	b.n	800c120 <_strtod_l+0x7f0>
 800c276:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c278:	ea13 0f09 	tst.w	r3, r9
 800c27c:	e7e9      	b.n	800c252 <_strtod_l+0x922>
 800c27e:	f7ff fb33 	bl	800b8e8 <sulp>
 800c282:	4602      	mov	r2, r0
 800c284:	460b      	mov	r3, r1
 800c286:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c28a:	f7f3 ff6d 	bl	8000168 <__aeabi_dsub>
 800c28e:	2200      	movs	r2, #0
 800c290:	2300      	movs	r3, #0
 800c292:	4681      	mov	r9, r0
 800c294:	468a      	mov	sl, r1
 800c296:	f7f4 fb87 	bl	80009a8 <__aeabi_dcmpeq>
 800c29a:	2800      	cmp	r0, #0
 800c29c:	f47f ae07 	bne.w	800beae <_strtod_l+0x57e>
 800c2a0:	e73e      	b.n	800c120 <_strtod_l+0x7f0>
 800c2a2:	9904      	ldr	r1, [sp, #16]
 800c2a4:	4640      	mov	r0, r8
 800c2a6:	f001 fa44 	bl	800d732 <__ratio>
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c2b0:	4606      	mov	r6, r0
 800c2b2:	460f      	mov	r7, r1
 800c2b4:	f7f4 fb8c 	bl	80009d0 <__aeabi_dcmple>
 800c2b8:	2800      	cmp	r0, #0
 800c2ba:	d075      	beq.n	800c3a8 <_strtod_l+0xa78>
 800c2bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d047      	beq.n	800c352 <_strtod_l+0xa22>
 800c2c2:	2600      	movs	r6, #0
 800c2c4:	4f68      	ldr	r7, [pc, #416]	; (800c468 <_strtod_l+0xb38>)
 800c2c6:	4d68      	ldr	r5, [pc, #416]	; (800c468 <_strtod_l+0xb38>)
 800c2c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2ca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c2ce:	0d1b      	lsrs	r3, r3, #20
 800c2d0:	051b      	lsls	r3, r3, #20
 800c2d2:	930f      	str	r3, [sp, #60]	; 0x3c
 800c2d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c2d6:	4b65      	ldr	r3, [pc, #404]	; (800c46c <_strtod_l+0xb3c>)
 800c2d8:	429a      	cmp	r2, r3
 800c2da:	f040 80cf 	bne.w	800c47c <_strtod_l+0xb4c>
 800c2de:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c2e2:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800c2e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2e8:	4648      	mov	r0, r9
 800c2ea:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 800c2ee:	4651      	mov	r1, sl
 800c2f0:	f001 f95a 	bl	800d5a8 <__ulp>
 800c2f4:	4602      	mov	r2, r0
 800c2f6:	460b      	mov	r3, r1
 800c2f8:	4630      	mov	r0, r6
 800c2fa:	4639      	mov	r1, r7
 800c2fc:	f7f4 f8ec 	bl	80004d8 <__aeabi_dmul>
 800c300:	464a      	mov	r2, r9
 800c302:	4653      	mov	r3, sl
 800c304:	f7f3 ff32 	bl	800016c <__adddf3>
 800c308:	460b      	mov	r3, r1
 800c30a:	4954      	ldr	r1, [pc, #336]	; (800c45c <_strtod_l+0xb2c>)
 800c30c:	4a58      	ldr	r2, [pc, #352]	; (800c470 <_strtod_l+0xb40>)
 800c30e:	4019      	ands	r1, r3
 800c310:	4291      	cmp	r1, r2
 800c312:	4681      	mov	r9, r0
 800c314:	d95e      	bls.n	800c3d4 <_strtod_l+0xaa4>
 800c316:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c318:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c31c:	4293      	cmp	r3, r2
 800c31e:	d103      	bne.n	800c328 <_strtod_l+0x9f8>
 800c320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c322:	3301      	adds	r3, #1
 800c324:	f43f ad26 	beq.w	800bd74 <_strtod_l+0x444>
 800c328:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800c32c:	f8df a130 	ldr.w	sl, [pc, #304]	; 800c460 <_strtod_l+0xb30>
 800c330:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c332:	4658      	mov	r0, fp
 800c334:	f000 fea2 	bl	800d07c <_Bfree>
 800c338:	9906      	ldr	r1, [sp, #24]
 800c33a:	4658      	mov	r0, fp
 800c33c:	f000 fe9e 	bl	800d07c <_Bfree>
 800c340:	9904      	ldr	r1, [sp, #16]
 800c342:	4658      	mov	r0, fp
 800c344:	f000 fe9a 	bl	800d07c <_Bfree>
 800c348:	4641      	mov	r1, r8
 800c34a:	4658      	mov	r0, fp
 800c34c:	f000 fe96 	bl	800d07c <_Bfree>
 800c350:	e617      	b.n	800bf82 <_strtod_l+0x652>
 800c352:	f1b9 0f00 	cmp.w	r9, #0
 800c356:	d119      	bne.n	800c38c <_strtod_l+0xa5c>
 800c358:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c35a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c35e:	b9e3      	cbnz	r3, 800c39a <_strtod_l+0xa6a>
 800c360:	2200      	movs	r2, #0
 800c362:	4b41      	ldr	r3, [pc, #260]	; (800c468 <_strtod_l+0xb38>)
 800c364:	4630      	mov	r0, r6
 800c366:	4639      	mov	r1, r7
 800c368:	f7f4 fb28 	bl	80009bc <__aeabi_dcmplt>
 800c36c:	b9c8      	cbnz	r0, 800c3a2 <_strtod_l+0xa72>
 800c36e:	2200      	movs	r2, #0
 800c370:	4b40      	ldr	r3, [pc, #256]	; (800c474 <_strtod_l+0xb44>)
 800c372:	4630      	mov	r0, r6
 800c374:	4639      	mov	r1, r7
 800c376:	f7f4 f8af 	bl	80004d8 <__aeabi_dmul>
 800c37a:	4604      	mov	r4, r0
 800c37c:	460d      	mov	r5, r1
 800c37e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800c382:	9418      	str	r4, [sp, #96]	; 0x60
 800c384:	9319      	str	r3, [sp, #100]	; 0x64
 800c386:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800c38a:	e79d      	b.n	800c2c8 <_strtod_l+0x998>
 800c38c:	f1b9 0f01 	cmp.w	r9, #1
 800c390:	d103      	bne.n	800c39a <_strtod_l+0xa6a>
 800c392:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c394:	2b00      	cmp	r3, #0
 800c396:	f43f ad8a 	beq.w	800beae <_strtod_l+0x57e>
 800c39a:	2600      	movs	r6, #0
 800c39c:	4f36      	ldr	r7, [pc, #216]	; (800c478 <_strtod_l+0xb48>)
 800c39e:	2400      	movs	r4, #0
 800c3a0:	e791      	b.n	800c2c6 <_strtod_l+0x996>
 800c3a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800c3a4:	4d33      	ldr	r5, [pc, #204]	; (800c474 <_strtod_l+0xb44>)
 800c3a6:	e7ea      	b.n	800c37e <_strtod_l+0xa4e>
 800c3a8:	4b32      	ldr	r3, [pc, #200]	; (800c474 <_strtod_l+0xb44>)
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	4630      	mov	r0, r6
 800c3ae:	4639      	mov	r1, r7
 800c3b0:	f7f4 f892 	bl	80004d8 <__aeabi_dmul>
 800c3b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c3b6:	4604      	mov	r4, r0
 800c3b8:	460d      	mov	r5, r1
 800c3ba:	b933      	cbnz	r3, 800c3ca <_strtod_l+0xa9a>
 800c3bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3c0:	9010      	str	r0, [sp, #64]	; 0x40
 800c3c2:	9311      	str	r3, [sp, #68]	; 0x44
 800c3c4:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c3c8:	e77e      	b.n	800c2c8 <_strtod_l+0x998>
 800c3ca:	4602      	mov	r2, r0
 800c3cc:	460b      	mov	r3, r1
 800c3ce:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800c3d2:	e7f7      	b.n	800c3c4 <_strtod_l+0xa94>
 800c3d4:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 800c3d8:	9b05      	ldr	r3, [sp, #20]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d1a8      	bne.n	800c330 <_strtod_l+0xa00>
 800c3de:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800c3e2:	0d1b      	lsrs	r3, r3, #20
 800c3e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c3e6:	051b      	lsls	r3, r3, #20
 800c3e8:	429a      	cmp	r2, r3
 800c3ea:	4656      	mov	r6, sl
 800c3ec:	d1a0      	bne.n	800c330 <_strtod_l+0xa00>
 800c3ee:	4629      	mov	r1, r5
 800c3f0:	4620      	mov	r0, r4
 800c3f2:	f7f4 fb0b 	bl	8000a0c <__aeabi_d2iz>
 800c3f6:	f7f4 f805 	bl	8000404 <__aeabi_i2d>
 800c3fa:	460b      	mov	r3, r1
 800c3fc:	4602      	mov	r2, r0
 800c3fe:	4629      	mov	r1, r5
 800c400:	4620      	mov	r0, r4
 800c402:	f7f3 feb1 	bl	8000168 <__aeabi_dsub>
 800c406:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c408:	4604      	mov	r4, r0
 800c40a:	460d      	mov	r5, r1
 800c40c:	b933      	cbnz	r3, 800c41c <_strtod_l+0xaec>
 800c40e:	f1b9 0f00 	cmp.w	r9, #0
 800c412:	d103      	bne.n	800c41c <_strtod_l+0xaec>
 800c414:	f3ca 0613 	ubfx	r6, sl, #0, #20
 800c418:	2e00      	cmp	r6, #0
 800c41a:	d06a      	beq.n	800c4f2 <_strtod_l+0xbc2>
 800c41c:	a30a      	add	r3, pc, #40	; (adr r3, 800c448 <_strtod_l+0xb18>)
 800c41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c422:	4620      	mov	r0, r4
 800c424:	4629      	mov	r1, r5
 800c426:	f7f4 fac9 	bl	80009bc <__aeabi_dcmplt>
 800c42a:	2800      	cmp	r0, #0
 800c42c:	f47f acad 	bne.w	800bd8a <_strtod_l+0x45a>
 800c430:	a307      	add	r3, pc, #28	; (adr r3, 800c450 <_strtod_l+0xb20>)
 800c432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c436:	4620      	mov	r0, r4
 800c438:	4629      	mov	r1, r5
 800c43a:	f7f4 fadd 	bl	80009f8 <__aeabi_dcmpgt>
 800c43e:	2800      	cmp	r0, #0
 800c440:	f43f af76 	beq.w	800c330 <_strtod_l+0xa00>
 800c444:	e4a1      	b.n	800bd8a <_strtod_l+0x45a>
 800c446:	bf00      	nop
 800c448:	94a03595 	.word	0x94a03595
 800c44c:	3fdfffff 	.word	0x3fdfffff
 800c450:	35afe535 	.word	0x35afe535
 800c454:	3fe00000 	.word	0x3fe00000
 800c458:	000fffff 	.word	0x000fffff
 800c45c:	7ff00000 	.word	0x7ff00000
 800c460:	7fefffff 	.word	0x7fefffff
 800c464:	39500000 	.word	0x39500000
 800c468:	3ff00000 	.word	0x3ff00000
 800c46c:	7fe00000 	.word	0x7fe00000
 800c470:	7c9fffff 	.word	0x7c9fffff
 800c474:	3fe00000 	.word	0x3fe00000
 800c478:	bff00000 	.word	0xbff00000
 800c47c:	9b05      	ldr	r3, [sp, #20]
 800c47e:	b313      	cbz	r3, 800c4c6 <_strtod_l+0xb96>
 800c480:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c482:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c486:	d81e      	bhi.n	800c4c6 <_strtod_l+0xb96>
 800c488:	a325      	add	r3, pc, #148	; (adr r3, 800c520 <_strtod_l+0xbf0>)
 800c48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c48e:	4620      	mov	r0, r4
 800c490:	4629      	mov	r1, r5
 800c492:	f7f4 fa9d 	bl	80009d0 <__aeabi_dcmple>
 800c496:	b190      	cbz	r0, 800c4be <_strtod_l+0xb8e>
 800c498:	4629      	mov	r1, r5
 800c49a:	4620      	mov	r0, r4
 800c49c:	f7f4 fade 	bl	8000a5c <__aeabi_d2uiz>
 800c4a0:	2800      	cmp	r0, #0
 800c4a2:	bf08      	it	eq
 800c4a4:	2001      	moveq	r0, #1
 800c4a6:	f7f3 ff9d 	bl	80003e4 <__aeabi_ui2d>
 800c4aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c4ac:	4604      	mov	r4, r0
 800c4ae:	460d      	mov	r5, r1
 800c4b0:	b9d3      	cbnz	r3, 800c4e8 <_strtod_l+0xbb8>
 800c4b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c4b6:	9012      	str	r0, [sp, #72]	; 0x48
 800c4b8:	9313      	str	r3, [sp, #76]	; 0x4c
 800c4ba:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800c4be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c4c0:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800c4c4:	1a9f      	subs	r7, r3, r2
 800c4c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c4ca:	f001 f86d 	bl	800d5a8 <__ulp>
 800c4ce:	4602      	mov	r2, r0
 800c4d0:	460b      	mov	r3, r1
 800c4d2:	4630      	mov	r0, r6
 800c4d4:	4639      	mov	r1, r7
 800c4d6:	f7f3 ffff 	bl	80004d8 <__aeabi_dmul>
 800c4da:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c4de:	f7f3 fe45 	bl	800016c <__adddf3>
 800c4e2:	4681      	mov	r9, r0
 800c4e4:	468a      	mov	sl, r1
 800c4e6:	e777      	b.n	800c3d8 <_strtod_l+0xaa8>
 800c4e8:	4602      	mov	r2, r0
 800c4ea:	460b      	mov	r3, r1
 800c4ec:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800c4f0:	e7e3      	b.n	800c4ba <_strtod_l+0xb8a>
 800c4f2:	a30d      	add	r3, pc, #52	; (adr r3, 800c528 <_strtod_l+0xbf8>)
 800c4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f8:	f7f4 fa60 	bl	80009bc <__aeabi_dcmplt>
 800c4fc:	e79f      	b.n	800c43e <_strtod_l+0xb0e>
 800c4fe:	2300      	movs	r3, #0
 800c500:	930d      	str	r3, [sp, #52]	; 0x34
 800c502:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c504:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c506:	6013      	str	r3, [r2, #0]
 800c508:	f7ff ba55 	b.w	800b9b6 <_strtod_l+0x86>
 800c50c:	2b65      	cmp	r3, #101	; 0x65
 800c50e:	f04f 0200 	mov.w	r2, #0
 800c512:	f43f ab42 	beq.w	800bb9a <_strtod_l+0x26a>
 800c516:	2101      	movs	r1, #1
 800c518:	4614      	mov	r4, r2
 800c51a:	9105      	str	r1, [sp, #20]
 800c51c:	f7ff babf 	b.w	800ba9e <_strtod_l+0x16e>
 800c520:	ffc00000 	.word	0xffc00000
 800c524:	41dfffff 	.word	0x41dfffff
 800c528:	94a03595 	.word	0x94a03595
 800c52c:	3fcfffff 	.word	0x3fcfffff

0800c530 <strtod>:
 800c530:	4b06      	ldr	r3, [pc, #24]	; (800c54c <strtod+0x1c>)
 800c532:	b410      	push	{r4}
 800c534:	681c      	ldr	r4, [r3, #0]
 800c536:	4a06      	ldr	r2, [pc, #24]	; (800c550 <strtod+0x20>)
 800c538:	6a23      	ldr	r3, [r4, #32]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	bf08      	it	eq
 800c53e:	4613      	moveq	r3, r2
 800c540:	460a      	mov	r2, r1
 800c542:	4601      	mov	r1, r0
 800c544:	4620      	mov	r0, r4
 800c546:	bc10      	pop	{r4}
 800c548:	f7ff b9f2 	b.w	800b930 <_strtod_l>
 800c54c:	20000080 	.word	0x20000080
 800c550:	200000e4 	.word	0x200000e4

0800c554 <_strtol_l.isra.0>:
 800c554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c558:	4680      	mov	r8, r0
 800c55a:	4689      	mov	r9, r1
 800c55c:	4692      	mov	sl, r2
 800c55e:	461e      	mov	r6, r3
 800c560:	460f      	mov	r7, r1
 800c562:	463d      	mov	r5, r7
 800c564:	9808      	ldr	r0, [sp, #32]
 800c566:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c56a:	f000 fd2f 	bl	800cfcc <__locale_ctype_ptr_l>
 800c56e:	4420      	add	r0, r4
 800c570:	7843      	ldrb	r3, [r0, #1]
 800c572:	f013 0308 	ands.w	r3, r3, #8
 800c576:	d132      	bne.n	800c5de <_strtol_l.isra.0+0x8a>
 800c578:	2c2d      	cmp	r4, #45	; 0x2d
 800c57a:	d132      	bne.n	800c5e2 <_strtol_l.isra.0+0x8e>
 800c57c:	2201      	movs	r2, #1
 800c57e:	787c      	ldrb	r4, [r7, #1]
 800c580:	1cbd      	adds	r5, r7, #2
 800c582:	2e00      	cmp	r6, #0
 800c584:	d05d      	beq.n	800c642 <_strtol_l.isra.0+0xee>
 800c586:	2e10      	cmp	r6, #16
 800c588:	d109      	bne.n	800c59e <_strtol_l.isra.0+0x4a>
 800c58a:	2c30      	cmp	r4, #48	; 0x30
 800c58c:	d107      	bne.n	800c59e <_strtol_l.isra.0+0x4a>
 800c58e:	782b      	ldrb	r3, [r5, #0]
 800c590:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c594:	2b58      	cmp	r3, #88	; 0x58
 800c596:	d14f      	bne.n	800c638 <_strtol_l.isra.0+0xe4>
 800c598:	2610      	movs	r6, #16
 800c59a:	786c      	ldrb	r4, [r5, #1]
 800c59c:	3502      	adds	r5, #2
 800c59e:	2a00      	cmp	r2, #0
 800c5a0:	bf14      	ite	ne
 800c5a2:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800c5a6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800c5aa:	2700      	movs	r7, #0
 800c5ac:	fbb1 fcf6 	udiv	ip, r1, r6
 800c5b0:	4638      	mov	r0, r7
 800c5b2:	fb06 1e1c 	mls	lr, r6, ip, r1
 800c5b6:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800c5ba:	2b09      	cmp	r3, #9
 800c5bc:	d817      	bhi.n	800c5ee <_strtol_l.isra.0+0x9a>
 800c5be:	461c      	mov	r4, r3
 800c5c0:	42a6      	cmp	r6, r4
 800c5c2:	dd23      	ble.n	800c60c <_strtol_l.isra.0+0xb8>
 800c5c4:	1c7b      	adds	r3, r7, #1
 800c5c6:	d007      	beq.n	800c5d8 <_strtol_l.isra.0+0x84>
 800c5c8:	4584      	cmp	ip, r0
 800c5ca:	d31c      	bcc.n	800c606 <_strtol_l.isra.0+0xb2>
 800c5cc:	d101      	bne.n	800c5d2 <_strtol_l.isra.0+0x7e>
 800c5ce:	45a6      	cmp	lr, r4
 800c5d0:	db19      	blt.n	800c606 <_strtol_l.isra.0+0xb2>
 800c5d2:	2701      	movs	r7, #1
 800c5d4:	fb00 4006 	mla	r0, r0, r6, r4
 800c5d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c5dc:	e7eb      	b.n	800c5b6 <_strtol_l.isra.0+0x62>
 800c5de:	462f      	mov	r7, r5
 800c5e0:	e7bf      	b.n	800c562 <_strtol_l.isra.0+0xe>
 800c5e2:	2c2b      	cmp	r4, #43	; 0x2b
 800c5e4:	bf04      	itt	eq
 800c5e6:	1cbd      	addeq	r5, r7, #2
 800c5e8:	787c      	ldrbeq	r4, [r7, #1]
 800c5ea:	461a      	mov	r2, r3
 800c5ec:	e7c9      	b.n	800c582 <_strtol_l.isra.0+0x2e>
 800c5ee:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800c5f2:	2b19      	cmp	r3, #25
 800c5f4:	d801      	bhi.n	800c5fa <_strtol_l.isra.0+0xa6>
 800c5f6:	3c37      	subs	r4, #55	; 0x37
 800c5f8:	e7e2      	b.n	800c5c0 <_strtol_l.isra.0+0x6c>
 800c5fa:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800c5fe:	2b19      	cmp	r3, #25
 800c600:	d804      	bhi.n	800c60c <_strtol_l.isra.0+0xb8>
 800c602:	3c57      	subs	r4, #87	; 0x57
 800c604:	e7dc      	b.n	800c5c0 <_strtol_l.isra.0+0x6c>
 800c606:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c60a:	e7e5      	b.n	800c5d8 <_strtol_l.isra.0+0x84>
 800c60c:	1c7b      	adds	r3, r7, #1
 800c60e:	d108      	bne.n	800c622 <_strtol_l.isra.0+0xce>
 800c610:	2322      	movs	r3, #34	; 0x22
 800c612:	4608      	mov	r0, r1
 800c614:	f8c8 3000 	str.w	r3, [r8]
 800c618:	f1ba 0f00 	cmp.w	sl, #0
 800c61c:	d107      	bne.n	800c62e <_strtol_l.isra.0+0xda>
 800c61e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c622:	b102      	cbz	r2, 800c626 <_strtol_l.isra.0+0xd2>
 800c624:	4240      	negs	r0, r0
 800c626:	f1ba 0f00 	cmp.w	sl, #0
 800c62a:	d0f8      	beq.n	800c61e <_strtol_l.isra.0+0xca>
 800c62c:	b10f      	cbz	r7, 800c632 <_strtol_l.isra.0+0xde>
 800c62e:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800c632:	f8ca 9000 	str.w	r9, [sl]
 800c636:	e7f2      	b.n	800c61e <_strtol_l.isra.0+0xca>
 800c638:	2430      	movs	r4, #48	; 0x30
 800c63a:	2e00      	cmp	r6, #0
 800c63c:	d1af      	bne.n	800c59e <_strtol_l.isra.0+0x4a>
 800c63e:	2608      	movs	r6, #8
 800c640:	e7ad      	b.n	800c59e <_strtol_l.isra.0+0x4a>
 800c642:	2c30      	cmp	r4, #48	; 0x30
 800c644:	d0a3      	beq.n	800c58e <_strtol_l.isra.0+0x3a>
 800c646:	260a      	movs	r6, #10
 800c648:	e7a9      	b.n	800c59e <_strtol_l.isra.0+0x4a>
	...

0800c64c <strtol>:
 800c64c:	4b08      	ldr	r3, [pc, #32]	; (800c670 <strtol+0x24>)
 800c64e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c650:	681c      	ldr	r4, [r3, #0]
 800c652:	4d08      	ldr	r5, [pc, #32]	; (800c674 <strtol+0x28>)
 800c654:	6a23      	ldr	r3, [r4, #32]
 800c656:	2b00      	cmp	r3, #0
 800c658:	bf08      	it	eq
 800c65a:	462b      	moveq	r3, r5
 800c65c:	9300      	str	r3, [sp, #0]
 800c65e:	4613      	mov	r3, r2
 800c660:	460a      	mov	r2, r1
 800c662:	4601      	mov	r1, r0
 800c664:	4620      	mov	r0, r4
 800c666:	f7ff ff75 	bl	800c554 <_strtol_l.isra.0>
 800c66a:	b003      	add	sp, #12
 800c66c:	bd30      	pop	{r4, r5, pc}
 800c66e:	bf00      	nop
 800c670:	20000080 	.word	0x20000080
 800c674:	200000e4 	.word	0x200000e4

0800c678 <__utoa>:
 800c678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c67a:	b08b      	sub	sp, #44	; 0x2c
 800c67c:	4605      	mov	r5, r0
 800c67e:	460c      	mov	r4, r1
 800c680:	466e      	mov	r6, sp
 800c682:	4b1b      	ldr	r3, [pc, #108]	; (800c6f0 <__utoa+0x78>)
 800c684:	f103 0c20 	add.w	ip, r3, #32
 800c688:	4637      	mov	r7, r6
 800c68a:	6818      	ldr	r0, [r3, #0]
 800c68c:	6859      	ldr	r1, [r3, #4]
 800c68e:	3308      	adds	r3, #8
 800c690:	c703      	stmia	r7!, {r0, r1}
 800c692:	4563      	cmp	r3, ip
 800c694:	463e      	mov	r6, r7
 800c696:	d1f7      	bne.n	800c688 <__utoa+0x10>
 800c698:	6818      	ldr	r0, [r3, #0]
 800c69a:	791b      	ldrb	r3, [r3, #4]
 800c69c:	6038      	str	r0, [r7, #0]
 800c69e:	713b      	strb	r3, [r7, #4]
 800c6a0:	1e93      	subs	r3, r2, #2
 800c6a2:	2b22      	cmp	r3, #34	; 0x22
 800c6a4:	f04f 0300 	mov.w	r3, #0
 800c6a8:	d904      	bls.n	800c6b4 <__utoa+0x3c>
 800c6aa:	7023      	strb	r3, [r4, #0]
 800c6ac:	461c      	mov	r4, r3
 800c6ae:	4620      	mov	r0, r4
 800c6b0:	b00b      	add	sp, #44	; 0x2c
 800c6b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6b4:	1e66      	subs	r6, r4, #1
 800c6b6:	fbb5 f0f2 	udiv	r0, r5, r2
 800c6ba:	fb02 5510 	mls	r5, r2, r0, r5
 800c6be:	af0a      	add	r7, sp, #40	; 0x28
 800c6c0:	443d      	add	r5, r7
 800c6c2:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 800c6c6:	1c59      	adds	r1, r3, #1
 800c6c8:	f806 5f01 	strb.w	r5, [r6, #1]!
 800c6cc:	4605      	mov	r5, r0
 800c6ce:	b968      	cbnz	r0, 800c6ec <__utoa+0x74>
 800c6d0:	4622      	mov	r2, r4
 800c6d2:	5460      	strb	r0, [r4, r1]
 800c6d4:	4423      	add	r3, r4
 800c6d6:	1b19      	subs	r1, r3, r4
 800c6d8:	1b10      	subs	r0, r2, r4
 800c6da:	4281      	cmp	r1, r0
 800c6dc:	dde7      	ble.n	800c6ae <__utoa+0x36>
 800c6de:	7811      	ldrb	r1, [r2, #0]
 800c6e0:	7818      	ldrb	r0, [r3, #0]
 800c6e2:	f802 0b01 	strb.w	r0, [r2], #1
 800c6e6:	f803 1901 	strb.w	r1, [r3], #-1
 800c6ea:	e7f4      	b.n	800c6d6 <__utoa+0x5e>
 800c6ec:	460b      	mov	r3, r1
 800c6ee:	e7e2      	b.n	800c6b6 <__utoa+0x3e>
 800c6f0:	0800f880 	.word	0x0800f880

0800c6f4 <print_e>:
 800c6f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6f6:	b08b      	sub	sp, #44	; 0x2c
 800c6f8:	460f      	mov	r7, r1
 800c6fa:	a908      	add	r1, sp, #32
 800c6fc:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800c6fe:	9104      	str	r1, [sp, #16]
 800c700:	a907      	add	r1, sp, #28
 800c702:	9103      	str	r1, [sp, #12]
 800c704:	a909      	add	r1, sp, #36	; 0x24
 800c706:	9102      	str	r1, [sp, #8]
 800c708:	1c61      	adds	r1, r4, #1
 800c70a:	9101      	str	r1, [sp, #4]
 800c70c:	2102      	movs	r1, #2
 800c70e:	9100      	str	r1, [sp, #0]
 800c710:	f89d 6044 	ldrb.w	r6, [sp, #68]	; 0x44
 800c714:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800c716:	f001 fc4f 	bl	800dfb8 <_dtoa_r>
 800c71a:	f242 730f 	movw	r3, #9999	; 0x270f
 800c71e:	4601      	mov	r1, r0
 800c720:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c722:	4298      	cmp	r0, r3
 800c724:	d104      	bne.n	800c730 <print_e+0x3c>
 800c726:	4638      	mov	r0, r7
 800c728:	f7ff f8bc 	bl	800b8a4 <strcpy>
 800c72c:	b00b      	add	sp, #44	; 0x2c
 800c72e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c730:	780b      	ldrb	r3, [r1, #0]
 800c732:	703b      	strb	r3, [r7, #0]
 800c734:	2d00      	cmp	r5, #0
 800c736:	d142      	bne.n	800c7be <print_e+0xca>
 800c738:	2c00      	cmp	r4, #0
 800c73a:	d140      	bne.n	800c7be <print_e+0xca>
 800c73c:	1c7b      	adds	r3, r7, #1
 800c73e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c742:	b10a      	cbz	r2, 800c748 <print_e+0x54>
 800c744:	2c00      	cmp	r4, #0
 800c746:	dc3e      	bgt.n	800c7c6 <print_e+0xd2>
 800c748:	2e67      	cmp	r6, #103	; 0x67
 800c74a:	d043      	beq.n	800c7d4 <print_e+0xe0>
 800c74c:	2e47      	cmp	r6, #71	; 0x47
 800c74e:	d043      	beq.n	800c7d8 <print_e+0xe4>
 800c750:	461a      	mov	r2, r3
 800c752:	2730      	movs	r7, #48	; 0x30
 800c754:	191d      	adds	r5, r3, r4
 800c756:	1aa9      	subs	r1, r5, r2
 800c758:	2900      	cmp	r1, #0
 800c75a:	dc38      	bgt.n	800c7ce <print_e+0xda>
 800c75c:	2c00      	cmp	r4, #0
 800c75e:	bfa8      	it	ge
 800c760:	191b      	addge	r3, r3, r4
 800c762:	1e41      	subs	r1, r0, #1
 800c764:	2900      	cmp	r1, #0
 800c766:	9109      	str	r1, [sp, #36]	; 0x24
 800c768:	461a      	mov	r2, r3
 800c76a:	bfb7      	itett	lt
 800c76c:	212d      	movlt	r1, #45	; 0x2d
 800c76e:	212b      	movge	r1, #43	; 0x2b
 800c770:	f1c0 0001 	rsblt	r0, r0, #1
 800c774:	9009      	strlt	r0, [sp, #36]	; 0x24
 800c776:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c778:	f802 6b02 	strb.w	r6, [r2], #2
 800c77c:	bfb4      	ite	lt
 800c77e:	7059      	strblt	r1, [r3, #1]
 800c780:	7059      	strbge	r1, [r3, #1]
 800c782:	2863      	cmp	r0, #99	; 0x63
 800c784:	dd0b      	ble.n	800c79e <print_e+0xaa>
 800c786:	2164      	movs	r1, #100	; 0x64
 800c788:	fb90 f1f1 	sdiv	r1, r0, r1
 800c78c:	f101 0430 	add.w	r4, r1, #48	; 0x30
 800c790:	1cda      	adds	r2, r3, #3
 800c792:	709c      	strb	r4, [r3, #2]
 800c794:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800c798:	fb03 0101 	mla	r1, r3, r1, r0
 800c79c:	9109      	str	r1, [sp, #36]	; 0x24
 800c79e:	230a      	movs	r3, #10
 800c7a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c7a2:	fb91 f3f3 	sdiv	r3, r1, r3
 800c7a6:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800c7aa:	7010      	strb	r0, [r2, #0]
 800c7ac:	f06f 0009 	mvn.w	r0, #9
 800c7b0:	fb00 1303 	mla	r3, r0, r3, r1
 800c7b4:	3330      	adds	r3, #48	; 0x30
 800c7b6:	7053      	strb	r3, [r2, #1]
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	7093      	strb	r3, [r2, #2]
 800c7bc:	e7b6      	b.n	800c72c <print_e+0x38>
 800c7be:	222e      	movs	r2, #46	; 0x2e
 800c7c0:	1cbb      	adds	r3, r7, #2
 800c7c2:	707a      	strb	r2, [r7, #1]
 800c7c4:	e7bb      	b.n	800c73e <print_e+0x4a>
 800c7c6:	f803 2b01 	strb.w	r2, [r3], #1
 800c7ca:	3c01      	subs	r4, #1
 800c7cc:	e7b7      	b.n	800c73e <print_e+0x4a>
 800c7ce:	f802 7b01 	strb.w	r7, [r2], #1
 800c7d2:	e7c0      	b.n	800c756 <print_e+0x62>
 800c7d4:	2665      	movs	r6, #101	; 0x65
 800c7d6:	e7c4      	b.n	800c762 <print_e+0x6e>
 800c7d8:	2645      	movs	r6, #69	; 0x45
 800c7da:	e7c2      	b.n	800c762 <print_e+0x6e>
 800c7dc:	0000      	movs	r0, r0
	...

0800c7e0 <_gcvt>:
 800c7e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c7e4:	4617      	mov	r7, r2
 800c7e6:	461d      	mov	r5, r3
 800c7e8:	b08b      	sub	sp, #44	; 0x2c
 800c7ea:	4681      	mov	r9, r0
 800c7ec:	e9dd 6412 	ldrd	r6, r4, [sp, #72]	; 0x48
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	4638      	mov	r0, r7
 800c7f6:	4629      	mov	r1, r5
 800c7f8:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800c7fc:	f7f4 f8de 	bl	80009bc <__aeabi_dcmplt>
 800c800:	b108      	cbz	r0, 800c806 <_gcvt+0x26>
 800c802:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800c806:	2200      	movs	r2, #0
 800c808:	2300      	movs	r3, #0
 800c80a:	4638      	mov	r0, r7
 800c80c:	4629      	mov	r1, r5
 800c80e:	f7f4 f8cb 	bl	80009a8 <__aeabi_dcmpeq>
 800c812:	b138      	cbz	r0, 800c824 <_gcvt+0x44>
 800c814:	2330      	movs	r3, #48	; 0x30
 800c816:	7023      	strb	r3, [r4, #0]
 800c818:	2300      	movs	r3, #0
 800c81a:	7063      	strb	r3, [r4, #1]
 800c81c:	4620      	mov	r0, r4
 800c81e:	b00b      	add	sp, #44	; 0x2c
 800c820:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c824:	a352      	add	r3, pc, #328	; (adr r3, 800c970 <_gcvt+0x190>)
 800c826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c82a:	4638      	mov	r0, r7
 800c82c:	4629      	mov	r1, r5
 800c82e:	f7f4 f8cf 	bl	80009d0 <__aeabi_dcmple>
 800c832:	b168      	cbz	r0, 800c850 <_gcvt+0x70>
 800c834:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 800c838:	3e01      	subs	r6, #1
 800c83a:	9301      	str	r3, [sp, #4]
 800c83c:	f8cd 8008 	str.w	r8, [sp, #8]
 800c840:	9600      	str	r6, [sp, #0]
 800c842:	463a      	mov	r2, r7
 800c844:	462b      	mov	r3, r5
 800c846:	4621      	mov	r1, r4
 800c848:	4648      	mov	r0, r9
 800c84a:	f7ff ff53 	bl	800c6f4 <print_e>
 800c84e:	e7e5      	b.n	800c81c <_gcvt+0x3c>
 800c850:	4630      	mov	r0, r6
 800c852:	f000 ff9d 	bl	800d790 <_mprec_log10>
 800c856:	463a      	mov	r2, r7
 800c858:	462b      	mov	r3, r5
 800c85a:	f7f4 f8b9 	bl	80009d0 <__aeabi_dcmple>
 800c85e:	2800      	cmp	r0, #0
 800c860:	d1e8      	bne.n	800c834 <_gcvt+0x54>
 800c862:	2200      	movs	r2, #0
 800c864:	4b44      	ldr	r3, [pc, #272]	; (800c978 <_gcvt+0x198>)
 800c866:	4629      	mov	r1, r5
 800c868:	4638      	mov	r0, r7
 800c86a:	f7f4 f8a7 	bl	80009bc <__aeabi_dcmplt>
 800c86e:	a909      	add	r1, sp, #36	; 0x24
 800c870:	aa08      	add	r2, sp, #32
 800c872:	ab07      	add	r3, sp, #28
 800c874:	e9cd 2103 	strd	r2, r1, [sp, #12]
 800c878:	e9cd 6301 	strd	r6, r3, [sp, #4]
 800c87c:	b388      	cbz	r0, 800c8e2 <_gcvt+0x102>
 800c87e:	2303      	movs	r3, #3
 800c880:	9300      	str	r3, [sp, #0]
 800c882:	463a      	mov	r2, r7
 800c884:	462b      	mov	r3, r5
 800c886:	4648      	mov	r0, r9
 800c888:	f001 fb96 	bl	800dfb8 <_dtoa_r>
 800c88c:	f242 730f 	movw	r3, #9999	; 0x270f
 800c890:	9a07      	ldr	r2, [sp, #28]
 800c892:	429a      	cmp	r2, r3
 800c894:	d027      	beq.n	800c8e6 <_gcvt+0x106>
 800c896:	4623      	mov	r3, r4
 800c898:	4426      	add	r6, r4
 800c89a:	4607      	mov	r7, r0
 800c89c:	f810 1b01 	ldrb.w	r1, [r0], #1
 800c8a0:	1af2      	subs	r2, r6, r3
 800c8a2:	9d07      	ldr	r5, [sp, #28]
 800c8a4:	b349      	cbz	r1, 800c8fa <_gcvt+0x11a>
 800c8a6:	2d00      	cmp	r5, #0
 800c8a8:	dc22      	bgt.n	800c8f0 <_gcvt+0x110>
 800c8aa:	f1b8 0f00 	cmp.w	r8, #0
 800c8ae:	d102      	bne.n	800c8b6 <_gcvt+0xd6>
 800c8b0:	7839      	ldrb	r1, [r7, #0]
 800c8b2:	2900      	cmp	r1, #0
 800c8b4:	d049      	beq.n	800c94a <_gcvt+0x16a>
 800c8b6:	429c      	cmp	r4, r3
 800c8b8:	bf04      	itt	eq
 800c8ba:	2130      	moveq	r1, #48	; 0x30
 800c8bc:	7021      	strbeq	r1, [r4, #0]
 800c8be:	f04f 012e 	mov.w	r1, #46	; 0x2e
 800c8c2:	f04f 0000 	mov.w	r0, #0
 800c8c6:	f04f 0630 	mov.w	r6, #48	; 0x30
 800c8ca:	bf08      	it	eq
 800c8cc:	1c63      	addeq	r3, r4, #1
 800c8ce:	7019      	strb	r1, [r3, #0]
 800c8d0:	9907      	ldr	r1, [sp, #28]
 800c8d2:	3301      	adds	r3, #1
 800c8d4:	2900      	cmp	r1, #0
 800c8d6:	460d      	mov	r5, r1
 800c8d8:	db24      	blt.n	800c924 <_gcvt+0x144>
 800c8da:	b100      	cbz	r0, 800c8de <_gcvt+0xfe>
 800c8dc:	9107      	str	r1, [sp, #28]
 800c8de:	1e79      	subs	r1, r7, #1
 800c8e0:	e02b      	b.n	800c93a <_gcvt+0x15a>
 800c8e2:	2302      	movs	r3, #2
 800c8e4:	e7cc      	b.n	800c880 <_gcvt+0xa0>
 800c8e6:	4601      	mov	r1, r0
 800c8e8:	4620      	mov	r0, r4
 800c8ea:	f7fe ffdb 	bl	800b8a4 <strcpy>
 800c8ee:	e795      	b.n	800c81c <_gcvt+0x3c>
 800c8f0:	3d01      	subs	r5, #1
 800c8f2:	f803 1b01 	strb.w	r1, [r3], #1
 800c8f6:	9507      	str	r5, [sp, #28]
 800c8f8:	e7cf      	b.n	800c89a <_gcvt+0xba>
 800c8fa:	1aad      	subs	r5, r5, r2
 800c8fc:	2630      	movs	r6, #48	; 0x30
 800c8fe:	e005      	b.n	800c90c <_gcvt+0x12c>
 800c900:	2a00      	cmp	r2, #0
 800c902:	dd06      	ble.n	800c912 <_gcvt+0x132>
 800c904:	2101      	movs	r1, #1
 800c906:	f803 6b01 	strb.w	r6, [r3], #1
 800c90a:	3a01      	subs	r2, #1
 800c90c:	18a8      	adds	r0, r5, r2
 800c90e:	2800      	cmp	r0, #0
 800c910:	dcf6      	bgt.n	800c900 <_gcvt+0x120>
 800c912:	2900      	cmp	r1, #0
 800c914:	d0c9      	beq.n	800c8aa <_gcvt+0xca>
 800c916:	9007      	str	r0, [sp, #28]
 800c918:	e7c7      	b.n	800c8aa <_gcvt+0xca>
 800c91a:	f803 6b01 	strb.w	r6, [r3], #1
 800c91e:	3a01      	subs	r2, #1
 800c920:	2001      	movs	r0, #1
 800c922:	e7d7      	b.n	800c8d4 <_gcvt+0xf4>
 800c924:	2a00      	cmp	r2, #0
 800c926:	f101 0101 	add.w	r1, r1, #1
 800c92a:	dcf6      	bgt.n	800c91a <_gcvt+0x13a>
 800c92c:	2800      	cmp	r0, #0
 800c92e:	d0d6      	beq.n	800c8de <_gcvt+0xfe>
 800c930:	9507      	str	r5, [sp, #28]
 800c932:	e7d4      	b.n	800c8de <_gcvt+0xfe>
 800c934:	f803 0b01 	strb.w	r0, [r3], #1
 800c938:	3a01      	subs	r2, #1
 800c93a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c93e:	b108      	cbz	r0, 800c944 <_gcvt+0x164>
 800c940:	2a00      	cmp	r2, #0
 800c942:	dcf7      	bgt.n	800c934 <_gcvt+0x154>
 800c944:	f1b8 0f00 	cmp.w	r8, #0
 800c948:	d10b      	bne.n	800c962 <_gcvt+0x182>
 800c94a:	2200      	movs	r2, #0
 800c94c:	701a      	strb	r2, [r3, #0]
 800c94e:	e765      	b.n	800c81c <_gcvt+0x3c>
 800c950:	f801 6b01 	strb.w	r6, [r1], #1
 800c954:	1a68      	subs	r0, r5, r1
 800c956:	2800      	cmp	r0, #0
 800c958:	dcfa      	bgt.n	800c950 <_gcvt+0x170>
 800c95a:	2a00      	cmp	r2, #0
 800c95c:	bfa8      	it	ge
 800c95e:	189b      	addge	r3, r3, r2
 800c960:	e7f3      	b.n	800c94a <_gcvt+0x16a>
 800c962:	4619      	mov	r1, r3
 800c964:	189d      	adds	r5, r3, r2
 800c966:	2630      	movs	r6, #48	; 0x30
 800c968:	e7f4      	b.n	800c954 <_gcvt+0x174>
 800c96a:	bf00      	nop
 800c96c:	f3af 8000 	nop.w
 800c970:	eb1c432d 	.word	0xeb1c432d
 800c974:	3f1a36e2 	.word	0x3f1a36e2
 800c978:	3ff00000 	.word	0x3ff00000

0800c97c <rshift>:
 800c97c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c97e:	6906      	ldr	r6, [r0, #16]
 800c980:	114b      	asrs	r3, r1, #5
 800c982:	429e      	cmp	r6, r3
 800c984:	f100 0414 	add.w	r4, r0, #20
 800c988:	dd31      	ble.n	800c9ee <rshift+0x72>
 800c98a:	f011 011f 	ands.w	r1, r1, #31
 800c98e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800c992:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800c996:	d108      	bne.n	800c9aa <rshift+0x2e>
 800c998:	4621      	mov	r1, r4
 800c99a:	42b2      	cmp	r2, r6
 800c99c:	460b      	mov	r3, r1
 800c99e:	d211      	bcs.n	800c9c4 <rshift+0x48>
 800c9a0:	f852 3b04 	ldr.w	r3, [r2], #4
 800c9a4:	f841 3b04 	str.w	r3, [r1], #4
 800c9a8:	e7f7      	b.n	800c99a <rshift+0x1e>
 800c9aa:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800c9ae:	4623      	mov	r3, r4
 800c9b0:	f1c1 0c20 	rsb	ip, r1, #32
 800c9b4:	40cd      	lsrs	r5, r1
 800c9b6:	3204      	adds	r2, #4
 800c9b8:	42b2      	cmp	r2, r6
 800c9ba:	4617      	mov	r7, r2
 800c9bc:	d30d      	bcc.n	800c9da <rshift+0x5e>
 800c9be:	601d      	str	r5, [r3, #0]
 800c9c0:	b105      	cbz	r5, 800c9c4 <rshift+0x48>
 800c9c2:	3304      	adds	r3, #4
 800c9c4:	42a3      	cmp	r3, r4
 800c9c6:	eba3 0204 	sub.w	r2, r3, r4
 800c9ca:	bf08      	it	eq
 800c9cc:	2300      	moveq	r3, #0
 800c9ce:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c9d2:	6102      	str	r2, [r0, #16]
 800c9d4:	bf08      	it	eq
 800c9d6:	6143      	streq	r3, [r0, #20]
 800c9d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9da:	683f      	ldr	r7, [r7, #0]
 800c9dc:	fa07 f70c 	lsl.w	r7, r7, ip
 800c9e0:	433d      	orrs	r5, r7
 800c9e2:	f843 5b04 	str.w	r5, [r3], #4
 800c9e6:	f852 5b04 	ldr.w	r5, [r2], #4
 800c9ea:	40cd      	lsrs	r5, r1
 800c9ec:	e7e4      	b.n	800c9b8 <rshift+0x3c>
 800c9ee:	4623      	mov	r3, r4
 800c9f0:	e7e8      	b.n	800c9c4 <rshift+0x48>

0800c9f2 <__hexdig_fun>:
 800c9f2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c9f6:	2b09      	cmp	r3, #9
 800c9f8:	d802      	bhi.n	800ca00 <__hexdig_fun+0xe>
 800c9fa:	3820      	subs	r0, #32
 800c9fc:	b2c0      	uxtb	r0, r0
 800c9fe:	4770      	bx	lr
 800ca00:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ca04:	2b05      	cmp	r3, #5
 800ca06:	d801      	bhi.n	800ca0c <__hexdig_fun+0x1a>
 800ca08:	3847      	subs	r0, #71	; 0x47
 800ca0a:	e7f7      	b.n	800c9fc <__hexdig_fun+0xa>
 800ca0c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ca10:	2b05      	cmp	r3, #5
 800ca12:	d801      	bhi.n	800ca18 <__hexdig_fun+0x26>
 800ca14:	3827      	subs	r0, #39	; 0x27
 800ca16:	e7f1      	b.n	800c9fc <__hexdig_fun+0xa>
 800ca18:	2000      	movs	r0, #0
 800ca1a:	4770      	bx	lr

0800ca1c <__gethex>:
 800ca1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca20:	b08b      	sub	sp, #44	; 0x2c
 800ca22:	9002      	str	r0, [sp, #8]
 800ca24:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ca26:	468a      	mov	sl, r1
 800ca28:	4690      	mov	r8, r2
 800ca2a:	9306      	str	r3, [sp, #24]
 800ca2c:	f000 fad1 	bl	800cfd2 <__localeconv_l>
 800ca30:	6803      	ldr	r3, [r0, #0]
 800ca32:	f04f 0b00 	mov.w	fp, #0
 800ca36:	4618      	mov	r0, r3
 800ca38:	9303      	str	r3, [sp, #12]
 800ca3a:	f7f3 fb89 	bl	8000150 <strlen>
 800ca3e:	9b03      	ldr	r3, [sp, #12]
 800ca40:	9001      	str	r0, [sp, #4]
 800ca42:	4403      	add	r3, r0
 800ca44:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ca48:	9307      	str	r3, [sp, #28]
 800ca4a:	f8da 3000 	ldr.w	r3, [sl]
 800ca4e:	3302      	adds	r3, #2
 800ca50:	461f      	mov	r7, r3
 800ca52:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ca56:	2830      	cmp	r0, #48	; 0x30
 800ca58:	d06c      	beq.n	800cb34 <__gethex+0x118>
 800ca5a:	f7ff ffca 	bl	800c9f2 <__hexdig_fun>
 800ca5e:	4604      	mov	r4, r0
 800ca60:	2800      	cmp	r0, #0
 800ca62:	d16a      	bne.n	800cb3a <__gethex+0x11e>
 800ca64:	9a01      	ldr	r2, [sp, #4]
 800ca66:	9903      	ldr	r1, [sp, #12]
 800ca68:	4638      	mov	r0, r7
 800ca6a:	f001 f9f7 	bl	800de5c <strncmp>
 800ca6e:	2800      	cmp	r0, #0
 800ca70:	d166      	bne.n	800cb40 <__gethex+0x124>
 800ca72:	9b01      	ldr	r3, [sp, #4]
 800ca74:	5cf8      	ldrb	r0, [r7, r3]
 800ca76:	18fe      	adds	r6, r7, r3
 800ca78:	f7ff ffbb 	bl	800c9f2 <__hexdig_fun>
 800ca7c:	2800      	cmp	r0, #0
 800ca7e:	d062      	beq.n	800cb46 <__gethex+0x12a>
 800ca80:	4633      	mov	r3, r6
 800ca82:	7818      	ldrb	r0, [r3, #0]
 800ca84:	461f      	mov	r7, r3
 800ca86:	2830      	cmp	r0, #48	; 0x30
 800ca88:	f103 0301 	add.w	r3, r3, #1
 800ca8c:	d0f9      	beq.n	800ca82 <__gethex+0x66>
 800ca8e:	f7ff ffb0 	bl	800c9f2 <__hexdig_fun>
 800ca92:	fab0 f580 	clz	r5, r0
 800ca96:	4634      	mov	r4, r6
 800ca98:	f04f 0b01 	mov.w	fp, #1
 800ca9c:	096d      	lsrs	r5, r5, #5
 800ca9e:	463a      	mov	r2, r7
 800caa0:	4616      	mov	r6, r2
 800caa2:	7830      	ldrb	r0, [r6, #0]
 800caa4:	3201      	adds	r2, #1
 800caa6:	f7ff ffa4 	bl	800c9f2 <__hexdig_fun>
 800caaa:	2800      	cmp	r0, #0
 800caac:	d1f8      	bne.n	800caa0 <__gethex+0x84>
 800caae:	9a01      	ldr	r2, [sp, #4]
 800cab0:	9903      	ldr	r1, [sp, #12]
 800cab2:	4630      	mov	r0, r6
 800cab4:	f001 f9d2 	bl	800de5c <strncmp>
 800cab8:	b950      	cbnz	r0, 800cad0 <__gethex+0xb4>
 800caba:	b954      	cbnz	r4, 800cad2 <__gethex+0xb6>
 800cabc:	9b01      	ldr	r3, [sp, #4]
 800cabe:	18f4      	adds	r4, r6, r3
 800cac0:	4622      	mov	r2, r4
 800cac2:	4616      	mov	r6, r2
 800cac4:	7830      	ldrb	r0, [r6, #0]
 800cac6:	3201      	adds	r2, #1
 800cac8:	f7ff ff93 	bl	800c9f2 <__hexdig_fun>
 800cacc:	2800      	cmp	r0, #0
 800cace:	d1f8      	bne.n	800cac2 <__gethex+0xa6>
 800cad0:	b10c      	cbz	r4, 800cad6 <__gethex+0xba>
 800cad2:	1ba4      	subs	r4, r4, r6
 800cad4:	00a4      	lsls	r4, r4, #2
 800cad6:	7833      	ldrb	r3, [r6, #0]
 800cad8:	2b50      	cmp	r3, #80	; 0x50
 800cada:	d001      	beq.n	800cae0 <__gethex+0xc4>
 800cadc:	2b70      	cmp	r3, #112	; 0x70
 800cade:	d140      	bne.n	800cb62 <__gethex+0x146>
 800cae0:	7873      	ldrb	r3, [r6, #1]
 800cae2:	2b2b      	cmp	r3, #43	; 0x2b
 800cae4:	d031      	beq.n	800cb4a <__gethex+0x12e>
 800cae6:	2b2d      	cmp	r3, #45	; 0x2d
 800cae8:	d033      	beq.n	800cb52 <__gethex+0x136>
 800caea:	f04f 0900 	mov.w	r9, #0
 800caee:	1c71      	adds	r1, r6, #1
 800caf0:	7808      	ldrb	r0, [r1, #0]
 800caf2:	f7ff ff7e 	bl	800c9f2 <__hexdig_fun>
 800caf6:	1e43      	subs	r3, r0, #1
 800caf8:	b2db      	uxtb	r3, r3
 800cafa:	2b18      	cmp	r3, #24
 800cafc:	d831      	bhi.n	800cb62 <__gethex+0x146>
 800cafe:	f1a0 0210 	sub.w	r2, r0, #16
 800cb02:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cb06:	f7ff ff74 	bl	800c9f2 <__hexdig_fun>
 800cb0a:	1e43      	subs	r3, r0, #1
 800cb0c:	b2db      	uxtb	r3, r3
 800cb0e:	2b18      	cmp	r3, #24
 800cb10:	d922      	bls.n	800cb58 <__gethex+0x13c>
 800cb12:	f1b9 0f00 	cmp.w	r9, #0
 800cb16:	d000      	beq.n	800cb1a <__gethex+0xfe>
 800cb18:	4252      	negs	r2, r2
 800cb1a:	4414      	add	r4, r2
 800cb1c:	f8ca 1000 	str.w	r1, [sl]
 800cb20:	b30d      	cbz	r5, 800cb66 <__gethex+0x14a>
 800cb22:	f1bb 0f00 	cmp.w	fp, #0
 800cb26:	bf0c      	ite	eq
 800cb28:	2706      	moveq	r7, #6
 800cb2a:	2700      	movne	r7, #0
 800cb2c:	4638      	mov	r0, r7
 800cb2e:	b00b      	add	sp, #44	; 0x2c
 800cb30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb34:	f10b 0b01 	add.w	fp, fp, #1
 800cb38:	e78a      	b.n	800ca50 <__gethex+0x34>
 800cb3a:	2500      	movs	r5, #0
 800cb3c:	462c      	mov	r4, r5
 800cb3e:	e7ae      	b.n	800ca9e <__gethex+0x82>
 800cb40:	463e      	mov	r6, r7
 800cb42:	2501      	movs	r5, #1
 800cb44:	e7c7      	b.n	800cad6 <__gethex+0xba>
 800cb46:	4604      	mov	r4, r0
 800cb48:	e7fb      	b.n	800cb42 <__gethex+0x126>
 800cb4a:	f04f 0900 	mov.w	r9, #0
 800cb4e:	1cb1      	adds	r1, r6, #2
 800cb50:	e7ce      	b.n	800caf0 <__gethex+0xd4>
 800cb52:	f04f 0901 	mov.w	r9, #1
 800cb56:	e7fa      	b.n	800cb4e <__gethex+0x132>
 800cb58:	230a      	movs	r3, #10
 800cb5a:	fb03 0202 	mla	r2, r3, r2, r0
 800cb5e:	3a10      	subs	r2, #16
 800cb60:	e7cf      	b.n	800cb02 <__gethex+0xe6>
 800cb62:	4631      	mov	r1, r6
 800cb64:	e7da      	b.n	800cb1c <__gethex+0x100>
 800cb66:	4629      	mov	r1, r5
 800cb68:	1bf3      	subs	r3, r6, r7
 800cb6a:	3b01      	subs	r3, #1
 800cb6c:	2b07      	cmp	r3, #7
 800cb6e:	dc49      	bgt.n	800cc04 <__gethex+0x1e8>
 800cb70:	9802      	ldr	r0, [sp, #8]
 800cb72:	f000 fa4f 	bl	800d014 <_Balloc>
 800cb76:	f04f 0b00 	mov.w	fp, #0
 800cb7a:	4605      	mov	r5, r0
 800cb7c:	46da      	mov	sl, fp
 800cb7e:	9b01      	ldr	r3, [sp, #4]
 800cb80:	f100 0914 	add.w	r9, r0, #20
 800cb84:	f1c3 0301 	rsb	r3, r3, #1
 800cb88:	f8cd 9010 	str.w	r9, [sp, #16]
 800cb8c:	9308      	str	r3, [sp, #32]
 800cb8e:	42b7      	cmp	r7, r6
 800cb90:	d33b      	bcc.n	800cc0a <__gethex+0x1ee>
 800cb92:	9804      	ldr	r0, [sp, #16]
 800cb94:	f840 ab04 	str.w	sl, [r0], #4
 800cb98:	eba0 0009 	sub.w	r0, r0, r9
 800cb9c:	1080      	asrs	r0, r0, #2
 800cb9e:	6128      	str	r0, [r5, #16]
 800cba0:	0147      	lsls	r7, r0, #5
 800cba2:	4650      	mov	r0, sl
 800cba4:	f000 fafa 	bl	800d19c <__hi0bits>
 800cba8:	f8d8 6000 	ldr.w	r6, [r8]
 800cbac:	1a3f      	subs	r7, r7, r0
 800cbae:	42b7      	cmp	r7, r6
 800cbb0:	dd64      	ble.n	800cc7c <__gethex+0x260>
 800cbb2:	1bbf      	subs	r7, r7, r6
 800cbb4:	4639      	mov	r1, r7
 800cbb6:	4628      	mov	r0, r5
 800cbb8:	f000 fe20 	bl	800d7fc <__any_on>
 800cbbc:	4682      	mov	sl, r0
 800cbbe:	b178      	cbz	r0, 800cbe0 <__gethex+0x1c4>
 800cbc0:	f04f 0a01 	mov.w	sl, #1
 800cbc4:	1e7b      	subs	r3, r7, #1
 800cbc6:	1159      	asrs	r1, r3, #5
 800cbc8:	f003 021f 	and.w	r2, r3, #31
 800cbcc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800cbd0:	fa0a f202 	lsl.w	r2, sl, r2
 800cbd4:	420a      	tst	r2, r1
 800cbd6:	d003      	beq.n	800cbe0 <__gethex+0x1c4>
 800cbd8:	4553      	cmp	r3, sl
 800cbda:	dc46      	bgt.n	800cc6a <__gethex+0x24e>
 800cbdc:	f04f 0a02 	mov.w	sl, #2
 800cbe0:	4639      	mov	r1, r7
 800cbe2:	4628      	mov	r0, r5
 800cbe4:	f7ff feca 	bl	800c97c <rshift>
 800cbe8:	443c      	add	r4, r7
 800cbea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cbee:	42a3      	cmp	r3, r4
 800cbf0:	da52      	bge.n	800cc98 <__gethex+0x27c>
 800cbf2:	4629      	mov	r1, r5
 800cbf4:	9802      	ldr	r0, [sp, #8]
 800cbf6:	f000 fa41 	bl	800d07c <_Bfree>
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cbfe:	27a3      	movs	r7, #163	; 0xa3
 800cc00:	6013      	str	r3, [r2, #0]
 800cc02:	e793      	b.n	800cb2c <__gethex+0x110>
 800cc04:	3101      	adds	r1, #1
 800cc06:	105b      	asrs	r3, r3, #1
 800cc08:	e7b0      	b.n	800cb6c <__gethex+0x150>
 800cc0a:	1e73      	subs	r3, r6, #1
 800cc0c:	9305      	str	r3, [sp, #20]
 800cc0e:	9a07      	ldr	r2, [sp, #28]
 800cc10:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cc14:	4293      	cmp	r3, r2
 800cc16:	d018      	beq.n	800cc4a <__gethex+0x22e>
 800cc18:	f1bb 0f20 	cmp.w	fp, #32
 800cc1c:	d107      	bne.n	800cc2e <__gethex+0x212>
 800cc1e:	9b04      	ldr	r3, [sp, #16]
 800cc20:	f8c3 a000 	str.w	sl, [r3]
 800cc24:	f04f 0a00 	mov.w	sl, #0
 800cc28:	46d3      	mov	fp, sl
 800cc2a:	3304      	adds	r3, #4
 800cc2c:	9304      	str	r3, [sp, #16]
 800cc2e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800cc32:	f7ff fede 	bl	800c9f2 <__hexdig_fun>
 800cc36:	f000 000f 	and.w	r0, r0, #15
 800cc3a:	fa00 f00b 	lsl.w	r0, r0, fp
 800cc3e:	ea4a 0a00 	orr.w	sl, sl, r0
 800cc42:	f10b 0b04 	add.w	fp, fp, #4
 800cc46:	9b05      	ldr	r3, [sp, #20]
 800cc48:	e00d      	b.n	800cc66 <__gethex+0x24a>
 800cc4a:	9b05      	ldr	r3, [sp, #20]
 800cc4c:	9a08      	ldr	r2, [sp, #32]
 800cc4e:	4413      	add	r3, r2
 800cc50:	42bb      	cmp	r3, r7
 800cc52:	d3e1      	bcc.n	800cc18 <__gethex+0x1fc>
 800cc54:	4618      	mov	r0, r3
 800cc56:	9a01      	ldr	r2, [sp, #4]
 800cc58:	9903      	ldr	r1, [sp, #12]
 800cc5a:	9309      	str	r3, [sp, #36]	; 0x24
 800cc5c:	f001 f8fe 	bl	800de5c <strncmp>
 800cc60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc62:	2800      	cmp	r0, #0
 800cc64:	d1d8      	bne.n	800cc18 <__gethex+0x1fc>
 800cc66:	461e      	mov	r6, r3
 800cc68:	e791      	b.n	800cb8e <__gethex+0x172>
 800cc6a:	1eb9      	subs	r1, r7, #2
 800cc6c:	4628      	mov	r0, r5
 800cc6e:	f000 fdc5 	bl	800d7fc <__any_on>
 800cc72:	2800      	cmp	r0, #0
 800cc74:	d0b2      	beq.n	800cbdc <__gethex+0x1c0>
 800cc76:	f04f 0a03 	mov.w	sl, #3
 800cc7a:	e7b1      	b.n	800cbe0 <__gethex+0x1c4>
 800cc7c:	da09      	bge.n	800cc92 <__gethex+0x276>
 800cc7e:	1bf7      	subs	r7, r6, r7
 800cc80:	4629      	mov	r1, r5
 800cc82:	463a      	mov	r2, r7
 800cc84:	9802      	ldr	r0, [sp, #8]
 800cc86:	f000 fbc3 	bl	800d410 <__lshift>
 800cc8a:	4605      	mov	r5, r0
 800cc8c:	1be4      	subs	r4, r4, r7
 800cc8e:	f100 0914 	add.w	r9, r0, #20
 800cc92:	f04f 0a00 	mov.w	sl, #0
 800cc96:	e7a8      	b.n	800cbea <__gethex+0x1ce>
 800cc98:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800cc9c:	42a0      	cmp	r0, r4
 800cc9e:	dd6b      	ble.n	800cd78 <__gethex+0x35c>
 800cca0:	1b04      	subs	r4, r0, r4
 800cca2:	42a6      	cmp	r6, r4
 800cca4:	dc2e      	bgt.n	800cd04 <__gethex+0x2e8>
 800cca6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ccaa:	2b02      	cmp	r3, #2
 800ccac:	d022      	beq.n	800ccf4 <__gethex+0x2d8>
 800ccae:	2b03      	cmp	r3, #3
 800ccb0:	d024      	beq.n	800ccfc <__gethex+0x2e0>
 800ccb2:	2b01      	cmp	r3, #1
 800ccb4:	d115      	bne.n	800cce2 <__gethex+0x2c6>
 800ccb6:	42a6      	cmp	r6, r4
 800ccb8:	d113      	bne.n	800cce2 <__gethex+0x2c6>
 800ccba:	2e01      	cmp	r6, #1
 800ccbc:	dc0b      	bgt.n	800ccd6 <__gethex+0x2ba>
 800ccbe:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ccc2:	9a06      	ldr	r2, [sp, #24]
 800ccc4:	2762      	movs	r7, #98	; 0x62
 800ccc6:	6013      	str	r3, [r2, #0]
 800ccc8:	2301      	movs	r3, #1
 800ccca:	612b      	str	r3, [r5, #16]
 800cccc:	f8c9 3000 	str.w	r3, [r9]
 800ccd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ccd2:	601d      	str	r5, [r3, #0]
 800ccd4:	e72a      	b.n	800cb2c <__gethex+0x110>
 800ccd6:	1e71      	subs	r1, r6, #1
 800ccd8:	4628      	mov	r0, r5
 800ccda:	f000 fd8f 	bl	800d7fc <__any_on>
 800ccde:	2800      	cmp	r0, #0
 800cce0:	d1ed      	bne.n	800ccbe <__gethex+0x2a2>
 800cce2:	4629      	mov	r1, r5
 800cce4:	9802      	ldr	r0, [sp, #8]
 800cce6:	f000 f9c9 	bl	800d07c <_Bfree>
 800ccea:	2300      	movs	r3, #0
 800ccec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ccee:	2750      	movs	r7, #80	; 0x50
 800ccf0:	6013      	str	r3, [r2, #0]
 800ccf2:	e71b      	b.n	800cb2c <__gethex+0x110>
 800ccf4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d0e1      	beq.n	800ccbe <__gethex+0x2a2>
 800ccfa:	e7f2      	b.n	800cce2 <__gethex+0x2c6>
 800ccfc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d1dd      	bne.n	800ccbe <__gethex+0x2a2>
 800cd02:	e7ee      	b.n	800cce2 <__gethex+0x2c6>
 800cd04:	1e67      	subs	r7, r4, #1
 800cd06:	f1ba 0f00 	cmp.w	sl, #0
 800cd0a:	d132      	bne.n	800cd72 <__gethex+0x356>
 800cd0c:	b127      	cbz	r7, 800cd18 <__gethex+0x2fc>
 800cd0e:	4639      	mov	r1, r7
 800cd10:	4628      	mov	r0, r5
 800cd12:	f000 fd73 	bl	800d7fc <__any_on>
 800cd16:	4682      	mov	sl, r0
 800cd18:	2301      	movs	r3, #1
 800cd1a:	117a      	asrs	r2, r7, #5
 800cd1c:	f007 071f 	and.w	r7, r7, #31
 800cd20:	fa03 f707 	lsl.w	r7, r3, r7
 800cd24:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800cd28:	4621      	mov	r1, r4
 800cd2a:	421f      	tst	r7, r3
 800cd2c:	f04f 0702 	mov.w	r7, #2
 800cd30:	4628      	mov	r0, r5
 800cd32:	bf18      	it	ne
 800cd34:	f04a 0a02 	orrne.w	sl, sl, #2
 800cd38:	1b36      	subs	r6, r6, r4
 800cd3a:	f7ff fe1f 	bl	800c97c <rshift>
 800cd3e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800cd42:	f1ba 0f00 	cmp.w	sl, #0
 800cd46:	d048      	beq.n	800cdda <__gethex+0x3be>
 800cd48:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cd4c:	2b02      	cmp	r3, #2
 800cd4e:	d015      	beq.n	800cd7c <__gethex+0x360>
 800cd50:	2b03      	cmp	r3, #3
 800cd52:	d017      	beq.n	800cd84 <__gethex+0x368>
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	d109      	bne.n	800cd6c <__gethex+0x350>
 800cd58:	f01a 0f02 	tst.w	sl, #2
 800cd5c:	d006      	beq.n	800cd6c <__gethex+0x350>
 800cd5e:	f8d9 3000 	ldr.w	r3, [r9]
 800cd62:	ea4a 0a03 	orr.w	sl, sl, r3
 800cd66:	f01a 0f01 	tst.w	sl, #1
 800cd6a:	d10e      	bne.n	800cd8a <__gethex+0x36e>
 800cd6c:	f047 0710 	orr.w	r7, r7, #16
 800cd70:	e033      	b.n	800cdda <__gethex+0x3be>
 800cd72:	f04f 0a01 	mov.w	sl, #1
 800cd76:	e7cf      	b.n	800cd18 <__gethex+0x2fc>
 800cd78:	2701      	movs	r7, #1
 800cd7a:	e7e2      	b.n	800cd42 <__gethex+0x326>
 800cd7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cd7e:	f1c3 0301 	rsb	r3, r3, #1
 800cd82:	9315      	str	r3, [sp, #84]	; 0x54
 800cd84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d0f0      	beq.n	800cd6c <__gethex+0x350>
 800cd8a:	f04f 0c00 	mov.w	ip, #0
 800cd8e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800cd92:	f105 0314 	add.w	r3, r5, #20
 800cd96:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800cd9a:	eb03 010a 	add.w	r1, r3, sl
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f853 2b04 	ldr.w	r2, [r3], #4
 800cda4:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800cda8:	d01c      	beq.n	800cde4 <__gethex+0x3c8>
 800cdaa:	3201      	adds	r2, #1
 800cdac:	6002      	str	r2, [r0, #0]
 800cdae:	2f02      	cmp	r7, #2
 800cdb0:	f105 0314 	add.w	r3, r5, #20
 800cdb4:	d138      	bne.n	800ce28 <__gethex+0x40c>
 800cdb6:	f8d8 2000 	ldr.w	r2, [r8]
 800cdba:	3a01      	subs	r2, #1
 800cdbc:	42b2      	cmp	r2, r6
 800cdbe:	d10a      	bne.n	800cdd6 <__gethex+0x3ba>
 800cdc0:	2201      	movs	r2, #1
 800cdc2:	1171      	asrs	r1, r6, #5
 800cdc4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cdc8:	f006 061f 	and.w	r6, r6, #31
 800cdcc:	fa02 f606 	lsl.w	r6, r2, r6
 800cdd0:	421e      	tst	r6, r3
 800cdd2:	bf18      	it	ne
 800cdd4:	4617      	movne	r7, r2
 800cdd6:	f047 0720 	orr.w	r7, r7, #32
 800cdda:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cddc:	601d      	str	r5, [r3, #0]
 800cdde:	9b06      	ldr	r3, [sp, #24]
 800cde0:	601c      	str	r4, [r3, #0]
 800cde2:	e6a3      	b.n	800cb2c <__gethex+0x110>
 800cde4:	4299      	cmp	r1, r3
 800cde6:	f843 cc04 	str.w	ip, [r3, #-4]
 800cdea:	d8d8      	bhi.n	800cd9e <__gethex+0x382>
 800cdec:	68ab      	ldr	r3, [r5, #8]
 800cdee:	4599      	cmp	r9, r3
 800cdf0:	db12      	blt.n	800ce18 <__gethex+0x3fc>
 800cdf2:	6869      	ldr	r1, [r5, #4]
 800cdf4:	9802      	ldr	r0, [sp, #8]
 800cdf6:	3101      	adds	r1, #1
 800cdf8:	f000 f90c 	bl	800d014 <_Balloc>
 800cdfc:	4683      	mov	fp, r0
 800cdfe:	692a      	ldr	r2, [r5, #16]
 800ce00:	f105 010c 	add.w	r1, r5, #12
 800ce04:	3202      	adds	r2, #2
 800ce06:	0092      	lsls	r2, r2, #2
 800ce08:	300c      	adds	r0, #12
 800ce0a:	f000 f8f6 	bl	800cffa <memcpy>
 800ce0e:	4629      	mov	r1, r5
 800ce10:	9802      	ldr	r0, [sp, #8]
 800ce12:	f000 f933 	bl	800d07c <_Bfree>
 800ce16:	465d      	mov	r5, fp
 800ce18:	692b      	ldr	r3, [r5, #16]
 800ce1a:	1c5a      	adds	r2, r3, #1
 800ce1c:	612a      	str	r2, [r5, #16]
 800ce1e:	2201      	movs	r2, #1
 800ce20:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800ce24:	615a      	str	r2, [r3, #20]
 800ce26:	e7c2      	b.n	800cdae <__gethex+0x392>
 800ce28:	692a      	ldr	r2, [r5, #16]
 800ce2a:	454a      	cmp	r2, r9
 800ce2c:	dd0b      	ble.n	800ce46 <__gethex+0x42a>
 800ce2e:	2101      	movs	r1, #1
 800ce30:	4628      	mov	r0, r5
 800ce32:	f7ff fda3 	bl	800c97c <rshift>
 800ce36:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ce3a:	3401      	adds	r4, #1
 800ce3c:	42a3      	cmp	r3, r4
 800ce3e:	f6ff aed8 	blt.w	800cbf2 <__gethex+0x1d6>
 800ce42:	2701      	movs	r7, #1
 800ce44:	e7c7      	b.n	800cdd6 <__gethex+0x3ba>
 800ce46:	f016 061f 	ands.w	r6, r6, #31
 800ce4a:	d0fa      	beq.n	800ce42 <__gethex+0x426>
 800ce4c:	449a      	add	sl, r3
 800ce4e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800ce52:	f000 f9a3 	bl	800d19c <__hi0bits>
 800ce56:	f1c6 0620 	rsb	r6, r6, #32
 800ce5a:	42b0      	cmp	r0, r6
 800ce5c:	dbe7      	blt.n	800ce2e <__gethex+0x412>
 800ce5e:	e7f0      	b.n	800ce42 <__gethex+0x426>

0800ce60 <L_shift>:
 800ce60:	f1c2 0208 	rsb	r2, r2, #8
 800ce64:	0092      	lsls	r2, r2, #2
 800ce66:	b570      	push	{r4, r5, r6, lr}
 800ce68:	f1c2 0620 	rsb	r6, r2, #32
 800ce6c:	6843      	ldr	r3, [r0, #4]
 800ce6e:	6804      	ldr	r4, [r0, #0]
 800ce70:	fa03 f506 	lsl.w	r5, r3, r6
 800ce74:	432c      	orrs	r4, r5
 800ce76:	40d3      	lsrs	r3, r2
 800ce78:	6004      	str	r4, [r0, #0]
 800ce7a:	f840 3f04 	str.w	r3, [r0, #4]!
 800ce7e:	4288      	cmp	r0, r1
 800ce80:	d3f4      	bcc.n	800ce6c <L_shift+0xc>
 800ce82:	bd70      	pop	{r4, r5, r6, pc}

0800ce84 <__match>:
 800ce84:	b530      	push	{r4, r5, lr}
 800ce86:	6803      	ldr	r3, [r0, #0]
 800ce88:	3301      	adds	r3, #1
 800ce8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce8e:	b914      	cbnz	r4, 800ce96 <__match+0x12>
 800ce90:	6003      	str	r3, [r0, #0]
 800ce92:	2001      	movs	r0, #1
 800ce94:	bd30      	pop	{r4, r5, pc}
 800ce96:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce9a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ce9e:	2d19      	cmp	r5, #25
 800cea0:	bf98      	it	ls
 800cea2:	3220      	addls	r2, #32
 800cea4:	42a2      	cmp	r2, r4
 800cea6:	d0f0      	beq.n	800ce8a <__match+0x6>
 800cea8:	2000      	movs	r0, #0
 800ceaa:	e7f3      	b.n	800ce94 <__match+0x10>

0800ceac <__hexnan>:
 800ceac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceb0:	2500      	movs	r5, #0
 800ceb2:	680b      	ldr	r3, [r1, #0]
 800ceb4:	4682      	mov	sl, r0
 800ceb6:	115f      	asrs	r7, r3, #5
 800ceb8:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800cebc:	f013 031f 	ands.w	r3, r3, #31
 800cec0:	bf18      	it	ne
 800cec2:	3704      	addne	r7, #4
 800cec4:	1f3e      	subs	r6, r7, #4
 800cec6:	4690      	mov	r8, r2
 800cec8:	46b1      	mov	r9, r6
 800ceca:	4634      	mov	r4, r6
 800cecc:	46ab      	mov	fp, r5
 800cece:	b087      	sub	sp, #28
 800ced0:	6801      	ldr	r1, [r0, #0]
 800ced2:	9301      	str	r3, [sp, #4]
 800ced4:	f847 5c04 	str.w	r5, [r7, #-4]
 800ced8:	9502      	str	r5, [sp, #8]
 800ceda:	784a      	ldrb	r2, [r1, #1]
 800cedc:	1c4b      	adds	r3, r1, #1
 800cede:	9303      	str	r3, [sp, #12]
 800cee0:	b342      	cbz	r2, 800cf34 <__hexnan+0x88>
 800cee2:	4610      	mov	r0, r2
 800cee4:	9105      	str	r1, [sp, #20]
 800cee6:	9204      	str	r2, [sp, #16]
 800cee8:	f7ff fd83 	bl	800c9f2 <__hexdig_fun>
 800ceec:	2800      	cmp	r0, #0
 800ceee:	d143      	bne.n	800cf78 <__hexnan+0xcc>
 800cef0:	9a04      	ldr	r2, [sp, #16]
 800cef2:	9905      	ldr	r1, [sp, #20]
 800cef4:	2a20      	cmp	r2, #32
 800cef6:	d818      	bhi.n	800cf2a <__hexnan+0x7e>
 800cef8:	9b02      	ldr	r3, [sp, #8]
 800cefa:	459b      	cmp	fp, r3
 800cefc:	dd13      	ble.n	800cf26 <__hexnan+0x7a>
 800cefe:	454c      	cmp	r4, r9
 800cf00:	d206      	bcs.n	800cf10 <__hexnan+0x64>
 800cf02:	2d07      	cmp	r5, #7
 800cf04:	dc04      	bgt.n	800cf10 <__hexnan+0x64>
 800cf06:	462a      	mov	r2, r5
 800cf08:	4649      	mov	r1, r9
 800cf0a:	4620      	mov	r0, r4
 800cf0c:	f7ff ffa8 	bl	800ce60 <L_shift>
 800cf10:	4544      	cmp	r4, r8
 800cf12:	d944      	bls.n	800cf9e <__hexnan+0xf2>
 800cf14:	2300      	movs	r3, #0
 800cf16:	f1a4 0904 	sub.w	r9, r4, #4
 800cf1a:	f844 3c04 	str.w	r3, [r4, #-4]
 800cf1e:	461d      	mov	r5, r3
 800cf20:	464c      	mov	r4, r9
 800cf22:	f8cd b008 	str.w	fp, [sp, #8]
 800cf26:	9903      	ldr	r1, [sp, #12]
 800cf28:	e7d7      	b.n	800ceda <__hexnan+0x2e>
 800cf2a:	2a29      	cmp	r2, #41	; 0x29
 800cf2c:	d14a      	bne.n	800cfc4 <__hexnan+0x118>
 800cf2e:	3102      	adds	r1, #2
 800cf30:	f8ca 1000 	str.w	r1, [sl]
 800cf34:	f1bb 0f00 	cmp.w	fp, #0
 800cf38:	d044      	beq.n	800cfc4 <__hexnan+0x118>
 800cf3a:	454c      	cmp	r4, r9
 800cf3c:	d206      	bcs.n	800cf4c <__hexnan+0xa0>
 800cf3e:	2d07      	cmp	r5, #7
 800cf40:	dc04      	bgt.n	800cf4c <__hexnan+0xa0>
 800cf42:	462a      	mov	r2, r5
 800cf44:	4649      	mov	r1, r9
 800cf46:	4620      	mov	r0, r4
 800cf48:	f7ff ff8a 	bl	800ce60 <L_shift>
 800cf4c:	4544      	cmp	r4, r8
 800cf4e:	d928      	bls.n	800cfa2 <__hexnan+0xf6>
 800cf50:	4643      	mov	r3, r8
 800cf52:	f854 2b04 	ldr.w	r2, [r4], #4
 800cf56:	42a6      	cmp	r6, r4
 800cf58:	f843 2b04 	str.w	r2, [r3], #4
 800cf5c:	d2f9      	bcs.n	800cf52 <__hexnan+0xa6>
 800cf5e:	2200      	movs	r2, #0
 800cf60:	f843 2b04 	str.w	r2, [r3], #4
 800cf64:	429e      	cmp	r6, r3
 800cf66:	d2fb      	bcs.n	800cf60 <__hexnan+0xb4>
 800cf68:	6833      	ldr	r3, [r6, #0]
 800cf6a:	b91b      	cbnz	r3, 800cf74 <__hexnan+0xc8>
 800cf6c:	4546      	cmp	r6, r8
 800cf6e:	d127      	bne.n	800cfc0 <__hexnan+0x114>
 800cf70:	2301      	movs	r3, #1
 800cf72:	6033      	str	r3, [r6, #0]
 800cf74:	2005      	movs	r0, #5
 800cf76:	e026      	b.n	800cfc6 <__hexnan+0x11a>
 800cf78:	3501      	adds	r5, #1
 800cf7a:	2d08      	cmp	r5, #8
 800cf7c:	f10b 0b01 	add.w	fp, fp, #1
 800cf80:	dd06      	ble.n	800cf90 <__hexnan+0xe4>
 800cf82:	4544      	cmp	r4, r8
 800cf84:	d9cf      	bls.n	800cf26 <__hexnan+0x7a>
 800cf86:	2300      	movs	r3, #0
 800cf88:	2501      	movs	r5, #1
 800cf8a:	f844 3c04 	str.w	r3, [r4, #-4]
 800cf8e:	3c04      	subs	r4, #4
 800cf90:	6822      	ldr	r2, [r4, #0]
 800cf92:	f000 000f 	and.w	r0, r0, #15
 800cf96:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cf9a:	6020      	str	r0, [r4, #0]
 800cf9c:	e7c3      	b.n	800cf26 <__hexnan+0x7a>
 800cf9e:	2508      	movs	r5, #8
 800cfa0:	e7c1      	b.n	800cf26 <__hexnan+0x7a>
 800cfa2:	9b01      	ldr	r3, [sp, #4]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d0df      	beq.n	800cf68 <__hexnan+0xbc>
 800cfa8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cfac:	f1c3 0320 	rsb	r3, r3, #32
 800cfb0:	fa22 f303 	lsr.w	r3, r2, r3
 800cfb4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800cfb8:	401a      	ands	r2, r3
 800cfba:	f847 2c04 	str.w	r2, [r7, #-4]
 800cfbe:	e7d3      	b.n	800cf68 <__hexnan+0xbc>
 800cfc0:	3e04      	subs	r6, #4
 800cfc2:	e7d1      	b.n	800cf68 <__hexnan+0xbc>
 800cfc4:	2004      	movs	r0, #4
 800cfc6:	b007      	add	sp, #28
 800cfc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cfcc <__locale_ctype_ptr_l>:
 800cfcc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800cfd0:	4770      	bx	lr

0800cfd2 <__localeconv_l>:
 800cfd2:	30f0      	adds	r0, #240	; 0xf0
 800cfd4:	4770      	bx	lr

0800cfd6 <__ascii_mbtowc>:
 800cfd6:	b082      	sub	sp, #8
 800cfd8:	b901      	cbnz	r1, 800cfdc <__ascii_mbtowc+0x6>
 800cfda:	a901      	add	r1, sp, #4
 800cfdc:	b142      	cbz	r2, 800cff0 <__ascii_mbtowc+0x1a>
 800cfde:	b14b      	cbz	r3, 800cff4 <__ascii_mbtowc+0x1e>
 800cfe0:	7813      	ldrb	r3, [r2, #0]
 800cfe2:	600b      	str	r3, [r1, #0]
 800cfe4:	7812      	ldrb	r2, [r2, #0]
 800cfe6:	1c10      	adds	r0, r2, #0
 800cfe8:	bf18      	it	ne
 800cfea:	2001      	movne	r0, #1
 800cfec:	b002      	add	sp, #8
 800cfee:	4770      	bx	lr
 800cff0:	4610      	mov	r0, r2
 800cff2:	e7fb      	b.n	800cfec <__ascii_mbtowc+0x16>
 800cff4:	f06f 0001 	mvn.w	r0, #1
 800cff8:	e7f8      	b.n	800cfec <__ascii_mbtowc+0x16>

0800cffa <memcpy>:
 800cffa:	b510      	push	{r4, lr}
 800cffc:	1e43      	subs	r3, r0, #1
 800cffe:	440a      	add	r2, r1
 800d000:	4291      	cmp	r1, r2
 800d002:	d100      	bne.n	800d006 <memcpy+0xc>
 800d004:	bd10      	pop	{r4, pc}
 800d006:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d00a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d00e:	e7f7      	b.n	800d000 <memcpy+0x6>

0800d010 <__malloc_lock>:
 800d010:	4770      	bx	lr

0800d012 <__malloc_unlock>:
 800d012:	4770      	bx	lr

0800d014 <_Balloc>:
 800d014:	b570      	push	{r4, r5, r6, lr}
 800d016:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d018:	4604      	mov	r4, r0
 800d01a:	460e      	mov	r6, r1
 800d01c:	b93d      	cbnz	r5, 800d02e <_Balloc+0x1a>
 800d01e:	2010      	movs	r0, #16
 800d020:	f7fe fb36 	bl	800b690 <malloc>
 800d024:	6260      	str	r0, [r4, #36]	; 0x24
 800d026:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d02a:	6005      	str	r5, [r0, #0]
 800d02c:	60c5      	str	r5, [r0, #12]
 800d02e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d030:	68eb      	ldr	r3, [r5, #12]
 800d032:	b183      	cbz	r3, 800d056 <_Balloc+0x42>
 800d034:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d036:	68db      	ldr	r3, [r3, #12]
 800d038:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d03c:	b9b8      	cbnz	r0, 800d06e <_Balloc+0x5a>
 800d03e:	2101      	movs	r1, #1
 800d040:	fa01 f506 	lsl.w	r5, r1, r6
 800d044:	1d6a      	adds	r2, r5, #5
 800d046:	0092      	lsls	r2, r2, #2
 800d048:	4620      	mov	r0, r4
 800d04a:	f000 fbf8 	bl	800d83e <_calloc_r>
 800d04e:	b160      	cbz	r0, 800d06a <_Balloc+0x56>
 800d050:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800d054:	e00e      	b.n	800d074 <_Balloc+0x60>
 800d056:	2221      	movs	r2, #33	; 0x21
 800d058:	2104      	movs	r1, #4
 800d05a:	4620      	mov	r0, r4
 800d05c:	f000 fbef 	bl	800d83e <_calloc_r>
 800d060:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d062:	60e8      	str	r0, [r5, #12]
 800d064:	68db      	ldr	r3, [r3, #12]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d1e4      	bne.n	800d034 <_Balloc+0x20>
 800d06a:	2000      	movs	r0, #0
 800d06c:	bd70      	pop	{r4, r5, r6, pc}
 800d06e:	6802      	ldr	r2, [r0, #0]
 800d070:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d074:	2300      	movs	r3, #0
 800d076:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d07a:	e7f7      	b.n	800d06c <_Balloc+0x58>

0800d07c <_Bfree>:
 800d07c:	b570      	push	{r4, r5, r6, lr}
 800d07e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d080:	4606      	mov	r6, r0
 800d082:	460d      	mov	r5, r1
 800d084:	b93c      	cbnz	r4, 800d096 <_Bfree+0x1a>
 800d086:	2010      	movs	r0, #16
 800d088:	f7fe fb02 	bl	800b690 <malloc>
 800d08c:	6270      	str	r0, [r6, #36]	; 0x24
 800d08e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d092:	6004      	str	r4, [r0, #0]
 800d094:	60c4      	str	r4, [r0, #12]
 800d096:	b13d      	cbz	r5, 800d0a8 <_Bfree+0x2c>
 800d098:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d09a:	686a      	ldr	r2, [r5, #4]
 800d09c:	68db      	ldr	r3, [r3, #12]
 800d09e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d0a2:	6029      	str	r1, [r5, #0]
 800d0a4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d0a8:	bd70      	pop	{r4, r5, r6, pc}

0800d0aa <__multadd>:
 800d0aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ae:	461f      	mov	r7, r3
 800d0b0:	4606      	mov	r6, r0
 800d0b2:	460c      	mov	r4, r1
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	690d      	ldr	r5, [r1, #16]
 800d0b8:	f101 0c14 	add.w	ip, r1, #20
 800d0bc:	f8dc 0000 	ldr.w	r0, [ip]
 800d0c0:	3301      	adds	r3, #1
 800d0c2:	b281      	uxth	r1, r0
 800d0c4:	fb02 7101 	mla	r1, r2, r1, r7
 800d0c8:	0c00      	lsrs	r0, r0, #16
 800d0ca:	0c0f      	lsrs	r7, r1, #16
 800d0cc:	fb02 7000 	mla	r0, r2, r0, r7
 800d0d0:	b289      	uxth	r1, r1
 800d0d2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800d0d6:	429d      	cmp	r5, r3
 800d0d8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800d0dc:	f84c 1b04 	str.w	r1, [ip], #4
 800d0e0:	dcec      	bgt.n	800d0bc <__multadd+0x12>
 800d0e2:	b1d7      	cbz	r7, 800d11a <__multadd+0x70>
 800d0e4:	68a3      	ldr	r3, [r4, #8]
 800d0e6:	42ab      	cmp	r3, r5
 800d0e8:	dc12      	bgt.n	800d110 <__multadd+0x66>
 800d0ea:	6861      	ldr	r1, [r4, #4]
 800d0ec:	4630      	mov	r0, r6
 800d0ee:	3101      	adds	r1, #1
 800d0f0:	f7ff ff90 	bl	800d014 <_Balloc>
 800d0f4:	4680      	mov	r8, r0
 800d0f6:	6922      	ldr	r2, [r4, #16]
 800d0f8:	f104 010c 	add.w	r1, r4, #12
 800d0fc:	3202      	adds	r2, #2
 800d0fe:	0092      	lsls	r2, r2, #2
 800d100:	300c      	adds	r0, #12
 800d102:	f7ff ff7a 	bl	800cffa <memcpy>
 800d106:	4621      	mov	r1, r4
 800d108:	4630      	mov	r0, r6
 800d10a:	f7ff ffb7 	bl	800d07c <_Bfree>
 800d10e:	4644      	mov	r4, r8
 800d110:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d114:	3501      	adds	r5, #1
 800d116:	615f      	str	r7, [r3, #20]
 800d118:	6125      	str	r5, [r4, #16]
 800d11a:	4620      	mov	r0, r4
 800d11c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d120 <__s2b>:
 800d120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d124:	4615      	mov	r5, r2
 800d126:	2209      	movs	r2, #9
 800d128:	461f      	mov	r7, r3
 800d12a:	3308      	adds	r3, #8
 800d12c:	460c      	mov	r4, r1
 800d12e:	fb93 f3f2 	sdiv	r3, r3, r2
 800d132:	4606      	mov	r6, r0
 800d134:	2201      	movs	r2, #1
 800d136:	2100      	movs	r1, #0
 800d138:	429a      	cmp	r2, r3
 800d13a:	db20      	blt.n	800d17e <__s2b+0x5e>
 800d13c:	4630      	mov	r0, r6
 800d13e:	f7ff ff69 	bl	800d014 <_Balloc>
 800d142:	9b08      	ldr	r3, [sp, #32]
 800d144:	2d09      	cmp	r5, #9
 800d146:	6143      	str	r3, [r0, #20]
 800d148:	f04f 0301 	mov.w	r3, #1
 800d14c:	6103      	str	r3, [r0, #16]
 800d14e:	dd19      	ble.n	800d184 <__s2b+0x64>
 800d150:	f104 0809 	add.w	r8, r4, #9
 800d154:	46c1      	mov	r9, r8
 800d156:	442c      	add	r4, r5
 800d158:	f819 3b01 	ldrb.w	r3, [r9], #1
 800d15c:	4601      	mov	r1, r0
 800d15e:	3b30      	subs	r3, #48	; 0x30
 800d160:	220a      	movs	r2, #10
 800d162:	4630      	mov	r0, r6
 800d164:	f7ff ffa1 	bl	800d0aa <__multadd>
 800d168:	45a1      	cmp	r9, r4
 800d16a:	d1f5      	bne.n	800d158 <__s2b+0x38>
 800d16c:	eb08 0405 	add.w	r4, r8, r5
 800d170:	3c08      	subs	r4, #8
 800d172:	1b2d      	subs	r5, r5, r4
 800d174:	1963      	adds	r3, r4, r5
 800d176:	42bb      	cmp	r3, r7
 800d178:	db07      	blt.n	800d18a <__s2b+0x6a>
 800d17a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d17e:	0052      	lsls	r2, r2, #1
 800d180:	3101      	adds	r1, #1
 800d182:	e7d9      	b.n	800d138 <__s2b+0x18>
 800d184:	340a      	adds	r4, #10
 800d186:	2509      	movs	r5, #9
 800d188:	e7f3      	b.n	800d172 <__s2b+0x52>
 800d18a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d18e:	4601      	mov	r1, r0
 800d190:	3b30      	subs	r3, #48	; 0x30
 800d192:	220a      	movs	r2, #10
 800d194:	4630      	mov	r0, r6
 800d196:	f7ff ff88 	bl	800d0aa <__multadd>
 800d19a:	e7eb      	b.n	800d174 <__s2b+0x54>

0800d19c <__hi0bits>:
 800d19c:	0c02      	lsrs	r2, r0, #16
 800d19e:	0412      	lsls	r2, r2, #16
 800d1a0:	4603      	mov	r3, r0
 800d1a2:	b9b2      	cbnz	r2, 800d1d2 <__hi0bits+0x36>
 800d1a4:	0403      	lsls	r3, r0, #16
 800d1a6:	2010      	movs	r0, #16
 800d1a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d1ac:	bf04      	itt	eq
 800d1ae:	021b      	lsleq	r3, r3, #8
 800d1b0:	3008      	addeq	r0, #8
 800d1b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d1b6:	bf04      	itt	eq
 800d1b8:	011b      	lsleq	r3, r3, #4
 800d1ba:	3004      	addeq	r0, #4
 800d1bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d1c0:	bf04      	itt	eq
 800d1c2:	009b      	lsleq	r3, r3, #2
 800d1c4:	3002      	addeq	r0, #2
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	db06      	blt.n	800d1d8 <__hi0bits+0x3c>
 800d1ca:	005b      	lsls	r3, r3, #1
 800d1cc:	d503      	bpl.n	800d1d6 <__hi0bits+0x3a>
 800d1ce:	3001      	adds	r0, #1
 800d1d0:	4770      	bx	lr
 800d1d2:	2000      	movs	r0, #0
 800d1d4:	e7e8      	b.n	800d1a8 <__hi0bits+0xc>
 800d1d6:	2020      	movs	r0, #32
 800d1d8:	4770      	bx	lr

0800d1da <__lo0bits>:
 800d1da:	6803      	ldr	r3, [r0, #0]
 800d1dc:	4601      	mov	r1, r0
 800d1de:	f013 0207 	ands.w	r2, r3, #7
 800d1e2:	d00b      	beq.n	800d1fc <__lo0bits+0x22>
 800d1e4:	07da      	lsls	r2, r3, #31
 800d1e6:	d423      	bmi.n	800d230 <__lo0bits+0x56>
 800d1e8:	0798      	lsls	r0, r3, #30
 800d1ea:	bf49      	itett	mi
 800d1ec:	085b      	lsrmi	r3, r3, #1
 800d1ee:	089b      	lsrpl	r3, r3, #2
 800d1f0:	2001      	movmi	r0, #1
 800d1f2:	600b      	strmi	r3, [r1, #0]
 800d1f4:	bf5c      	itt	pl
 800d1f6:	600b      	strpl	r3, [r1, #0]
 800d1f8:	2002      	movpl	r0, #2
 800d1fa:	4770      	bx	lr
 800d1fc:	b298      	uxth	r0, r3
 800d1fe:	b9a8      	cbnz	r0, 800d22c <__lo0bits+0x52>
 800d200:	2010      	movs	r0, #16
 800d202:	0c1b      	lsrs	r3, r3, #16
 800d204:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d208:	bf04      	itt	eq
 800d20a:	0a1b      	lsreq	r3, r3, #8
 800d20c:	3008      	addeq	r0, #8
 800d20e:	071a      	lsls	r2, r3, #28
 800d210:	bf04      	itt	eq
 800d212:	091b      	lsreq	r3, r3, #4
 800d214:	3004      	addeq	r0, #4
 800d216:	079a      	lsls	r2, r3, #30
 800d218:	bf04      	itt	eq
 800d21a:	089b      	lsreq	r3, r3, #2
 800d21c:	3002      	addeq	r0, #2
 800d21e:	07da      	lsls	r2, r3, #31
 800d220:	d402      	bmi.n	800d228 <__lo0bits+0x4e>
 800d222:	085b      	lsrs	r3, r3, #1
 800d224:	d006      	beq.n	800d234 <__lo0bits+0x5a>
 800d226:	3001      	adds	r0, #1
 800d228:	600b      	str	r3, [r1, #0]
 800d22a:	4770      	bx	lr
 800d22c:	4610      	mov	r0, r2
 800d22e:	e7e9      	b.n	800d204 <__lo0bits+0x2a>
 800d230:	2000      	movs	r0, #0
 800d232:	4770      	bx	lr
 800d234:	2020      	movs	r0, #32
 800d236:	4770      	bx	lr

0800d238 <__i2b>:
 800d238:	b510      	push	{r4, lr}
 800d23a:	460c      	mov	r4, r1
 800d23c:	2101      	movs	r1, #1
 800d23e:	f7ff fee9 	bl	800d014 <_Balloc>
 800d242:	2201      	movs	r2, #1
 800d244:	6144      	str	r4, [r0, #20]
 800d246:	6102      	str	r2, [r0, #16]
 800d248:	bd10      	pop	{r4, pc}

0800d24a <__multiply>:
 800d24a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d24e:	4614      	mov	r4, r2
 800d250:	690a      	ldr	r2, [r1, #16]
 800d252:	6923      	ldr	r3, [r4, #16]
 800d254:	4688      	mov	r8, r1
 800d256:	429a      	cmp	r2, r3
 800d258:	bfbe      	ittt	lt
 800d25a:	460b      	movlt	r3, r1
 800d25c:	46a0      	movlt	r8, r4
 800d25e:	461c      	movlt	r4, r3
 800d260:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d264:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d268:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d26c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d270:	eb07 0609 	add.w	r6, r7, r9
 800d274:	42b3      	cmp	r3, r6
 800d276:	bfb8      	it	lt
 800d278:	3101      	addlt	r1, #1
 800d27a:	f7ff fecb 	bl	800d014 <_Balloc>
 800d27e:	f100 0514 	add.w	r5, r0, #20
 800d282:	462b      	mov	r3, r5
 800d284:	2200      	movs	r2, #0
 800d286:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800d28a:	4573      	cmp	r3, lr
 800d28c:	d316      	bcc.n	800d2bc <__multiply+0x72>
 800d28e:	f104 0214 	add.w	r2, r4, #20
 800d292:	f108 0114 	add.w	r1, r8, #20
 800d296:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800d29a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800d29e:	9300      	str	r3, [sp, #0]
 800d2a0:	9b00      	ldr	r3, [sp, #0]
 800d2a2:	9201      	str	r2, [sp, #4]
 800d2a4:	4293      	cmp	r3, r2
 800d2a6:	d80c      	bhi.n	800d2c2 <__multiply+0x78>
 800d2a8:	2e00      	cmp	r6, #0
 800d2aa:	dd03      	ble.n	800d2b4 <__multiply+0x6a>
 800d2ac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d05d      	beq.n	800d370 <__multiply+0x126>
 800d2b4:	6106      	str	r6, [r0, #16]
 800d2b6:	b003      	add	sp, #12
 800d2b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2bc:	f843 2b04 	str.w	r2, [r3], #4
 800d2c0:	e7e3      	b.n	800d28a <__multiply+0x40>
 800d2c2:	f8b2 b000 	ldrh.w	fp, [r2]
 800d2c6:	f1bb 0f00 	cmp.w	fp, #0
 800d2ca:	d023      	beq.n	800d314 <__multiply+0xca>
 800d2cc:	4689      	mov	r9, r1
 800d2ce:	46ac      	mov	ip, r5
 800d2d0:	f04f 0800 	mov.w	r8, #0
 800d2d4:	f859 4b04 	ldr.w	r4, [r9], #4
 800d2d8:	f8dc a000 	ldr.w	sl, [ip]
 800d2dc:	b2a3      	uxth	r3, r4
 800d2de:	fa1f fa8a 	uxth.w	sl, sl
 800d2e2:	fb0b a303 	mla	r3, fp, r3, sl
 800d2e6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d2ea:	f8dc 4000 	ldr.w	r4, [ip]
 800d2ee:	4443      	add	r3, r8
 800d2f0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d2f4:	fb0b 840a 	mla	r4, fp, sl, r8
 800d2f8:	46e2      	mov	sl, ip
 800d2fa:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800d2fe:	b29b      	uxth	r3, r3
 800d300:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d304:	454f      	cmp	r7, r9
 800d306:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d30a:	f84a 3b04 	str.w	r3, [sl], #4
 800d30e:	d82b      	bhi.n	800d368 <__multiply+0x11e>
 800d310:	f8cc 8004 	str.w	r8, [ip, #4]
 800d314:	9b01      	ldr	r3, [sp, #4]
 800d316:	3204      	adds	r2, #4
 800d318:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800d31c:	f1ba 0f00 	cmp.w	sl, #0
 800d320:	d020      	beq.n	800d364 <__multiply+0x11a>
 800d322:	4689      	mov	r9, r1
 800d324:	46a8      	mov	r8, r5
 800d326:	f04f 0b00 	mov.w	fp, #0
 800d32a:	682b      	ldr	r3, [r5, #0]
 800d32c:	f8b9 c000 	ldrh.w	ip, [r9]
 800d330:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800d334:	b29b      	uxth	r3, r3
 800d336:	fb0a 440c 	mla	r4, sl, ip, r4
 800d33a:	46c4      	mov	ip, r8
 800d33c:	445c      	add	r4, fp
 800d33e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d342:	f84c 3b04 	str.w	r3, [ip], #4
 800d346:	f859 3b04 	ldr.w	r3, [r9], #4
 800d34a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800d34e:	0c1b      	lsrs	r3, r3, #16
 800d350:	fb0a b303 	mla	r3, sl, r3, fp
 800d354:	454f      	cmp	r7, r9
 800d356:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800d35a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800d35e:	d805      	bhi.n	800d36c <__multiply+0x122>
 800d360:	f8c8 3004 	str.w	r3, [r8, #4]
 800d364:	3504      	adds	r5, #4
 800d366:	e79b      	b.n	800d2a0 <__multiply+0x56>
 800d368:	46d4      	mov	ip, sl
 800d36a:	e7b3      	b.n	800d2d4 <__multiply+0x8a>
 800d36c:	46e0      	mov	r8, ip
 800d36e:	e7dd      	b.n	800d32c <__multiply+0xe2>
 800d370:	3e01      	subs	r6, #1
 800d372:	e799      	b.n	800d2a8 <__multiply+0x5e>

0800d374 <__pow5mult>:
 800d374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d378:	4615      	mov	r5, r2
 800d37a:	f012 0203 	ands.w	r2, r2, #3
 800d37e:	4606      	mov	r6, r0
 800d380:	460f      	mov	r7, r1
 800d382:	d007      	beq.n	800d394 <__pow5mult+0x20>
 800d384:	4c21      	ldr	r4, [pc, #132]	; (800d40c <__pow5mult+0x98>)
 800d386:	3a01      	subs	r2, #1
 800d388:	2300      	movs	r3, #0
 800d38a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d38e:	f7ff fe8c 	bl	800d0aa <__multadd>
 800d392:	4607      	mov	r7, r0
 800d394:	10ad      	asrs	r5, r5, #2
 800d396:	d035      	beq.n	800d404 <__pow5mult+0x90>
 800d398:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d39a:	b93c      	cbnz	r4, 800d3ac <__pow5mult+0x38>
 800d39c:	2010      	movs	r0, #16
 800d39e:	f7fe f977 	bl	800b690 <malloc>
 800d3a2:	6270      	str	r0, [r6, #36]	; 0x24
 800d3a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d3a8:	6004      	str	r4, [r0, #0]
 800d3aa:	60c4      	str	r4, [r0, #12]
 800d3ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d3b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d3b4:	b94c      	cbnz	r4, 800d3ca <__pow5mult+0x56>
 800d3b6:	f240 2171 	movw	r1, #625	; 0x271
 800d3ba:	4630      	mov	r0, r6
 800d3bc:	f7ff ff3c 	bl	800d238 <__i2b>
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	4604      	mov	r4, r0
 800d3c4:	f8c8 0008 	str.w	r0, [r8, #8]
 800d3c8:	6003      	str	r3, [r0, #0]
 800d3ca:	f04f 0800 	mov.w	r8, #0
 800d3ce:	07eb      	lsls	r3, r5, #31
 800d3d0:	d50a      	bpl.n	800d3e8 <__pow5mult+0x74>
 800d3d2:	4639      	mov	r1, r7
 800d3d4:	4622      	mov	r2, r4
 800d3d6:	4630      	mov	r0, r6
 800d3d8:	f7ff ff37 	bl	800d24a <__multiply>
 800d3dc:	4681      	mov	r9, r0
 800d3de:	4639      	mov	r1, r7
 800d3e0:	4630      	mov	r0, r6
 800d3e2:	f7ff fe4b 	bl	800d07c <_Bfree>
 800d3e6:	464f      	mov	r7, r9
 800d3e8:	106d      	asrs	r5, r5, #1
 800d3ea:	d00b      	beq.n	800d404 <__pow5mult+0x90>
 800d3ec:	6820      	ldr	r0, [r4, #0]
 800d3ee:	b938      	cbnz	r0, 800d400 <__pow5mult+0x8c>
 800d3f0:	4622      	mov	r2, r4
 800d3f2:	4621      	mov	r1, r4
 800d3f4:	4630      	mov	r0, r6
 800d3f6:	f7ff ff28 	bl	800d24a <__multiply>
 800d3fa:	6020      	str	r0, [r4, #0]
 800d3fc:	f8c0 8000 	str.w	r8, [r0]
 800d400:	4604      	mov	r4, r0
 800d402:	e7e4      	b.n	800d3ce <__pow5mult+0x5a>
 800d404:	4638      	mov	r0, r7
 800d406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d40a:	bf00      	nop
 800d40c:	0800f9a0 	.word	0x0800f9a0

0800d410 <__lshift>:
 800d410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d414:	460c      	mov	r4, r1
 800d416:	4607      	mov	r7, r0
 800d418:	4616      	mov	r6, r2
 800d41a:	6923      	ldr	r3, [r4, #16]
 800d41c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d420:	eb0a 0903 	add.w	r9, sl, r3
 800d424:	6849      	ldr	r1, [r1, #4]
 800d426:	68a3      	ldr	r3, [r4, #8]
 800d428:	f109 0501 	add.w	r5, r9, #1
 800d42c:	42ab      	cmp	r3, r5
 800d42e:	db32      	blt.n	800d496 <__lshift+0x86>
 800d430:	4638      	mov	r0, r7
 800d432:	f7ff fdef 	bl	800d014 <_Balloc>
 800d436:	2300      	movs	r3, #0
 800d438:	4680      	mov	r8, r0
 800d43a:	461a      	mov	r2, r3
 800d43c:	f100 0114 	add.w	r1, r0, #20
 800d440:	4553      	cmp	r3, sl
 800d442:	db2b      	blt.n	800d49c <__lshift+0x8c>
 800d444:	6920      	ldr	r0, [r4, #16]
 800d446:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d44a:	f104 0314 	add.w	r3, r4, #20
 800d44e:	f016 021f 	ands.w	r2, r6, #31
 800d452:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d456:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d45a:	d025      	beq.n	800d4a8 <__lshift+0x98>
 800d45c:	2000      	movs	r0, #0
 800d45e:	f1c2 0e20 	rsb	lr, r2, #32
 800d462:	468a      	mov	sl, r1
 800d464:	681e      	ldr	r6, [r3, #0]
 800d466:	4096      	lsls	r6, r2
 800d468:	4330      	orrs	r0, r6
 800d46a:	f84a 0b04 	str.w	r0, [sl], #4
 800d46e:	f853 0b04 	ldr.w	r0, [r3], #4
 800d472:	459c      	cmp	ip, r3
 800d474:	fa20 f00e 	lsr.w	r0, r0, lr
 800d478:	d814      	bhi.n	800d4a4 <__lshift+0x94>
 800d47a:	6048      	str	r0, [r1, #4]
 800d47c:	b108      	cbz	r0, 800d482 <__lshift+0x72>
 800d47e:	f109 0502 	add.w	r5, r9, #2
 800d482:	3d01      	subs	r5, #1
 800d484:	4638      	mov	r0, r7
 800d486:	f8c8 5010 	str.w	r5, [r8, #16]
 800d48a:	4621      	mov	r1, r4
 800d48c:	f7ff fdf6 	bl	800d07c <_Bfree>
 800d490:	4640      	mov	r0, r8
 800d492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d496:	3101      	adds	r1, #1
 800d498:	005b      	lsls	r3, r3, #1
 800d49a:	e7c7      	b.n	800d42c <__lshift+0x1c>
 800d49c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d4a0:	3301      	adds	r3, #1
 800d4a2:	e7cd      	b.n	800d440 <__lshift+0x30>
 800d4a4:	4651      	mov	r1, sl
 800d4a6:	e7dc      	b.n	800d462 <__lshift+0x52>
 800d4a8:	3904      	subs	r1, #4
 800d4aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4ae:	459c      	cmp	ip, r3
 800d4b0:	f841 2f04 	str.w	r2, [r1, #4]!
 800d4b4:	d8f9      	bhi.n	800d4aa <__lshift+0x9a>
 800d4b6:	e7e4      	b.n	800d482 <__lshift+0x72>

0800d4b8 <__mcmp>:
 800d4b8:	6903      	ldr	r3, [r0, #16]
 800d4ba:	690a      	ldr	r2, [r1, #16]
 800d4bc:	b530      	push	{r4, r5, lr}
 800d4be:	1a9b      	subs	r3, r3, r2
 800d4c0:	d10c      	bne.n	800d4dc <__mcmp+0x24>
 800d4c2:	0092      	lsls	r2, r2, #2
 800d4c4:	3014      	adds	r0, #20
 800d4c6:	3114      	adds	r1, #20
 800d4c8:	1884      	adds	r4, r0, r2
 800d4ca:	4411      	add	r1, r2
 800d4cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d4d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d4d4:	4295      	cmp	r5, r2
 800d4d6:	d003      	beq.n	800d4e0 <__mcmp+0x28>
 800d4d8:	d305      	bcc.n	800d4e6 <__mcmp+0x2e>
 800d4da:	2301      	movs	r3, #1
 800d4dc:	4618      	mov	r0, r3
 800d4de:	bd30      	pop	{r4, r5, pc}
 800d4e0:	42a0      	cmp	r0, r4
 800d4e2:	d3f3      	bcc.n	800d4cc <__mcmp+0x14>
 800d4e4:	e7fa      	b.n	800d4dc <__mcmp+0x24>
 800d4e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d4ea:	e7f7      	b.n	800d4dc <__mcmp+0x24>

0800d4ec <__mdiff>:
 800d4ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4f0:	460d      	mov	r5, r1
 800d4f2:	4607      	mov	r7, r0
 800d4f4:	4611      	mov	r1, r2
 800d4f6:	4628      	mov	r0, r5
 800d4f8:	4614      	mov	r4, r2
 800d4fa:	f7ff ffdd 	bl	800d4b8 <__mcmp>
 800d4fe:	1e06      	subs	r6, r0, #0
 800d500:	d108      	bne.n	800d514 <__mdiff+0x28>
 800d502:	4631      	mov	r1, r6
 800d504:	4638      	mov	r0, r7
 800d506:	f7ff fd85 	bl	800d014 <_Balloc>
 800d50a:	2301      	movs	r3, #1
 800d50c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800d510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d514:	bfa4      	itt	ge
 800d516:	4623      	movge	r3, r4
 800d518:	462c      	movge	r4, r5
 800d51a:	4638      	mov	r0, r7
 800d51c:	6861      	ldr	r1, [r4, #4]
 800d51e:	bfa6      	itte	ge
 800d520:	461d      	movge	r5, r3
 800d522:	2600      	movge	r6, #0
 800d524:	2601      	movlt	r6, #1
 800d526:	f7ff fd75 	bl	800d014 <_Balloc>
 800d52a:	f04f 0e00 	mov.w	lr, #0
 800d52e:	60c6      	str	r6, [r0, #12]
 800d530:	692b      	ldr	r3, [r5, #16]
 800d532:	6926      	ldr	r6, [r4, #16]
 800d534:	f104 0214 	add.w	r2, r4, #20
 800d538:	f105 0914 	add.w	r9, r5, #20
 800d53c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800d540:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800d544:	f100 0114 	add.w	r1, r0, #20
 800d548:	f852 ab04 	ldr.w	sl, [r2], #4
 800d54c:	f859 5b04 	ldr.w	r5, [r9], #4
 800d550:	fa1f f38a 	uxth.w	r3, sl
 800d554:	4473      	add	r3, lr
 800d556:	b2ac      	uxth	r4, r5
 800d558:	1b1b      	subs	r3, r3, r4
 800d55a:	0c2c      	lsrs	r4, r5, #16
 800d55c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800d560:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800d564:	b29b      	uxth	r3, r3
 800d566:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800d56a:	45c8      	cmp	r8, r9
 800d56c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800d570:	4694      	mov	ip, r2
 800d572:	f841 4b04 	str.w	r4, [r1], #4
 800d576:	d8e7      	bhi.n	800d548 <__mdiff+0x5c>
 800d578:	45bc      	cmp	ip, r7
 800d57a:	d304      	bcc.n	800d586 <__mdiff+0x9a>
 800d57c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d580:	b183      	cbz	r3, 800d5a4 <__mdiff+0xb8>
 800d582:	6106      	str	r6, [r0, #16]
 800d584:	e7c4      	b.n	800d510 <__mdiff+0x24>
 800d586:	f85c 4b04 	ldr.w	r4, [ip], #4
 800d58a:	b2a2      	uxth	r2, r4
 800d58c:	4472      	add	r2, lr
 800d58e:	1413      	asrs	r3, r2, #16
 800d590:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800d594:	b292      	uxth	r2, r2
 800d596:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d59a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800d59e:	f841 2b04 	str.w	r2, [r1], #4
 800d5a2:	e7e9      	b.n	800d578 <__mdiff+0x8c>
 800d5a4:	3e01      	subs	r6, #1
 800d5a6:	e7e9      	b.n	800d57c <__mdiff+0x90>

0800d5a8 <__ulp>:
 800d5a8:	4b10      	ldr	r3, [pc, #64]	; (800d5ec <__ulp+0x44>)
 800d5aa:	400b      	ands	r3, r1
 800d5ac:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	dd02      	ble.n	800d5ba <__ulp+0x12>
 800d5b4:	2000      	movs	r0, #0
 800d5b6:	4619      	mov	r1, r3
 800d5b8:	4770      	bx	lr
 800d5ba:	425b      	negs	r3, r3
 800d5bc:	151b      	asrs	r3, r3, #20
 800d5be:	2b13      	cmp	r3, #19
 800d5c0:	f04f 0000 	mov.w	r0, #0
 800d5c4:	f04f 0100 	mov.w	r1, #0
 800d5c8:	dc04      	bgt.n	800d5d4 <__ulp+0x2c>
 800d5ca:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d5ce:	fa42 f103 	asr.w	r1, r2, r3
 800d5d2:	4770      	bx	lr
 800d5d4:	2201      	movs	r2, #1
 800d5d6:	3b14      	subs	r3, #20
 800d5d8:	2b1e      	cmp	r3, #30
 800d5da:	bfce      	itee	gt
 800d5dc:	4613      	movgt	r3, r2
 800d5de:	f1c3 031f 	rsble	r3, r3, #31
 800d5e2:	fa02 f303 	lslle.w	r3, r2, r3
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	4770      	bx	lr
 800d5ea:	bf00      	nop
 800d5ec:	7ff00000 	.word	0x7ff00000

0800d5f0 <__b2d>:
 800d5f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5f4:	6907      	ldr	r7, [r0, #16]
 800d5f6:	f100 0914 	add.w	r9, r0, #20
 800d5fa:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800d5fe:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800d602:	f1a7 0804 	sub.w	r8, r7, #4
 800d606:	4630      	mov	r0, r6
 800d608:	f7ff fdc8 	bl	800d19c <__hi0bits>
 800d60c:	f1c0 0320 	rsb	r3, r0, #32
 800d610:	280a      	cmp	r0, #10
 800d612:	600b      	str	r3, [r1, #0]
 800d614:	491e      	ldr	r1, [pc, #120]	; (800d690 <__b2d+0xa0>)
 800d616:	dc17      	bgt.n	800d648 <__b2d+0x58>
 800d618:	45c1      	cmp	r9, r8
 800d61a:	bf28      	it	cs
 800d61c:	2200      	movcs	r2, #0
 800d61e:	f1c0 0c0b 	rsb	ip, r0, #11
 800d622:	fa26 f30c 	lsr.w	r3, r6, ip
 800d626:	bf38      	it	cc
 800d628:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800d62c:	ea43 0501 	orr.w	r5, r3, r1
 800d630:	f100 0315 	add.w	r3, r0, #21
 800d634:	fa06 f303 	lsl.w	r3, r6, r3
 800d638:	fa22 f20c 	lsr.w	r2, r2, ip
 800d63c:	ea43 0402 	orr.w	r4, r3, r2
 800d640:	4620      	mov	r0, r4
 800d642:	4629      	mov	r1, r5
 800d644:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d648:	45c1      	cmp	r9, r8
 800d64a:	bf3a      	itte	cc
 800d64c:	f1a7 0808 	subcc.w	r8, r7, #8
 800d650:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800d654:	2200      	movcs	r2, #0
 800d656:	f1b0 030b 	subs.w	r3, r0, #11
 800d65a:	d015      	beq.n	800d688 <__b2d+0x98>
 800d65c:	409e      	lsls	r6, r3
 800d65e:	f1c3 0720 	rsb	r7, r3, #32
 800d662:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800d666:	fa22 f107 	lsr.w	r1, r2, r7
 800d66a:	45c8      	cmp	r8, r9
 800d66c:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 800d670:	ea46 0501 	orr.w	r5, r6, r1
 800d674:	bf94      	ite	ls
 800d676:	2100      	movls	r1, #0
 800d678:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800d67c:	fa02 f003 	lsl.w	r0, r2, r3
 800d680:	40f9      	lsrs	r1, r7
 800d682:	ea40 0401 	orr.w	r4, r0, r1
 800d686:	e7db      	b.n	800d640 <__b2d+0x50>
 800d688:	ea46 0501 	orr.w	r5, r6, r1
 800d68c:	4614      	mov	r4, r2
 800d68e:	e7d7      	b.n	800d640 <__b2d+0x50>
 800d690:	3ff00000 	.word	0x3ff00000

0800d694 <__d2b>:
 800d694:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d698:	461c      	mov	r4, r3
 800d69a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800d69e:	2101      	movs	r1, #1
 800d6a0:	4690      	mov	r8, r2
 800d6a2:	f7ff fcb7 	bl	800d014 <_Balloc>
 800d6a6:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800d6aa:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800d6ae:	4607      	mov	r7, r0
 800d6b0:	bb34      	cbnz	r4, 800d700 <__d2b+0x6c>
 800d6b2:	9201      	str	r2, [sp, #4]
 800d6b4:	f1b8 0200 	subs.w	r2, r8, #0
 800d6b8:	d027      	beq.n	800d70a <__d2b+0x76>
 800d6ba:	a802      	add	r0, sp, #8
 800d6bc:	f840 2d08 	str.w	r2, [r0, #-8]!
 800d6c0:	f7ff fd8b 	bl	800d1da <__lo0bits>
 800d6c4:	9900      	ldr	r1, [sp, #0]
 800d6c6:	b1f0      	cbz	r0, 800d706 <__d2b+0x72>
 800d6c8:	9a01      	ldr	r2, [sp, #4]
 800d6ca:	f1c0 0320 	rsb	r3, r0, #32
 800d6ce:	fa02 f303 	lsl.w	r3, r2, r3
 800d6d2:	430b      	orrs	r3, r1
 800d6d4:	40c2      	lsrs	r2, r0
 800d6d6:	617b      	str	r3, [r7, #20]
 800d6d8:	9201      	str	r2, [sp, #4]
 800d6da:	9b01      	ldr	r3, [sp, #4]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	bf14      	ite	ne
 800d6e0:	2102      	movne	r1, #2
 800d6e2:	2101      	moveq	r1, #1
 800d6e4:	61bb      	str	r3, [r7, #24]
 800d6e6:	6139      	str	r1, [r7, #16]
 800d6e8:	b1c4      	cbz	r4, 800d71c <__d2b+0x88>
 800d6ea:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800d6ee:	4404      	add	r4, r0
 800d6f0:	6034      	str	r4, [r6, #0]
 800d6f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d6f6:	6028      	str	r0, [r5, #0]
 800d6f8:	4638      	mov	r0, r7
 800d6fa:	b002      	add	sp, #8
 800d6fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d700:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800d704:	e7d5      	b.n	800d6b2 <__d2b+0x1e>
 800d706:	6179      	str	r1, [r7, #20]
 800d708:	e7e7      	b.n	800d6da <__d2b+0x46>
 800d70a:	a801      	add	r0, sp, #4
 800d70c:	f7ff fd65 	bl	800d1da <__lo0bits>
 800d710:	2101      	movs	r1, #1
 800d712:	9b01      	ldr	r3, [sp, #4]
 800d714:	6139      	str	r1, [r7, #16]
 800d716:	617b      	str	r3, [r7, #20]
 800d718:	3020      	adds	r0, #32
 800d71a:	e7e5      	b.n	800d6e8 <__d2b+0x54>
 800d71c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d720:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800d724:	6030      	str	r0, [r6, #0]
 800d726:	6918      	ldr	r0, [r3, #16]
 800d728:	f7ff fd38 	bl	800d19c <__hi0bits>
 800d72c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800d730:	e7e1      	b.n	800d6f6 <__d2b+0x62>

0800d732 <__ratio>:
 800d732:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d736:	4688      	mov	r8, r1
 800d738:	4669      	mov	r1, sp
 800d73a:	4681      	mov	r9, r0
 800d73c:	f7ff ff58 	bl	800d5f0 <__b2d>
 800d740:	468b      	mov	fp, r1
 800d742:	4606      	mov	r6, r0
 800d744:	460f      	mov	r7, r1
 800d746:	4640      	mov	r0, r8
 800d748:	a901      	add	r1, sp, #4
 800d74a:	f7ff ff51 	bl	800d5f0 <__b2d>
 800d74e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d752:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d756:	460d      	mov	r5, r1
 800d758:	eba3 0c02 	sub.w	ip, r3, r2
 800d75c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d760:	1a9b      	subs	r3, r3, r2
 800d762:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d766:	2b00      	cmp	r3, #0
 800d768:	bfd5      	itete	le
 800d76a:	460a      	movle	r2, r1
 800d76c:	463a      	movgt	r2, r7
 800d76e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d772:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800d776:	bfd8      	it	le
 800d778:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 800d77c:	462b      	mov	r3, r5
 800d77e:	4602      	mov	r2, r0
 800d780:	4659      	mov	r1, fp
 800d782:	4630      	mov	r0, r6
 800d784:	f7f2 ffd2 	bl	800072c <__aeabi_ddiv>
 800d788:	b003      	add	sp, #12
 800d78a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800d790 <_mprec_log10>:
 800d790:	2817      	cmp	r0, #23
 800d792:	b5d0      	push	{r4, r6, r7, lr}
 800d794:	4604      	mov	r4, r0
 800d796:	dc05      	bgt.n	800d7a4 <_mprec_log10+0x14>
 800d798:	4b08      	ldr	r3, [pc, #32]	; (800d7bc <_mprec_log10+0x2c>)
 800d79a:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 800d79e:	e9d4 0100 	ldrd	r0, r1, [r4]
 800d7a2:	bdd0      	pop	{r4, r6, r7, pc}
 800d7a4:	2000      	movs	r0, #0
 800d7a6:	2600      	movs	r6, #0
 800d7a8:	4905      	ldr	r1, [pc, #20]	; (800d7c0 <_mprec_log10+0x30>)
 800d7aa:	4f06      	ldr	r7, [pc, #24]	; (800d7c4 <_mprec_log10+0x34>)
 800d7ac:	4632      	mov	r2, r6
 800d7ae:	463b      	mov	r3, r7
 800d7b0:	f7f2 fe92 	bl	80004d8 <__aeabi_dmul>
 800d7b4:	3c01      	subs	r4, #1
 800d7b6:	d1f9      	bne.n	800d7ac <_mprec_log10+0x1c>
 800d7b8:	e7f3      	b.n	800d7a2 <_mprec_log10+0x12>
 800d7ba:	bf00      	nop
 800d7bc:	0800f8d8 	.word	0x0800f8d8
 800d7c0:	3ff00000 	.word	0x3ff00000
 800d7c4:	40240000 	.word	0x40240000

0800d7c8 <__copybits>:
 800d7c8:	3901      	subs	r1, #1
 800d7ca:	b510      	push	{r4, lr}
 800d7cc:	1149      	asrs	r1, r1, #5
 800d7ce:	6914      	ldr	r4, [r2, #16]
 800d7d0:	3101      	adds	r1, #1
 800d7d2:	f102 0314 	add.w	r3, r2, #20
 800d7d6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d7da:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d7de:	42a3      	cmp	r3, r4
 800d7e0:	4602      	mov	r2, r0
 800d7e2:	d303      	bcc.n	800d7ec <__copybits+0x24>
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	428a      	cmp	r2, r1
 800d7e8:	d305      	bcc.n	800d7f6 <__copybits+0x2e>
 800d7ea:	bd10      	pop	{r4, pc}
 800d7ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7f0:	f840 2b04 	str.w	r2, [r0], #4
 800d7f4:	e7f3      	b.n	800d7de <__copybits+0x16>
 800d7f6:	f842 3b04 	str.w	r3, [r2], #4
 800d7fa:	e7f4      	b.n	800d7e6 <__copybits+0x1e>

0800d7fc <__any_on>:
 800d7fc:	f100 0214 	add.w	r2, r0, #20
 800d800:	6900      	ldr	r0, [r0, #16]
 800d802:	114b      	asrs	r3, r1, #5
 800d804:	4298      	cmp	r0, r3
 800d806:	b510      	push	{r4, lr}
 800d808:	db11      	blt.n	800d82e <__any_on+0x32>
 800d80a:	dd0a      	ble.n	800d822 <__any_on+0x26>
 800d80c:	f011 011f 	ands.w	r1, r1, #31
 800d810:	d007      	beq.n	800d822 <__any_on+0x26>
 800d812:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d816:	fa24 f001 	lsr.w	r0, r4, r1
 800d81a:	fa00 f101 	lsl.w	r1, r0, r1
 800d81e:	428c      	cmp	r4, r1
 800d820:	d10b      	bne.n	800d83a <__any_on+0x3e>
 800d822:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d826:	4293      	cmp	r3, r2
 800d828:	d803      	bhi.n	800d832 <__any_on+0x36>
 800d82a:	2000      	movs	r0, #0
 800d82c:	bd10      	pop	{r4, pc}
 800d82e:	4603      	mov	r3, r0
 800d830:	e7f7      	b.n	800d822 <__any_on+0x26>
 800d832:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d836:	2900      	cmp	r1, #0
 800d838:	d0f5      	beq.n	800d826 <__any_on+0x2a>
 800d83a:	2001      	movs	r0, #1
 800d83c:	e7f6      	b.n	800d82c <__any_on+0x30>

0800d83e <_calloc_r>:
 800d83e:	b538      	push	{r3, r4, r5, lr}
 800d840:	fb02 f401 	mul.w	r4, r2, r1
 800d844:	4621      	mov	r1, r4
 800d846:	f7fd ff87 	bl	800b758 <_malloc_r>
 800d84a:	4605      	mov	r5, r0
 800d84c:	b118      	cbz	r0, 800d856 <_calloc_r+0x18>
 800d84e:	4622      	mov	r2, r4
 800d850:	2100      	movs	r1, #0
 800d852:	f7fd ff2d 	bl	800b6b0 <memset>
 800d856:	4628      	mov	r0, r5
 800d858:	bd38      	pop	{r3, r4, r5, pc}

0800d85a <_realloc_r>:
 800d85a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d85c:	4607      	mov	r7, r0
 800d85e:	4614      	mov	r4, r2
 800d860:	460e      	mov	r6, r1
 800d862:	b921      	cbnz	r1, 800d86e <_realloc_r+0x14>
 800d864:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d868:	4611      	mov	r1, r2
 800d86a:	f7fd bf75 	b.w	800b758 <_malloc_r>
 800d86e:	b922      	cbnz	r2, 800d87a <_realloc_r+0x20>
 800d870:	f7fd ff26 	bl	800b6c0 <_free_r>
 800d874:	4625      	mov	r5, r4
 800d876:	4628      	mov	r0, r5
 800d878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d87a:	f001 f978 	bl	800eb6e <_malloc_usable_size_r>
 800d87e:	42a0      	cmp	r0, r4
 800d880:	d20f      	bcs.n	800d8a2 <_realloc_r+0x48>
 800d882:	4621      	mov	r1, r4
 800d884:	4638      	mov	r0, r7
 800d886:	f7fd ff67 	bl	800b758 <_malloc_r>
 800d88a:	4605      	mov	r5, r0
 800d88c:	2800      	cmp	r0, #0
 800d88e:	d0f2      	beq.n	800d876 <_realloc_r+0x1c>
 800d890:	4631      	mov	r1, r6
 800d892:	4622      	mov	r2, r4
 800d894:	f7ff fbb1 	bl	800cffa <memcpy>
 800d898:	4631      	mov	r1, r6
 800d89a:	4638      	mov	r0, r7
 800d89c:	f7fd ff10 	bl	800b6c0 <_free_r>
 800d8a0:	e7e9      	b.n	800d876 <_realloc_r+0x1c>
 800d8a2:	4635      	mov	r5, r6
 800d8a4:	e7e7      	b.n	800d876 <_realloc_r+0x1c>

0800d8a6 <__ssputs_r>:
 800d8a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8aa:	688e      	ldr	r6, [r1, #8]
 800d8ac:	4682      	mov	sl, r0
 800d8ae:	429e      	cmp	r6, r3
 800d8b0:	460c      	mov	r4, r1
 800d8b2:	4690      	mov	r8, r2
 800d8b4:	4699      	mov	r9, r3
 800d8b6:	d837      	bhi.n	800d928 <__ssputs_r+0x82>
 800d8b8:	898a      	ldrh	r2, [r1, #12]
 800d8ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d8be:	d031      	beq.n	800d924 <__ssputs_r+0x7e>
 800d8c0:	2302      	movs	r3, #2
 800d8c2:	6825      	ldr	r5, [r4, #0]
 800d8c4:	6909      	ldr	r1, [r1, #16]
 800d8c6:	1a6f      	subs	r7, r5, r1
 800d8c8:	6965      	ldr	r5, [r4, #20]
 800d8ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d8ce:	fb95 f5f3 	sdiv	r5, r5, r3
 800d8d2:	f109 0301 	add.w	r3, r9, #1
 800d8d6:	443b      	add	r3, r7
 800d8d8:	429d      	cmp	r5, r3
 800d8da:	bf38      	it	cc
 800d8dc:	461d      	movcc	r5, r3
 800d8de:	0553      	lsls	r3, r2, #21
 800d8e0:	d530      	bpl.n	800d944 <__ssputs_r+0x9e>
 800d8e2:	4629      	mov	r1, r5
 800d8e4:	f7fd ff38 	bl	800b758 <_malloc_r>
 800d8e8:	4606      	mov	r6, r0
 800d8ea:	b950      	cbnz	r0, 800d902 <__ssputs_r+0x5c>
 800d8ec:	230c      	movs	r3, #12
 800d8ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d8f2:	f8ca 3000 	str.w	r3, [sl]
 800d8f6:	89a3      	ldrh	r3, [r4, #12]
 800d8f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8fc:	81a3      	strh	r3, [r4, #12]
 800d8fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d902:	463a      	mov	r2, r7
 800d904:	6921      	ldr	r1, [r4, #16]
 800d906:	f7ff fb78 	bl	800cffa <memcpy>
 800d90a:	89a3      	ldrh	r3, [r4, #12]
 800d90c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d910:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d914:	81a3      	strh	r3, [r4, #12]
 800d916:	6126      	str	r6, [r4, #16]
 800d918:	443e      	add	r6, r7
 800d91a:	6026      	str	r6, [r4, #0]
 800d91c:	464e      	mov	r6, r9
 800d91e:	6165      	str	r5, [r4, #20]
 800d920:	1bed      	subs	r5, r5, r7
 800d922:	60a5      	str	r5, [r4, #8]
 800d924:	454e      	cmp	r6, r9
 800d926:	d900      	bls.n	800d92a <__ssputs_r+0x84>
 800d928:	464e      	mov	r6, r9
 800d92a:	4632      	mov	r2, r6
 800d92c:	4641      	mov	r1, r8
 800d92e:	6820      	ldr	r0, [r4, #0]
 800d930:	f001 f904 	bl	800eb3c <memmove>
 800d934:	68a3      	ldr	r3, [r4, #8]
 800d936:	2000      	movs	r0, #0
 800d938:	1b9b      	subs	r3, r3, r6
 800d93a:	60a3      	str	r3, [r4, #8]
 800d93c:	6823      	ldr	r3, [r4, #0]
 800d93e:	441e      	add	r6, r3
 800d940:	6026      	str	r6, [r4, #0]
 800d942:	e7dc      	b.n	800d8fe <__ssputs_r+0x58>
 800d944:	462a      	mov	r2, r5
 800d946:	f7ff ff88 	bl	800d85a <_realloc_r>
 800d94a:	4606      	mov	r6, r0
 800d94c:	2800      	cmp	r0, #0
 800d94e:	d1e2      	bne.n	800d916 <__ssputs_r+0x70>
 800d950:	6921      	ldr	r1, [r4, #16]
 800d952:	4650      	mov	r0, sl
 800d954:	f7fd feb4 	bl	800b6c0 <_free_r>
 800d958:	e7c8      	b.n	800d8ec <__ssputs_r+0x46>
	...

0800d95c <_svfiprintf_r>:
 800d95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d960:	461d      	mov	r5, r3
 800d962:	898b      	ldrh	r3, [r1, #12]
 800d964:	b09d      	sub	sp, #116	; 0x74
 800d966:	061f      	lsls	r7, r3, #24
 800d968:	4680      	mov	r8, r0
 800d96a:	460c      	mov	r4, r1
 800d96c:	4616      	mov	r6, r2
 800d96e:	d50f      	bpl.n	800d990 <_svfiprintf_r+0x34>
 800d970:	690b      	ldr	r3, [r1, #16]
 800d972:	b96b      	cbnz	r3, 800d990 <_svfiprintf_r+0x34>
 800d974:	2140      	movs	r1, #64	; 0x40
 800d976:	f7fd feef 	bl	800b758 <_malloc_r>
 800d97a:	6020      	str	r0, [r4, #0]
 800d97c:	6120      	str	r0, [r4, #16]
 800d97e:	b928      	cbnz	r0, 800d98c <_svfiprintf_r+0x30>
 800d980:	230c      	movs	r3, #12
 800d982:	f8c8 3000 	str.w	r3, [r8]
 800d986:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d98a:	e0c8      	b.n	800db1e <_svfiprintf_r+0x1c2>
 800d98c:	2340      	movs	r3, #64	; 0x40
 800d98e:	6163      	str	r3, [r4, #20]
 800d990:	2300      	movs	r3, #0
 800d992:	9309      	str	r3, [sp, #36]	; 0x24
 800d994:	2320      	movs	r3, #32
 800d996:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d99a:	2330      	movs	r3, #48	; 0x30
 800d99c:	f04f 0b01 	mov.w	fp, #1
 800d9a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d9a4:	9503      	str	r5, [sp, #12]
 800d9a6:	4637      	mov	r7, r6
 800d9a8:	463d      	mov	r5, r7
 800d9aa:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d9ae:	b10b      	cbz	r3, 800d9b4 <_svfiprintf_r+0x58>
 800d9b0:	2b25      	cmp	r3, #37	; 0x25
 800d9b2:	d13e      	bne.n	800da32 <_svfiprintf_r+0xd6>
 800d9b4:	ebb7 0a06 	subs.w	sl, r7, r6
 800d9b8:	d00b      	beq.n	800d9d2 <_svfiprintf_r+0x76>
 800d9ba:	4653      	mov	r3, sl
 800d9bc:	4632      	mov	r2, r6
 800d9be:	4621      	mov	r1, r4
 800d9c0:	4640      	mov	r0, r8
 800d9c2:	f7ff ff70 	bl	800d8a6 <__ssputs_r>
 800d9c6:	3001      	adds	r0, #1
 800d9c8:	f000 80a4 	beq.w	800db14 <_svfiprintf_r+0x1b8>
 800d9cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9ce:	4453      	add	r3, sl
 800d9d0:	9309      	str	r3, [sp, #36]	; 0x24
 800d9d2:	783b      	ldrb	r3, [r7, #0]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	f000 809d 	beq.w	800db14 <_svfiprintf_r+0x1b8>
 800d9da:	2300      	movs	r3, #0
 800d9dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d9e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9e4:	9304      	str	r3, [sp, #16]
 800d9e6:	9307      	str	r3, [sp, #28]
 800d9e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d9ec:	931a      	str	r3, [sp, #104]	; 0x68
 800d9ee:	462f      	mov	r7, r5
 800d9f0:	2205      	movs	r2, #5
 800d9f2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800d9f6:	4850      	ldr	r0, [pc, #320]	; (800db38 <_svfiprintf_r+0x1dc>)
 800d9f8:	f001 f892 	bl	800eb20 <memchr>
 800d9fc:	9b04      	ldr	r3, [sp, #16]
 800d9fe:	b9d0      	cbnz	r0, 800da36 <_svfiprintf_r+0xda>
 800da00:	06d9      	lsls	r1, r3, #27
 800da02:	bf44      	itt	mi
 800da04:	2220      	movmi	r2, #32
 800da06:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800da0a:	071a      	lsls	r2, r3, #28
 800da0c:	bf44      	itt	mi
 800da0e:	222b      	movmi	r2, #43	; 0x2b
 800da10:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800da14:	782a      	ldrb	r2, [r5, #0]
 800da16:	2a2a      	cmp	r2, #42	; 0x2a
 800da18:	d015      	beq.n	800da46 <_svfiprintf_r+0xea>
 800da1a:	462f      	mov	r7, r5
 800da1c:	2000      	movs	r0, #0
 800da1e:	250a      	movs	r5, #10
 800da20:	9a07      	ldr	r2, [sp, #28]
 800da22:	4639      	mov	r1, r7
 800da24:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da28:	3b30      	subs	r3, #48	; 0x30
 800da2a:	2b09      	cmp	r3, #9
 800da2c:	d94d      	bls.n	800daca <_svfiprintf_r+0x16e>
 800da2e:	b1b8      	cbz	r0, 800da60 <_svfiprintf_r+0x104>
 800da30:	e00f      	b.n	800da52 <_svfiprintf_r+0xf6>
 800da32:	462f      	mov	r7, r5
 800da34:	e7b8      	b.n	800d9a8 <_svfiprintf_r+0x4c>
 800da36:	4a40      	ldr	r2, [pc, #256]	; (800db38 <_svfiprintf_r+0x1dc>)
 800da38:	463d      	mov	r5, r7
 800da3a:	1a80      	subs	r0, r0, r2
 800da3c:	fa0b f000 	lsl.w	r0, fp, r0
 800da40:	4318      	orrs	r0, r3
 800da42:	9004      	str	r0, [sp, #16]
 800da44:	e7d3      	b.n	800d9ee <_svfiprintf_r+0x92>
 800da46:	9a03      	ldr	r2, [sp, #12]
 800da48:	1d11      	adds	r1, r2, #4
 800da4a:	6812      	ldr	r2, [r2, #0]
 800da4c:	9103      	str	r1, [sp, #12]
 800da4e:	2a00      	cmp	r2, #0
 800da50:	db01      	blt.n	800da56 <_svfiprintf_r+0xfa>
 800da52:	9207      	str	r2, [sp, #28]
 800da54:	e004      	b.n	800da60 <_svfiprintf_r+0x104>
 800da56:	4252      	negs	r2, r2
 800da58:	f043 0302 	orr.w	r3, r3, #2
 800da5c:	9207      	str	r2, [sp, #28]
 800da5e:	9304      	str	r3, [sp, #16]
 800da60:	783b      	ldrb	r3, [r7, #0]
 800da62:	2b2e      	cmp	r3, #46	; 0x2e
 800da64:	d10c      	bne.n	800da80 <_svfiprintf_r+0x124>
 800da66:	787b      	ldrb	r3, [r7, #1]
 800da68:	2b2a      	cmp	r3, #42	; 0x2a
 800da6a:	d133      	bne.n	800dad4 <_svfiprintf_r+0x178>
 800da6c:	9b03      	ldr	r3, [sp, #12]
 800da6e:	3702      	adds	r7, #2
 800da70:	1d1a      	adds	r2, r3, #4
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	9203      	str	r2, [sp, #12]
 800da76:	2b00      	cmp	r3, #0
 800da78:	bfb8      	it	lt
 800da7a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800da7e:	9305      	str	r3, [sp, #20]
 800da80:	4d2e      	ldr	r5, [pc, #184]	; (800db3c <_svfiprintf_r+0x1e0>)
 800da82:	2203      	movs	r2, #3
 800da84:	7839      	ldrb	r1, [r7, #0]
 800da86:	4628      	mov	r0, r5
 800da88:	f001 f84a 	bl	800eb20 <memchr>
 800da8c:	b138      	cbz	r0, 800da9e <_svfiprintf_r+0x142>
 800da8e:	2340      	movs	r3, #64	; 0x40
 800da90:	1b40      	subs	r0, r0, r5
 800da92:	fa03 f000 	lsl.w	r0, r3, r0
 800da96:	9b04      	ldr	r3, [sp, #16]
 800da98:	3701      	adds	r7, #1
 800da9a:	4303      	orrs	r3, r0
 800da9c:	9304      	str	r3, [sp, #16]
 800da9e:	7839      	ldrb	r1, [r7, #0]
 800daa0:	2206      	movs	r2, #6
 800daa2:	4827      	ldr	r0, [pc, #156]	; (800db40 <_svfiprintf_r+0x1e4>)
 800daa4:	1c7e      	adds	r6, r7, #1
 800daa6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800daaa:	f001 f839 	bl	800eb20 <memchr>
 800daae:	2800      	cmp	r0, #0
 800dab0:	d038      	beq.n	800db24 <_svfiprintf_r+0x1c8>
 800dab2:	4b24      	ldr	r3, [pc, #144]	; (800db44 <_svfiprintf_r+0x1e8>)
 800dab4:	bb13      	cbnz	r3, 800dafc <_svfiprintf_r+0x1a0>
 800dab6:	9b03      	ldr	r3, [sp, #12]
 800dab8:	3307      	adds	r3, #7
 800daba:	f023 0307 	bic.w	r3, r3, #7
 800dabe:	3308      	adds	r3, #8
 800dac0:	9303      	str	r3, [sp, #12]
 800dac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dac4:	444b      	add	r3, r9
 800dac6:	9309      	str	r3, [sp, #36]	; 0x24
 800dac8:	e76d      	b.n	800d9a6 <_svfiprintf_r+0x4a>
 800daca:	fb05 3202 	mla	r2, r5, r2, r3
 800dace:	2001      	movs	r0, #1
 800dad0:	460f      	mov	r7, r1
 800dad2:	e7a6      	b.n	800da22 <_svfiprintf_r+0xc6>
 800dad4:	2300      	movs	r3, #0
 800dad6:	250a      	movs	r5, #10
 800dad8:	4619      	mov	r1, r3
 800dada:	3701      	adds	r7, #1
 800dadc:	9305      	str	r3, [sp, #20]
 800dade:	4638      	mov	r0, r7
 800dae0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dae4:	3a30      	subs	r2, #48	; 0x30
 800dae6:	2a09      	cmp	r2, #9
 800dae8:	d903      	bls.n	800daf2 <_svfiprintf_r+0x196>
 800daea:	2b00      	cmp	r3, #0
 800daec:	d0c8      	beq.n	800da80 <_svfiprintf_r+0x124>
 800daee:	9105      	str	r1, [sp, #20]
 800daf0:	e7c6      	b.n	800da80 <_svfiprintf_r+0x124>
 800daf2:	fb05 2101 	mla	r1, r5, r1, r2
 800daf6:	2301      	movs	r3, #1
 800daf8:	4607      	mov	r7, r0
 800dafa:	e7f0      	b.n	800dade <_svfiprintf_r+0x182>
 800dafc:	ab03      	add	r3, sp, #12
 800dafe:	9300      	str	r3, [sp, #0]
 800db00:	4622      	mov	r2, r4
 800db02:	4b11      	ldr	r3, [pc, #68]	; (800db48 <_svfiprintf_r+0x1ec>)
 800db04:	a904      	add	r1, sp, #16
 800db06:	4640      	mov	r0, r8
 800db08:	f3af 8000 	nop.w
 800db0c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800db10:	4681      	mov	r9, r0
 800db12:	d1d6      	bne.n	800dac2 <_svfiprintf_r+0x166>
 800db14:	89a3      	ldrh	r3, [r4, #12]
 800db16:	065b      	lsls	r3, r3, #25
 800db18:	f53f af35 	bmi.w	800d986 <_svfiprintf_r+0x2a>
 800db1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800db1e:	b01d      	add	sp, #116	; 0x74
 800db20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db24:	ab03      	add	r3, sp, #12
 800db26:	9300      	str	r3, [sp, #0]
 800db28:	4622      	mov	r2, r4
 800db2a:	4b07      	ldr	r3, [pc, #28]	; (800db48 <_svfiprintf_r+0x1ec>)
 800db2c:	a904      	add	r1, sp, #16
 800db2e:	4640      	mov	r0, r8
 800db30:	f000 f882 	bl	800dc38 <_printf_i>
 800db34:	e7ea      	b.n	800db0c <_svfiprintf_r+0x1b0>
 800db36:	bf00      	nop
 800db38:	0800f9ac 	.word	0x0800f9ac
 800db3c:	0800f9b2 	.word	0x0800f9b2
 800db40:	0800f9b6 	.word	0x0800f9b6
 800db44:	00000000 	.word	0x00000000
 800db48:	0800d8a7 	.word	0x0800d8a7

0800db4c <_printf_common>:
 800db4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db50:	4691      	mov	r9, r2
 800db52:	461f      	mov	r7, r3
 800db54:	688a      	ldr	r2, [r1, #8]
 800db56:	690b      	ldr	r3, [r1, #16]
 800db58:	4606      	mov	r6, r0
 800db5a:	4293      	cmp	r3, r2
 800db5c:	bfb8      	it	lt
 800db5e:	4613      	movlt	r3, r2
 800db60:	f8c9 3000 	str.w	r3, [r9]
 800db64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800db68:	460c      	mov	r4, r1
 800db6a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800db6e:	b112      	cbz	r2, 800db76 <_printf_common+0x2a>
 800db70:	3301      	adds	r3, #1
 800db72:	f8c9 3000 	str.w	r3, [r9]
 800db76:	6823      	ldr	r3, [r4, #0]
 800db78:	0699      	lsls	r1, r3, #26
 800db7a:	bf42      	ittt	mi
 800db7c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800db80:	3302      	addmi	r3, #2
 800db82:	f8c9 3000 	strmi.w	r3, [r9]
 800db86:	6825      	ldr	r5, [r4, #0]
 800db88:	f015 0506 	ands.w	r5, r5, #6
 800db8c:	d107      	bne.n	800db9e <_printf_common+0x52>
 800db8e:	f104 0a19 	add.w	sl, r4, #25
 800db92:	68e3      	ldr	r3, [r4, #12]
 800db94:	f8d9 2000 	ldr.w	r2, [r9]
 800db98:	1a9b      	subs	r3, r3, r2
 800db9a:	42ab      	cmp	r3, r5
 800db9c:	dc29      	bgt.n	800dbf2 <_printf_common+0xa6>
 800db9e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800dba2:	6822      	ldr	r2, [r4, #0]
 800dba4:	3300      	adds	r3, #0
 800dba6:	bf18      	it	ne
 800dba8:	2301      	movne	r3, #1
 800dbaa:	0692      	lsls	r2, r2, #26
 800dbac:	d42e      	bmi.n	800dc0c <_printf_common+0xc0>
 800dbae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dbb2:	4639      	mov	r1, r7
 800dbb4:	4630      	mov	r0, r6
 800dbb6:	47c0      	blx	r8
 800dbb8:	3001      	adds	r0, #1
 800dbba:	d021      	beq.n	800dc00 <_printf_common+0xb4>
 800dbbc:	6823      	ldr	r3, [r4, #0]
 800dbbe:	68e5      	ldr	r5, [r4, #12]
 800dbc0:	f003 0306 	and.w	r3, r3, #6
 800dbc4:	2b04      	cmp	r3, #4
 800dbc6:	bf18      	it	ne
 800dbc8:	2500      	movne	r5, #0
 800dbca:	f8d9 2000 	ldr.w	r2, [r9]
 800dbce:	f04f 0900 	mov.w	r9, #0
 800dbd2:	bf08      	it	eq
 800dbd4:	1aad      	subeq	r5, r5, r2
 800dbd6:	68a3      	ldr	r3, [r4, #8]
 800dbd8:	6922      	ldr	r2, [r4, #16]
 800dbda:	bf08      	it	eq
 800dbdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dbe0:	4293      	cmp	r3, r2
 800dbe2:	bfc4      	itt	gt
 800dbe4:	1a9b      	subgt	r3, r3, r2
 800dbe6:	18ed      	addgt	r5, r5, r3
 800dbe8:	341a      	adds	r4, #26
 800dbea:	454d      	cmp	r5, r9
 800dbec:	d11a      	bne.n	800dc24 <_printf_common+0xd8>
 800dbee:	2000      	movs	r0, #0
 800dbf0:	e008      	b.n	800dc04 <_printf_common+0xb8>
 800dbf2:	2301      	movs	r3, #1
 800dbf4:	4652      	mov	r2, sl
 800dbf6:	4639      	mov	r1, r7
 800dbf8:	4630      	mov	r0, r6
 800dbfa:	47c0      	blx	r8
 800dbfc:	3001      	adds	r0, #1
 800dbfe:	d103      	bne.n	800dc08 <_printf_common+0xbc>
 800dc00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dc04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc08:	3501      	adds	r5, #1
 800dc0a:	e7c2      	b.n	800db92 <_printf_common+0x46>
 800dc0c:	2030      	movs	r0, #48	; 0x30
 800dc0e:	18e1      	adds	r1, r4, r3
 800dc10:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dc14:	1c5a      	adds	r2, r3, #1
 800dc16:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dc1a:	4422      	add	r2, r4
 800dc1c:	3302      	adds	r3, #2
 800dc1e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dc22:	e7c4      	b.n	800dbae <_printf_common+0x62>
 800dc24:	2301      	movs	r3, #1
 800dc26:	4622      	mov	r2, r4
 800dc28:	4639      	mov	r1, r7
 800dc2a:	4630      	mov	r0, r6
 800dc2c:	47c0      	blx	r8
 800dc2e:	3001      	adds	r0, #1
 800dc30:	d0e6      	beq.n	800dc00 <_printf_common+0xb4>
 800dc32:	f109 0901 	add.w	r9, r9, #1
 800dc36:	e7d8      	b.n	800dbea <_printf_common+0x9e>

0800dc38 <_printf_i>:
 800dc38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc3c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800dc40:	460c      	mov	r4, r1
 800dc42:	7e09      	ldrb	r1, [r1, #24]
 800dc44:	b085      	sub	sp, #20
 800dc46:	296e      	cmp	r1, #110	; 0x6e
 800dc48:	4617      	mov	r7, r2
 800dc4a:	4606      	mov	r6, r0
 800dc4c:	4698      	mov	r8, r3
 800dc4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dc50:	f000 80b3 	beq.w	800ddba <_printf_i+0x182>
 800dc54:	d822      	bhi.n	800dc9c <_printf_i+0x64>
 800dc56:	2963      	cmp	r1, #99	; 0x63
 800dc58:	d036      	beq.n	800dcc8 <_printf_i+0x90>
 800dc5a:	d80a      	bhi.n	800dc72 <_printf_i+0x3a>
 800dc5c:	2900      	cmp	r1, #0
 800dc5e:	f000 80b9 	beq.w	800ddd4 <_printf_i+0x19c>
 800dc62:	2958      	cmp	r1, #88	; 0x58
 800dc64:	f000 8083 	beq.w	800dd6e <_printf_i+0x136>
 800dc68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dc6c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800dc70:	e032      	b.n	800dcd8 <_printf_i+0xa0>
 800dc72:	2964      	cmp	r1, #100	; 0x64
 800dc74:	d001      	beq.n	800dc7a <_printf_i+0x42>
 800dc76:	2969      	cmp	r1, #105	; 0x69
 800dc78:	d1f6      	bne.n	800dc68 <_printf_i+0x30>
 800dc7a:	6820      	ldr	r0, [r4, #0]
 800dc7c:	6813      	ldr	r3, [r2, #0]
 800dc7e:	0605      	lsls	r5, r0, #24
 800dc80:	f103 0104 	add.w	r1, r3, #4
 800dc84:	d52a      	bpl.n	800dcdc <_printf_i+0xa4>
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	6011      	str	r1, [r2, #0]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	da03      	bge.n	800dc96 <_printf_i+0x5e>
 800dc8e:	222d      	movs	r2, #45	; 0x2d
 800dc90:	425b      	negs	r3, r3
 800dc92:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800dc96:	486f      	ldr	r0, [pc, #444]	; (800de54 <_printf_i+0x21c>)
 800dc98:	220a      	movs	r2, #10
 800dc9a:	e039      	b.n	800dd10 <_printf_i+0xd8>
 800dc9c:	2973      	cmp	r1, #115	; 0x73
 800dc9e:	f000 809d 	beq.w	800dddc <_printf_i+0x1a4>
 800dca2:	d808      	bhi.n	800dcb6 <_printf_i+0x7e>
 800dca4:	296f      	cmp	r1, #111	; 0x6f
 800dca6:	d020      	beq.n	800dcea <_printf_i+0xb2>
 800dca8:	2970      	cmp	r1, #112	; 0x70
 800dcaa:	d1dd      	bne.n	800dc68 <_printf_i+0x30>
 800dcac:	6823      	ldr	r3, [r4, #0]
 800dcae:	f043 0320 	orr.w	r3, r3, #32
 800dcb2:	6023      	str	r3, [r4, #0]
 800dcb4:	e003      	b.n	800dcbe <_printf_i+0x86>
 800dcb6:	2975      	cmp	r1, #117	; 0x75
 800dcb8:	d017      	beq.n	800dcea <_printf_i+0xb2>
 800dcba:	2978      	cmp	r1, #120	; 0x78
 800dcbc:	d1d4      	bne.n	800dc68 <_printf_i+0x30>
 800dcbe:	2378      	movs	r3, #120	; 0x78
 800dcc0:	4865      	ldr	r0, [pc, #404]	; (800de58 <_printf_i+0x220>)
 800dcc2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dcc6:	e055      	b.n	800dd74 <_printf_i+0x13c>
 800dcc8:	6813      	ldr	r3, [r2, #0]
 800dcca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dcce:	1d19      	adds	r1, r3, #4
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	6011      	str	r1, [r2, #0]
 800dcd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dcd8:	2301      	movs	r3, #1
 800dcda:	e08c      	b.n	800ddf6 <_printf_i+0x1be>
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	f010 0f40 	tst.w	r0, #64	; 0x40
 800dce2:	6011      	str	r1, [r2, #0]
 800dce4:	bf18      	it	ne
 800dce6:	b21b      	sxthne	r3, r3
 800dce8:	e7cf      	b.n	800dc8a <_printf_i+0x52>
 800dcea:	6813      	ldr	r3, [r2, #0]
 800dcec:	6825      	ldr	r5, [r4, #0]
 800dcee:	1d18      	adds	r0, r3, #4
 800dcf0:	6010      	str	r0, [r2, #0]
 800dcf2:	0628      	lsls	r0, r5, #24
 800dcf4:	d501      	bpl.n	800dcfa <_printf_i+0xc2>
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	e002      	b.n	800dd00 <_printf_i+0xc8>
 800dcfa:	0668      	lsls	r0, r5, #25
 800dcfc:	d5fb      	bpl.n	800dcf6 <_printf_i+0xbe>
 800dcfe:	881b      	ldrh	r3, [r3, #0]
 800dd00:	296f      	cmp	r1, #111	; 0x6f
 800dd02:	bf14      	ite	ne
 800dd04:	220a      	movne	r2, #10
 800dd06:	2208      	moveq	r2, #8
 800dd08:	4852      	ldr	r0, [pc, #328]	; (800de54 <_printf_i+0x21c>)
 800dd0a:	2100      	movs	r1, #0
 800dd0c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dd10:	6865      	ldr	r5, [r4, #4]
 800dd12:	2d00      	cmp	r5, #0
 800dd14:	60a5      	str	r5, [r4, #8]
 800dd16:	f2c0 8095 	blt.w	800de44 <_printf_i+0x20c>
 800dd1a:	6821      	ldr	r1, [r4, #0]
 800dd1c:	f021 0104 	bic.w	r1, r1, #4
 800dd20:	6021      	str	r1, [r4, #0]
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d13d      	bne.n	800dda2 <_printf_i+0x16a>
 800dd26:	2d00      	cmp	r5, #0
 800dd28:	f040 808e 	bne.w	800de48 <_printf_i+0x210>
 800dd2c:	4665      	mov	r5, ip
 800dd2e:	2a08      	cmp	r2, #8
 800dd30:	d10b      	bne.n	800dd4a <_printf_i+0x112>
 800dd32:	6823      	ldr	r3, [r4, #0]
 800dd34:	07db      	lsls	r3, r3, #31
 800dd36:	d508      	bpl.n	800dd4a <_printf_i+0x112>
 800dd38:	6923      	ldr	r3, [r4, #16]
 800dd3a:	6862      	ldr	r2, [r4, #4]
 800dd3c:	429a      	cmp	r2, r3
 800dd3e:	bfde      	ittt	le
 800dd40:	2330      	movle	r3, #48	; 0x30
 800dd42:	f805 3c01 	strble.w	r3, [r5, #-1]
 800dd46:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800dd4a:	ebac 0305 	sub.w	r3, ip, r5
 800dd4e:	6123      	str	r3, [r4, #16]
 800dd50:	f8cd 8000 	str.w	r8, [sp]
 800dd54:	463b      	mov	r3, r7
 800dd56:	aa03      	add	r2, sp, #12
 800dd58:	4621      	mov	r1, r4
 800dd5a:	4630      	mov	r0, r6
 800dd5c:	f7ff fef6 	bl	800db4c <_printf_common>
 800dd60:	3001      	adds	r0, #1
 800dd62:	d14d      	bne.n	800de00 <_printf_i+0x1c8>
 800dd64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dd68:	b005      	add	sp, #20
 800dd6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd6e:	4839      	ldr	r0, [pc, #228]	; (800de54 <_printf_i+0x21c>)
 800dd70:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800dd74:	6813      	ldr	r3, [r2, #0]
 800dd76:	6821      	ldr	r1, [r4, #0]
 800dd78:	1d1d      	adds	r5, r3, #4
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	6015      	str	r5, [r2, #0]
 800dd7e:	060a      	lsls	r2, r1, #24
 800dd80:	d50b      	bpl.n	800dd9a <_printf_i+0x162>
 800dd82:	07ca      	lsls	r2, r1, #31
 800dd84:	bf44      	itt	mi
 800dd86:	f041 0120 	orrmi.w	r1, r1, #32
 800dd8a:	6021      	strmi	r1, [r4, #0]
 800dd8c:	b91b      	cbnz	r3, 800dd96 <_printf_i+0x15e>
 800dd8e:	6822      	ldr	r2, [r4, #0]
 800dd90:	f022 0220 	bic.w	r2, r2, #32
 800dd94:	6022      	str	r2, [r4, #0]
 800dd96:	2210      	movs	r2, #16
 800dd98:	e7b7      	b.n	800dd0a <_printf_i+0xd2>
 800dd9a:	064d      	lsls	r5, r1, #25
 800dd9c:	bf48      	it	mi
 800dd9e:	b29b      	uxthmi	r3, r3
 800dda0:	e7ef      	b.n	800dd82 <_printf_i+0x14a>
 800dda2:	4665      	mov	r5, ip
 800dda4:	fbb3 f1f2 	udiv	r1, r3, r2
 800dda8:	fb02 3311 	mls	r3, r2, r1, r3
 800ddac:	5cc3      	ldrb	r3, [r0, r3]
 800ddae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ddb2:	460b      	mov	r3, r1
 800ddb4:	2900      	cmp	r1, #0
 800ddb6:	d1f5      	bne.n	800dda4 <_printf_i+0x16c>
 800ddb8:	e7b9      	b.n	800dd2e <_printf_i+0xf6>
 800ddba:	6813      	ldr	r3, [r2, #0]
 800ddbc:	6825      	ldr	r5, [r4, #0]
 800ddbe:	1d18      	adds	r0, r3, #4
 800ddc0:	6961      	ldr	r1, [r4, #20]
 800ddc2:	6010      	str	r0, [r2, #0]
 800ddc4:	0628      	lsls	r0, r5, #24
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	d501      	bpl.n	800ddce <_printf_i+0x196>
 800ddca:	6019      	str	r1, [r3, #0]
 800ddcc:	e002      	b.n	800ddd4 <_printf_i+0x19c>
 800ddce:	066a      	lsls	r2, r5, #25
 800ddd0:	d5fb      	bpl.n	800ddca <_printf_i+0x192>
 800ddd2:	8019      	strh	r1, [r3, #0]
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	4665      	mov	r5, ip
 800ddd8:	6123      	str	r3, [r4, #16]
 800ddda:	e7b9      	b.n	800dd50 <_printf_i+0x118>
 800dddc:	6813      	ldr	r3, [r2, #0]
 800ddde:	1d19      	adds	r1, r3, #4
 800dde0:	6011      	str	r1, [r2, #0]
 800dde2:	681d      	ldr	r5, [r3, #0]
 800dde4:	6862      	ldr	r2, [r4, #4]
 800dde6:	2100      	movs	r1, #0
 800dde8:	4628      	mov	r0, r5
 800ddea:	f000 fe99 	bl	800eb20 <memchr>
 800ddee:	b108      	cbz	r0, 800ddf4 <_printf_i+0x1bc>
 800ddf0:	1b40      	subs	r0, r0, r5
 800ddf2:	6060      	str	r0, [r4, #4]
 800ddf4:	6863      	ldr	r3, [r4, #4]
 800ddf6:	6123      	str	r3, [r4, #16]
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ddfe:	e7a7      	b.n	800dd50 <_printf_i+0x118>
 800de00:	6923      	ldr	r3, [r4, #16]
 800de02:	462a      	mov	r2, r5
 800de04:	4639      	mov	r1, r7
 800de06:	4630      	mov	r0, r6
 800de08:	47c0      	blx	r8
 800de0a:	3001      	adds	r0, #1
 800de0c:	d0aa      	beq.n	800dd64 <_printf_i+0x12c>
 800de0e:	6823      	ldr	r3, [r4, #0]
 800de10:	079b      	lsls	r3, r3, #30
 800de12:	d413      	bmi.n	800de3c <_printf_i+0x204>
 800de14:	68e0      	ldr	r0, [r4, #12]
 800de16:	9b03      	ldr	r3, [sp, #12]
 800de18:	4298      	cmp	r0, r3
 800de1a:	bfb8      	it	lt
 800de1c:	4618      	movlt	r0, r3
 800de1e:	e7a3      	b.n	800dd68 <_printf_i+0x130>
 800de20:	2301      	movs	r3, #1
 800de22:	464a      	mov	r2, r9
 800de24:	4639      	mov	r1, r7
 800de26:	4630      	mov	r0, r6
 800de28:	47c0      	blx	r8
 800de2a:	3001      	adds	r0, #1
 800de2c:	d09a      	beq.n	800dd64 <_printf_i+0x12c>
 800de2e:	3501      	adds	r5, #1
 800de30:	68e3      	ldr	r3, [r4, #12]
 800de32:	9a03      	ldr	r2, [sp, #12]
 800de34:	1a9b      	subs	r3, r3, r2
 800de36:	42ab      	cmp	r3, r5
 800de38:	dcf2      	bgt.n	800de20 <_printf_i+0x1e8>
 800de3a:	e7eb      	b.n	800de14 <_printf_i+0x1dc>
 800de3c:	2500      	movs	r5, #0
 800de3e:	f104 0919 	add.w	r9, r4, #25
 800de42:	e7f5      	b.n	800de30 <_printf_i+0x1f8>
 800de44:	2b00      	cmp	r3, #0
 800de46:	d1ac      	bne.n	800dda2 <_printf_i+0x16a>
 800de48:	7803      	ldrb	r3, [r0, #0]
 800de4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800de4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800de52:	e76c      	b.n	800dd2e <_printf_i+0xf6>
 800de54:	0800f9bd 	.word	0x0800f9bd
 800de58:	0800f9ce 	.word	0x0800f9ce

0800de5c <strncmp>:
 800de5c:	b510      	push	{r4, lr}
 800de5e:	b16a      	cbz	r2, 800de7c <strncmp+0x20>
 800de60:	3901      	subs	r1, #1
 800de62:	1884      	adds	r4, r0, r2
 800de64:	f810 3b01 	ldrb.w	r3, [r0], #1
 800de68:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800de6c:	4293      	cmp	r3, r2
 800de6e:	d103      	bne.n	800de78 <strncmp+0x1c>
 800de70:	42a0      	cmp	r0, r4
 800de72:	d001      	beq.n	800de78 <strncmp+0x1c>
 800de74:	2b00      	cmp	r3, #0
 800de76:	d1f5      	bne.n	800de64 <strncmp+0x8>
 800de78:	1a98      	subs	r0, r3, r2
 800de7a:	bd10      	pop	{r4, pc}
 800de7c:	4610      	mov	r0, r2
 800de7e:	e7fc      	b.n	800de7a <strncmp+0x1e>

0800de80 <__ascii_wctomb>:
 800de80:	b149      	cbz	r1, 800de96 <__ascii_wctomb+0x16>
 800de82:	2aff      	cmp	r2, #255	; 0xff
 800de84:	bf8b      	itete	hi
 800de86:	238a      	movhi	r3, #138	; 0x8a
 800de88:	700a      	strbls	r2, [r1, #0]
 800de8a:	6003      	strhi	r3, [r0, #0]
 800de8c:	2001      	movls	r0, #1
 800de8e:	bf88      	it	hi
 800de90:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800de94:	4770      	bx	lr
 800de96:	4608      	mov	r0, r1
 800de98:	4770      	bx	lr

0800de9a <quorem>:
 800de9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de9e:	6903      	ldr	r3, [r0, #16]
 800dea0:	690c      	ldr	r4, [r1, #16]
 800dea2:	4680      	mov	r8, r0
 800dea4:	42a3      	cmp	r3, r4
 800dea6:	f2c0 8084 	blt.w	800dfb2 <quorem+0x118>
 800deaa:	3c01      	subs	r4, #1
 800deac:	f101 0714 	add.w	r7, r1, #20
 800deb0:	f100 0614 	add.w	r6, r0, #20
 800deb4:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800deb8:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800debc:	3501      	adds	r5, #1
 800debe:	fbb0 f5f5 	udiv	r5, r0, r5
 800dec2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800dec6:	eb06 030c 	add.w	r3, r6, ip
 800deca:	eb07 090c 	add.w	r9, r7, ip
 800dece:	9301      	str	r3, [sp, #4]
 800ded0:	b39d      	cbz	r5, 800df3a <quorem+0xa0>
 800ded2:	f04f 0a00 	mov.w	sl, #0
 800ded6:	4638      	mov	r0, r7
 800ded8:	46b6      	mov	lr, r6
 800deda:	46d3      	mov	fp, sl
 800dedc:	f850 2b04 	ldr.w	r2, [r0], #4
 800dee0:	b293      	uxth	r3, r2
 800dee2:	fb05 a303 	mla	r3, r5, r3, sl
 800dee6:	0c12      	lsrs	r2, r2, #16
 800dee8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800deec:	fb05 a202 	mla	r2, r5, r2, sl
 800def0:	b29b      	uxth	r3, r3
 800def2:	ebab 0303 	sub.w	r3, fp, r3
 800def6:	f8de b000 	ldr.w	fp, [lr]
 800defa:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800defe:	fa1f fb8b 	uxth.w	fp, fp
 800df02:	445b      	add	r3, fp
 800df04:	fa1f fb82 	uxth.w	fp, r2
 800df08:	f8de 2000 	ldr.w	r2, [lr]
 800df0c:	4581      	cmp	r9, r0
 800df0e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800df12:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800df16:	b29b      	uxth	r3, r3
 800df18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df1c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800df20:	f84e 3b04 	str.w	r3, [lr], #4
 800df24:	d2da      	bcs.n	800dedc <quorem+0x42>
 800df26:	f856 300c 	ldr.w	r3, [r6, ip]
 800df2a:	b933      	cbnz	r3, 800df3a <quorem+0xa0>
 800df2c:	9b01      	ldr	r3, [sp, #4]
 800df2e:	3b04      	subs	r3, #4
 800df30:	429e      	cmp	r6, r3
 800df32:	461a      	mov	r2, r3
 800df34:	d331      	bcc.n	800df9a <quorem+0x100>
 800df36:	f8c8 4010 	str.w	r4, [r8, #16]
 800df3a:	4640      	mov	r0, r8
 800df3c:	f7ff fabc 	bl	800d4b8 <__mcmp>
 800df40:	2800      	cmp	r0, #0
 800df42:	db26      	blt.n	800df92 <quorem+0xf8>
 800df44:	4630      	mov	r0, r6
 800df46:	f04f 0c00 	mov.w	ip, #0
 800df4a:	3501      	adds	r5, #1
 800df4c:	f857 1b04 	ldr.w	r1, [r7], #4
 800df50:	f8d0 e000 	ldr.w	lr, [r0]
 800df54:	b28b      	uxth	r3, r1
 800df56:	ebac 0303 	sub.w	r3, ip, r3
 800df5a:	fa1f f28e 	uxth.w	r2, lr
 800df5e:	4413      	add	r3, r2
 800df60:	0c0a      	lsrs	r2, r1, #16
 800df62:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800df66:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800df6a:	b29b      	uxth	r3, r3
 800df6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df70:	45b9      	cmp	r9, r7
 800df72:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800df76:	f840 3b04 	str.w	r3, [r0], #4
 800df7a:	d2e7      	bcs.n	800df4c <quorem+0xb2>
 800df7c:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800df80:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800df84:	b92a      	cbnz	r2, 800df92 <quorem+0xf8>
 800df86:	3b04      	subs	r3, #4
 800df88:	429e      	cmp	r6, r3
 800df8a:	461a      	mov	r2, r3
 800df8c:	d30b      	bcc.n	800dfa6 <quorem+0x10c>
 800df8e:	f8c8 4010 	str.w	r4, [r8, #16]
 800df92:	4628      	mov	r0, r5
 800df94:	b003      	add	sp, #12
 800df96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df9a:	6812      	ldr	r2, [r2, #0]
 800df9c:	3b04      	subs	r3, #4
 800df9e:	2a00      	cmp	r2, #0
 800dfa0:	d1c9      	bne.n	800df36 <quorem+0x9c>
 800dfa2:	3c01      	subs	r4, #1
 800dfa4:	e7c4      	b.n	800df30 <quorem+0x96>
 800dfa6:	6812      	ldr	r2, [r2, #0]
 800dfa8:	3b04      	subs	r3, #4
 800dfaa:	2a00      	cmp	r2, #0
 800dfac:	d1ef      	bne.n	800df8e <quorem+0xf4>
 800dfae:	3c01      	subs	r4, #1
 800dfb0:	e7ea      	b.n	800df88 <quorem+0xee>
 800dfb2:	2000      	movs	r0, #0
 800dfb4:	e7ee      	b.n	800df94 <quorem+0xfa>
	...

0800dfb8 <_dtoa_r>:
 800dfb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfbc:	4616      	mov	r6, r2
 800dfbe:	461f      	mov	r7, r3
 800dfc0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800dfc2:	b095      	sub	sp, #84	; 0x54
 800dfc4:	4604      	mov	r4, r0
 800dfc6:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800dfca:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800dfce:	b93d      	cbnz	r5, 800dfe0 <_dtoa_r+0x28>
 800dfd0:	2010      	movs	r0, #16
 800dfd2:	f7fd fb5d 	bl	800b690 <malloc>
 800dfd6:	6260      	str	r0, [r4, #36]	; 0x24
 800dfd8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dfdc:	6005      	str	r5, [r0, #0]
 800dfde:	60c5      	str	r5, [r0, #12]
 800dfe0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dfe2:	6819      	ldr	r1, [r3, #0]
 800dfe4:	b151      	cbz	r1, 800dffc <_dtoa_r+0x44>
 800dfe6:	685a      	ldr	r2, [r3, #4]
 800dfe8:	2301      	movs	r3, #1
 800dfea:	4093      	lsls	r3, r2
 800dfec:	604a      	str	r2, [r1, #4]
 800dfee:	608b      	str	r3, [r1, #8]
 800dff0:	4620      	mov	r0, r4
 800dff2:	f7ff f843 	bl	800d07c <_Bfree>
 800dff6:	2200      	movs	r2, #0
 800dff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dffa:	601a      	str	r2, [r3, #0]
 800dffc:	1e3b      	subs	r3, r7, #0
 800dffe:	bfaf      	iteee	ge
 800e000:	2300      	movge	r3, #0
 800e002:	2201      	movlt	r2, #1
 800e004:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e008:	9303      	strlt	r3, [sp, #12]
 800e00a:	bfac      	ite	ge
 800e00c:	f8c8 3000 	strge.w	r3, [r8]
 800e010:	f8c8 2000 	strlt.w	r2, [r8]
 800e014:	4bae      	ldr	r3, [pc, #696]	; (800e2d0 <_dtoa_r+0x318>)
 800e016:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e01a:	ea33 0308 	bics.w	r3, r3, r8
 800e01e:	d11b      	bne.n	800e058 <_dtoa_r+0xa0>
 800e020:	f242 730f 	movw	r3, #9999	; 0x270f
 800e024:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e026:	6013      	str	r3, [r2, #0]
 800e028:	9b02      	ldr	r3, [sp, #8]
 800e02a:	b923      	cbnz	r3, 800e036 <_dtoa_r+0x7e>
 800e02c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e030:	2800      	cmp	r0, #0
 800e032:	f000 8545 	beq.w	800eac0 <_dtoa_r+0xb08>
 800e036:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e038:	b953      	cbnz	r3, 800e050 <_dtoa_r+0x98>
 800e03a:	4ba6      	ldr	r3, [pc, #664]	; (800e2d4 <_dtoa_r+0x31c>)
 800e03c:	e021      	b.n	800e082 <_dtoa_r+0xca>
 800e03e:	4ba6      	ldr	r3, [pc, #664]	; (800e2d8 <_dtoa_r+0x320>)
 800e040:	9306      	str	r3, [sp, #24]
 800e042:	3308      	adds	r3, #8
 800e044:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e046:	6013      	str	r3, [r2, #0]
 800e048:	9806      	ldr	r0, [sp, #24]
 800e04a:	b015      	add	sp, #84	; 0x54
 800e04c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e050:	4ba0      	ldr	r3, [pc, #640]	; (800e2d4 <_dtoa_r+0x31c>)
 800e052:	9306      	str	r3, [sp, #24]
 800e054:	3303      	adds	r3, #3
 800e056:	e7f5      	b.n	800e044 <_dtoa_r+0x8c>
 800e058:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e05c:	2200      	movs	r2, #0
 800e05e:	2300      	movs	r3, #0
 800e060:	4630      	mov	r0, r6
 800e062:	4639      	mov	r1, r7
 800e064:	f7f2 fca0 	bl	80009a8 <__aeabi_dcmpeq>
 800e068:	4682      	mov	sl, r0
 800e06a:	b160      	cbz	r0, 800e086 <_dtoa_r+0xce>
 800e06c:	2301      	movs	r3, #1
 800e06e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e070:	6013      	str	r3, [r2, #0]
 800e072:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e074:	2b00      	cmp	r3, #0
 800e076:	f000 8520 	beq.w	800eaba <_dtoa_r+0xb02>
 800e07a:	4b98      	ldr	r3, [pc, #608]	; (800e2dc <_dtoa_r+0x324>)
 800e07c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e07e:	6013      	str	r3, [r2, #0]
 800e080:	3b01      	subs	r3, #1
 800e082:	9306      	str	r3, [sp, #24]
 800e084:	e7e0      	b.n	800e048 <_dtoa_r+0x90>
 800e086:	ab12      	add	r3, sp, #72	; 0x48
 800e088:	9301      	str	r3, [sp, #4]
 800e08a:	ab13      	add	r3, sp, #76	; 0x4c
 800e08c:	9300      	str	r3, [sp, #0]
 800e08e:	4632      	mov	r2, r6
 800e090:	463b      	mov	r3, r7
 800e092:	4620      	mov	r0, r4
 800e094:	f7ff fafe 	bl	800d694 <__d2b>
 800e098:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e09c:	4683      	mov	fp, r0
 800e09e:	2d00      	cmp	r5, #0
 800e0a0:	d07d      	beq.n	800e19e <_dtoa_r+0x1e6>
 800e0a2:	46b0      	mov	r8, r6
 800e0a4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e0a8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800e0ac:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800e0b0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e0b4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	4b89      	ldr	r3, [pc, #548]	; (800e2e0 <_dtoa_r+0x328>)
 800e0bc:	4640      	mov	r0, r8
 800e0be:	4649      	mov	r1, r9
 800e0c0:	f7f2 f852 	bl	8000168 <__aeabi_dsub>
 800e0c4:	a37c      	add	r3, pc, #496	; (adr r3, 800e2b8 <_dtoa_r+0x300>)
 800e0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ca:	f7f2 fa05 	bl	80004d8 <__aeabi_dmul>
 800e0ce:	a37c      	add	r3, pc, #496	; (adr r3, 800e2c0 <_dtoa_r+0x308>)
 800e0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0d4:	f7f2 f84a 	bl	800016c <__adddf3>
 800e0d8:	4606      	mov	r6, r0
 800e0da:	4628      	mov	r0, r5
 800e0dc:	460f      	mov	r7, r1
 800e0de:	f7f2 f991 	bl	8000404 <__aeabi_i2d>
 800e0e2:	a379      	add	r3, pc, #484	; (adr r3, 800e2c8 <_dtoa_r+0x310>)
 800e0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0e8:	f7f2 f9f6 	bl	80004d8 <__aeabi_dmul>
 800e0ec:	4602      	mov	r2, r0
 800e0ee:	460b      	mov	r3, r1
 800e0f0:	4630      	mov	r0, r6
 800e0f2:	4639      	mov	r1, r7
 800e0f4:	f7f2 f83a 	bl	800016c <__adddf3>
 800e0f8:	4606      	mov	r6, r0
 800e0fa:	460f      	mov	r7, r1
 800e0fc:	f7f2 fc86 	bl	8000a0c <__aeabi_d2iz>
 800e100:	2200      	movs	r2, #0
 800e102:	4682      	mov	sl, r0
 800e104:	2300      	movs	r3, #0
 800e106:	4630      	mov	r0, r6
 800e108:	4639      	mov	r1, r7
 800e10a:	f7f2 fc57 	bl	80009bc <__aeabi_dcmplt>
 800e10e:	b148      	cbz	r0, 800e124 <_dtoa_r+0x16c>
 800e110:	4650      	mov	r0, sl
 800e112:	f7f2 f977 	bl	8000404 <__aeabi_i2d>
 800e116:	4632      	mov	r2, r6
 800e118:	463b      	mov	r3, r7
 800e11a:	f7f2 fc45 	bl	80009a8 <__aeabi_dcmpeq>
 800e11e:	b908      	cbnz	r0, 800e124 <_dtoa_r+0x16c>
 800e120:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e124:	f1ba 0f16 	cmp.w	sl, #22
 800e128:	d85a      	bhi.n	800e1e0 <_dtoa_r+0x228>
 800e12a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e12e:	496d      	ldr	r1, [pc, #436]	; (800e2e4 <_dtoa_r+0x32c>)
 800e130:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e134:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e138:	f7f2 fc5e 	bl	80009f8 <__aeabi_dcmpgt>
 800e13c:	2800      	cmp	r0, #0
 800e13e:	d051      	beq.n	800e1e4 <_dtoa_r+0x22c>
 800e140:	2300      	movs	r3, #0
 800e142:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e146:	930d      	str	r3, [sp, #52]	; 0x34
 800e148:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e14a:	1b5d      	subs	r5, r3, r5
 800e14c:	1e6b      	subs	r3, r5, #1
 800e14e:	9307      	str	r3, [sp, #28]
 800e150:	bf43      	ittte	mi
 800e152:	2300      	movmi	r3, #0
 800e154:	f1c5 0901 	rsbmi	r9, r5, #1
 800e158:	9307      	strmi	r3, [sp, #28]
 800e15a:	f04f 0900 	movpl.w	r9, #0
 800e15e:	f1ba 0f00 	cmp.w	sl, #0
 800e162:	db41      	blt.n	800e1e8 <_dtoa_r+0x230>
 800e164:	9b07      	ldr	r3, [sp, #28]
 800e166:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800e16a:	4453      	add	r3, sl
 800e16c:	9307      	str	r3, [sp, #28]
 800e16e:	2300      	movs	r3, #0
 800e170:	9308      	str	r3, [sp, #32]
 800e172:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e174:	2b09      	cmp	r3, #9
 800e176:	f200 808f 	bhi.w	800e298 <_dtoa_r+0x2e0>
 800e17a:	2b05      	cmp	r3, #5
 800e17c:	bfc4      	itt	gt
 800e17e:	3b04      	subgt	r3, #4
 800e180:	931e      	strgt	r3, [sp, #120]	; 0x78
 800e182:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e184:	bfc8      	it	gt
 800e186:	2500      	movgt	r5, #0
 800e188:	f1a3 0302 	sub.w	r3, r3, #2
 800e18c:	bfd8      	it	le
 800e18e:	2501      	movle	r5, #1
 800e190:	2b03      	cmp	r3, #3
 800e192:	f200 808d 	bhi.w	800e2b0 <_dtoa_r+0x2f8>
 800e196:	e8df f003 	tbb	[pc, r3]
 800e19a:	7d7b      	.short	0x7d7b
 800e19c:	6f2f      	.short	0x6f2f
 800e19e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800e1a2:	441d      	add	r5, r3
 800e1a4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800e1a8:	2820      	cmp	r0, #32
 800e1aa:	dd13      	ble.n	800e1d4 <_dtoa_r+0x21c>
 800e1ac:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800e1b0:	9b02      	ldr	r3, [sp, #8]
 800e1b2:	fa08 f800 	lsl.w	r8, r8, r0
 800e1b6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800e1ba:	fa23 f000 	lsr.w	r0, r3, r0
 800e1be:	ea48 0000 	orr.w	r0, r8, r0
 800e1c2:	f7f2 f90f 	bl	80003e4 <__aeabi_ui2d>
 800e1c6:	2301      	movs	r3, #1
 800e1c8:	4680      	mov	r8, r0
 800e1ca:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800e1ce:	3d01      	subs	r5, #1
 800e1d0:	9310      	str	r3, [sp, #64]	; 0x40
 800e1d2:	e771      	b.n	800e0b8 <_dtoa_r+0x100>
 800e1d4:	9b02      	ldr	r3, [sp, #8]
 800e1d6:	f1c0 0020 	rsb	r0, r0, #32
 800e1da:	fa03 f000 	lsl.w	r0, r3, r0
 800e1de:	e7f0      	b.n	800e1c2 <_dtoa_r+0x20a>
 800e1e0:	2301      	movs	r3, #1
 800e1e2:	e7b0      	b.n	800e146 <_dtoa_r+0x18e>
 800e1e4:	900d      	str	r0, [sp, #52]	; 0x34
 800e1e6:	e7af      	b.n	800e148 <_dtoa_r+0x190>
 800e1e8:	f1ca 0300 	rsb	r3, sl, #0
 800e1ec:	9308      	str	r3, [sp, #32]
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	eba9 090a 	sub.w	r9, r9, sl
 800e1f4:	930c      	str	r3, [sp, #48]	; 0x30
 800e1f6:	e7bc      	b.n	800e172 <_dtoa_r+0x1ba>
 800e1f8:	2301      	movs	r3, #1
 800e1fa:	9309      	str	r3, [sp, #36]	; 0x24
 800e1fc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	dd74      	ble.n	800e2ec <_dtoa_r+0x334>
 800e202:	4698      	mov	r8, r3
 800e204:	9304      	str	r3, [sp, #16]
 800e206:	2200      	movs	r2, #0
 800e208:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e20a:	6072      	str	r2, [r6, #4]
 800e20c:	2204      	movs	r2, #4
 800e20e:	f102 0014 	add.w	r0, r2, #20
 800e212:	4298      	cmp	r0, r3
 800e214:	6871      	ldr	r1, [r6, #4]
 800e216:	d96e      	bls.n	800e2f6 <_dtoa_r+0x33e>
 800e218:	4620      	mov	r0, r4
 800e21a:	f7fe fefb 	bl	800d014 <_Balloc>
 800e21e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e220:	6030      	str	r0, [r6, #0]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	f1b8 0f0e 	cmp.w	r8, #14
 800e228:	9306      	str	r3, [sp, #24]
 800e22a:	f200 80ed 	bhi.w	800e408 <_dtoa_r+0x450>
 800e22e:	2d00      	cmp	r5, #0
 800e230:	f000 80ea 	beq.w	800e408 <_dtoa_r+0x450>
 800e234:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e238:	f1ba 0f00 	cmp.w	sl, #0
 800e23c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800e240:	dd77      	ble.n	800e332 <_dtoa_r+0x37a>
 800e242:	4a28      	ldr	r2, [pc, #160]	; (800e2e4 <_dtoa_r+0x32c>)
 800e244:	f00a 030f 	and.w	r3, sl, #15
 800e248:	ea4f 162a 	mov.w	r6, sl, asr #4
 800e24c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e250:	06f0      	lsls	r0, r6, #27
 800e252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e256:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e25a:	d568      	bpl.n	800e32e <_dtoa_r+0x376>
 800e25c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e260:	4b21      	ldr	r3, [pc, #132]	; (800e2e8 <_dtoa_r+0x330>)
 800e262:	2503      	movs	r5, #3
 800e264:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e268:	f7f2 fa60 	bl	800072c <__aeabi_ddiv>
 800e26c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e270:	f006 060f 	and.w	r6, r6, #15
 800e274:	4f1c      	ldr	r7, [pc, #112]	; (800e2e8 <_dtoa_r+0x330>)
 800e276:	e04f      	b.n	800e318 <_dtoa_r+0x360>
 800e278:	2301      	movs	r3, #1
 800e27a:	9309      	str	r3, [sp, #36]	; 0x24
 800e27c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e27e:	4453      	add	r3, sl
 800e280:	f103 0801 	add.w	r8, r3, #1
 800e284:	9304      	str	r3, [sp, #16]
 800e286:	4643      	mov	r3, r8
 800e288:	2b01      	cmp	r3, #1
 800e28a:	bfb8      	it	lt
 800e28c:	2301      	movlt	r3, #1
 800e28e:	e7ba      	b.n	800e206 <_dtoa_r+0x24e>
 800e290:	2300      	movs	r3, #0
 800e292:	e7b2      	b.n	800e1fa <_dtoa_r+0x242>
 800e294:	2300      	movs	r3, #0
 800e296:	e7f0      	b.n	800e27a <_dtoa_r+0x2c2>
 800e298:	2501      	movs	r5, #1
 800e29a:	2300      	movs	r3, #0
 800e29c:	9509      	str	r5, [sp, #36]	; 0x24
 800e29e:	931e      	str	r3, [sp, #120]	; 0x78
 800e2a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e2a4:	2200      	movs	r2, #0
 800e2a6:	9304      	str	r3, [sp, #16]
 800e2a8:	4698      	mov	r8, r3
 800e2aa:	2312      	movs	r3, #18
 800e2ac:	921f      	str	r2, [sp, #124]	; 0x7c
 800e2ae:	e7aa      	b.n	800e206 <_dtoa_r+0x24e>
 800e2b0:	2301      	movs	r3, #1
 800e2b2:	9309      	str	r3, [sp, #36]	; 0x24
 800e2b4:	e7f4      	b.n	800e2a0 <_dtoa_r+0x2e8>
 800e2b6:	bf00      	nop
 800e2b8:	636f4361 	.word	0x636f4361
 800e2bc:	3fd287a7 	.word	0x3fd287a7
 800e2c0:	8b60c8b3 	.word	0x8b60c8b3
 800e2c4:	3fc68a28 	.word	0x3fc68a28
 800e2c8:	509f79fb 	.word	0x509f79fb
 800e2cc:	3fd34413 	.word	0x3fd34413
 800e2d0:	7ff00000 	.word	0x7ff00000
 800e2d4:	0800fae9 	.word	0x0800fae9
 800e2d8:	0800fae0 	.word	0x0800fae0
 800e2dc:	0800faee 	.word	0x0800faee
 800e2e0:	3ff80000 	.word	0x3ff80000
 800e2e4:	0800f8d8 	.word	0x0800f8d8
 800e2e8:	0800f8b0 	.word	0x0800f8b0
 800e2ec:	2301      	movs	r3, #1
 800e2ee:	9304      	str	r3, [sp, #16]
 800e2f0:	4698      	mov	r8, r3
 800e2f2:	461a      	mov	r2, r3
 800e2f4:	e7da      	b.n	800e2ac <_dtoa_r+0x2f4>
 800e2f6:	3101      	adds	r1, #1
 800e2f8:	6071      	str	r1, [r6, #4]
 800e2fa:	0052      	lsls	r2, r2, #1
 800e2fc:	e787      	b.n	800e20e <_dtoa_r+0x256>
 800e2fe:	07f1      	lsls	r1, r6, #31
 800e300:	d508      	bpl.n	800e314 <_dtoa_r+0x35c>
 800e302:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e306:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e30a:	f7f2 f8e5 	bl	80004d8 <__aeabi_dmul>
 800e30e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e312:	3501      	adds	r5, #1
 800e314:	1076      	asrs	r6, r6, #1
 800e316:	3708      	adds	r7, #8
 800e318:	2e00      	cmp	r6, #0
 800e31a:	d1f0      	bne.n	800e2fe <_dtoa_r+0x346>
 800e31c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e320:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e324:	f7f2 fa02 	bl	800072c <__aeabi_ddiv>
 800e328:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e32c:	e01b      	b.n	800e366 <_dtoa_r+0x3ae>
 800e32e:	2502      	movs	r5, #2
 800e330:	e7a0      	b.n	800e274 <_dtoa_r+0x2bc>
 800e332:	f000 80a4 	beq.w	800e47e <_dtoa_r+0x4c6>
 800e336:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e33a:	f1ca 0600 	rsb	r6, sl, #0
 800e33e:	4ba0      	ldr	r3, [pc, #640]	; (800e5c0 <_dtoa_r+0x608>)
 800e340:	f006 020f 	and.w	r2, r6, #15
 800e344:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e34c:	f7f2 f8c4 	bl	80004d8 <__aeabi_dmul>
 800e350:	2502      	movs	r5, #2
 800e352:	2300      	movs	r3, #0
 800e354:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e358:	4f9a      	ldr	r7, [pc, #616]	; (800e5c4 <_dtoa_r+0x60c>)
 800e35a:	1136      	asrs	r6, r6, #4
 800e35c:	2e00      	cmp	r6, #0
 800e35e:	f040 8083 	bne.w	800e468 <_dtoa_r+0x4b0>
 800e362:	2b00      	cmp	r3, #0
 800e364:	d1e0      	bne.n	800e328 <_dtoa_r+0x370>
 800e366:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e368:	2b00      	cmp	r3, #0
 800e36a:	f000 808a 	beq.w	800e482 <_dtoa_r+0x4ca>
 800e36e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e372:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e376:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e37a:	2200      	movs	r2, #0
 800e37c:	4b92      	ldr	r3, [pc, #584]	; (800e5c8 <_dtoa_r+0x610>)
 800e37e:	f7f2 fb1d 	bl	80009bc <__aeabi_dcmplt>
 800e382:	2800      	cmp	r0, #0
 800e384:	d07d      	beq.n	800e482 <_dtoa_r+0x4ca>
 800e386:	f1b8 0f00 	cmp.w	r8, #0
 800e38a:	d07a      	beq.n	800e482 <_dtoa_r+0x4ca>
 800e38c:	9b04      	ldr	r3, [sp, #16]
 800e38e:	2b00      	cmp	r3, #0
 800e390:	dd36      	ble.n	800e400 <_dtoa_r+0x448>
 800e392:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e396:	2200      	movs	r2, #0
 800e398:	4b8c      	ldr	r3, [pc, #560]	; (800e5cc <_dtoa_r+0x614>)
 800e39a:	f7f2 f89d 	bl	80004d8 <__aeabi_dmul>
 800e39e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e3a2:	9e04      	ldr	r6, [sp, #16]
 800e3a4:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 800e3a8:	3501      	adds	r5, #1
 800e3aa:	4628      	mov	r0, r5
 800e3ac:	f7f2 f82a 	bl	8000404 <__aeabi_i2d>
 800e3b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e3b4:	f7f2 f890 	bl	80004d8 <__aeabi_dmul>
 800e3b8:	2200      	movs	r2, #0
 800e3ba:	4b85      	ldr	r3, [pc, #532]	; (800e5d0 <_dtoa_r+0x618>)
 800e3bc:	f7f1 fed6 	bl	800016c <__adddf3>
 800e3c0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800e3c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e3c8:	950b      	str	r5, [sp, #44]	; 0x2c
 800e3ca:	2e00      	cmp	r6, #0
 800e3cc:	d15c      	bne.n	800e488 <_dtoa_r+0x4d0>
 800e3ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	4b7f      	ldr	r3, [pc, #508]	; (800e5d4 <_dtoa_r+0x61c>)
 800e3d6:	f7f1 fec7 	bl	8000168 <__aeabi_dsub>
 800e3da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e3dc:	462b      	mov	r3, r5
 800e3de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e3e2:	f7f2 fb09 	bl	80009f8 <__aeabi_dcmpgt>
 800e3e6:	2800      	cmp	r0, #0
 800e3e8:	f040 8281 	bne.w	800e8ee <_dtoa_r+0x936>
 800e3ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e3f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e3f2:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800e3f6:	f7f2 fae1 	bl	80009bc <__aeabi_dcmplt>
 800e3fa:	2800      	cmp	r0, #0
 800e3fc:	f040 8275 	bne.w	800e8ea <_dtoa_r+0x932>
 800e400:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800e404:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e408:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	f2c0 814b 	blt.w	800e6a6 <_dtoa_r+0x6ee>
 800e410:	f1ba 0f0e 	cmp.w	sl, #14
 800e414:	f300 8147 	bgt.w	800e6a6 <_dtoa_r+0x6ee>
 800e418:	4b69      	ldr	r3, [pc, #420]	; (800e5c0 <_dtoa_r+0x608>)
 800e41a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e422:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e426:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e428:	2b00      	cmp	r3, #0
 800e42a:	f280 80d7 	bge.w	800e5dc <_dtoa_r+0x624>
 800e42e:	f1b8 0f00 	cmp.w	r8, #0
 800e432:	f300 80d3 	bgt.w	800e5dc <_dtoa_r+0x624>
 800e436:	f040 8257 	bne.w	800e8e8 <_dtoa_r+0x930>
 800e43a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e43e:	2200      	movs	r2, #0
 800e440:	4b64      	ldr	r3, [pc, #400]	; (800e5d4 <_dtoa_r+0x61c>)
 800e442:	f7f2 f849 	bl	80004d8 <__aeabi_dmul>
 800e446:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e44a:	f7f2 facb 	bl	80009e4 <__aeabi_dcmpge>
 800e44e:	4646      	mov	r6, r8
 800e450:	4647      	mov	r7, r8
 800e452:	2800      	cmp	r0, #0
 800e454:	f040 822d 	bne.w	800e8b2 <_dtoa_r+0x8fa>
 800e458:	9b06      	ldr	r3, [sp, #24]
 800e45a:	9a06      	ldr	r2, [sp, #24]
 800e45c:	1c5d      	adds	r5, r3, #1
 800e45e:	2331      	movs	r3, #49	; 0x31
 800e460:	f10a 0a01 	add.w	sl, sl, #1
 800e464:	7013      	strb	r3, [r2, #0]
 800e466:	e228      	b.n	800e8ba <_dtoa_r+0x902>
 800e468:	07f2      	lsls	r2, r6, #31
 800e46a:	d505      	bpl.n	800e478 <_dtoa_r+0x4c0>
 800e46c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e470:	f7f2 f832 	bl	80004d8 <__aeabi_dmul>
 800e474:	2301      	movs	r3, #1
 800e476:	3501      	adds	r5, #1
 800e478:	1076      	asrs	r6, r6, #1
 800e47a:	3708      	adds	r7, #8
 800e47c:	e76e      	b.n	800e35c <_dtoa_r+0x3a4>
 800e47e:	2502      	movs	r5, #2
 800e480:	e771      	b.n	800e366 <_dtoa_r+0x3ae>
 800e482:	4657      	mov	r7, sl
 800e484:	4646      	mov	r6, r8
 800e486:	e790      	b.n	800e3aa <_dtoa_r+0x3f2>
 800e488:	4b4d      	ldr	r3, [pc, #308]	; (800e5c0 <_dtoa_r+0x608>)
 800e48a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e48e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e492:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e494:	2b00      	cmp	r3, #0
 800e496:	d048      	beq.n	800e52a <_dtoa_r+0x572>
 800e498:	4602      	mov	r2, r0
 800e49a:	460b      	mov	r3, r1
 800e49c:	2000      	movs	r0, #0
 800e49e:	494e      	ldr	r1, [pc, #312]	; (800e5d8 <_dtoa_r+0x620>)
 800e4a0:	f7f2 f944 	bl	800072c <__aeabi_ddiv>
 800e4a4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e4a8:	f7f1 fe5e 	bl	8000168 <__aeabi_dsub>
 800e4ac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e4b0:	9d06      	ldr	r5, [sp, #24]
 800e4b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e4b6:	f7f2 faa9 	bl	8000a0c <__aeabi_d2iz>
 800e4ba:	9011      	str	r0, [sp, #68]	; 0x44
 800e4bc:	f7f1 ffa2 	bl	8000404 <__aeabi_i2d>
 800e4c0:	4602      	mov	r2, r0
 800e4c2:	460b      	mov	r3, r1
 800e4c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e4c8:	f7f1 fe4e 	bl	8000168 <__aeabi_dsub>
 800e4cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e4ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e4d2:	3330      	adds	r3, #48	; 0x30
 800e4d4:	f805 3b01 	strb.w	r3, [r5], #1
 800e4d8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e4dc:	f7f2 fa6e 	bl	80009bc <__aeabi_dcmplt>
 800e4e0:	2800      	cmp	r0, #0
 800e4e2:	d163      	bne.n	800e5ac <_dtoa_r+0x5f4>
 800e4e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e4e8:	2000      	movs	r0, #0
 800e4ea:	4937      	ldr	r1, [pc, #220]	; (800e5c8 <_dtoa_r+0x610>)
 800e4ec:	f7f1 fe3c 	bl	8000168 <__aeabi_dsub>
 800e4f0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e4f4:	f7f2 fa62 	bl	80009bc <__aeabi_dcmplt>
 800e4f8:	2800      	cmp	r0, #0
 800e4fa:	f040 80b5 	bne.w	800e668 <_dtoa_r+0x6b0>
 800e4fe:	9b06      	ldr	r3, [sp, #24]
 800e500:	1aeb      	subs	r3, r5, r3
 800e502:	429e      	cmp	r6, r3
 800e504:	f77f af7c 	ble.w	800e400 <_dtoa_r+0x448>
 800e508:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e50c:	2200      	movs	r2, #0
 800e50e:	4b2f      	ldr	r3, [pc, #188]	; (800e5cc <_dtoa_r+0x614>)
 800e510:	f7f1 ffe2 	bl	80004d8 <__aeabi_dmul>
 800e514:	2200      	movs	r2, #0
 800e516:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e51a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e51e:	4b2b      	ldr	r3, [pc, #172]	; (800e5cc <_dtoa_r+0x614>)
 800e520:	f7f1 ffda 	bl	80004d8 <__aeabi_dmul>
 800e524:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e528:	e7c3      	b.n	800e4b2 <_dtoa_r+0x4fa>
 800e52a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e52e:	f7f1 ffd3 	bl	80004d8 <__aeabi_dmul>
 800e532:	9b06      	ldr	r3, [sp, #24]
 800e534:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e538:	199d      	adds	r5, r3, r6
 800e53a:	461e      	mov	r6, r3
 800e53c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e540:	f7f2 fa64 	bl	8000a0c <__aeabi_d2iz>
 800e544:	9011      	str	r0, [sp, #68]	; 0x44
 800e546:	f7f1 ff5d 	bl	8000404 <__aeabi_i2d>
 800e54a:	4602      	mov	r2, r0
 800e54c:	460b      	mov	r3, r1
 800e54e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e552:	f7f1 fe09 	bl	8000168 <__aeabi_dsub>
 800e556:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e558:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e55c:	3330      	adds	r3, #48	; 0x30
 800e55e:	f806 3b01 	strb.w	r3, [r6], #1
 800e562:	42ae      	cmp	r6, r5
 800e564:	f04f 0200 	mov.w	r2, #0
 800e568:	d124      	bne.n	800e5b4 <_dtoa_r+0x5fc>
 800e56a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e56e:	4b1a      	ldr	r3, [pc, #104]	; (800e5d8 <_dtoa_r+0x620>)
 800e570:	f7f1 fdfc 	bl	800016c <__adddf3>
 800e574:	4602      	mov	r2, r0
 800e576:	460b      	mov	r3, r1
 800e578:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e57c:	f7f2 fa3c 	bl	80009f8 <__aeabi_dcmpgt>
 800e580:	2800      	cmp	r0, #0
 800e582:	d171      	bne.n	800e668 <_dtoa_r+0x6b0>
 800e584:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e588:	2000      	movs	r0, #0
 800e58a:	4913      	ldr	r1, [pc, #76]	; (800e5d8 <_dtoa_r+0x620>)
 800e58c:	f7f1 fdec 	bl	8000168 <__aeabi_dsub>
 800e590:	4602      	mov	r2, r0
 800e592:	460b      	mov	r3, r1
 800e594:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e598:	f7f2 fa10 	bl	80009bc <__aeabi_dcmplt>
 800e59c:	2800      	cmp	r0, #0
 800e59e:	f43f af2f 	beq.w	800e400 <_dtoa_r+0x448>
 800e5a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e5a6:	1e6a      	subs	r2, r5, #1
 800e5a8:	2b30      	cmp	r3, #48	; 0x30
 800e5aa:	d001      	beq.n	800e5b0 <_dtoa_r+0x5f8>
 800e5ac:	46ba      	mov	sl, r7
 800e5ae:	e04a      	b.n	800e646 <_dtoa_r+0x68e>
 800e5b0:	4615      	mov	r5, r2
 800e5b2:	e7f6      	b.n	800e5a2 <_dtoa_r+0x5ea>
 800e5b4:	4b05      	ldr	r3, [pc, #20]	; (800e5cc <_dtoa_r+0x614>)
 800e5b6:	f7f1 ff8f 	bl	80004d8 <__aeabi_dmul>
 800e5ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e5be:	e7bd      	b.n	800e53c <_dtoa_r+0x584>
 800e5c0:	0800f8d8 	.word	0x0800f8d8
 800e5c4:	0800f8b0 	.word	0x0800f8b0
 800e5c8:	3ff00000 	.word	0x3ff00000
 800e5cc:	40240000 	.word	0x40240000
 800e5d0:	401c0000 	.word	0x401c0000
 800e5d4:	40140000 	.word	0x40140000
 800e5d8:	3fe00000 	.word	0x3fe00000
 800e5dc:	9d06      	ldr	r5, [sp, #24]
 800e5de:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e5e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e5e6:	4630      	mov	r0, r6
 800e5e8:	4639      	mov	r1, r7
 800e5ea:	f7f2 f89f 	bl	800072c <__aeabi_ddiv>
 800e5ee:	f7f2 fa0d 	bl	8000a0c <__aeabi_d2iz>
 800e5f2:	4681      	mov	r9, r0
 800e5f4:	f7f1 ff06 	bl	8000404 <__aeabi_i2d>
 800e5f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e5fc:	f7f1 ff6c 	bl	80004d8 <__aeabi_dmul>
 800e600:	4602      	mov	r2, r0
 800e602:	460b      	mov	r3, r1
 800e604:	4630      	mov	r0, r6
 800e606:	4639      	mov	r1, r7
 800e608:	f7f1 fdae 	bl	8000168 <__aeabi_dsub>
 800e60c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800e610:	f805 6b01 	strb.w	r6, [r5], #1
 800e614:	9e06      	ldr	r6, [sp, #24]
 800e616:	4602      	mov	r2, r0
 800e618:	1bae      	subs	r6, r5, r6
 800e61a:	45b0      	cmp	r8, r6
 800e61c:	460b      	mov	r3, r1
 800e61e:	d135      	bne.n	800e68c <_dtoa_r+0x6d4>
 800e620:	f7f1 fda4 	bl	800016c <__adddf3>
 800e624:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e628:	4606      	mov	r6, r0
 800e62a:	460f      	mov	r7, r1
 800e62c:	f7f2 f9e4 	bl	80009f8 <__aeabi_dcmpgt>
 800e630:	b9c8      	cbnz	r0, 800e666 <_dtoa_r+0x6ae>
 800e632:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e636:	4630      	mov	r0, r6
 800e638:	4639      	mov	r1, r7
 800e63a:	f7f2 f9b5 	bl	80009a8 <__aeabi_dcmpeq>
 800e63e:	b110      	cbz	r0, 800e646 <_dtoa_r+0x68e>
 800e640:	f019 0f01 	tst.w	r9, #1
 800e644:	d10f      	bne.n	800e666 <_dtoa_r+0x6ae>
 800e646:	4659      	mov	r1, fp
 800e648:	4620      	mov	r0, r4
 800e64a:	f7fe fd17 	bl	800d07c <_Bfree>
 800e64e:	2300      	movs	r3, #0
 800e650:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e652:	702b      	strb	r3, [r5, #0]
 800e654:	f10a 0301 	add.w	r3, sl, #1
 800e658:	6013      	str	r3, [r2, #0]
 800e65a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	f43f acf3 	beq.w	800e048 <_dtoa_r+0x90>
 800e662:	601d      	str	r5, [r3, #0]
 800e664:	e4f0      	b.n	800e048 <_dtoa_r+0x90>
 800e666:	4657      	mov	r7, sl
 800e668:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e66c:	1e6b      	subs	r3, r5, #1
 800e66e:	2a39      	cmp	r2, #57	; 0x39
 800e670:	d106      	bne.n	800e680 <_dtoa_r+0x6c8>
 800e672:	9a06      	ldr	r2, [sp, #24]
 800e674:	429a      	cmp	r2, r3
 800e676:	d107      	bne.n	800e688 <_dtoa_r+0x6d0>
 800e678:	2330      	movs	r3, #48	; 0x30
 800e67a:	7013      	strb	r3, [r2, #0]
 800e67c:	4613      	mov	r3, r2
 800e67e:	3701      	adds	r7, #1
 800e680:	781a      	ldrb	r2, [r3, #0]
 800e682:	3201      	adds	r2, #1
 800e684:	701a      	strb	r2, [r3, #0]
 800e686:	e791      	b.n	800e5ac <_dtoa_r+0x5f4>
 800e688:	461d      	mov	r5, r3
 800e68a:	e7ed      	b.n	800e668 <_dtoa_r+0x6b0>
 800e68c:	2200      	movs	r2, #0
 800e68e:	4b99      	ldr	r3, [pc, #612]	; (800e8f4 <_dtoa_r+0x93c>)
 800e690:	f7f1 ff22 	bl	80004d8 <__aeabi_dmul>
 800e694:	2200      	movs	r2, #0
 800e696:	2300      	movs	r3, #0
 800e698:	4606      	mov	r6, r0
 800e69a:	460f      	mov	r7, r1
 800e69c:	f7f2 f984 	bl	80009a8 <__aeabi_dcmpeq>
 800e6a0:	2800      	cmp	r0, #0
 800e6a2:	d09e      	beq.n	800e5e2 <_dtoa_r+0x62a>
 800e6a4:	e7cf      	b.n	800e646 <_dtoa_r+0x68e>
 800e6a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e6a8:	2a00      	cmp	r2, #0
 800e6aa:	f000 8088 	beq.w	800e7be <_dtoa_r+0x806>
 800e6ae:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e6b0:	2a01      	cmp	r2, #1
 800e6b2:	dc6d      	bgt.n	800e790 <_dtoa_r+0x7d8>
 800e6b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e6b6:	2a00      	cmp	r2, #0
 800e6b8:	d066      	beq.n	800e788 <_dtoa_r+0x7d0>
 800e6ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e6be:	464d      	mov	r5, r9
 800e6c0:	9e08      	ldr	r6, [sp, #32]
 800e6c2:	9a07      	ldr	r2, [sp, #28]
 800e6c4:	2101      	movs	r1, #1
 800e6c6:	441a      	add	r2, r3
 800e6c8:	4620      	mov	r0, r4
 800e6ca:	4499      	add	r9, r3
 800e6cc:	9207      	str	r2, [sp, #28]
 800e6ce:	f7fe fdb3 	bl	800d238 <__i2b>
 800e6d2:	4607      	mov	r7, r0
 800e6d4:	2d00      	cmp	r5, #0
 800e6d6:	dd0b      	ble.n	800e6f0 <_dtoa_r+0x738>
 800e6d8:	9b07      	ldr	r3, [sp, #28]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	dd08      	ble.n	800e6f0 <_dtoa_r+0x738>
 800e6de:	42ab      	cmp	r3, r5
 800e6e0:	bfa8      	it	ge
 800e6e2:	462b      	movge	r3, r5
 800e6e4:	9a07      	ldr	r2, [sp, #28]
 800e6e6:	eba9 0903 	sub.w	r9, r9, r3
 800e6ea:	1aed      	subs	r5, r5, r3
 800e6ec:	1ad3      	subs	r3, r2, r3
 800e6ee:	9307      	str	r3, [sp, #28]
 800e6f0:	9b08      	ldr	r3, [sp, #32]
 800e6f2:	b1eb      	cbz	r3, 800e730 <_dtoa_r+0x778>
 800e6f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d065      	beq.n	800e7c6 <_dtoa_r+0x80e>
 800e6fa:	b18e      	cbz	r6, 800e720 <_dtoa_r+0x768>
 800e6fc:	4639      	mov	r1, r7
 800e6fe:	4632      	mov	r2, r6
 800e700:	4620      	mov	r0, r4
 800e702:	f7fe fe37 	bl	800d374 <__pow5mult>
 800e706:	465a      	mov	r2, fp
 800e708:	4601      	mov	r1, r0
 800e70a:	4607      	mov	r7, r0
 800e70c:	4620      	mov	r0, r4
 800e70e:	f7fe fd9c 	bl	800d24a <__multiply>
 800e712:	4659      	mov	r1, fp
 800e714:	900a      	str	r0, [sp, #40]	; 0x28
 800e716:	4620      	mov	r0, r4
 800e718:	f7fe fcb0 	bl	800d07c <_Bfree>
 800e71c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e71e:	469b      	mov	fp, r3
 800e720:	9b08      	ldr	r3, [sp, #32]
 800e722:	1b9a      	subs	r2, r3, r6
 800e724:	d004      	beq.n	800e730 <_dtoa_r+0x778>
 800e726:	4659      	mov	r1, fp
 800e728:	4620      	mov	r0, r4
 800e72a:	f7fe fe23 	bl	800d374 <__pow5mult>
 800e72e:	4683      	mov	fp, r0
 800e730:	2101      	movs	r1, #1
 800e732:	4620      	mov	r0, r4
 800e734:	f7fe fd80 	bl	800d238 <__i2b>
 800e738:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e73a:	4606      	mov	r6, r0
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	f000 81c6 	beq.w	800eace <_dtoa_r+0xb16>
 800e742:	461a      	mov	r2, r3
 800e744:	4601      	mov	r1, r0
 800e746:	4620      	mov	r0, r4
 800e748:	f7fe fe14 	bl	800d374 <__pow5mult>
 800e74c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e74e:	4606      	mov	r6, r0
 800e750:	2b01      	cmp	r3, #1
 800e752:	dc3e      	bgt.n	800e7d2 <_dtoa_r+0x81a>
 800e754:	9b02      	ldr	r3, [sp, #8]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d137      	bne.n	800e7ca <_dtoa_r+0x812>
 800e75a:	9b03      	ldr	r3, [sp, #12]
 800e75c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e760:	2b00      	cmp	r3, #0
 800e762:	d134      	bne.n	800e7ce <_dtoa_r+0x816>
 800e764:	9b03      	ldr	r3, [sp, #12]
 800e766:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e76a:	0d1b      	lsrs	r3, r3, #20
 800e76c:	051b      	lsls	r3, r3, #20
 800e76e:	b12b      	cbz	r3, 800e77c <_dtoa_r+0x7c4>
 800e770:	9b07      	ldr	r3, [sp, #28]
 800e772:	f109 0901 	add.w	r9, r9, #1
 800e776:	3301      	adds	r3, #1
 800e778:	9307      	str	r3, [sp, #28]
 800e77a:	2301      	movs	r3, #1
 800e77c:	9308      	str	r3, [sp, #32]
 800e77e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e780:	2b00      	cmp	r3, #0
 800e782:	d128      	bne.n	800e7d6 <_dtoa_r+0x81e>
 800e784:	2001      	movs	r0, #1
 800e786:	e02e      	b.n	800e7e6 <_dtoa_r+0x82e>
 800e788:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e78a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e78e:	e796      	b.n	800e6be <_dtoa_r+0x706>
 800e790:	9b08      	ldr	r3, [sp, #32]
 800e792:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 800e796:	42b3      	cmp	r3, r6
 800e798:	bfb7      	itett	lt
 800e79a:	9b08      	ldrlt	r3, [sp, #32]
 800e79c:	1b9e      	subge	r6, r3, r6
 800e79e:	1af2      	sublt	r2, r6, r3
 800e7a0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800e7a2:	bfbf      	itttt	lt
 800e7a4:	9608      	strlt	r6, [sp, #32]
 800e7a6:	189b      	addlt	r3, r3, r2
 800e7a8:	930c      	strlt	r3, [sp, #48]	; 0x30
 800e7aa:	2600      	movlt	r6, #0
 800e7ac:	f1b8 0f00 	cmp.w	r8, #0
 800e7b0:	bfb9      	ittee	lt
 800e7b2:	eba9 0508 	sublt.w	r5, r9, r8
 800e7b6:	2300      	movlt	r3, #0
 800e7b8:	464d      	movge	r5, r9
 800e7ba:	4643      	movge	r3, r8
 800e7bc:	e781      	b.n	800e6c2 <_dtoa_r+0x70a>
 800e7be:	9e08      	ldr	r6, [sp, #32]
 800e7c0:	464d      	mov	r5, r9
 800e7c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800e7c4:	e786      	b.n	800e6d4 <_dtoa_r+0x71c>
 800e7c6:	9a08      	ldr	r2, [sp, #32]
 800e7c8:	e7ad      	b.n	800e726 <_dtoa_r+0x76e>
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	e7d6      	b.n	800e77c <_dtoa_r+0x7c4>
 800e7ce:	9b02      	ldr	r3, [sp, #8]
 800e7d0:	e7d4      	b.n	800e77c <_dtoa_r+0x7c4>
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	9308      	str	r3, [sp, #32]
 800e7d6:	6933      	ldr	r3, [r6, #16]
 800e7d8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e7dc:	6918      	ldr	r0, [r3, #16]
 800e7de:	f7fe fcdd 	bl	800d19c <__hi0bits>
 800e7e2:	f1c0 0020 	rsb	r0, r0, #32
 800e7e6:	9b07      	ldr	r3, [sp, #28]
 800e7e8:	4418      	add	r0, r3
 800e7ea:	f010 001f 	ands.w	r0, r0, #31
 800e7ee:	d047      	beq.n	800e880 <_dtoa_r+0x8c8>
 800e7f0:	f1c0 0320 	rsb	r3, r0, #32
 800e7f4:	2b04      	cmp	r3, #4
 800e7f6:	dd3b      	ble.n	800e870 <_dtoa_r+0x8b8>
 800e7f8:	9b07      	ldr	r3, [sp, #28]
 800e7fa:	f1c0 001c 	rsb	r0, r0, #28
 800e7fe:	4481      	add	r9, r0
 800e800:	4405      	add	r5, r0
 800e802:	4403      	add	r3, r0
 800e804:	9307      	str	r3, [sp, #28]
 800e806:	f1b9 0f00 	cmp.w	r9, #0
 800e80a:	dd05      	ble.n	800e818 <_dtoa_r+0x860>
 800e80c:	4659      	mov	r1, fp
 800e80e:	464a      	mov	r2, r9
 800e810:	4620      	mov	r0, r4
 800e812:	f7fe fdfd 	bl	800d410 <__lshift>
 800e816:	4683      	mov	fp, r0
 800e818:	9b07      	ldr	r3, [sp, #28]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	dd05      	ble.n	800e82a <_dtoa_r+0x872>
 800e81e:	4631      	mov	r1, r6
 800e820:	461a      	mov	r2, r3
 800e822:	4620      	mov	r0, r4
 800e824:	f7fe fdf4 	bl	800d410 <__lshift>
 800e828:	4606      	mov	r6, r0
 800e82a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e82c:	b353      	cbz	r3, 800e884 <_dtoa_r+0x8cc>
 800e82e:	4631      	mov	r1, r6
 800e830:	4658      	mov	r0, fp
 800e832:	f7fe fe41 	bl	800d4b8 <__mcmp>
 800e836:	2800      	cmp	r0, #0
 800e838:	da24      	bge.n	800e884 <_dtoa_r+0x8cc>
 800e83a:	2300      	movs	r3, #0
 800e83c:	4659      	mov	r1, fp
 800e83e:	220a      	movs	r2, #10
 800e840:	4620      	mov	r0, r4
 800e842:	f7fe fc32 	bl	800d0aa <__multadd>
 800e846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e848:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e84c:	4683      	mov	fp, r0
 800e84e:	2b00      	cmp	r3, #0
 800e850:	f000 8144 	beq.w	800eadc <_dtoa_r+0xb24>
 800e854:	2300      	movs	r3, #0
 800e856:	4639      	mov	r1, r7
 800e858:	220a      	movs	r2, #10
 800e85a:	4620      	mov	r0, r4
 800e85c:	f7fe fc25 	bl	800d0aa <__multadd>
 800e860:	9b04      	ldr	r3, [sp, #16]
 800e862:	4607      	mov	r7, r0
 800e864:	2b00      	cmp	r3, #0
 800e866:	dc4d      	bgt.n	800e904 <_dtoa_r+0x94c>
 800e868:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e86a:	2b02      	cmp	r3, #2
 800e86c:	dd4a      	ble.n	800e904 <_dtoa_r+0x94c>
 800e86e:	e011      	b.n	800e894 <_dtoa_r+0x8dc>
 800e870:	d0c9      	beq.n	800e806 <_dtoa_r+0x84e>
 800e872:	9a07      	ldr	r2, [sp, #28]
 800e874:	331c      	adds	r3, #28
 800e876:	441a      	add	r2, r3
 800e878:	4499      	add	r9, r3
 800e87a:	441d      	add	r5, r3
 800e87c:	4613      	mov	r3, r2
 800e87e:	e7c1      	b.n	800e804 <_dtoa_r+0x84c>
 800e880:	4603      	mov	r3, r0
 800e882:	e7f6      	b.n	800e872 <_dtoa_r+0x8ba>
 800e884:	f1b8 0f00 	cmp.w	r8, #0
 800e888:	dc36      	bgt.n	800e8f8 <_dtoa_r+0x940>
 800e88a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e88c:	2b02      	cmp	r3, #2
 800e88e:	dd33      	ble.n	800e8f8 <_dtoa_r+0x940>
 800e890:	f8cd 8010 	str.w	r8, [sp, #16]
 800e894:	9b04      	ldr	r3, [sp, #16]
 800e896:	b963      	cbnz	r3, 800e8b2 <_dtoa_r+0x8fa>
 800e898:	4631      	mov	r1, r6
 800e89a:	2205      	movs	r2, #5
 800e89c:	4620      	mov	r0, r4
 800e89e:	f7fe fc04 	bl	800d0aa <__multadd>
 800e8a2:	4601      	mov	r1, r0
 800e8a4:	4606      	mov	r6, r0
 800e8a6:	4658      	mov	r0, fp
 800e8a8:	f7fe fe06 	bl	800d4b8 <__mcmp>
 800e8ac:	2800      	cmp	r0, #0
 800e8ae:	f73f add3 	bgt.w	800e458 <_dtoa_r+0x4a0>
 800e8b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e8b4:	9d06      	ldr	r5, [sp, #24]
 800e8b6:	ea6f 0a03 	mvn.w	sl, r3
 800e8ba:	f04f 0900 	mov.w	r9, #0
 800e8be:	4631      	mov	r1, r6
 800e8c0:	4620      	mov	r0, r4
 800e8c2:	f7fe fbdb 	bl	800d07c <_Bfree>
 800e8c6:	2f00      	cmp	r7, #0
 800e8c8:	f43f aebd 	beq.w	800e646 <_dtoa_r+0x68e>
 800e8cc:	f1b9 0f00 	cmp.w	r9, #0
 800e8d0:	d005      	beq.n	800e8de <_dtoa_r+0x926>
 800e8d2:	45b9      	cmp	r9, r7
 800e8d4:	d003      	beq.n	800e8de <_dtoa_r+0x926>
 800e8d6:	4649      	mov	r1, r9
 800e8d8:	4620      	mov	r0, r4
 800e8da:	f7fe fbcf 	bl	800d07c <_Bfree>
 800e8de:	4639      	mov	r1, r7
 800e8e0:	4620      	mov	r0, r4
 800e8e2:	f7fe fbcb 	bl	800d07c <_Bfree>
 800e8e6:	e6ae      	b.n	800e646 <_dtoa_r+0x68e>
 800e8e8:	2600      	movs	r6, #0
 800e8ea:	4637      	mov	r7, r6
 800e8ec:	e7e1      	b.n	800e8b2 <_dtoa_r+0x8fa>
 800e8ee:	46ba      	mov	sl, r7
 800e8f0:	4637      	mov	r7, r6
 800e8f2:	e5b1      	b.n	800e458 <_dtoa_r+0x4a0>
 800e8f4:	40240000 	.word	0x40240000
 800e8f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8fa:	f8cd 8010 	str.w	r8, [sp, #16]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	f000 80f3 	beq.w	800eaea <_dtoa_r+0xb32>
 800e904:	2d00      	cmp	r5, #0
 800e906:	dd05      	ble.n	800e914 <_dtoa_r+0x95c>
 800e908:	4639      	mov	r1, r7
 800e90a:	462a      	mov	r2, r5
 800e90c:	4620      	mov	r0, r4
 800e90e:	f7fe fd7f 	bl	800d410 <__lshift>
 800e912:	4607      	mov	r7, r0
 800e914:	9b08      	ldr	r3, [sp, #32]
 800e916:	2b00      	cmp	r3, #0
 800e918:	d04c      	beq.n	800e9b4 <_dtoa_r+0x9fc>
 800e91a:	6879      	ldr	r1, [r7, #4]
 800e91c:	4620      	mov	r0, r4
 800e91e:	f7fe fb79 	bl	800d014 <_Balloc>
 800e922:	4605      	mov	r5, r0
 800e924:	693a      	ldr	r2, [r7, #16]
 800e926:	f107 010c 	add.w	r1, r7, #12
 800e92a:	3202      	adds	r2, #2
 800e92c:	0092      	lsls	r2, r2, #2
 800e92e:	300c      	adds	r0, #12
 800e930:	f7fe fb63 	bl	800cffa <memcpy>
 800e934:	2201      	movs	r2, #1
 800e936:	4629      	mov	r1, r5
 800e938:	4620      	mov	r0, r4
 800e93a:	f7fe fd69 	bl	800d410 <__lshift>
 800e93e:	46b9      	mov	r9, r7
 800e940:	4607      	mov	r7, r0
 800e942:	9b06      	ldr	r3, [sp, #24]
 800e944:	9307      	str	r3, [sp, #28]
 800e946:	9b02      	ldr	r3, [sp, #8]
 800e948:	f003 0301 	and.w	r3, r3, #1
 800e94c:	9308      	str	r3, [sp, #32]
 800e94e:	4631      	mov	r1, r6
 800e950:	4658      	mov	r0, fp
 800e952:	f7ff faa2 	bl	800de9a <quorem>
 800e956:	4649      	mov	r1, r9
 800e958:	4605      	mov	r5, r0
 800e95a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e95e:	4658      	mov	r0, fp
 800e960:	f7fe fdaa 	bl	800d4b8 <__mcmp>
 800e964:	463a      	mov	r2, r7
 800e966:	9002      	str	r0, [sp, #8]
 800e968:	4631      	mov	r1, r6
 800e96a:	4620      	mov	r0, r4
 800e96c:	f7fe fdbe 	bl	800d4ec <__mdiff>
 800e970:	68c3      	ldr	r3, [r0, #12]
 800e972:	4602      	mov	r2, r0
 800e974:	bb03      	cbnz	r3, 800e9b8 <_dtoa_r+0xa00>
 800e976:	4601      	mov	r1, r0
 800e978:	9009      	str	r0, [sp, #36]	; 0x24
 800e97a:	4658      	mov	r0, fp
 800e97c:	f7fe fd9c 	bl	800d4b8 <__mcmp>
 800e980:	4603      	mov	r3, r0
 800e982:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e984:	4611      	mov	r1, r2
 800e986:	4620      	mov	r0, r4
 800e988:	9309      	str	r3, [sp, #36]	; 0x24
 800e98a:	f7fe fb77 	bl	800d07c <_Bfree>
 800e98e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e990:	b9a3      	cbnz	r3, 800e9bc <_dtoa_r+0xa04>
 800e992:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e994:	b992      	cbnz	r2, 800e9bc <_dtoa_r+0xa04>
 800e996:	9a08      	ldr	r2, [sp, #32]
 800e998:	b982      	cbnz	r2, 800e9bc <_dtoa_r+0xa04>
 800e99a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e99e:	d029      	beq.n	800e9f4 <_dtoa_r+0xa3c>
 800e9a0:	9b02      	ldr	r3, [sp, #8]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	dd01      	ble.n	800e9aa <_dtoa_r+0x9f2>
 800e9a6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800e9aa:	9b07      	ldr	r3, [sp, #28]
 800e9ac:	1c5d      	adds	r5, r3, #1
 800e9ae:	f883 8000 	strb.w	r8, [r3]
 800e9b2:	e784      	b.n	800e8be <_dtoa_r+0x906>
 800e9b4:	4638      	mov	r0, r7
 800e9b6:	e7c2      	b.n	800e93e <_dtoa_r+0x986>
 800e9b8:	2301      	movs	r3, #1
 800e9ba:	e7e3      	b.n	800e984 <_dtoa_r+0x9cc>
 800e9bc:	9a02      	ldr	r2, [sp, #8]
 800e9be:	2a00      	cmp	r2, #0
 800e9c0:	db04      	blt.n	800e9cc <_dtoa_r+0xa14>
 800e9c2:	d123      	bne.n	800ea0c <_dtoa_r+0xa54>
 800e9c4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e9c6:	bb0a      	cbnz	r2, 800ea0c <_dtoa_r+0xa54>
 800e9c8:	9a08      	ldr	r2, [sp, #32]
 800e9ca:	b9fa      	cbnz	r2, 800ea0c <_dtoa_r+0xa54>
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	ddec      	ble.n	800e9aa <_dtoa_r+0x9f2>
 800e9d0:	4659      	mov	r1, fp
 800e9d2:	2201      	movs	r2, #1
 800e9d4:	4620      	mov	r0, r4
 800e9d6:	f7fe fd1b 	bl	800d410 <__lshift>
 800e9da:	4631      	mov	r1, r6
 800e9dc:	4683      	mov	fp, r0
 800e9de:	f7fe fd6b 	bl	800d4b8 <__mcmp>
 800e9e2:	2800      	cmp	r0, #0
 800e9e4:	dc03      	bgt.n	800e9ee <_dtoa_r+0xa36>
 800e9e6:	d1e0      	bne.n	800e9aa <_dtoa_r+0x9f2>
 800e9e8:	f018 0f01 	tst.w	r8, #1
 800e9ec:	d0dd      	beq.n	800e9aa <_dtoa_r+0x9f2>
 800e9ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e9f2:	d1d8      	bne.n	800e9a6 <_dtoa_r+0x9ee>
 800e9f4:	9b07      	ldr	r3, [sp, #28]
 800e9f6:	9a07      	ldr	r2, [sp, #28]
 800e9f8:	1c5d      	adds	r5, r3, #1
 800e9fa:	2339      	movs	r3, #57	; 0x39
 800e9fc:	7013      	strb	r3, [r2, #0]
 800e9fe:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ea02:	1e6a      	subs	r2, r5, #1
 800ea04:	2b39      	cmp	r3, #57	; 0x39
 800ea06:	d04d      	beq.n	800eaa4 <_dtoa_r+0xaec>
 800ea08:	3301      	adds	r3, #1
 800ea0a:	e052      	b.n	800eab2 <_dtoa_r+0xafa>
 800ea0c:	9a07      	ldr	r2, [sp, #28]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	f102 0501 	add.w	r5, r2, #1
 800ea14:	dd06      	ble.n	800ea24 <_dtoa_r+0xa6c>
 800ea16:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ea1a:	d0eb      	beq.n	800e9f4 <_dtoa_r+0xa3c>
 800ea1c:	f108 0801 	add.w	r8, r8, #1
 800ea20:	9b07      	ldr	r3, [sp, #28]
 800ea22:	e7c4      	b.n	800e9ae <_dtoa_r+0x9f6>
 800ea24:	9b06      	ldr	r3, [sp, #24]
 800ea26:	9a04      	ldr	r2, [sp, #16]
 800ea28:	1aeb      	subs	r3, r5, r3
 800ea2a:	4293      	cmp	r3, r2
 800ea2c:	f805 8c01 	strb.w	r8, [r5, #-1]
 800ea30:	d021      	beq.n	800ea76 <_dtoa_r+0xabe>
 800ea32:	4659      	mov	r1, fp
 800ea34:	2300      	movs	r3, #0
 800ea36:	220a      	movs	r2, #10
 800ea38:	4620      	mov	r0, r4
 800ea3a:	f7fe fb36 	bl	800d0aa <__multadd>
 800ea3e:	45b9      	cmp	r9, r7
 800ea40:	4683      	mov	fp, r0
 800ea42:	f04f 0300 	mov.w	r3, #0
 800ea46:	f04f 020a 	mov.w	r2, #10
 800ea4a:	4649      	mov	r1, r9
 800ea4c:	4620      	mov	r0, r4
 800ea4e:	d105      	bne.n	800ea5c <_dtoa_r+0xaa4>
 800ea50:	f7fe fb2b 	bl	800d0aa <__multadd>
 800ea54:	4681      	mov	r9, r0
 800ea56:	4607      	mov	r7, r0
 800ea58:	9507      	str	r5, [sp, #28]
 800ea5a:	e778      	b.n	800e94e <_dtoa_r+0x996>
 800ea5c:	f7fe fb25 	bl	800d0aa <__multadd>
 800ea60:	4639      	mov	r1, r7
 800ea62:	4681      	mov	r9, r0
 800ea64:	2300      	movs	r3, #0
 800ea66:	220a      	movs	r2, #10
 800ea68:	4620      	mov	r0, r4
 800ea6a:	f7fe fb1e 	bl	800d0aa <__multadd>
 800ea6e:	4607      	mov	r7, r0
 800ea70:	e7f2      	b.n	800ea58 <_dtoa_r+0xaa0>
 800ea72:	f04f 0900 	mov.w	r9, #0
 800ea76:	4659      	mov	r1, fp
 800ea78:	2201      	movs	r2, #1
 800ea7a:	4620      	mov	r0, r4
 800ea7c:	f7fe fcc8 	bl	800d410 <__lshift>
 800ea80:	4631      	mov	r1, r6
 800ea82:	4683      	mov	fp, r0
 800ea84:	f7fe fd18 	bl	800d4b8 <__mcmp>
 800ea88:	2800      	cmp	r0, #0
 800ea8a:	dcb8      	bgt.n	800e9fe <_dtoa_r+0xa46>
 800ea8c:	d102      	bne.n	800ea94 <_dtoa_r+0xadc>
 800ea8e:	f018 0f01 	tst.w	r8, #1
 800ea92:	d1b4      	bne.n	800e9fe <_dtoa_r+0xa46>
 800ea94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ea98:	1e6a      	subs	r2, r5, #1
 800ea9a:	2b30      	cmp	r3, #48	; 0x30
 800ea9c:	f47f af0f 	bne.w	800e8be <_dtoa_r+0x906>
 800eaa0:	4615      	mov	r5, r2
 800eaa2:	e7f7      	b.n	800ea94 <_dtoa_r+0xadc>
 800eaa4:	9b06      	ldr	r3, [sp, #24]
 800eaa6:	4293      	cmp	r3, r2
 800eaa8:	d105      	bne.n	800eab6 <_dtoa_r+0xafe>
 800eaaa:	2331      	movs	r3, #49	; 0x31
 800eaac:	9a06      	ldr	r2, [sp, #24]
 800eaae:	f10a 0a01 	add.w	sl, sl, #1
 800eab2:	7013      	strb	r3, [r2, #0]
 800eab4:	e703      	b.n	800e8be <_dtoa_r+0x906>
 800eab6:	4615      	mov	r5, r2
 800eab8:	e7a1      	b.n	800e9fe <_dtoa_r+0xa46>
 800eaba:	4b17      	ldr	r3, [pc, #92]	; (800eb18 <_dtoa_r+0xb60>)
 800eabc:	f7ff bae1 	b.w	800e082 <_dtoa_r+0xca>
 800eac0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	f47f aabb 	bne.w	800e03e <_dtoa_r+0x86>
 800eac8:	4b14      	ldr	r3, [pc, #80]	; (800eb1c <_dtoa_r+0xb64>)
 800eaca:	f7ff bada 	b.w	800e082 <_dtoa_r+0xca>
 800eace:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ead0:	2b01      	cmp	r3, #1
 800ead2:	f77f ae3f 	ble.w	800e754 <_dtoa_r+0x79c>
 800ead6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ead8:	9308      	str	r3, [sp, #32]
 800eada:	e653      	b.n	800e784 <_dtoa_r+0x7cc>
 800eadc:	9b04      	ldr	r3, [sp, #16]
 800eade:	2b00      	cmp	r3, #0
 800eae0:	dc03      	bgt.n	800eaea <_dtoa_r+0xb32>
 800eae2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800eae4:	2b02      	cmp	r3, #2
 800eae6:	f73f aed5 	bgt.w	800e894 <_dtoa_r+0x8dc>
 800eaea:	9d06      	ldr	r5, [sp, #24]
 800eaec:	4631      	mov	r1, r6
 800eaee:	4658      	mov	r0, fp
 800eaf0:	f7ff f9d3 	bl	800de9a <quorem>
 800eaf4:	9b06      	ldr	r3, [sp, #24]
 800eaf6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800eafa:	f805 8b01 	strb.w	r8, [r5], #1
 800eafe:	9a04      	ldr	r2, [sp, #16]
 800eb00:	1aeb      	subs	r3, r5, r3
 800eb02:	429a      	cmp	r2, r3
 800eb04:	ddb5      	ble.n	800ea72 <_dtoa_r+0xaba>
 800eb06:	4659      	mov	r1, fp
 800eb08:	2300      	movs	r3, #0
 800eb0a:	220a      	movs	r2, #10
 800eb0c:	4620      	mov	r0, r4
 800eb0e:	f7fe facc 	bl	800d0aa <__multadd>
 800eb12:	4683      	mov	fp, r0
 800eb14:	e7ea      	b.n	800eaec <_dtoa_r+0xb34>
 800eb16:	bf00      	nop
 800eb18:	0800faed 	.word	0x0800faed
 800eb1c:	0800fae0 	.word	0x0800fae0

0800eb20 <memchr>:
 800eb20:	b510      	push	{r4, lr}
 800eb22:	b2c9      	uxtb	r1, r1
 800eb24:	4402      	add	r2, r0
 800eb26:	4290      	cmp	r0, r2
 800eb28:	4603      	mov	r3, r0
 800eb2a:	d101      	bne.n	800eb30 <memchr+0x10>
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	e003      	b.n	800eb38 <memchr+0x18>
 800eb30:	781c      	ldrb	r4, [r3, #0]
 800eb32:	3001      	adds	r0, #1
 800eb34:	428c      	cmp	r4, r1
 800eb36:	d1f6      	bne.n	800eb26 <memchr+0x6>
 800eb38:	4618      	mov	r0, r3
 800eb3a:	bd10      	pop	{r4, pc}

0800eb3c <memmove>:
 800eb3c:	4288      	cmp	r0, r1
 800eb3e:	b510      	push	{r4, lr}
 800eb40:	eb01 0302 	add.w	r3, r1, r2
 800eb44:	d807      	bhi.n	800eb56 <memmove+0x1a>
 800eb46:	1e42      	subs	r2, r0, #1
 800eb48:	4299      	cmp	r1, r3
 800eb4a:	d00a      	beq.n	800eb62 <memmove+0x26>
 800eb4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb50:	f802 4f01 	strb.w	r4, [r2, #1]!
 800eb54:	e7f8      	b.n	800eb48 <memmove+0xc>
 800eb56:	4283      	cmp	r3, r0
 800eb58:	d9f5      	bls.n	800eb46 <memmove+0xa>
 800eb5a:	1881      	adds	r1, r0, r2
 800eb5c:	1ad2      	subs	r2, r2, r3
 800eb5e:	42d3      	cmn	r3, r2
 800eb60:	d100      	bne.n	800eb64 <memmove+0x28>
 800eb62:	bd10      	pop	{r4, pc}
 800eb64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eb68:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800eb6c:	e7f7      	b.n	800eb5e <memmove+0x22>

0800eb6e <_malloc_usable_size_r>:
 800eb6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb72:	1f18      	subs	r0, r3, #4
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	bfbc      	itt	lt
 800eb78:	580b      	ldrlt	r3, [r1, r0]
 800eb7a:	18c0      	addlt	r0, r0, r3
 800eb7c:	4770      	bx	lr
	...

0800eb80 <trunc>:
 800eb80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb82:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800eb86:	f2a5 32ff 	subw	r2, r5, #1023	; 0x3ff
 800eb8a:	2a13      	cmp	r2, #19
 800eb8c:	4603      	mov	r3, r0
 800eb8e:	460c      	mov	r4, r1
 800eb90:	dc10      	bgt.n	800ebb4 <trunc+0x34>
 800eb92:	2a00      	cmp	r2, #0
 800eb94:	bfb3      	iteet	lt
 800eb96:	2000      	movlt	r0, #0
 800eb98:	2000      	movge	r0, #0
 800eb9a:	4b10      	ldrge	r3, [pc, #64]	; (800ebdc <trunc+0x5c>)
 800eb9c:	f001 4100 	andlt.w	r1, r1, #2147483648	; 0x80000000
 800eba0:	bfa4      	itt	ge
 800eba2:	fa43 f202 	asrge.w	r2, r3, r2
 800eba6:	ea24 0102 	bicge.w	r1, r4, r2
 800ebaa:	4603      	mov	r3, r0
 800ebac:	460c      	mov	r4, r1
 800ebae:	4618      	mov	r0, r3
 800ebb0:	4621      	mov	r1, r4
 800ebb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebb4:	2a33      	cmp	r2, #51	; 0x33
 800ebb6:	dd07      	ble.n	800ebc8 <trunc+0x48>
 800ebb8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800ebbc:	d1f7      	bne.n	800ebae <trunc+0x2e>
 800ebbe:	4602      	mov	r2, r0
 800ebc0:	460b      	mov	r3, r1
 800ebc2:	f7f1 fad3 	bl	800016c <__adddf3>
 800ebc6:	e7f0      	b.n	800ebaa <trunc+0x2a>
 800ebc8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ebcc:	f2a5 4513 	subw	r5, r5, #1043	; 0x413
 800ebd0:	fa22 f505 	lsr.w	r5, r2, r5
 800ebd4:	ea20 0005 	bic.w	r0, r0, r5
 800ebd8:	e7e7      	b.n	800ebaa <trunc+0x2a>
 800ebda:	bf00      	nop
 800ebdc:	000fffff 	.word	0x000fffff

0800ebe0 <_init>:
 800ebe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebe2:	bf00      	nop
 800ebe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ebe6:	bc08      	pop	{r3}
 800ebe8:	469e      	mov	lr, r3
 800ebea:	4770      	bx	lr

0800ebec <_fini>:
 800ebec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebee:	bf00      	nop
 800ebf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ebf2:	bc08      	pop	{r3}
 800ebf4:	469e      	mov	lr, r3
 800ebf6:	4770      	bx	lr
