# Half-Adder-on-Vivado
Designed and verified a Half Adder in Verilog HDL using inputs a, b and outputs s, c. Implemented XOR and AND logic, tested via manual stimulus, and verified through simulation in Vivado. Performed RTL and Technology Schematic analysis to confirm correct functional behavior.
