## -*- coding: utf-8 -*-
<%
num_list = map ((lambda x : '%02d' % x), xrange(32))
%>
	port (
		CLK_DC	:	in	std_logic;
%for x in num_list:
		REG_${x}	:	in	${oc.reg_t()};
%endfor
		N_REG_IN	:	in	std_logic_vector (4 downto 0);
		REG_OUT	:	out	${oc.reg_t()} := (others=>'0')
	);
<%namespace name="oc" file="macro.tmp"/>

