/*
 * Copyright 2016 Technexion Ltd.
 *
 * Author: Alvin Chen<alvin.chen@technexion.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

#define EDM_TEP1_GPIO_DEFS()							\
&gpio2 {									\
	gpio-line-names =							\
		"", "", "", "", "GPIO_PORT1_IO3", "", "", "",			\
		"", "", "", "", "", "", "", "",					\
		"", "", "", "", "", "", "", "",					\
		"", "", "", "", "", "", "", "";					\
	pinctrl-0 = <&pinctrl_gpio2>;						\
};										\
										\
&gpio5 {									\
	gpio-line-names =							\
		"", "", "GPIO_PORT1_IO2", "", "", "", "", "",			\
		"", "", "", "", "GPIO_PORT1_IO4", "GPIO_PORT1_IO1", "", "",	\
		"", "", "", "", "", "", "", "",					\
		"", "", "", "", "", "", "", "";					\
	pinctrl-0 = <&pinctrl_gpio5>;						\
}

/ {
	aliases {
		mxcfb0 = &mxcfb1;
	};

	memory {
		reg = <0x80000000 0x80000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
		compatible = "shared-dma-pool";
		reusable;
		size = <0x14000000>;
		linux,cma-default;
		};
	};

	backlight_lcd {
		compatible = "pwm-backlight";
		pwms = <&pwm3 0 50000 0>;
		brightness-levels = <0 36 72 108 144 180 216 255>;
		default-brightness-level = <6>;
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_2p5v: 2p5v {
			compatible = "regulator-fixed";
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usb_otg1_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usbotg1_pwr>;
			gpio = <&gpio1 5 GPIO_ACTIVE_LOW>;
			enable-active-low;
		};

		reg_usb_otg2_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_otg2_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};

		reg_vref_1v8: regulator@5 {
			compatible = "regulator-fixed";
			reg = <5>;
			regulator-name = "vref-1v8";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
		};

		reg_vref_3v3: regulator@6 {
			compatible = "regulator-fixed";
			regulator-name = "vref-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		lcd_on: lcd_on {
			compatible = "regulator-fixed";
			regulator-name = "LCD_VDD";
			reg = <0>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_lcd_vdden>;
			gpio = <&gpio3 4 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-boot-on;
		};

		reg_pcie_switch1: pcie_switch1 {
			compatible = "regulator-fixed";
			regulator-name = "PCIE_SWITCH1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_pcie_switch1>;
			gpio = <&gpio2 12 GPIO_ACTIVE_HIGH>;
			enable-active-low;
			regulator-always-on;
		};

		reg_pcie_switch2: pcie_switch2 {
			compatible = "regulator-fixed";
			regulator-name = "PCIE_SWITCH2";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_pcie_switch2>;
			gpio = <&gpio2 13 GPIO_ACTIVE_HIGH>;
			enable-active-low;
			regulator-always-on;
		};
	};

	clocks {
		sys_mclk: clock {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24576000>;
		};
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcdif";
		interface_pix_fmt = "RGB24";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	gpio-leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ext_gpioled_tep1>;
		tep1_led {
			label = "imx7d_tep1_led";
			gpios = <&gpio6 19 GPIO_ACTIVE_HIGH>;
		};
	};
};

&cpu0 {
	cpu-supply = <&sw1a_reg>;
};

&cpu1 {
	cpu-supply = <&sw1a_reg>;
};

EDM_TEP1_GPIO_DEFS();

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	tep1-imx7d {
		pinctrl_pcie_switch1: pcie_switch1_ctrlgrp {
			fsl,pins = <
				MX7D_PAD_EPDC_DATA12__GPIO2_IO12	0x15
			>;
		};

		pinctrl_pcie_switch2: pcie_switch2_ctrlgrp {
			fsl,pins = <
				MX7D_PAD_EPDC_DATA13__GPIO2_IO13	0x15
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX7D_PAD_ECSPI1_MISO__ECSPI1_MISO	0x2
				MX7D_PAD_ECSPI1_MOSI__ECSPI1_MOSI	0x2
				MX7D_PAD_ECSPI1_SCLK__ECSPI1_SCLK	0x2
			>;
		};

		pinctrl_ecspi1_cs: ecspi1_cs_grp {
			fsl,pins = <
				MX7D_PAD_ECSPI1_SS0__GPIO4_IO19	0x15
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX7D_PAD_SD2_CD_B__ENET1_MDIO				0x3
				MX7D_PAD_SD2_WP__ENET1_MDC				0x3
				MX7D_PAD_EPDC_DATA06__GPIO2_IO6				0x3  /* MDIO interrupt */
				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC		0x3
				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0		0x3
				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1		0x3
				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2		0x3
				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3		0x3
				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL		0x3
				MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC		0x3
				MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0		0x3
				MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1		0x3
				MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2		0x3
				MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3		0x3
				MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL		0x3
				MX7D_PAD_SD2_RESET_B__GPIO5_IO11			0x3  /* Ethernet reset */
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX7D_PAD_EPDC_DATA07__GPIO2_IO7			0x3  /* MDIO interrupt*/
				MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC		0x3
				MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0		0x3
				MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1		0x3
				MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2		0x3
				MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3		0x3
				MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL		0x3
				MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC		0x3
				MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0		0x3
				MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1		0x3
				MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2		0x3
				MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3		0x3
				MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL		0x3
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX7D_PAD_I2C1_SDA__I2C1_SDA	0x4000007f
				MX7D_PAD_I2C1_SCL__I2C1_SCL	0x4000007f
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX7D_PAD_I2C2_SDA__I2C2_SDA	0x4000007f
				MX7D_PAD_I2C2_SCL__I2C2_SCL	0x4000007f
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX7D_PAD_I2C3_SDA__I2C3_SDA	0x4000007f
				MX7D_PAD_I2C3_SCL__I2C3_SCL	0x4000007f
			>;
		};

		pinctrl_pcie: pcie_ctrlgrp {
			fsl,pins = <
				MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31	0x15	/* POWER_ON_OFF */
				MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30	0x15	/* M2_RST */
				MX7D_PAD_SAI1_RX_DATA__GPIO6_IO12	0x15	/* WAKE_WWAN */
				MX7D_PAD_SAI1_TX_BCLK__GPIO6_IO13	0x15	/* pcie CLKREQ */
				MX7D_PAD_SAI1_TX_SYNC__GPIO6_IO14	0x15	/* pcie PEWAKE */
				MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15	0x15	/* pcie PERST */
				MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17	0x15	/* GPS_DISABLE */
				MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22	0x15	/* WAN_nDISABLE1 */
			>;
		};

		pinctrl_lcdif_dat: lcdifdatgrp {
			fsl,pins = <
				MX7D_PAD_LCD_DATA00__LCD_DATA0	0x79
				MX7D_PAD_LCD_DATA01__LCD_DATA1	0x79
				MX7D_PAD_LCD_DATA02__LCD_DATA2	0x79
				MX7D_PAD_LCD_DATA03__LCD_DATA3	0x79
				MX7D_PAD_LCD_DATA04__LCD_DATA4	0x79
				MX7D_PAD_LCD_DATA05__LCD_DATA5	0x79
				MX7D_PAD_LCD_DATA06__LCD_DATA6	0x79
				MX7D_PAD_LCD_DATA07__LCD_DATA7	0x79
				MX7D_PAD_LCD_DATA08__LCD_DATA8	0x79
				MX7D_PAD_LCD_DATA09__LCD_DATA9	0x79
				MX7D_PAD_LCD_DATA10__LCD_DATA10	0x79
				MX7D_PAD_LCD_DATA11__LCD_DATA11	0x79
				MX7D_PAD_LCD_DATA12__LCD_DATA12	0x79
				MX7D_PAD_LCD_DATA13__LCD_DATA13	0x79
				MX7D_PAD_LCD_DATA14__LCD_DATA14	0x79
				MX7D_PAD_LCD_DATA15__LCD_DATA15	0x79
				MX7D_PAD_LCD_DATA16__LCD_DATA16	0x79
				MX7D_PAD_LCD_DATA17__LCD_DATA17	0x79
				MX7D_PAD_LCD_DATA18__LCD_DATA18	0x79
				MX7D_PAD_LCD_DATA19__LCD_DATA19	0x79
				MX7D_PAD_LCD_DATA20__LCD_DATA20	0x79
				MX7D_PAD_LCD_DATA21__LCD_DATA21	0x79
				MX7D_PAD_LCD_DATA22__LCD_DATA22	0x79
				MX7D_PAD_LCD_DATA23__LCD_DATA23	0x79
			>;
		};

		pinctrl_lcdif_ctrl: lcdifctrlgrp {
			fsl,pins = <
				MX7D_PAD_LCD_CLK__LCD_CLK	0x79
				MX7D_PAD_LCD_ENABLE__LCD_ENABLE	0x78
				MX7D_PAD_LCD_VSYNC__LCD_VSYNC	0x78
				MX7D_PAD_LCD_HSYNC__LCD_HSYNC	0x78
			>;
		};

		pinctrl_lcd_vdden: lcd_vdden {
			fsl,pins = <
				MX7D_PAD_LCD_RESET__GPIO3_IO4	0x14
			>;
		};

		pinctrl_sai1: sai1grp {
			fsl,pins = <
				MX7D_PAD_ENET1_RX_CLK__SAI1_TX_BCLK	0x1f
				MX7D_PAD_ENET1_CRS__SAI1_TX_SYNC	0x1f
				MX7D_PAD_ENET1_COL__SAI1_TX_DATA0	0x30
				MX7D_PAD_ENET1_TX_CLK__SAI1_RX_DATA0	0x1f
			>;
		};

		pinctrl_pwm1: pwm1 {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO08__PWM1_OUT	0x7f
			>;
		};

		pinctrl_pwm2: pwm2 {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO09__PWM2_OUT	0x7f
			>;
		};

		pinctrl_pwm4: pwm4 {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO11__PWM4_OUT	0x7f
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX	0x79
				MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX	0x79
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX	0x79
				MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX	0x79
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX	0x79
				MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX	0x79
			>;
		};

		pinctrl_can_1: can-1 {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO12__FLEXCAN1_RX	0x59
				MX7D_PAD_GPIO1_IO13__FLEXCAN1_TX	0x59
			>;
		};

		pinctrl_can_2: can-2 {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO14__FLEXCAN2_RX	0x59
				MX7D_PAD_GPIO1_IO15__FLEXCAN2_TX	0x59
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x7B
				MX7D_PAD_SD1_CLK__SD1_CLK	0x1B
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x7B
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x7B
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x7B
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x7B
				MX7D_PAD_SD1_CD_B__GPIO5_IO0	0x7B /* baseboard sd cd pin */
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x5a
				MX7D_PAD_SD1_CLK__SD1_CLK	0x1a
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x5a
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x5a
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x5a
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x5a
				MX7D_PAD_SD1_CD_B__GPIO5_IO0	0x15
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x5b
				MX7D_PAD_SD1_CLK__SD1_CLK	0x1b
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x5b
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x5b
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x5b
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x5b
				MX7D_PAD_SD1_CD_B__GPIO5_IO0	0x15
			>;
		};

		pinctrl_m2_cfg: m2cfggrp {
			fsl,pins = <
				MX7D_PAD_SD2_DATA0__GPIO5_IO14	0x5b	/* M2 CONFIG_0 */
				MX7D_PAD_SD2_DATA1__GPIO5_IO15	0x5b	/* M2 CONFIG_1 */
				MX7D_PAD_SD2_DATA2__GPIO5_IO16	0x5b	/* M2 CONFIG_2 */
				MX7D_PAD_SD2_DATA3__GPIO5_IO17	0x5b	/* M2 CONFIG_3 */
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX7D_PAD_SD3_CMD__SD3_CMD		0x59
				MX7D_PAD_SD3_CLK__SD3_CLK		0x19
				MX7D_PAD_SD3_DATA0__SD3_DATA0		0x59
				MX7D_PAD_SD3_DATA1__SD3_DATA1		0x59
				MX7D_PAD_SD3_DATA2__SD3_DATA2		0x59
				MX7D_PAD_SD3_DATA3__SD3_DATA3		0x59
				MX7D_PAD_SD3_DATA4__SD3_DATA4		0x59
				MX7D_PAD_SD3_DATA5__SD3_DATA5		0x59
				MX7D_PAD_SD3_DATA6__SD3_DATA6		0x59
				MX7D_PAD_SD3_DATA7__SD3_DATA7		0x59
			>;
		};

		pinctrl_backlight: backlight {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO10__PWM3_OUT		0x0
			>;
		};

		pinctrl_hog_1: gpio_ctrlgrp {
			fsl,pins = <
				MX7D_PAD_I2C4_SDA__GPIO4_IO15		0x15	/* fec power */
			>;
		};

		pinctrl_ext_gpioled_tep1: gpioledgrp {
			fsl,pins = <
				MX7D_PAD_SAI2_TX_SYNC__GPIO6_IO19	0x0b0b0
			>;
		};

		pinctrl_ft5606_irq: ft5606-touch-irq {
			fsl,pins = <
				MX7D_PAD_EPDC_DATA11__GPIO2_IO11	0x59	/* touch irq */
			>;
		};

		pinctrl_ft5606_reset: ft5606-touch-reset {
			fsl,pins = <
				MX7D_PAD_EPDC_DATA10__GPIO2_IO10	0x59	/* touch rest */
			>;
		};

		pinctrl_gpio2: gpio2grp {
			fsl,pins = <
				MX7D_PAD_EPDC_DATA04__GPIO2_IO4		0x15
			>;
		};

		pinctrl_gpio5: gpio5grp {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__GPIO5_IO13		0x15
				MX7D_PAD_SD1_RESET_B__GPIO5_IO2		0x15
				MX7D_PAD_SD2_CLK__GPIO5_IO12		0x15
			>;
		};
	};
};

&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
		     &pinctrl_lcdif_ctrl>;
	lcd-supply = <&lcd_on>;
	display = <&display0>;
	status = "okay";

	display0: display {
		bits-per-pixel = <24>;
		bus-width = <24>;
		fbpix = "ABGR32";
		display-timings {
			native-mode = <&timing0>;
			timing0: timing0 {
				clock-frequency = <33260000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <11>;
				hfront-porch = <11>;
				vback-porch = <12>;
				vfront-porch = <11>;
				hsync-len = <46>;
				vsync-len = <210>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <1>;
				interlaced =  <0>;
			};
		};
	};
};

&sai1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai1>;
	assigned-clocks = <&clks IMX7D_SAI1_ROOT_SRC>,
			  <&clks IMX7D_SAI1_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	assigned-clock-rates = <0>, <24576000>;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&pwm3 { /* Backlight */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_backlight>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&sdma {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	assigned-clocks = <&clks IMX7D_UART2_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
	status = "okay";
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	vbus-supply = <&reg_usb_otg2_vbus>;
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	cd-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
	bus-width = <4>;
	vmmc-supply = <&reg_vref_3v3>;
	enable-sdio-wakeup;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&usdhc3 { /* Module eMMC */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
	assigned-clock-rates = <400000000>;
	bus-width = <8>;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: pfuze3000@8 {
	compatible = "fsl,pfuze3000";
	reg = <0x8>;
	fsl,lpsr-mode;

	regulators {
		sw1a_reg: sw1a {
			regulator-min-microvolt = <700000>;
			regulator-max-microvolt = <3300000>;
			regulator-boot-on;
			regulator-always-on;
			regulator-ramp-delay = <6250>;
		};
		/* use sw1c_reg to align with pfuze100/pfuze200 */
		sw1c_reg: sw1b {
			regulator-min-microvolt = <700000>;
			regulator-max-microvolt = <1475000>;
			regulator-boot-on;
			regulator-always-on;
			regulator-ramp-delay = <6250>;
		};

		sw2_reg: sw2 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1850000>;
			regulator-boot-on;
			regulator-always-on;
		};
		sw3a_reg: sw3 {
			regulator-min-microvolt = <900000>;
			regulator-max-microvolt = <1650000>;
			regulator-boot-on;
			regulator-always-on;
		};

		swbst_reg: swbst {
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5150000>;
		};

		snvs_reg: vsnvs {
			regulator-min-microvolt = <1000000>;
			regulator-max-microvolt = <3000000>;
			regulator-boot-on;
			regulator-always-on;
		};

		vref_reg: vrefddr {
			regulator-boot-on;
			regulator-always-on;
		};

		vgen1_reg: vldo1 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		vgen2_reg: vldo2 {
			regulator-min-microvolt = <800000>;
			regulator-max-microvolt = <1550000>;
		};

		vgen3_reg: vccsd {
			regulator-min-microvolt = <2850000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		vgen4_reg: v33 {
			regulator-min-microvolt = <2850000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		vgen5_reg: vldo3 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		vgen6_reg: vldo4 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
	polytouch: edt-ft5x06@38 {
		compatible = "edt,edt-ft5x06";
		reg = <0x38>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ft5606_irq &pinctrl_ft5606_reset>; /* Touch IRQ and Touch Reset */
		reset-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>; /* GPIO_P264 J1B-264 */
		interrupt-parent = <&gpio2>; /* GPIO_P261 J1B-261 */
		interrupts = <11 0>;
		touchscreen-size-x = <800>;
		touchscreen-size-y = <480>;
	};

	ds1337: rtc@68 {
		compatible = "mxim,ds1337";
		reg = <0x68>;
	};
};

&i2c3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};

&ecspi1 {
	num-cs = <0>;
	cs-gpios = <&gpio4 19 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
	status = "okay";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can_1>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can_2>;
	status = "okay";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
};

&iomuxc_lpsr {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_2>;

	tep1-imx7d-miscpins {
		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B		0x74
			>;
		};

		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7		0x59 /* pmic sd_vel pin */
			>;
		};

		pinctrl_usbotg1_pwr: usbotg_pwr {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5		0x14
			>;
		};
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-reset-gpios = <&gpio5 11 0>;
	assigned-clocks = <&clks IMX7D_ENET1_TIME_ROOT_SRC>,
			  <&clks IMX7D_ENET1_TIME_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
	assigned-clock-rates = <0>, <100000000>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};

		ethphy1: ethernet-phy@2 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <2>;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	assigned-clocks = <&clks IMX7D_ENET2_TIME_ROOT_SRC>,
			  <&clks IMX7D_ENET2_TIME_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
	assigned-clock-rates = <0>, <100000000>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	fsl,magic-packet;
	status = "okay";
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	power-on-gpio = <&gpio2 31 GPIO_ACTIVE_HIGH>;
	disable-gpio = <&gpio6 22 GPIO_ACTIVE_HIGH>;
	clkreq-gpio = <&gpio6 13 GPIO_ACTIVE_HIGH>;
	wake-gpio = <&gpio6 14 GPIO_ACTIVE_HIGH>;
	reset-gpio = <&gpio6 15 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&epxp {
	status = "okay";
};

&adc1 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&adc2 {
	vref-supply = <&reg_vref_1v8>;
	status = "disabled";
};
