# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Sequence_Detector_behav_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/Sequence_Detector_behav.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:53 on Jul 08,2021
# vcom -reportprogress 300 -93 -work work D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/Sequence_Detector_behav.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sequence_Detector_behav
# -- Compiling architecture behav of Sequence_Detector_behav
# End time: 09:38:53 on Jul 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/DUT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:53 on Jul 08,2021
# vcom -reportprogress 300 -93 -work work D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/DUT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 09:38:53 on Jul 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:53 on Jul 08,2021
# vcom -reportprogress 300 -93 -work work D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_tb
# -- Compiling architecture tb of my_tb
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd(22): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd(23): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd(29): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Sequence_Detector/Sequence_Detector_behav/my_tb.vhd(31): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 09:38:53 on Jul 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  my_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" my_tb 
# Start time: 09:38:53 on Jul 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_tb(tb)
# Loading work.sequence_detector_behav(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 09:39:32 on Jul 08,2021, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
