module MemoriaROM(input [7:0] idata,
				input [2:0] addr,
				input rom_iclk,
				output [7:0] odata);
				
	reg [7:0] rom [4:0];
	 
  always @(posedge rom_iclk) 
     begin	 
     rom[addr] <= idata;
	  end

  initial begin
    rom[0] = 3'b000; 
    rom[1] = 3'b001;
    rom[2] = 3'b010;
    rom[3] = 3'b011;
    rom[4] = 3'b100; 
   end
endmodule 