// Seed: 1327472515
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri0  id_1,
    output tri0  id_2,
    output tri0  id_3,
    output tri   id_4,
    output tri   id_5,
    input  uwire id_6,
    input  uwire id_7
);
  always @(posedge id_7, id_3++) $display(1);
  wire id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9, id_9, id_9, id_10, id_10
  );
  wire id_11;
endmodule
