{"version":"1.1.0","info":[["/home/jan/git/coge/dataset/designs/ALU.sv",[[[[[["ALU",[[0,0],[17,2]],[[0,7],[0,10]],[],["module"]],[117,null]],[[["CLK",[[1,4],[1,19]],[[1,16],[1,19]],["ALU"],["port","logic"]],["RST",[[2,4],[2,19]],[[2,16],[2,19]],["ALU"],["port","logic"]],["ACT",[[3,4],[3,19]],[[3,16],[3,19]],["ALU"],["port","logic"]],["OP",[[5,4],[5,24]],[[5,22],[5,24]],["ALU"],["port","logic"]],["MOVI",[[6,4],[6,26]],[[6,22],[6,26]],["ALU"],["port","logic"]],["REG_A",[[7,4],[7,27]],[[7,22],[7,27]],["ALU"],["port","logic"]],["REG_B",[[8,4],[8,27]],[[8,22],[8,27]],["ALU"],["port","logic"]],["MEM",[[9,4],[9,25]],[[9,22],[9,25]],["ALU"],["port","logic"]],["IMM",[[10,4],[10,25]],[[10,22],[10,25]],["ALU"],["port","logic"]],["DATA",[[12,4],[12,27]],[[12,23],[12,27]],["ALU"],["port","logic"]],["RDY",[[13,4],[13,26]],[[13,23],[13,26]],["ALU"],["port","logic"]],["VLD",[[14,4],[14,26]],[[14,23],[14,26]],["ALU"],["port","logic"]],["COVERAGE_CAPTURE",[[16,4],[16,32]],[[16,16],[16,32]],["ALU"],["port","logic"]],["INIT",[[39,9],[39,16]],[[39,9],[39,16]],["ALU"],["enum_member","#AnonymousEnum0"]],["FIRST_STAGE",[[41,10],[41,21]],[[41,10],[41,21]],["ALU"],["enum_member","#AnonymousEnum0"]],["MUL_FIRST_STAGE",[[43,4],[43,28]],[[43,4],[43,28]],["ALU"],["enum_member","#AnonymousEnum0"]],["MUL_SECOND_STAGE",[[43,38],[44,10]],[[43,38],[44,10]],["ALU"],["enum_member","#AnonymousEnum0"]],["state_type",[[37,4],[44,28]],[[44,17],[44,27]],["ALU"],["typedef","#AnonymousEnum0"]],["state_curr",[[44,35],[47,8]],[[46,16],[47,8]],["ALU"],["variable","state_type"]],["state_next",[[47,18],[48,30]],[[48,13],[48,30]],["ALU"],["variable","state_type"]],["operand_A",[[48,38],[50,12]],[[49,31],[50,12]],["ALU"],["variable","logic"]],["operand_B",[[50,18],[51,30]],[[51,19],[51,30]],["ALU"],["variable","logic"]],["norm_res",[[52,8],[56,8]],[[55,21],[56,8]],["ALU"],["variable","logic"]],["mult_res",[[56,21],[58,16]],[[58,8],[58,16]],["ALU"],["variable","logic"]],["mult_req",[[58,22],[60,16]],[[59,20],[60,16]],["ALU"],["variable","logic"]]]]]]],null,0]],["/home/jan/git/coge/src/prev/arithmetic_unit.sv",[[[[[["arithmetic_unit",[[0,0],[16,2]],[[0,7],[0,22]],[],["module"]],[85,null]],[[["CLK",[[1,4],[1,19]],[[1,16],[1,19]],["arithmetic_unit"],["port","logic"]],["RST",[[2,4],[2,19]],[[2,16],[2,19]],["arithmetic_unit"],["port","logic"]],["ACT",[[3,4],[3,19]],[[3,16],[3,19]],["arithmetic_unit"],["port","logic"]],["COV",[[5,4],[5,19]],[[5,16],[5,19]],["arithmetic_unit"],["port","logic"]],["OP_CODE",[[7,4],[7,30]],[[7,23],[7,30]],["arithmetic_unit"],["port","logic"]],["MOVI",[[8,4],[8,27]],[[8,23],[8,27]],["arithmetic_unit"],["port","logic"]],["REG_A",[[9,4],[9,28]],[[9,23],[9,28]],["arithmetic_unit"],["port","logic"]],["REG_B",[[10,4],[10,28]],[[10,23],[10,28]],["arithmetic_unit"],["port","logic"]],["MEM",[[11,4],[11,26]],[[11,23],[11,26]],["arithmetic_unit"],["port","logic"]],["IMM",[[12,4],[12,26]],[[12,23],[12,26]],["arithmetic_unit"],["port","logic"]],["DATA",[[14,4],[14,28]],[[14,24],[14,28]],["arithmetic_unit"],["port","logic"]],["DATA_VALID",[[15,4],[15,34]],[[15,24],[15,34]],["arithmetic_unit"],["port","logic"]],["ADD",[[30,26],[31,16]],[[30,26],[31,4]],["arithmetic_unit"],["enum_member","#AnonymousEnum1"]],["SUB",[[31,26],[33,28]],[[31,26],[33,4]],["arithmetic_unit"],["enum_member","#AnonymousEnum1"]],["MUL",[[35,15],[36,18]],[[35,15],[35,21]],["arithmetic_unit"],["enum_member","#AnonymousEnum1"]],["DIV",[[37,12],[37,36]],[[37,12],[37,17]],["arithmetic_unit"],["enum_member","#AnonymousEnum1"]],["opcode_t",[[27,14],[38,29]],[[38,14],[38,28]],["arithmetic_unit"],["typedef","#AnonymousEnum1"]],["operand_a",[[38,35],[40,12]],[[39,29],[40,12]],["arithmetic_unit"],["variable","logic"]],["operand_b",[[40,18],[44,4]],[[42,4],[44,4]],["arithmetic_unit"],["variable","logic"]],["mul_counter",[[59,24],[61,59]],[[61,20],[61,59]],["arithmetic_unit"],["variable","logic"]],["mul_busy",[[62,26],[63,24]],[[62,40],[63,24]],["arithmetic_unit"],["variable","logic"]]]]]]],null,0]],["/home/jan/git/coge/src/prev/logs/arithmetic_unit.sv",[[[[[["arithmetic_unit",[[1,8],[17,10]],[[1,15],[1,30]],[],["module"]],[87,null]],[[["CLK",[[2,0],[2,27]],[[2,24],[2,27]],["arithmetic_unit"],["port","logic"]],["RST",[[3,0],[3,27]],[[3,24],[3,27]],["arithmetic_unit"],["port","logic"]],["ACT",[[4,0],[4,27]],[[4,24],[4,27]],["arithmetic_unit"],["port","logic"]],["COV",[[6,0],[6,27]],[[6,24],[6,27]],["arithmetic_unit"],["port","logic"]],["OP_CODE",[[8,0],[8,38]],[[8,31],[8,38]],["arithmetic_unit"],["port","logic"]],["MOVI",[[9,0],[9,35]],[[9,31],[9,35]],["arithmetic_unit"],["port","logic"]],["REG_A",[[10,0],[10,36]],[[10,31],[10,36]],["arithmetic_unit"],["port","logic"]],["REG_B",[[11,0],[11,36]],[[11,31],[11,36]],["arithmetic_unit"],["port","logic"]],["MEM",[[12,0],[12,34]],[[12,31],[12,34]],["arithmetic_unit"],["port","logic"]],["IMM",[[13,0],[13,34]],[[13,31],[13,34]],["arithmetic_unit"],["port","logic"]],["DATA",[[15,0],[15,36]],[[15,32],[15,36]],["arithmetic_unit"],["port","logic"]],["DATA_VALID",[[16,0],[16,42]],[[16,32],[16,42]],["arithmetic_unit"],["port","logic"]],["operand_a",[[20,36],[41,36]],[[41,25],[41,36]],["arithmetic_unit"],["variable","logic"]],["operand_b",[[41,38],[45,36]],[[45,19],[45,36]],["arithmetic_unit"],["variable","logic"]],["mul_counter",[[48,32],[64,32]],[[63,48],[64,32]],["arithmetic_unit"],["variable","logic"]],["mul_busy",[[64,36],[65,32]],[[65,7],[65,32]],["arithmetic_unit"],["variable","logic"]]]]]]],null,0]],["/home/jan/git/coge/tmp/ALU_2025-06-23_10-49-275029/line_visit_0/ALU.sv",[[[[[["ALU",[[1,8],[16,10]],[[1,15],[1,18]],[],["module"]],[106,8]],[[["CLK",[[2,1],[2,27]],[[2,24],[2,27]],["ALU"],["port","logic"]],["RST",[[3,1],[3,27]],[[3,24],[3,27]],["ALU"],["port","logic"]],["ACT",[[4,1],[4,27]],[[4,24],[4,27]],["ALU"],["port","logic"]],["OP",[[6,1],[6,32]],[[6,30],[6,32]],["ALU"],["port","logic"]],["MOVI",[[7,1],[7,34]],[[7,30],[7,34]],["ALU"],["port","logic"]],["REG_A",[[8,1],[8,35]],[[8,30],[8,35]],["ALU"],["port","logic"]],["REG_B",[[9,1],[9,35]],[[9,30],[9,35]],["ALU"],["port","logic"]],["MEM",[[10,1],[10,33]],[[10,30],[10,33]],["ALU"],["port","logic"]],["IMM",[[11,1],[11,33]],[[11,30],[11,33]],["ALU"],["port","logic"]],["DATA",[[13,0],[13,35]],[[13,31],[13,35]],["ALU"],["port","logic"]],["RDY",[[14,1],[14,34]],[[14,31],[14,34]],["ALU"],["port","logic"]],["VLD",[[15,1],[15,34]],[[15,31],[15,34]],["ALU"],["port","logic"]],["INIT",[[19,16],[19,20]],[[19,16],[19,20]],["ALU"],["enum_member","#AnonymousEnum2"]],["FIRST_STAGE",[[20,16],[20,27]],[[20,16],[20,27]],["ALU"],["enum_member","#AnonymousEnum2"]],["MUL_FIRST_STAGE",[[21,16],[21,31]],[[21,16],[21,31]],["ALU"],["enum_member","#AnonymousEnum2"]],["MUL_SECOND_STAGE",[[22,16],[22,32]],[[22,16],[22,32]],["ALU"],["enum_member","#AnonymousEnum2"]],["state_type",[[18,12],[23,25]],[[23,14],[23,24]],["ALU"],["typedef","#AnonymousEnum2"]],["state_curr",[[25,1],[25,33]],[[25,23],[25,33]],["ALU"],["variable","state_type"]],["state_next",[[26,1],[26,33]],[[26,23],[26,33]],["ALU"],["variable","state_type"]],["operand_A",[[28,1],[28,33]],[[28,24],[28,33]],["ALU"],["variable","logic"]],["operand_B",[[29,1],[29,33]],[[29,24],[29,33]],["ALU"],["variable","logic"]],["norm_res",[[31,1],[31,32]],[[31,24],[31,32]],["ALU"],["variable","logic"]],["mult_res",[[32,1],[32,32]],[[32,24],[32,32]],["ALU"],["variable","logic"]],["mult_req",[[33,1],[33,32]],[[33,24],[33,32]],["ALU"],["variable","logic"]]]]]]],null,0]],["/home/jan/git/coge/tmp/alu/logs/ALU.sv",[[[[[["ALU",[[1,8],[18,10]],[[1,15],[1,18]],[],["module"]],[114,null]],[[["CLK",[[2,1],[2,27]],[[2,24],[2,27]],["ALU"],["port","logic"]],["RST",[[3,1],[3,27]],[[3,24],[3,27]],["ALU"],["port","logic"]],["ACT",[[4,1],[4,27]],[[4,24],[4,27]],["ALU"],["port","logic"]],["OP",[[6,1],[6,32]],[[6,30],[6,32]],["ALU"],["port","logic"]],["MOVI",[[7,1],[7,34]],[[7,30],[7,34]],["ALU"],["port","logic"]],["REG_A",[[8,1],[8,35]],[[8,30],[8,35]],["ALU"],["port","logic"]],["REG_B",[[9,1],[9,35]],[[9,30],[9,35]],["ALU"],["port","logic"]],["MEM",[[10,1],[10,33]],[[10,30],[10,33]],["ALU"],["port","logic"]],["IMM",[[11,1],[11,33]],[[11,30],[11,33]],["ALU"],["port","logic"]],["DATA",[[13,0],[13,35]],[[13,31],[13,35]],["ALU"],["port","logic"]],["RDY",[[14,1],[14,34]],[[14,31],[14,34]],["ALU"],["port","logic"]],["VLD",[[15,1],[15,34]],[[15,31],[15,34]],["ALU"],["port","logic"]],["COVERAGE_CAPTURE",[[17,1],[17,40]],[[17,24],[17,40]],["ALU"],["port","logic"]],["state_curr",[[21,55],[46,35]],[[46,18],[46,35]],["ALU"],["variable","state_type"]],["state_next",[[46,38],[49,7]],[[48,23],[49,7]],["ALU"],["variable","state_type"]],["operand_A",[[49,27],[51,7]],[[50,41],[51,7]],["ALU"],["variable","logic"]],["operand_B",[[51,22],[52,38]],[[52,22],[52,38]],["ALU"],["variable","logic"]],["norm_res",[[53,7],[55,12]],[[54,16],[55,12]],["ALU"],["variable","logic"]],["mult_res",[[57,1],[58,32]],[[58,24],[58,32]],["ALU"],["variable","logic"]],["mult_req",[[59,1],[60,7]],[[59,32],[60,7]],["ALU"],["variable","logic"]]]]]]],null,0]]]}