============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 04 2022  05:53:26 am
  Module:                 equal
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5370 ps) Late External Delay Assertion at pin y
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) y
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     230                  
             Slack:=    5370                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_3_1 
  output_delay             2000            chip.sdc_line_8     

#---------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  b               -       -     F     (arrival)                 1  1.3     0     0    2000    (-,-) 
  g79__8428/Y     -       A->Y  F     XOR2xp5_ASAP7_75t_R       2  1.1    20    20    2020    (-,-) 
  sr/g25__5107/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    23    18    2037    (-,-) 
  sr/g24__2398/Y  -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2060    (-,-) 
  g94__3680/Y     -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g92__6783/Y     -       B->Y  F     NAND2xp5_ASAP7_75t_R      2  1.6    27    22    2104    (-,-) 
  g90__5526/Y     -       A->Y  R     NOR3xp33_ASAP7_75t_R      1  0.6    30    21    2125    (-,-) 
  sr1/g25__4319/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    20    19    2144    (-,-) 
  sr1/g24__6260/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      2  1.3    39    26    2170    (-,-) 
  g82__1617/Y     -       B->Y  R     AND2x2_ASAP7_75t_R        1 15.3    72    58    2228    (-,-) 
  y               -       -     R     (port)                    -    -     -     1    2230    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: MET (7491 ps) Setup Check with Pin prev_temp_out_reg/CLK->D
          Group: aclk
     Startpoint: (R) a
          Clock: (R) aclk
       Endpoint: (R) prev_temp_out_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     110                  
             Slack:=    7491                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#-----------------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  a                   -       -     R     (arrival)                     4  3.2     0     0    2000    (-,-) 
  g79__8428/Y         -       B->Y  R     XOR2xp5_ASAP7_75t_R           2  1.1    28    23    2023    (-,-) 
  sr/g25__5107/Y      -       B->Y  F     NOR2xp33_ASAP7_75t_R          1  0.6    20    19    2042    (-,-) 
  sr/g24__2398/Y      -       B->Y  R     NOR2xp33_ASAP7_75t_R          2  1.1    34    24    2065    (-,-) 
  g94__3680/Y         -       B->Y  F     NOR2xp33_ASAP7_75t_R          1  0.8    25    23    2088    (-,-) 
  g92__6783/Y         -       B->Y  R     NAND2xp5_ASAP7_75t_R          2  1.6    27    22    2110    (-,-) 
  prev_temp_out_reg/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      2    -     -     0    2110    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 3: MET (7596 ps) Setup Check with Pin prev_a_reg/CLK->D
          Group: aclk
     Startpoint: (F) a
          Clock: (R) aclk
       Endpoint: (R) prev_a_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       8                  
             Slack:=    7596                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#------------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  a              -       -     F     (arrival)                     4  3.1     0     0    2000    (-,-) 
  g95/Y          -       A->Y  R     INVxp67_ASAP7_75t_R           1  0.9    14     8    2008    (-,-) 
  prev_a_reg/D   -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2008    (-,-) 
#------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

