Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar  3 20:51:44 2019
| Host         : LAPTOP-VKIB3AB9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.857        0.000                      0                  383        0.138        0.000                      0                  383        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.857        0.000                      0                  290        0.138        0.000                      0                  290        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.787        0.000                      0                   93        0.414        0.000                      0                   93  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 Lfbits/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 2.091ns (40.912%)  route 3.020ns (59.088%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.638     5.159    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y43         FDCE                                         r  Lfbits/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.419     5.578 f  Lfbits/j_reg[3]/Q
                         net (fo=3, routed)           0.816     6.394    Lfbits/j_reg_n_1_[3]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.296     6.690 r  Lfbits/enabl1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.690    Lfbits/enabl1_carry_i_5_n_1
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  Lfbits/enabl1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    Lfbits/enabl1_carry_n_1
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  Lfbits/enabl1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    Lfbits/enabl1_carry__0_n_1
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  Lfbits/enabl1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    Lfbits/enabl1_carry__1_n_1
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 f  Lfbits/enabl1_carry__2/CO[3]
                         net (fo=8, routed)           1.618     9.200    Lfbits/enabl1_carry__2_n_1
    SLICE_X64Y42         LUT5 (Prop_lut5_I2_O)        0.153     9.353 r  Lfbits/x[3]_i_2/O
                         net (fo=2, routed)           0.586     9.939    Lfbits/x[3]_i_2_n_1
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.331    10.270 r  Lfbits/x[3]_i_1/O
                         net (fo=1, routed)           0.000    10.270    Lfbits/x[3]_i_1_n_1
    SLICE_X63Y42         FDPE                                         r  Lfbits/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.518    14.859    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  Lfbits/x_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y42         FDPE (Setup_fdpe_C_D)        0.029    15.127    Lfbits/x_reg[3]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.911ns (37.515%)  route 3.183ns (62.485%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.637     5.158    Lfbits/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.478     5.636 f  Lfbits/i_reg[3]/Q
                         net (fo=2, routed)           0.831     6.468    Lfbits/i_reg_n_1_[3]
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.301     6.769 r  Lfbits/x1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.769    Lfbits/x1_carry_i_4_n_1
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.302 r  Lfbits/x1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.302    Lfbits/x1_carry_n_1
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.419 r  Lfbits/x1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.419    Lfbits/x1_carry__0_n_1
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.536 r  Lfbits/x1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    Lfbits/x1_carry__1_n_1
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.653 r  Lfbits/x1_carry__2/CO[3]
                         net (fo=11, routed)          1.948     9.601    Lfbits/x1_carry__2_n_1
    SLICE_X62Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.725 r  Lfbits/x[0]_i_5/O
                         net (fo=1, routed)           0.403    10.128    Lfbits/x[0]_i_5_n_1
    SLICE_X63Y42         LUT6 (Prop_lut6_I3_O)        0.124    10.252 r  Lfbits/x[0]_i_1/O
                         net (fo=1, routed)           0.000    10.252    Lfbits/x[0]_i_1_n_1
    SLICE_X63Y42         FDPE                                         r  Lfbits/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.518    14.859    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  Lfbits/x_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y42         FDPE (Setup_fdpe_C_D)        0.031    15.115    Lfbits/x_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 Lfbits/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 2.091ns (41.527%)  route 2.944ns (58.473%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.638     5.159    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y43         FDCE                                         r  Lfbits/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.419     5.578 f  Lfbits/j_reg[3]/Q
                         net (fo=3, routed)           0.816     6.394    Lfbits/j_reg_n_1_[3]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.296     6.690 r  Lfbits/enabl1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.690    Lfbits/enabl1_carry_i_5_n_1
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  Lfbits/enabl1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    Lfbits/enabl1_carry_n_1
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  Lfbits/enabl1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    Lfbits/enabl1_carry__0_n_1
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  Lfbits/enabl1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    Lfbits/enabl1_carry__1_n_1
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 f  Lfbits/enabl1_carry__2/CO[3]
                         net (fo=8, routed)           1.618     9.200    Lfbits/enabl1_carry__2_n_1
    SLICE_X64Y42         LUT5 (Prop_lut5_I2_O)        0.153     9.353 r  Lfbits/x[3]_i_2/O
                         net (fo=2, routed)           0.511     9.864    Lfbits/x[3]_i_2_n_1
    SLICE_X64Y41         LUT6 (Prop_lut6_I1_O)        0.331    10.195 r  Lfbits/x[7]_i_1/O
                         net (fo=1, routed)           0.000    10.195    Lfbits/x[7]_i_1_n_1
    SLICE_X64Y41         FDPE                                         r  Lfbits/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.518    14.859    Lfbits/clk_IBUF_BUFG
    SLICE_X64Y41         FDPE                                         r  Lfbits/x_reg[7]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y41         FDPE (Setup_fdpe_C_D)        0.079    15.177    Lfbits/x_reg[7]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 Lfbits/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.855ns (37.402%)  route 3.105ns (62.598%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.638     5.159    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y43         FDCE                                         r  Lfbits/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.419     5.578 f  Lfbits/j_reg[3]/Q
                         net (fo=3, routed)           0.816     6.394    Lfbits/j_reg_n_1_[3]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.296     6.690 r  Lfbits/enabl1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.690    Lfbits/enabl1_carry_i_5_n_1
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  Lfbits/enabl1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    Lfbits/enabl1_carry_n_1
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  Lfbits/enabl1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    Lfbits/enabl1_carry__0_n_1
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  Lfbits/enabl1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    Lfbits/enabl1_carry__1_n_1
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 f  Lfbits/enabl1_carry__2/CO[3]
                         net (fo=8, routed)           1.618     9.200    Lfbits/enabl1_carry__2_n_1
    SLICE_X64Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.324 r  Lfbits/x[2]_i_2/O
                         net (fo=2, routed)           0.671     9.995    Lfbits/x[2]_i_2_n_1
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.124    10.119 r  Lfbits/x[2]_i_1/O
                         net (fo=1, routed)           0.000    10.119    Lfbits/x[2]_i_1_n_1
    SLICE_X64Y43         FDPE                                         r  Lfbits/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.519    14.860    Lfbits/clk_IBUF_BUFG
    SLICE_X64Y43         FDPE                                         r  Lfbits/x_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y43         FDPE (Setup_fdpe_C_D)        0.081    15.180    Lfbits/x_reg[2]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Lfbits/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.855ns (38.132%)  route 3.010ns (61.868%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.638     5.159    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y43         FDCE                                         r  Lfbits/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.419     5.578 f  Lfbits/j_reg[3]/Q
                         net (fo=3, routed)           0.816     6.394    Lfbits/j_reg_n_1_[3]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.296     6.690 r  Lfbits/enabl1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.690    Lfbits/enabl1_carry_i_5_n_1
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  Lfbits/enabl1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    Lfbits/enabl1_carry_n_1
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  Lfbits/enabl1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    Lfbits/enabl1_carry__0_n_1
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  Lfbits/enabl1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    Lfbits/enabl1_carry__1_n_1
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 f  Lfbits/enabl1_carry__2/CO[3]
                         net (fo=8, routed)           1.618     9.200    Lfbits/enabl1_carry__2_n_1
    SLICE_X64Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.324 r  Lfbits/x[2]_i_2/O
                         net (fo=2, routed)           0.576     9.900    Lfbits/x[2]_i_2_n_1
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.124    10.024 r  Lfbits/x[6]_i_1/O
                         net (fo=1, routed)           0.000    10.024    Lfbits/x[6]_i_1_n_1
    SLICE_X63Y42         FDPE                                         r  Lfbits/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.518    14.859    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  Lfbits/x_reg[6]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y42         FDPE (Setup_fdpe_C_D)        0.031    15.129    Lfbits/x_reg[6]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 Lfbits/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.855ns (38.064%)  route 3.018ns (61.936%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.638     5.159    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y43         FDCE                                         r  Lfbits/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.419     5.578 f  Lfbits/j_reg[3]/Q
                         net (fo=3, routed)           0.816     6.394    Lfbits/j_reg_n_1_[3]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.296     6.690 r  Lfbits/enabl1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.690    Lfbits/enabl1_carry_i_5_n_1
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  Lfbits/enabl1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    Lfbits/enabl1_carry_n_1
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  Lfbits/enabl1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    Lfbits/enabl1_carry__0_n_1
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  Lfbits/enabl1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    Lfbits/enabl1_carry__1_n_1
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 f  Lfbits/enabl1_carry__2/CO[3]
                         net (fo=8, routed)           1.222     8.805    Lfbits/enabl1_carry__2_n_1
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.929 r  Lfbits/x[1]_i_2/O
                         net (fo=2, routed)           0.980     9.909    Lfbits/x[1]_i_2_n_1
    SLICE_X64Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.033 r  Lfbits/x[5]_i_1/O
                         net (fo=1, routed)           0.000    10.033    Lfbits/x[5]_i_1_n_1
    SLICE_X64Y41         FDPE                                         r  Lfbits/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.518    14.859    Lfbits/clk_IBUF_BUFG
    SLICE_X64Y41         FDPE                                         r  Lfbits/x_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y41         FDPE (Setup_fdpe_C_D)        0.081    15.179    Lfbits/x_reg[5]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.787ns (39.301%)  route 2.760ns (60.699%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.637     5.158    Lfbits/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.478     5.636 f  Lfbits/i_reg[3]/Q
                         net (fo=2, routed)           0.831     6.468    Lfbits/i_reg_n_1_[3]
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.301     6.769 r  Lfbits/x1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.769    Lfbits/x1_carry_i_4_n_1
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.302 r  Lfbits/x1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.302    Lfbits/x1_carry_n_1
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.419 r  Lfbits/x1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.419    Lfbits/x1_carry__0_n_1
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.536 r  Lfbits/x1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    Lfbits/x1_carry__1_n_1
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.653 r  Lfbits/x1_carry__2/CO[3]
                         net (fo=11, routed)          0.927     8.579    Lfbits/x1_carry__2_n_1
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.703 r  Lfbits/i[31]_i_1/O
                         net (fo=32, routed)          1.002     9.705    Lfbits/i_0
    SLICE_X59Y48         FDCE                                         r  Lfbits/i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.519    14.860    Lfbits/clk_IBUF_BUFG
    SLICE_X59Y48         FDCE                                         r  Lfbits/i_reg[23]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y48         FDCE (Setup_fdce_C_CE)      -0.205    14.894    Lfbits/i_reg[23]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.787ns (39.301%)  route 2.760ns (60.699%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.637     5.158    Lfbits/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.478     5.636 f  Lfbits/i_reg[3]/Q
                         net (fo=2, routed)           0.831     6.468    Lfbits/i_reg_n_1_[3]
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.301     6.769 r  Lfbits/x1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.769    Lfbits/x1_carry_i_4_n_1
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.302 r  Lfbits/x1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.302    Lfbits/x1_carry_n_1
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.419 r  Lfbits/x1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.419    Lfbits/x1_carry__0_n_1
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.536 r  Lfbits/x1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    Lfbits/x1_carry__1_n_1
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.653 r  Lfbits/x1_carry__2/CO[3]
                         net (fo=11, routed)          0.927     8.579    Lfbits/x1_carry__2_n_1
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.703 r  Lfbits/i[31]_i_1/O
                         net (fo=32, routed)          1.002     9.705    Lfbits/i_0
    SLICE_X59Y48         FDCE                                         r  Lfbits/i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.519    14.860    Lfbits/clk_IBUF_BUFG
    SLICE_X59Y48         FDCE                                         r  Lfbits/i_reg[29]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y48         FDCE (Setup_fdce_C_CE)      -0.205    14.894    Lfbits/i_reg[29]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/FSM_sequential_setat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.815ns (41.056%)  route 2.606ns (58.944%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.637     5.158    Lfbits/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.478     5.636 f  Lfbits/i_reg[3]/Q
                         net (fo=2, routed)           0.831     6.468    Lfbits/i_reg_n_1_[3]
    SLICE_X60Y45         LUT2 (Prop_lut2_I0_O)        0.301     6.769 r  Lfbits/x1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.769    Lfbits/x1_carry_i_4_n_1
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.302 r  Lfbits/x1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.302    Lfbits/x1_carry_n_1
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.419 r  Lfbits/x1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.419    Lfbits/x1_carry__0_n_1
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.536 r  Lfbits/x1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.536    Lfbits/x1_carry__1_n_1
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.653 f  Lfbits/x1_carry__2/CO[3]
                         net (fo=11, routed)          1.433     9.085    Lfbits/x1_carry__2_n_1
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.152     9.237 r  Lfbits/FSM_sequential_setat[1]_i_1/O
                         net (fo=1, routed)           0.342     9.579    Lfbits/FSM_sequential_setat[1]_i_1_n_1
    SLICE_X58Y44         FDRE                                         r  Lfbits/FSM_sequential_setat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.518    14.859    Lfbits/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  Lfbits/FSM_sequential_setat_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X58Y44         FDRE (Setup_fdre_C_D)       -0.275    14.823    Lfbits/FSM_sequential_setat_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 Lfbits/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/l_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 1.855ns (39.633%)  route 2.825ns (60.367%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.638     5.159    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y43         FDCE                                         r  Lfbits/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.419     5.578 f  Lfbits/j_reg[3]/Q
                         net (fo=3, routed)           0.816     6.394    Lfbits/j_reg_n_1_[3]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.296     6.690 r  Lfbits/enabl1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.690    Lfbits/enabl1_carry_i_5_n_1
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  Lfbits/enabl1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    Lfbits/enabl1_carry_n_1
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  Lfbits/enabl1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    Lfbits/enabl1_carry__0_n_1
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  Lfbits/enabl1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.468    Lfbits/enabl1_carry__1_n_1
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  Lfbits/enabl1_carry__2/CO[3]
                         net (fo=8, routed)           1.282     8.865    Lfbits/enabl1_carry__2_n_1
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  Lfbits/l[2]_i_3/O
                         net (fo=3, routed)           0.727     9.716    Lfbits/l
    SLICE_X59Y43         LUT3 (Prop_lut3_I1_O)        0.124     9.840 r  Lfbits/l[0]_i_1/O
                         net (fo=1, routed)           0.000     9.840    Lfbits/l[0]_i_1_n_1
    SLICE_X59Y43         FDCE                                         r  Lfbits/l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.518    14.859    Lfbits/clk_IBUF_BUFG
    SLICE_X59Y43         FDCE                                         r  Lfbits/l_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y43         FDCE (Setup_fdce_C_D)        0.029    15.113    Lfbits/l_reg[0]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  5.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Lxversy/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.477    Lxversy/clk_IBUF_BUFG
    SLICE_X63Y41         FDCE                                         r  Lxversy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Lxversy/y_reg[6]/Q
                         net (fo=1, routed)           0.057     1.676    transmit/D[1]
    SLICE_X62Y41         FDRE                                         r  transmit/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    transmit/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  transmit/r_TX_Data_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.047     1.537    transmit/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Lxversy/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.477    Lxversy/clk_IBUF_BUFG
    SLICE_X63Y41         FDCE                                         r  Lxversy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Lxversy/y_reg[5]/Q
                         net (fo=1, routed)           0.058     1.676    transmit/D[2]
    SLICE_X62Y41         FDRE                                         r  transmit/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    transmit/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  transmit/r_TX_Data_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.047     1.537    transmit/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Lxversy/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.477    Lxversy/clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  Lxversy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Lxversy/y_reg[2]/Q
                         net (fo=1, routed)           0.113     1.731    transmit/D[5]
    SLICE_X62Y41         FDRE                                         r  transmit/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    transmit/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  transmit/r_TX_Data_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.071     1.564    transmit/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 reception/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reception/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.567     1.450    reception/clk_IBUF_BUFG
    SLICE_X57Y42         FDRE                                         r  reception/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  reception/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=24, routed)          0.121     1.713    reception/r_SM_Main[1]
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.758 r  reception/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.758    reception/FSM_sequential_r_SM_Main[0]_i_1_n_1
    SLICE_X56Y42         FDRE                                         r  reception/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.836     1.963    reception/clk_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  reception/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.120     1.583    reception/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Lxversy/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.477    Lxversy/clk_IBUF_BUFG
    SLICE_X63Y41         FDCE                                         r  Lxversy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Lxversy/y_reg[3]/Q
                         net (fo=1, routed)           0.122     1.740    transmit/D[4]
    SLICE_X62Y41         FDRE                                         r  transmit/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    transmit/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  transmit/r_TX_Data_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.075     1.565    transmit/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 transmit/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.299%)  route 0.139ns (42.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    transmit/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  transmit/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  transmit/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=12, routed)          0.139     1.756    transmit/r_SM_Main[0]
    SLICE_X60Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  transmit/r_Bit_Index[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    transmit/r_Bit_Index[1]_i_1__0_n_1
    SLICE_X60Y41         FDRE                                         r  transmit/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.863     1.990    transmit/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  transmit/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y41         FDRE (Hold_fdre_C_D)         0.121     1.610    transmit/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Lxversy/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.477    Lxversy/clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  Lxversy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Lxversy/y_reg[4]/Q
                         net (fo=1, routed)           0.116     1.735    transmit/D[3]
    SLICE_X62Y41         FDRE                                         r  transmit/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    transmit/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  transmit/r_TX_Data_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.047     1.540    transmit/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Lfbits/x_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.864%)  route 0.160ns (53.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.477    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  Lfbits/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  Lfbits/x_reg[0]/Q
                         net (fo=11, routed)          0.160     1.778    Lxversy/D[0]
    SLICE_X63Y41         FDCE                                         r  Lxversy/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    Lxversy/clk_IBUF_BUFG
    SLICE_X63Y41         FDCE                                         r  Lxversy/y_reg[7]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y41         FDCE (Hold_fdce_C_D)         0.076     1.569    Lxversy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Lcontrole/startXtoY_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/enable_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.630%)  route 0.143ns (50.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDCE                                         r  Lcontrole/startXtoY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Lcontrole/startXtoY_reg/Q
                         net (fo=18, routed)          0.143     1.760    Lxversy/E[0]
    SLICE_X60Y40         FDCE                                         r  Lxversy/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.863     1.990    Lxversy/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  Lxversy/enable_reg/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y40         FDCE (Hold_fdce_C_D)         0.059     1.551    Lxversy/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Lxversy/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/startXtoY_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.425%)  route 0.115ns (35.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lxversy/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  Lxversy/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.164     1.640 f  Lxversy/enable_reg/Q
                         net (fo=3, routed)           0.115     1.756    Lcontrole/SendXtoY
    SLICE_X59Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  Lcontrole/startXtoY_i_1/O
                         net (fo=1, routed)           0.000     1.801    Lcontrole/startXtoY_i_1_n_1
    SLICE_X59Y40         FDCE                                         r  Lcontrole/startXtoY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.863     1.990    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDCE                                         r  Lcontrole/startXtoY_reg/C
                         clock pessimism             -0.498     1.492    
    SLICE_X59Y40         FDCE (Hold_fdce_C_D)         0.092     1.584    Lcontrole/startXtoY_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y39   Lcontrole/FSM_sequential_setat_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y39   Lcontrole/FSM_sequential_setat_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y40   Lcontrole/resetFbits_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y40   Lcontrole/startFbits_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y40   Lcontrole/startTransmit_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y40   Lcontrole/startXtoY_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y40   Lcontrole/startreception_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y42   Lfbits/enabl_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y46   Lfbits/i_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y39   Lcontrole/FSM_sequential_setat_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y39   Lcontrole/FSM_sequential_setat_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y40   Lcontrole/resetFbits_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y40   Lcontrole/startFbits_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y40   Lcontrole/startTransmit_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y40   Lcontrole/startXtoY_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y40   Lcontrole/startreception_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y42   Lfbits/enabl_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y41   Lxversy/y_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y41   Lxversy/y_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   Lfbits/i_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   Lfbits/i_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   Lfbits/i_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   Lfbits/i_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   Lfbits/i_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   Lfbits/i_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   Lfbits/i_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   Lfbits/i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   Lfbits/i_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   Lfbits/i_reg[21]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.419ns (11.772%)  route 3.140ns (88.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.635     5.156    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          3.140     8.715    Lxversy/AR[0]
    SLICE_X62Y40         FDCE                                         f  Lxversy/y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.517    14.858    Lxversy/clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  Lxversy/y_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y40         FDCE (Recov_fdce_C_CLR)     -0.580    14.503    Lxversy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.419ns (11.772%)  route 3.140ns (88.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.635     5.156    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          3.140     8.715    Lxversy/AR[0]
    SLICE_X62Y40         FDCE                                         f  Lxversy/y_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.517    14.858    Lxversy/clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  Lxversy/y_reg[0]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y40         FDCE (Recov_fdce_C_CLR)     -0.580    14.503    Lxversy/y_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.419ns (11.772%)  route 3.140ns (88.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.635     5.156    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          3.140     8.715    Lxversy/AR[0]
    SLICE_X62Y40         FDCE                                         f  Lxversy/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.517    14.858    Lxversy/clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  Lxversy/y_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y40         FDCE (Recov_fdce_C_CLR)     -0.580    14.503    Lxversy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.419ns (11.772%)  route 3.140ns (88.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.635     5.156    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          3.140     8.715    Lxversy/AR[0]
    SLICE_X62Y40         FDCE                                         f  Lxversy/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.517    14.858    Lxversy/clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  Lxversy/y_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y40         FDCE (Recov_fdce_C_CLR)     -0.580    14.503    Lxversy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.419ns (11.772%)  route 3.140ns (88.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.635     5.156    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          3.140     8.715    Lxversy/AR[0]
    SLICE_X62Y40         FDCE                                         f  Lxversy/y_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.517    14.858    Lxversy/clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  Lxversy/y_reg[4]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y40         FDCE (Recov_fdce_C_CLR)     -0.580    14.503    Lxversy/y_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.419ns (11.787%)  route 3.136ns (88.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.635     5.156    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          3.136     8.711    Lxversy/AR[0]
    SLICE_X63Y40         FDCE                                         f  Lxversy/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.517    14.858    Lxversy/clk_IBUF_BUFG
    SLICE_X63Y40         FDCE                                         r  Lxversy/y_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y40         FDCE (Recov_fdce_C_CLR)     -0.580    14.503    Lxversy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.419ns (11.787%)  route 3.136ns (88.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.635     5.156    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          3.136     8.711    Lxversy/AR[0]
    SLICE_X63Y40         FDCE                                         f  Lxversy/y_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.517    14.858    Lxversy/clk_IBUF_BUFG
    SLICE_X63Y40         FDCE                                         r  Lxversy/y_reg[1]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y40         FDCE (Recov_fdce_C_CLR)     -0.580    14.503    Lxversy/y_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.419ns (11.787%)  route 3.136ns (88.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.635     5.156    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          3.136     8.711    Lxversy/AR[0]
    SLICE_X63Y40         FDCE                                         f  Lxversy/y_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.517    14.858    Lxversy/clk_IBUF_BUFG
    SLICE_X63Y40         FDCE                                         r  Lxversy/y_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y40         FDCE (Recov_fdce_C_CLR)     -0.580    14.503    Lxversy/y_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.419ns (11.787%)  route 3.136ns (88.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.635     5.156    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          3.136     8.711    Lxversy/AR[0]
    SLICE_X63Y40         FDCE                                         f  Lxversy/y_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.517    14.858    Lxversy/clk_IBUF_BUFG
    SLICE_X63Y40         FDCE                                         r  Lxversy/y_reg[5]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y40         FDCE (Recov_fdce_C_CLR)     -0.580    14.503    Lxversy/y_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.419ns (11.787%)  route 3.136ns (88.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.635     5.156    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          3.136     8.711    Lxversy/AR[0]
    SLICE_X63Y40         FDCE                                         f  Lxversy/y_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.517    14.858    Lxversy/clk_IBUF_BUFG
    SLICE_X63Y40         FDCE                                         r  Lxversy/y_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y40         FDCE (Recov_fdce_C_CLR)     -0.580    14.503    Lxversy/y_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/enable_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.478%)  route 0.181ns (58.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.604 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          0.181     1.785    Lxversy/AR[0]
    SLICE_X60Y40         FDCE                                         f  Lxversy/enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.863     1.990    Lxversy/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  Lxversy/enable_reg/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y40         FDCE (Remov_fdce_C_CLR)     -0.121     1.371    Lxversy/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[2]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.478%)  route 0.181ns (58.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.604 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          0.181     1.785    Lxversy/AR[0]
    SLICE_X61Y40         FDCE                                         f  Lxversy/y_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.863     1.990    Lxversy/clk_IBUF_BUFG
    SLICE_X61Y40         FDCE                                         r  Lxversy/y_reg[2]_lopt_replica/C
                         clock pessimism             -0.498     1.492    
    SLICE_X61Y40         FDCE (Remov_fdce_C_CLR)     -0.146     1.346    Lxversy/y_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/enabl_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.248%)  route 0.310ns (70.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.604 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          0.310     1.914    Lfbits/AR[0]
    SLICE_X60Y42         FDCE                                         f  Lfbits/enabl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.863     1.990    Lfbits/clk_IBUF_BUFG
    SLICE_X60Y42         FDCE                                         r  Lfbits/enabl_reg/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y42         FDCE (Remov_fdce_C_CLR)     -0.121     1.371    Lfbits/enabl_reg
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.128ns (22.765%)  route 0.434ns (77.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.604 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          0.434     2.038    Lfbits/AR[0]
    SLICE_X63Y42         FDPE                                         f  Lfbits/x_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  Lfbits/x_reg[0]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X63Y42         FDPE (Remov_fdpe_C_PRE)     -0.149     1.365    Lfbits/x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.128ns (22.765%)  route 0.434ns (77.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.604 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          0.434     2.038    Lfbits/AR[0]
    SLICE_X63Y42         FDPE                                         f  Lfbits/x_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  Lfbits/x_reg[3]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X63Y42         FDPE (Remov_fdpe_C_PRE)     -0.149     1.365    Lfbits/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.128ns (22.765%)  route 0.434ns (77.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.604 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          0.434     2.038    Lfbits/AR[0]
    SLICE_X63Y42         FDPE                                         f  Lfbits/x_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    Lfbits/clk_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  Lfbits/x_reg[6]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X63Y42         FDPE (Remov_fdpe_C_PRE)     -0.149     1.365    Lfbits/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.199%)  route 0.449ns (77.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.604 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          0.449     2.053    Lfbits/AR[0]
    SLICE_X60Y44         FDCE                                         f  Lfbits/i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.864     1.991    Lfbits/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  Lfbits/i_reg[11]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.121     1.372    Lfbits/i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.199%)  route 0.449ns (77.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.604 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          0.449     2.053    Lfbits/AR[0]
    SLICE_X60Y44         FDCE                                         f  Lfbits/i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.864     1.991    Lfbits/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  Lfbits/i_reg[12]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.121     1.372    Lfbits/i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.199%)  route 0.449ns (77.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.604 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          0.449     2.053    Lfbits/AR[0]
    SLICE_X60Y44         FDCE                                         f  Lfbits/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.864     1.991    Lfbits/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  Lfbits/i_reg[2]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.121     1.372    Lfbits/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.199%)  route 0.449ns (77.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    Lcontrole/clk_IBUF_BUFG
    SLICE_X59Y40         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.604 f  Lcontrole/resetFbits_reg/Q
                         net (fo=95, routed)          0.449     2.053    Lfbits/AR[0]
    SLICE_X60Y44         FDCE                                         f  Lfbits/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.864     1.991    Lfbits/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  Lfbits/i_reg[3]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.121     1.372    Lfbits/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.681    





