{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672633793767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672633793768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 02 12:29:53 2023 " "Processing started: Mon Jan 02 12:29:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672633793768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672633793768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672633793769 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672633794821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/single_port_ram_128x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/single_port_ram_128x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "design/single_port_ram_128x8.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/single_port_ram_128x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795126 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ROM.sv(20) " "Verilog HDL warning at ROM.sv(20): extended using \"x\" or \"z\"" {  } { { "design/ROM.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/ROM.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1672633795164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "design/ROM.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/ROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/t_1017_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/t_1017_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_1017_1 " "Found entity 1: t_1017_1" {  } { { "design/t_1017_1.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/t_1017_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/t_1017_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/t_1017_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_1017_2 " "Found entity 1: t_1017_2" {  } { { "design/t_1017_2.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/t_1017_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/t_1017_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/t_1017_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_1017_3 " "Found entity 1: t_1017_3" {  } { { "design/t_1017_3.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/t_1017_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1017_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1017_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1017_1 " "Found entity 1: hw_1017_1" {  } { { "design/hw_1017_1.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1017_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1017_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1017_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1017_2 " "Found entity 1: hw_1017_2" {  } { { "design/hw_1017_2.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1017_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "design/CPU.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/CPU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795364 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1107.sv(70) " "Verilog HDL information at hw_1107.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1107.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1107.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1672633795401 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1107.sv(87) " "Verilog HDL information at hw_1107.sv(87): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1107.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1107.sv" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1672633795403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1107.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1107.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1107 " "Found entity 1: hw_1107" {  } { { "design/hw_1107.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1107.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795404 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1114.sv(115) " "Verilog HDL information at hw_1114.sv(115): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1672633795445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1114.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1114.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1114 " "Found entity 1: hw_1114" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795447 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1121.sv(135) " "Verilog HDL information at hw_1121.sv(135): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 135 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1672633795488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1121.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1121.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1121 " "Found entity 1: hw_1121" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795490 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1128.sv(159) " "Verilog HDL information at hw_1128.sv(159): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1672633795541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1128.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1128.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1128 " "Found entity 1: hw_1128" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795544 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1205.sv(174) " "Verilog HDL information at hw_1205.sv(174): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 174 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1672633795573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1205.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1205.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1205 " "Found entity 1: hw_1205" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795574 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1212.sv(197) " "Verilog HDL information at hw_1212.sv(197): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 197 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1672633795579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1212.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1212.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1212 " "Found entity 1: hw_1212" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "design/Stack.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/Stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795598 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1219.sv(199) " "Verilog HDL information at hw_1219.sv(199): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 199 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1672633795605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1219.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1219.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1219 " "Found entity 1: hw_1219" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672633795607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672633795607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF hw_1114.sv(81) " "Verilog HDL Implicit Net warning at hw_1114.sv(81): created implicit net for \"ADDWF\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF hw_1114.sv(82) " "Verilog HDL Implicit Net warning at hw_1114.sv(82): created implicit net for \"ANDWF\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF hw_1114.sv(83) " "Verilog HDL Implicit Net warning at hw_1114.sv(83): created implicit net for \"CLRF\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW hw_1114.sv(84) " "Verilog HDL Implicit Net warning at hw_1114.sv(84): created implicit net for \"CLRW\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF hw_1114.sv(85) " "Verilog HDL Implicit Net warning at hw_1114.sv(85): created implicit net for \"COMF\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF hw_1114.sv(86) " "Verilog HDL Implicit Net warning at hw_1114.sv(86): created implicit net for \"DECF\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO hw_1114.sv(87) " "Verilog HDL Implicit Net warning at hw_1114.sv(87): created implicit net for \"GOTO\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF hw_1121.sv(88) " "Verilog HDL Implicit Net warning at hw_1121.sv(88): created implicit net for \"ADDWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF hw_1121.sv(89) " "Verilog HDL Implicit Net warning at hw_1121.sv(89): created implicit net for \"ANDWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF hw_1121.sv(90) " "Verilog HDL Implicit Net warning at hw_1121.sv(90): created implicit net for \"CLRF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW hw_1121.sv(91) " "Verilog HDL Implicit Net warning at hw_1121.sv(91): created implicit net for \"CLRW\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF hw_1121.sv(92) " "Verilog HDL Implicit Net warning at hw_1121.sv(92): created implicit net for \"COMF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF hw_1121.sv(93) " "Verilog HDL Implicit Net warning at hw_1121.sv(93): created implicit net for \"DECF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO hw_1121.sv(94) " "Verilog HDL Implicit Net warning at hw_1121.sv(94): created implicit net for \"GOTO\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF hw_1121.sv(96) " "Verilog HDL Implicit Net warning at hw_1121.sv(96): created implicit net for \"INCF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF hw_1121.sv(97) " "Verilog HDL Implicit Net warning at hw_1121.sv(97): created implicit net for \"IORWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF hw_1121.sv(98) " "Verilog HDL Implicit Net warning at hw_1121.sv(98): created implicit net for \"MOVF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF hw_1121.sv(99) " "Verilog HDL Implicit Net warning at hw_1121.sv(99): created implicit net for \"MOVWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF hw_1121.sv(100) " "Verilog HDL Implicit Net warning at hw_1121.sv(100): created implicit net for \"SUBWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF hw_1121.sv(101) " "Verilog HDL Implicit Net warning at hw_1121.sv(101): created implicit net for \"XORWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVLW hw_1128.sv(120) " "Verilog HDL Implicit Net warning at hw_1128.sv(120): created implicit net for \"MOVLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDLW hw_1128.sv(121) " "Verilog HDL Implicit Net warning at hw_1128.sv(121): created implicit net for \"ADDLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBLW hw_1128.sv(122) " "Verilog HDL Implicit Net warning at hw_1128.sv(122): created implicit net for \"SUBLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDLW hw_1128.sv(123) " "Verilog HDL Implicit Net warning at hw_1128.sv(123): created implicit net for \"ANDLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORLW hw_1128.sv(124) " "Verilog HDL Implicit Net warning at hw_1128.sv(124): created implicit net for \"IORLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORLW hw_1128.sv(125) " "Verilog HDL Implicit Net warning at hw_1128.sv(125): created implicit net for \"XORLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d hw_1128.sv(127) " "Verilog HDL Implicit Net warning at hw_1128.sv(127): created implicit net for \"d\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF hw_1128.sv(129) " "Verilog HDL Implicit Net warning at hw_1128.sv(129): created implicit net for \"ADDWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF hw_1128.sv(130) " "Verilog HDL Implicit Net warning at hw_1128.sv(130): created implicit net for \"ANDWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795615 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF hw_1128.sv(131) " "Verilog HDL Implicit Net warning at hw_1128.sv(131): created implicit net for \"CLRF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795615 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW hw_1128.sv(132) " "Verilog HDL Implicit Net warning at hw_1128.sv(132): created implicit net for \"CLRW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795615 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF hw_1128.sv(133) " "Verilog HDL Implicit Net warning at hw_1128.sv(133): created implicit net for \"COMF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795615 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF hw_1128.sv(134) " "Verilog HDL Implicit Net warning at hw_1128.sv(134): created implicit net for \"DECF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795615 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO hw_1128.sv(135) " "Verilog HDL Implicit Net warning at hw_1128.sv(135): created implicit net for \"GOTO\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795616 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF hw_1128.sv(137) " "Verilog HDL Implicit Net warning at hw_1128.sv(137): created implicit net for \"INCF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795616 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF hw_1128.sv(138) " "Verilog HDL Implicit Net warning at hw_1128.sv(138): created implicit net for \"IORWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795616 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF hw_1128.sv(139) " "Verilog HDL Implicit Net warning at hw_1128.sv(139): created implicit net for \"MOVF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795616 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF hw_1128.sv(140) " "Verilog HDL Implicit Net warning at hw_1128.sv(140): created implicit net for \"MOVWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795616 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF hw_1128.sv(141) " "Verilog HDL Implicit Net warning at hw_1128.sv(141): created implicit net for \"SUBWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795617 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF hw_1128.sv(142) " "Verilog HDL Implicit Net warning at hw_1128.sv(142): created implicit net for \"XORWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795617 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCF hw_1128.sv(144) " "Verilog HDL Implicit Net warning at hw_1128.sv(144): created implicit net for \"BCF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795617 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSF hw_1128.sv(145) " "Verilog HDL Implicit Net warning at hw_1128.sv(145): created implicit net for \"BSF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSC hw_1128.sv(146) " "Verilog HDL Implicit Net warning at hw_1128.sv(146): created implicit net for \"BTFSC\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSS hw_1128.sv(147) " "Verilog HDL Implicit Net warning at hw_1128.sv(147): created implicit net for \"BTFSS\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFSZ hw_1128.sv(148) " "Verilog HDL Implicit Net warning at hw_1128.sv(148): created implicit net for \"DECFSZ\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFSZ hw_1128.sv(149) " "Verilog HDL Implicit Net warning at hw_1128.sv(149): created implicit net for \"INCFSZ\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit hw_1128.sv(152) " "Verilog HDL Implicit Net warning at hw_1128.sv(152): created implicit net for \"btfsc_skip_bit\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit hw_1128.sv(153) " "Verilog HDL Implicit Net warning at hw_1128.sv(153): created implicit net for \"btfss_skip_bit\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit hw_1128.sv(154) " "Verilog HDL Implicit Net warning at hw_1128.sv(154): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluout_zero hw_1128.sv(155) " "Verilog HDL Implicit Net warning at hw_1128.sv(155): created implicit net for \"aluout_zero\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795619 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVLW hw_1205.sv(127) " "Verilog HDL Implicit Net warning at hw_1205.sv(127): created implicit net for \"MOVLW\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDLW hw_1205.sv(128) " "Verilog HDL Implicit Net warning at hw_1205.sv(128): created implicit net for \"ADDLW\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBLW hw_1205.sv(129) " "Verilog HDL Implicit Net warning at hw_1205.sv(129): created implicit net for \"SUBLW\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDLW hw_1205.sv(130) " "Verilog HDL Implicit Net warning at hw_1205.sv(130): created implicit net for \"ANDLW\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORLW hw_1205.sv(131) " "Verilog HDL Implicit Net warning at hw_1205.sv(131): created implicit net for \"IORLW\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORLW hw_1205.sv(132) " "Verilog HDL Implicit Net warning at hw_1205.sv(132): created implicit net for \"XORLW\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d hw_1205.sv(134) " "Verilog HDL Implicit Net warning at hw_1205.sv(134): created implicit net for \"d\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF hw_1205.sv(136) " "Verilog HDL Implicit Net warning at hw_1205.sv(136): created implicit net for \"ADDWF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF hw_1205.sv(137) " "Verilog HDL Implicit Net warning at hw_1205.sv(137): created implicit net for \"ANDWF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF hw_1205.sv(138) " "Verilog HDL Implicit Net warning at hw_1205.sv(138): created implicit net for \"CLRF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW hw_1205.sv(139) " "Verilog HDL Implicit Net warning at hw_1205.sv(139): created implicit net for \"CLRW\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF hw_1205.sv(140) " "Verilog HDL Implicit Net warning at hw_1205.sv(140): created implicit net for \"COMF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF hw_1205.sv(141) " "Verilog HDL Implicit Net warning at hw_1205.sv(141): created implicit net for \"DECF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO hw_1205.sv(142) " "Verilog HDL Implicit Net warning at hw_1205.sv(142): created implicit net for \"GOTO\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF hw_1205.sv(144) " "Verilog HDL Implicit Net warning at hw_1205.sv(144): created implicit net for \"INCF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF hw_1205.sv(145) " "Verilog HDL Implicit Net warning at hw_1205.sv(145): created implicit net for \"IORWF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF hw_1205.sv(146) " "Verilog HDL Implicit Net warning at hw_1205.sv(146): created implicit net for \"MOVF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF hw_1205.sv(147) " "Verilog HDL Implicit Net warning at hw_1205.sv(147): created implicit net for \"MOVWF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF hw_1205.sv(148) " "Verilog HDL Implicit Net warning at hw_1205.sv(148): created implicit net for \"SUBWF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF hw_1205.sv(149) " "Verilog HDL Implicit Net warning at hw_1205.sv(149): created implicit net for \"XORWF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCF hw_1205.sv(151) " "Verilog HDL Implicit Net warning at hw_1205.sv(151): created implicit net for \"BCF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSF hw_1205.sv(152) " "Verilog HDL Implicit Net warning at hw_1205.sv(152): created implicit net for \"BSF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSC hw_1205.sv(153) " "Verilog HDL Implicit Net warning at hw_1205.sv(153): created implicit net for \"BTFSC\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSS hw_1205.sv(154) " "Verilog HDL Implicit Net warning at hw_1205.sv(154): created implicit net for \"BTFSS\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFSZ hw_1205.sv(155) " "Verilog HDL Implicit Net warning at hw_1205.sv(155): created implicit net for \"DECFSZ\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFSZ hw_1205.sv(156) " "Verilog HDL Implicit Net warning at hw_1205.sv(156): created implicit net for \"INCFSZ\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit hw_1205.sv(159) " "Verilog HDL Implicit Net warning at hw_1205.sv(159): created implicit net for \"btfsc_skip_bit\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit hw_1205.sv(160) " "Verilog HDL Implicit Net warning at hw_1205.sv(160): created implicit net for \"btfss_skip_bit\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit hw_1205.sv(161) " "Verilog HDL Implicit Net warning at hw_1205.sv(161): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluout_zero hw_1205.sv(162) " "Verilog HDL Implicit Net warning at hw_1205.sv(162): created implicit net for \"aluout_zero\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_port_b hw_1205.sv(164) " "Verilog HDL Implicit Net warning at hw_1205.sv(164): created implicit net for \"addr_port_b\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASRF hw_1205.sv(165) " "Verilog HDL Implicit Net warning at hw_1205.sv(165): created implicit net for \"ASRF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSLF hw_1205.sv(166) " "Verilog HDL Implicit Net warning at hw_1205.sv(166): created implicit net for \"LSLF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSRF hw_1205.sv(167) " "Verilog HDL Implicit Net warning at hw_1205.sv(167): created implicit net for \"LSRF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795625 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RLF hw_1205.sv(168) " "Verilog HDL Implicit Net warning at hw_1205.sv(168): created implicit net for \"RLF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795625 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RRF hw_1205.sv(169) " "Verilog HDL Implicit Net warning at hw_1205.sv(169): created implicit net for \"RRF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795625 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWAPF hw_1205.sv(170) " "Verilog HDL Implicit Net warning at hw_1205.sv(170): created implicit net for \"SWAPF\"" {  } { { "design/hw_1205.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1205.sv" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795625 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVLW hw_1212.sv(140) " "Verilog HDL Implicit Net warning at hw_1212.sv(140): created implicit net for \"MOVLW\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795625 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDLW hw_1212.sv(141) " "Verilog HDL Implicit Net warning at hw_1212.sv(141): created implicit net for \"ADDLW\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795625 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBLW hw_1212.sv(142) " "Verilog HDL Implicit Net warning at hw_1212.sv(142): created implicit net for \"SUBLW\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795625 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDLW hw_1212.sv(143) " "Verilog HDL Implicit Net warning at hw_1212.sv(143): created implicit net for \"ANDLW\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORLW hw_1212.sv(144) " "Verilog HDL Implicit Net warning at hw_1212.sv(144): created implicit net for \"IORLW\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORLW hw_1212.sv(145) " "Verilog HDL Implicit Net warning at hw_1212.sv(145): created implicit net for \"XORLW\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d hw_1212.sv(147) " "Verilog HDL Implicit Net warning at hw_1212.sv(147): created implicit net for \"d\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF hw_1212.sv(149) " "Verilog HDL Implicit Net warning at hw_1212.sv(149): created implicit net for \"ADDWF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF hw_1212.sv(150) " "Verilog HDL Implicit Net warning at hw_1212.sv(150): created implicit net for \"ANDWF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF hw_1212.sv(151) " "Verilog HDL Implicit Net warning at hw_1212.sv(151): created implicit net for \"CLRF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW hw_1212.sv(152) " "Verilog HDL Implicit Net warning at hw_1212.sv(152): created implicit net for \"CLRW\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF hw_1212.sv(153) " "Verilog HDL Implicit Net warning at hw_1212.sv(153): created implicit net for \"COMF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF hw_1212.sv(154) " "Verilog HDL Implicit Net warning at hw_1212.sv(154): created implicit net for \"DECF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO hw_1212.sv(155) " "Verilog HDL Implicit Net warning at hw_1212.sv(155): created implicit net for \"GOTO\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF hw_1212.sv(157) " "Verilog HDL Implicit Net warning at hw_1212.sv(157): created implicit net for \"INCF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF hw_1212.sv(158) " "Verilog HDL Implicit Net warning at hw_1212.sv(158): created implicit net for \"IORWF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF hw_1212.sv(159) " "Verilog HDL Implicit Net warning at hw_1212.sv(159): created implicit net for \"MOVF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF hw_1212.sv(160) " "Verilog HDL Implicit Net warning at hw_1212.sv(160): created implicit net for \"MOVWF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF hw_1212.sv(161) " "Verilog HDL Implicit Net warning at hw_1212.sv(161): created implicit net for \"SUBWF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF hw_1212.sv(162) " "Verilog HDL Implicit Net warning at hw_1212.sv(162): created implicit net for \"XORWF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCF hw_1212.sv(164) " "Verilog HDL Implicit Net warning at hw_1212.sv(164): created implicit net for \"BCF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSF hw_1212.sv(165) " "Verilog HDL Implicit Net warning at hw_1212.sv(165): created implicit net for \"BSF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSC hw_1212.sv(166) " "Verilog HDL Implicit Net warning at hw_1212.sv(166): created implicit net for \"BTFSC\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSS hw_1212.sv(167) " "Verilog HDL Implicit Net warning at hw_1212.sv(167): created implicit net for \"BTFSS\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFSZ hw_1212.sv(168) " "Verilog HDL Implicit Net warning at hw_1212.sv(168): created implicit net for \"DECFSZ\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFSZ hw_1212.sv(169) " "Verilog HDL Implicit Net warning at hw_1212.sv(169): created implicit net for \"INCFSZ\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit hw_1212.sv(172) " "Verilog HDL Implicit Net warning at hw_1212.sv(172): created implicit net for \"btfsc_skip_bit\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit hw_1212.sv(173) " "Verilog HDL Implicit Net warning at hw_1212.sv(173): created implicit net for \"btfss_skip_bit\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit hw_1212.sv(174) " "Verilog HDL Implicit Net warning at hw_1212.sv(174): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluout_zero hw_1212.sv(175) " "Verilog HDL Implicit Net warning at hw_1212.sv(175): created implicit net for \"aluout_zero\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_port_b hw_1212.sv(177) " "Verilog HDL Implicit Net warning at hw_1212.sv(177): created implicit net for \"addr_port_b\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASRF hw_1212.sv(178) " "Verilog HDL Implicit Net warning at hw_1212.sv(178): created implicit net for \"ASRF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSLF hw_1212.sv(179) " "Verilog HDL Implicit Net warning at hw_1212.sv(179): created implicit net for \"LSLF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSRF hw_1212.sv(180) " "Verilog HDL Implicit Net warning at hw_1212.sv(180): created implicit net for \"LSRF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RLF hw_1212.sv(181) " "Verilog HDL Implicit Net warning at hw_1212.sv(181): created implicit net for \"RLF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RRF hw_1212.sv(182) " "Verilog HDL Implicit Net warning at hw_1212.sv(182): created implicit net for \"RRF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWAPF hw_1212.sv(183) " "Verilog HDL Implicit Net warning at hw_1212.sv(183): created implicit net for \"SWAPF\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CALL hw_1212.sv(185) " "Verilog HDL Implicit Net warning at hw_1212.sv(185): created implicit net for \"CALL\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RETURN hw_1212.sv(186) " "Verilog HDL Implicit Net warning at hw_1212.sv(186): created implicit net for \"RETURN\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRA hw_1212.sv(188) " "Verilog HDL Implicit Net warning at hw_1212.sv(188): created implicit net for \"BRA\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRW hw_1212.sv(189) " "Verilog HDL Implicit Net warning at hw_1212.sv(189): created implicit net for \"BRW\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOP hw_1212.sv(190) " "Verilog HDL Implicit Net warning at hw_1212.sv(190): created implicit net for \"NOP\"" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVLW hw_1219.sv(140) " "Verilog HDL Implicit Net warning at hw_1219.sv(140): created implicit net for \"MOVLW\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDLW hw_1219.sv(141) " "Verilog HDL Implicit Net warning at hw_1219.sv(141): created implicit net for \"ADDLW\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBLW hw_1219.sv(142) " "Verilog HDL Implicit Net warning at hw_1219.sv(142): created implicit net for \"SUBLW\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDLW hw_1219.sv(143) " "Verilog HDL Implicit Net warning at hw_1219.sv(143): created implicit net for \"ANDLW\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795632 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORLW hw_1219.sv(144) " "Verilog HDL Implicit Net warning at hw_1219.sv(144): created implicit net for \"IORLW\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795632 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORLW hw_1219.sv(145) " "Verilog HDL Implicit Net warning at hw_1219.sv(145): created implicit net for \"XORLW\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795632 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d hw_1219.sv(147) " "Verilog HDL Implicit Net warning at hw_1219.sv(147): created implicit net for \"d\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795632 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF hw_1219.sv(149) " "Verilog HDL Implicit Net warning at hw_1219.sv(149): created implicit net for \"ADDWF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795632 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF hw_1219.sv(150) " "Verilog HDL Implicit Net warning at hw_1219.sv(150): created implicit net for \"ANDWF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795633 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF hw_1219.sv(151) " "Verilog HDL Implicit Net warning at hw_1219.sv(151): created implicit net for \"CLRF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795633 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW hw_1219.sv(152) " "Verilog HDL Implicit Net warning at hw_1219.sv(152): created implicit net for \"CLRW\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795633 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF hw_1219.sv(153) " "Verilog HDL Implicit Net warning at hw_1219.sv(153): created implicit net for \"COMF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795633 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF hw_1219.sv(154) " "Verilog HDL Implicit Net warning at hw_1219.sv(154): created implicit net for \"DECF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO hw_1219.sv(155) " "Verilog HDL Implicit Net warning at hw_1219.sv(155): created implicit net for \"GOTO\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF hw_1219.sv(157) " "Verilog HDL Implicit Net warning at hw_1219.sv(157): created implicit net for \"INCF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF hw_1219.sv(158) " "Verilog HDL Implicit Net warning at hw_1219.sv(158): created implicit net for \"IORWF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF hw_1219.sv(159) " "Verilog HDL Implicit Net warning at hw_1219.sv(159): created implicit net for \"MOVF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF hw_1219.sv(160) " "Verilog HDL Implicit Net warning at hw_1219.sv(160): created implicit net for \"MOVWF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF hw_1219.sv(161) " "Verilog HDL Implicit Net warning at hw_1219.sv(161): created implicit net for \"SUBWF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF hw_1219.sv(162) " "Verilog HDL Implicit Net warning at hw_1219.sv(162): created implicit net for \"XORWF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCF hw_1219.sv(164) " "Verilog HDL Implicit Net warning at hw_1219.sv(164): created implicit net for \"BCF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSF hw_1219.sv(165) " "Verilog HDL Implicit Net warning at hw_1219.sv(165): created implicit net for \"BSF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSC hw_1219.sv(166) " "Verilog HDL Implicit Net warning at hw_1219.sv(166): created implicit net for \"BTFSC\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSS hw_1219.sv(167) " "Verilog HDL Implicit Net warning at hw_1219.sv(167): created implicit net for \"BTFSS\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFSZ hw_1219.sv(168) " "Verilog HDL Implicit Net warning at hw_1219.sv(168): created implicit net for \"DECFSZ\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFSZ hw_1219.sv(169) " "Verilog HDL Implicit Net warning at hw_1219.sv(169): created implicit net for \"INCFSZ\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit hw_1219.sv(172) " "Verilog HDL Implicit Net warning at hw_1219.sv(172): created implicit net for \"btfsc_skip_bit\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit hw_1219.sv(173) " "Verilog HDL Implicit Net warning at hw_1219.sv(173): created implicit net for \"btfss_skip_bit\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit hw_1219.sv(174) " "Verilog HDL Implicit Net warning at hw_1219.sv(174): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluout_zero hw_1219.sv(175) " "Verilog HDL Implicit Net warning at hw_1219.sv(175): created implicit net for \"aluout_zero\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_port_b hw_1219.sv(177) " "Verilog HDL Implicit Net warning at hw_1219.sv(177): created implicit net for \"addr_port_b\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASRF hw_1219.sv(179) " "Verilog HDL Implicit Net warning at hw_1219.sv(179): created implicit net for \"ASRF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSLF hw_1219.sv(180) " "Verilog HDL Implicit Net warning at hw_1219.sv(180): created implicit net for \"LSLF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSRF hw_1219.sv(181) " "Verilog HDL Implicit Net warning at hw_1219.sv(181): created implicit net for \"LSRF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RLF hw_1219.sv(182) " "Verilog HDL Implicit Net warning at hw_1219.sv(182): created implicit net for \"RLF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RRF hw_1219.sv(183) " "Verilog HDL Implicit Net warning at hw_1219.sv(183): created implicit net for \"RRF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWAPF hw_1219.sv(184) " "Verilog HDL Implicit Net warning at hw_1219.sv(184): created implicit net for \"SWAPF\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CALL hw_1219.sv(186) " "Verilog HDL Implicit Net warning at hw_1219.sv(186): created implicit net for \"CALL\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RETURN hw_1219.sv(187) " "Verilog HDL Implicit Net warning at hw_1219.sv(187): created implicit net for \"RETURN\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRA hw_1219.sv(189) " "Verilog HDL Implicit Net warning at hw_1219.sv(189): created implicit net for \"BRA\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRW hw_1219.sv(190) " "Verilog HDL Implicit Net warning at hw_1219.sv(190): created implicit net for \"BRW\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOP hw_1219.sv(191) " "Verilog HDL Implicit Net warning at hw_1219.sv(191): created implicit net for \"NOP\"" {  } { { "design/hw_1219.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1219.sv" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672633795638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672633796242 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.sv(14) " "Output port \"HEX2\" at mcu.sv(14) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672633796289 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.sv(15) " "Output port \"HEX3\" at mcu.sv(15) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672633796290 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED mcu.sv(18) " "Output port \"LED\" at mcu.sv(18) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672633796290 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_1212 hw_1212:hw_1212_1 " "Elaborating entity \"hw_1212\" for hierarchy \"hw_1212:hw_1212_1\"" {  } { { "design/mcu.sv" "hw_1212_1" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672633796299 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_b_out hw_1212.sv(9) " "Verilog HDL or VHDL warning at hw_1212.sv(9): object \"port_b_out\" assigned a value but never read" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672633796348 "|mcu|hw_1212:hw_1212_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hw_1212.sv(29) " "Verilog HDL assignment warning at hw_1212.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672633796348 "|mcu|hw_1212:hw_1212_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 hw_1212.sv(32) " "Verilog HDL assignment warning at hw_1212.sv(32): truncated value with size 12 to match size of target (11)" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672633796348 "|mcu|hw_1212:hw_1212_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 hw_1212.sv(33) " "Verilog HDL assignment warning at hw_1212.sv(33): truncated value with size 12 to match size of target (11)" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672633796348 "|mcu|hw_1212:hw_1212_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hw_1212.sv(208) " "Verilog HDL assignment warning at hw_1212.sv(208): truncated value with size 32 to match size of target (8)" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672633796349 "|mcu|hw_1212:hw_1212_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hw_1212.sv(209) " "Verilog HDL assignment warning at hw_1212.sv(209): truncated value with size 32 to match size of target (8)" {  } { { "design/hw_1212.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672633796349 "|mcu|hw_1212:hw_1212_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom hw_1212:hw_1212_1\|Program_Rom:rom " "Elaborating entity \"Program_Rom\" for hierarchy \"hw_1212:hw_1212_1\|Program_Rom:rom\"" {  } { { "design/hw_1212.sv" "rom" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672633796353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack hw_1212:hw_1212_1\|Stack:stack " "Elaborating entity \"Stack\" for hierarchy \"hw_1212:hw_1212_1\|Stack:stack\"" {  } { { "design/hw_1212.sv" "stack" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672633796429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(16) " "Verilog HDL assignment warning at Stack.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/Stack.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672633796461 "|mcu|hw_1212:hw_1212_1|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(28) " "Verilog HDL assignment warning at Stack.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/Stack.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672633796461 "|mcu|hw_1212:hw_1212_1|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(32) " "Verilog HDL assignment warning at Stack.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/Stack.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672633796462 "|mcu|hw_1212:hw_1212_1|Stack:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 hw_1212:hw_1212_1\|single_port_ram_128x8:ram " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"hw_1212:hw_1212_1\|single_port_ram_128x8:ram\"" {  } { { "design/hw_1212.sv" "ram" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1212.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672633796466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:s0 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:s0\"" {  } { { "design/mcu.sv" "s0" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672633796514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/output_files/mcu.map.smsg " "Generated suppressed messages file C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1672633797014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 184 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 184 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672633797045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 02 12:29:57 2023 " "Processing ended: Mon Jan 02 12:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672633797045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672633797045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672633797045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672633797045 ""}
