<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">
<HTML>
<!-- AG2HTML: CONVERTER=AG2HTML/1.1 FORMAT=AMIGAGUIDE/34.11 FILE="Hardware/Hard_J" NODE="J-3" TITLE="J Custom Chip Pin Allocation List / Paula Pin Assignment" INDEX="Hardware/Hard_Index/MAIN" -->
<head>
<title>J Custom Chip Pin Allocation List / Paula Pin Assignment</title>
</head>
<body>
<img src="../images/toc_d.gif" alt="[Contents]">
<a href="../Hardware_Manual_guide/node0240.html"><img src="../images/index.gif" alt="[Index]" border=0></a>
<img src="../images/help_d.gif" alt="[Help]">
<img src="../images/retrace_d.gif" alt="[Retrace]">
<a href="../Hardware_Manual_guide/node023C.html"><img src="../images/prev.gif" alt="[Browse &#060;]" border=0></a>
<a href="../Hardware_Manual_guide/node023E.html"><img src="../images/next.gif" alt="[Browse &#062;]" border=0></a>
<hr>
<pre>
<!-- AG2HTML: BODY=START -->

   PIN #      DESIGNATION     FUNCTION                DEFINITION
   -----      -----------     ------------------      ----------
    01-07     D8-D2           Data bus lines 8 to 2       I/O
    08        VSS             Ground                      I
    09-10     D1-D0           Data bus lines 1 and 0      I/O
    11        RES*            System reset                I
    12        DMAL            DMA request line            O
    13-15     IPL0*-IPL2      Interrupt lines 0-2         O
    16        INT2*           Interrupt level 2           I
    17        INT3*           Interrupt level 3           I
    18        INT6*           Interrupt level 6           I
    19-26     RGA8-RGA1       Register address bus 8-1    I
    27        VCC             +5 Volt                     I
    28        CCK             Color clock                 I
    29        CCKQ            Color clock delay           I
    30        AUDB            Right audio                 O
    31        AUDA            Left audio                  O
    32        POT0X           Pot 0X                      I/O
    33        POT0Y           Pot 0Y                      I/O
    34        VSSANA          Analog ground               I
    35        POT1X           Pot 1X                      I/O
    36        POT1Y           Pot 1Y                      I/O
    37        DKRD*           Disk read data              I
    38        DKWD*           Disk write data             O
    39        DKWE            Disk write enable           O
    40        TXD             Serial transmit data        O
    41        RXD             Serial receive data         I
    42-48     D15-D9          Data bus lines 15 to 9      I/O
<!-- AG2HTML: BODY=END -->
</pre>
</body>
</html>
