# PCI bus device control
Design for the PCI bus specifically the device control circuit that controls the device whether it is read or write or it is a slave or master. The code is developed with *verilog*. The code is synthesiable on *xilinix ISE*. The code was developed using *ModelSim* software. 

![PCI bus](https://hsi.web.cern.ch/hippi/reports/pcihimod/pcihimo2.gif)

# Design
The code use state methodology to traverse the states of the device control.
