// Seed: 749725303
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output supply0 id_3;
  and primCall (id_1, id_2, id_4);
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_3 = -1 == -1 | id_4;
  wire id_5;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  logic [-1 : ~  1 'h0] id_5;
  ;
endmodule
