llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::AND2B1L::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 1},
    {"SRI", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::AUTOBUF::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BIBUF::primitivePortInfos = {
    {"IO", circt::hw::PortDirection::INOUT, 1},
    {"PAD", circt::hw::PortDirection::INOUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BITSLICEuCONTROL::primitivePortInfos = {
    {"CLK_TO_EXT_NORTH", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK_TO_EXT_SOUTH", circt::hw::PortDirection::OUTPUT, 1},
    {"DLY_RDY", circt::hw::PortDirection::OUTPUT, 1},
    {"DYN_DCI", circt::hw::PortDirection::OUTPUT, 7},
    {"NCLK_NIBBLE_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"PCLK_NIBBLE_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RIU_RD_DATA", circt::hw::PortDirection::OUTPUT, 16},
    {"RIU_VALID", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_BIT_CTRL_OUT0", circt::hw::PortDirection::OUTPUT, 40},
    {"RX_BIT_CTRL_OUT1", circt::hw::PortDirection::OUTPUT, 40},
    {"RX_BIT_CTRL_OUT2", circt::hw::PortDirection::OUTPUT, 40},
    {"RX_BIT_CTRL_OUT3", circt::hw::PortDirection::OUTPUT, 40},
    {"RX_BIT_CTRL_OUT4", circt::hw::PortDirection::OUTPUT, 40},
    {"RX_BIT_CTRL_OUT5", circt::hw::PortDirection::OUTPUT, 40},
    {"RX_BIT_CTRL_OUT6", circt::hw::PortDirection::OUTPUT, 40},
    {"TX_BIT_CTRL_OUT0", circt::hw::PortDirection::OUTPUT, 40},
    {"TX_BIT_CTRL_OUT1", circt::hw::PortDirection::OUTPUT, 40},
    {"TX_BIT_CTRL_OUT2", circt::hw::PortDirection::OUTPUT, 40},
    {"TX_BIT_CTRL_OUT3", circt::hw::PortDirection::OUTPUT, 40},
    {"TX_BIT_CTRL_OUT4", circt::hw::PortDirection::OUTPUT, 40},
    {"TX_BIT_CTRL_OUT5", circt::hw::PortDirection::OUTPUT, 40},
    {"TX_BIT_CTRL_OUT6", circt::hw::PortDirection::OUTPUT, 40},
    {"TX_BIT_CTRL_OUT_TRI", circt::hw::PortDirection::OUTPUT, 40},
    {"VTC_RDY", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK_FROM_EXT", circt::hw::PortDirection::INPUT, 1},
    {"EN_VTC", circt::hw::PortDirection::INPUT, 1},
    {"NCLK_NIBBLE_IN", circt::hw::PortDirection::INPUT, 1},
    {"PCLK_NIBBLE_IN", circt::hw::PortDirection::INPUT, 1},
    {"PHY_RDCS0", circt::hw::PortDirection::INPUT, 4},
    {"PHY_RDCS1", circt::hw::PortDirection::INPUT, 4},
    {"PHY_RDEN", circt::hw::PortDirection::INPUT, 4},
    {"PHY_WRCS0", circt::hw::PortDirection::INPUT, 4},
    {"PHY_WRCS1", circt::hw::PortDirection::INPUT, 4},
    {"PLL_CLK", circt::hw::PortDirection::INPUT, 1},
    {"REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RIU_ADDR", circt::hw::PortDirection::INPUT, 6},
    {"RIU_CLK", circt::hw::PortDirection::INPUT, 1},
    {"RIU_NIBBLE_SEL", circt::hw::PortDirection::INPUT, 1},
    {"RIU_WR_DATA", circt::hw::PortDirection::INPUT, 16},
    {"RIU_WR_EN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"RX_BIT_CTRL_IN0", circt::hw::PortDirection::INPUT, 40},
    {"RX_BIT_CTRL_IN1", circt::hw::PortDirection::INPUT, 40},
    {"RX_BIT_CTRL_IN2", circt::hw::PortDirection::INPUT, 40},
    {"RX_BIT_CTRL_IN3", circt::hw::PortDirection::INPUT, 40},
    {"RX_BIT_CTRL_IN4", circt::hw::PortDirection::INPUT, 40},
    {"RX_BIT_CTRL_IN5", circt::hw::PortDirection::INPUT, 40},
    {"RX_BIT_CTRL_IN6", circt::hw::PortDirection::INPUT, 40},
    {"TBYTE_IN", circt::hw::PortDirection::INPUT, 4},
    {"TX_BIT_CTRL_IN0", circt::hw::PortDirection::INPUT, 40},
    {"TX_BIT_CTRL_IN1", circt::hw::PortDirection::INPUT, 40},
    {"TX_BIT_CTRL_IN2", circt::hw::PortDirection::INPUT, 40},
    {"TX_BIT_CTRL_IN3", circt::hw::PortDirection::INPUT, 40},
    {"TX_BIT_CTRL_IN4", circt::hw::PortDirection::INPUT, 40},
    {"TX_BIT_CTRL_IN5", circt::hw::PortDirection::INPUT, 40},
    {"TX_BIT_CTRL_IN6", circt::hw::PortDirection::INPUT, 40},
    {"TX_BIT_CTRL_IN_TRI", circt::hw::PortDirection::INPUT, 40},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BSCANE2::primitivePortInfos = {
    {"CAPTURE", circt::hw::PortDirection::OUTPUT, 1},
    {"DRCK", circt::hw::PortDirection::OUTPUT, 1},
    {"RESET", circt::hw::PortDirection::OUTPUT, 1},
    {"RUNTEST", circt::hw::PortDirection::OUTPUT, 1},
    {"SEL", circt::hw::PortDirection::OUTPUT, 1},
    {"SHIFT", circt::hw::PortDirection::OUTPUT, 1},
    {"TCK", circt::hw::PortDirection::OUTPUT, 1},
    {"TDI", circt::hw::PortDirection::OUTPUT, 1},
    {"TMS", circt::hw::PortDirection::OUTPUT, 1},
    {"UPDATE", circt::hw::PortDirection::OUTPUT, 1},
    {"TDO", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUF::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFCEuLEAF::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFCEuROW::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFG::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFGCE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFGCEuDIV::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CLR", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFGCTRL::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"CE0", circt::hw::PortDirection::INPUT, 1},
    {"CE1", circt::hw::PortDirection::INPUT, 1},
    {"I0", circt::hw::PortDirection::INPUT, 1},
    {"I1", circt::hw::PortDirection::INPUT, 1},
    {"IGNORE0", circt::hw::PortDirection::INPUT, 1},
    {"IGNORE1", circt::hw::PortDirection::INPUT, 1},
    {"S0", circt::hw::PortDirection::INPUT, 1},
    {"S1", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFGP::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFGuGT::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CEMASK", circt::hw::PortDirection::INPUT, 1},
    {"CLR", circt::hw::PortDirection::INPUT, 1},
    {"CLRMASK", circt::hw::PortDirection::INPUT, 1},
    {"DIV", circt::hw::PortDirection::INPUT, 3},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFGuGTuSYNC::primitivePortInfos = {
    {"CESYNC", circt::hw::PortDirection::OUTPUT, 1},
    {"CLRSYNC", circt::hw::PortDirection::OUTPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CLR", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFGuPS::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFH::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFHCE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFIO::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFMR::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFMRCE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::BUFR::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CLR", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::CAPTUREE2::primitivePortInfos = {
    {"CAP", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::CARRY4::primitivePortInfos = {
    {"CO", circt::hw::PortDirection::OUTPUT, 4},
    {"O", circt::hw::PortDirection::OUTPUT, 4},
    {"CI", circt::hw::PortDirection::INPUT, 1},
    {"CYINIT", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 4},
    {"S", circt::hw::PortDirection::INPUT, 4},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::CARRY8::primitivePortInfos = {
    {"CO", circt::hw::PortDirection::OUTPUT, 8},
    {"O", circt::hw::PortDirection::OUTPUT, 8},
    {"CI", circt::hw::PortDirection::INPUT, 1},
    {"CI_TOP", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 8},
    {"S", circt::hw::PortDirection::INPUT, 8},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::CFGLUT5::primitivePortInfos = {
    {"CDO", circt::hw::PortDirection::OUTPUT, 1},
    {"O5", circt::hw::PortDirection::OUTPUT, 1},
    {"O6", circt::hw::PortDirection::OUTPUT, 1},
    {"CDI", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"I0", circt::hw::PortDirection::INPUT, 1},
    {"I1", circt::hw::PortDirection::INPUT, 1},
    {"I2", circt::hw::PortDirection::INPUT, 1},
    {"I3", circt::hw::PortDirection::INPUT, 1},
    {"I4", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::CMAC::primitivePortInfos = {
    {"DRP_DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRP_RDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_DATAOUT0", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT1", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT2", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT3", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_ENAOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_LANE_ALIGNER_FILL_0", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_1", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_10", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_11", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_12", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_13", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_14", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_15", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_16", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_17", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_18", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_19", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_2", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_3", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_4", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_5", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_6", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_7", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_8", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_9", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_MTYOUT0", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT1", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT2", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT3", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_PTP_PCSLANE_OUT", circt::hw::PortDirection::OUTPUT, 5},
    {"RX_PTP_TSTAMP_OUT", circt::hw::PortDirection::OUTPUT, 80},
    {"RX_SOPOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_ALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_ALIGNED_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BAD_CODE", circt::hw::PortDirection::OUTPUT, 7},
    {"STAT_RX_BAD_FCS", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_BAD_PREAMBLE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BAD_SFD", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_0", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_1", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_10", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_11", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_12", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_13", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_14", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_15", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_16", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_17", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_18", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_19", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_2", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_4", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_5", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_6", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_7", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_8", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_9", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BLOCK_LOCK", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_BROADCAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAGMENT", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_0", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_1", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_10", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_11", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_12", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_13", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_14", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_15", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_16", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_17", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_18", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_19", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_2", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_3", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_4", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_5", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_6", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_7", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_8", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_9", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_FRAMING_ERR_VALID_0", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_1", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_10", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_11", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_12", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_13", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_14", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_15", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_16", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_17", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_18", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_19", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_2", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_4", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_5", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_6", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_7", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_8", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_9", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_GOT_SIGNAL_OS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_HI_BER", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_INRANGEERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_INTERNAL_LOCAL_FAULT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_JABBER", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_LANE0_VLM_BIP7", circt::hw::PortDirection::OUTPUT, 8},
    {"STAT_RX_LANE0_VLM_BIP7_VALID", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_LOCAL_FAULT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_MF_ERR", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_MF_LEN_ERR", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_MF_REPEAT_ERR", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_MISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_MULTICAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_OVERSIZE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_1024_1518_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_128_255_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_1519_1522_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_1523_1548_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_1549_2047_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_2048_4095_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_256_511_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_4096_8191_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_512_1023_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_64_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_65_127_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_8192_9215_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_BAD_FCS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_LARGE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_SMALL", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_PAUSE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PAUSE_QUANTA0", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA1", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA2", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA3", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA4", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA5", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA6", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA7", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA8", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_REQ", circt::hw::PortDirection::OUTPUT, 9},
    {"STAT_RX_PAUSE_VALID", circt::hw::PortDirection::OUTPUT, 9},
    {"STAT_RX_RECEIVED_LOCAL_FAULT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_REMOTE_FAULT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_STATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_STOMPED_FCS", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_SYNCED", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_SYNCED_ERR", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_TEST_PATTERN_MISMATCH", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_TOOLONG", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_TOTAL_BYTES", circt::hw::PortDirection::OUTPUT, 8},
    {"STAT_RX_TOTAL_GOOD_BYTES", circt::hw::PortDirection::OUTPUT, 14},
    {"STAT_RX_TOTAL_GOOD_PACKETS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_TOTAL_PACKETS", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_TRUNCATED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_UNDERSIZE", circt::hw::PortDirection::OUTPUT, 4},
    {"STAT_RX_UNICAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_USER_PAUSE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_VLAN", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_VL_DEMUXED", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_VL_NUMBER_0", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_1", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_10", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_11", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_12", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_13", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_14", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_15", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_16", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_17", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_18", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_19", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_2", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_3", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_4", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_5", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_6", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_7", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_8", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_9", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_TX_BAD_FCS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_BROADCAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_FRAME_ERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_LOCAL_FAULT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_MULTICAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_1024_1518_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_128_255_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_1519_1522_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_1523_1548_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_1549_2047_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_2048_4095_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_256_511_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_4096_8191_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_512_1023_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_64_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_65_127_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_8192_9215_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_LARGE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_SMALL", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PAUSE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PAUSE_VALID", circt::hw::PortDirection::OUTPUT, 9},
    {"STAT_TX_PTP_FIFO_READ_ERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PTP_FIFO_WRITE_ERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_TOTAL_BYTES", circt::hw::PortDirection::OUTPUT, 7},
    {"STAT_TX_TOTAL_GOOD_BYTES", circt::hw::PortDirection::OUTPUT, 14},
    {"STAT_TX_TOTAL_GOOD_PACKETS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_TOTAL_PACKETS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_UNICAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_USER_PAUSE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_VLAN", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_OVFOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_PTP_PCSLANE_OUT", circt::hw::PortDirection::OUTPUT, 5},
    {"TX_PTP_TSTAMP_OUT", circt::hw::PortDirection::OUTPUT, 80},
    {"TX_PTP_TSTAMP_TAG_OUT", circt::hw::PortDirection::OUTPUT, 16},
    {"TX_PTP_TSTAMP_VALID_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_RDYOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_SERDES_ALT_DATA0", circt::hw::PortDirection::OUTPUT, 16},
    {"TX_SERDES_ALT_DATA1", circt::hw::PortDirection::OUTPUT, 16},
    {"TX_SERDES_ALT_DATA2", circt::hw::PortDirection::OUTPUT, 16},
    {"TX_SERDES_ALT_DATA3", circt::hw::PortDirection::OUTPUT, 16},
    {"TX_SERDES_DATA0", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA1", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA2", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA3", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA4", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_SERDES_DATA5", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_SERDES_DATA6", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_SERDES_DATA7", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_SERDES_DATA8", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_SERDES_DATA9", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_UNFOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CTL_CAUI4_MODE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_ETYPE_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_ETYPE_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_ETYPE_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_ETYPE_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_MCAST_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_MCAST_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_MCAST_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_MCAST_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_OPCODE_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_OPCODE_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_OPCODE_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_OPCODE_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_SA_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_SA_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_SA_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_SA_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_UCAST_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_UCAST_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_UCAST_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_UCAST_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_ENABLE_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_ENABLE_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_ENABLE_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_ENABLE_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_FORCE_RESYNC", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_PAUSE_ACK", circt::hw::PortDirection::INPUT, 9},
    {"CTL_RX_PAUSE_ENABLE", circt::hw::PortDirection::INPUT, 9},
    {"CTL_RX_SYSTEMTIMERIN", circt::hw::PortDirection::INPUT, 80},
    {"CTL_RX_TEST_PATTERN", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_LANE0_VLM_BIP7_OVERRIDE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE", circt::hw::PortDirection::INPUT, 8},
    {"CTL_TX_PAUSE_ENABLE", circt::hw::PortDirection::INPUT, 9},
    {"CTL_TX_PAUSE_QUANTA0", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA1", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA2", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA3", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA4", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA5", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA6", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA7", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA8", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER0", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER1", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER2", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER3", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER4", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER5", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER6", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER7", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER8", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REQ", circt::hw::PortDirection::INPUT, 9},
    {"CTL_TX_PTP_VLANE_ADJUST_MODE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RESEND_PAUSE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_SEND_IDLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_SEND_RFI", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_SYSTEMTIMERIN", circt::hw::PortDirection::INPUT, 80},
    {"CTL_TX_TEST_PATTERN", circt::hw::PortDirection::INPUT, 1},
    {"DRP_ADDR", circt::hw::PortDirection::INPUT, 10},
    {"DRP_CLK", circt::hw::PortDirection::INPUT, 1},
    {"DRP_DI", circt::hw::PortDirection::INPUT, 16},
    {"DRP_EN", circt::hw::PortDirection::INPUT, 1},
    {"DRP_WE", circt::hw::PortDirection::INPUT, 1},
    {"RX_CLK", circt::hw::PortDirection::INPUT, 1},
    {"RX_RESET", circt::hw::PortDirection::INPUT, 1},
    {"RX_SERDES_ALT_DATA0", circt::hw::PortDirection::INPUT, 16},
    {"RX_SERDES_ALT_DATA1", circt::hw::PortDirection::INPUT, 16},
    {"RX_SERDES_ALT_DATA2", circt::hw::PortDirection::INPUT, 16},
    {"RX_SERDES_ALT_DATA3", circt::hw::PortDirection::INPUT, 16},
    {"RX_SERDES_CLK", circt::hw::PortDirection::INPUT, 10},
    {"RX_SERDES_DATA0", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA1", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA2", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA3", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA4", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_DATA5", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_DATA6", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_DATA7", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_DATA8", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_DATA9", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_RESET", circt::hw::PortDirection::INPUT, 10},
    {"TX_CLK", circt::hw::PortDirection::INPUT, 1},
    {"TX_DATAIN0", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN1", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN2", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN3", circt::hw::PortDirection::INPUT, 128},
    {"TX_ENAIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_MTYIN0", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN1", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN2", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN3", circt::hw::PortDirection::INPUT, 4},
    {"TX_PTP_1588OP_IN", circt::hw::PortDirection::INPUT, 2},
    {"TX_PTP_CHKSUM_OFFSET_IN", circt::hw::PortDirection::INPUT, 16},
    {"TX_PTP_RXTSTAMP_IN", circt::hw::PortDirection::INPUT, 64},
    {"TX_PTP_TAG_FIELD_IN", circt::hw::PortDirection::INPUT, 16},
    {"TX_PTP_TSTAMP_OFFSET_IN", circt::hw::PortDirection::INPUT, 16},
    {"TX_PTP_UPD_CHKSUM_IN", circt::hw::PortDirection::INPUT, 1},
    {"TX_RESET", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN3", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::CMACE4::primitivePortInfos = {
    {"DRP_DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRP_RDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RSFEC_BYPASS_RX_DOUT", circt::hw::PortDirection::OUTPUT, 330},
    {"RSFEC_BYPASS_RX_DOUT_CW_START", circt::hw::PortDirection::OUTPUT, 1},
    {"RSFEC_BYPASS_RX_DOUT_VALID", circt::hw::PortDirection::OUTPUT, 1},
    {"RSFEC_BYPASS_TX_DOUT", circt::hw::PortDirection::OUTPUT, 330},
    {"RSFEC_BYPASS_TX_DOUT_CW_START", circt::hw::PortDirection::OUTPUT, 1},
    {"RSFEC_BYPASS_TX_DOUT_VALID", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_DATAOUT0", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT1", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT2", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT3", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_ENAOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_LANE_ALIGNER_FILL_0", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_1", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_10", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_11", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_12", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_13", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_14", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_15", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_16", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_17", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_18", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_19", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_2", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_3", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_4", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_5", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_6", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_7", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_8", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_LANE_ALIGNER_FILL_9", circt::hw::PortDirection::OUTPUT, 7},
    {"RX_MTYOUT0", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT1", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT2", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT3", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_OTN_BIP8_0", circt::hw::PortDirection::OUTPUT, 8},
    {"RX_OTN_BIP8_1", circt::hw::PortDirection::OUTPUT, 8},
    {"RX_OTN_BIP8_2", circt::hw::PortDirection::OUTPUT, 8},
    {"RX_OTN_BIP8_3", circt::hw::PortDirection::OUTPUT, 8},
    {"RX_OTN_BIP8_4", circt::hw::PortDirection::OUTPUT, 8},
    {"RX_OTN_DATA_0", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_OTN_DATA_1", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_OTN_DATA_2", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_OTN_DATA_3", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_OTN_DATA_4", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_OTN_ENA", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_OTN_LANE0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_OTN_VLMARKER", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_PREOUT", circt::hw::PortDirection::OUTPUT, 56},
    {"RX_PTP_PCSLANE_OUT", circt::hw::PortDirection::OUTPUT, 5},
    {"RX_PTP_TSTAMP_OUT", circt::hw::PortDirection::OUTPUT, 80},
    {"RX_SOPOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_ALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_ALIGNED_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BAD_CODE", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_BAD_FCS", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_BAD_PREAMBLE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BAD_SFD", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_0", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_1", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_10", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_11", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_12", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_13", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_14", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_15", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_16", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_17", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_18", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_19", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_2", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_4", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_5", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_6", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_7", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_8", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BIP_ERR_9", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BLOCK_LOCK", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_BROADCAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAGMENT", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_FRAMING_ERR_0", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_1", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_10", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_11", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_12", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_13", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_14", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_15", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_16", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_17", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_18", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_19", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_2", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_3", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_4", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_5", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_6", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_7", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_8", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_9", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_RX_FRAMING_ERR_VALID_0", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_1", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_10", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_11", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_12", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_13", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_14", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_15", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_16", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_17", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_18", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_19", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_2", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_4", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_5", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_6", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_7", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_8", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_FRAMING_ERR_VALID_9", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_GOT_SIGNAL_OS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_HI_BER", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_INRANGEERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_INTERNAL_LOCAL_FAULT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_JABBER", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_LANE0_VLM_BIP7", circt::hw::PortDirection::OUTPUT, 8},
    {"STAT_RX_LANE0_VLM_BIP7_VALID", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_LOCAL_FAULT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_MF_ERR", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_MF_LEN_ERR", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_MF_REPEAT_ERR", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_MISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_MULTICAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_OVERSIZE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_1024_1518_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_128_255_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_1519_1522_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_1523_1548_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_1549_2047_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_2048_4095_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_256_511_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_4096_8191_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_512_1023_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_64_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_65_127_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_8192_9215_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_BAD_FCS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_LARGE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PACKET_SMALL", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_PAUSE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_PAUSE_QUANTA0", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA1", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA2", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA3", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA4", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA5", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA6", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA7", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_QUANTA8", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_PAUSE_REQ", circt::hw::PortDirection::OUTPUT, 9},
    {"STAT_RX_PAUSE_VALID", circt::hw::PortDirection::OUTPUT, 9},
    {"STAT_RX_RECEIVED_LOCAL_FAULT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_REMOTE_FAULT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RSFEC_AM_LOCK0", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RSFEC_AM_LOCK1", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RSFEC_AM_LOCK2", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RSFEC_AM_LOCK3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RSFEC_CORRECTED_CW_INC", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RSFEC_CW_INC", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RSFEC_ERR_COUNT0_INC", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_RSFEC_ERR_COUNT1_INC", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_RSFEC_ERR_COUNT2_INC", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_RSFEC_ERR_COUNT3_INC", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_RSFEC_HI_SER", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RSFEC_LANE_FILL_0", circt::hw::PortDirection::OUTPUT, 14},
    {"STAT_RX_RSFEC_LANE_FILL_1", circt::hw::PortDirection::OUTPUT, 14},
    {"STAT_RX_RSFEC_LANE_FILL_2", circt::hw::PortDirection::OUTPUT, 14},
    {"STAT_RX_RSFEC_LANE_FILL_3", circt::hw::PortDirection::OUTPUT, 14},
    {"STAT_RX_RSFEC_LANE_MAPPING", circt::hw::PortDirection::OUTPUT, 8},
    {"STAT_RX_RSFEC_RSVD", circt::hw::PortDirection::OUTPUT, 32},
    {"STAT_RX_RSFEC_UNCORRECTED_CW_INC", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_STATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_STOMPED_FCS", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_SYNCED", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_SYNCED_ERR", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_TEST_PATTERN_MISMATCH", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_TOOLONG", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_TOTAL_BYTES", circt::hw::PortDirection::OUTPUT, 7},
    {"STAT_RX_TOTAL_GOOD_BYTES", circt::hw::PortDirection::OUTPUT, 14},
    {"STAT_RX_TOTAL_GOOD_PACKETS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_TOTAL_PACKETS", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_TRUNCATED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_UNDERSIZE", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_UNICAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_USER_PAUSE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_VLAN", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_VL_DEMUXED", circt::hw::PortDirection::OUTPUT, 20},
    {"STAT_RX_VL_NUMBER_0", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_1", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_10", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_11", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_12", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_13", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_14", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_15", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_16", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_17", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_18", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_19", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_2", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_3", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_4", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_5", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_6", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_7", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_8", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_VL_NUMBER_9", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_TX_BAD_FCS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_BROADCAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_FRAME_ERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_LOCAL_FAULT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_MULTICAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_1024_1518_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_128_255_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_1519_1522_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_1523_1548_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_1549_2047_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_2048_4095_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_256_511_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_4096_8191_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_512_1023_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_64_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_65_127_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_8192_9215_BYTES", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_LARGE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PACKET_SMALL", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PAUSE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PAUSE_VALID", circt::hw::PortDirection::OUTPUT, 9},
    {"STAT_TX_PTP_FIFO_READ_ERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_PTP_FIFO_WRITE_ERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_TOTAL_BYTES", circt::hw::PortDirection::OUTPUT, 6},
    {"STAT_TX_TOTAL_GOOD_BYTES", circt::hw::PortDirection::OUTPUT, 14},
    {"STAT_TX_TOTAL_GOOD_PACKETS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_TOTAL_PACKETS", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_UNICAST", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_USER_PAUSE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_VLAN", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_OVFOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_PTP_PCSLANE_OUT", circt::hw::PortDirection::OUTPUT, 5},
    {"TX_PTP_TSTAMP_OUT", circt::hw::PortDirection::OUTPUT, 80},
    {"TX_PTP_TSTAMP_TAG_OUT", circt::hw::PortDirection::OUTPUT, 16},
    {"TX_PTP_TSTAMP_VALID_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_RDYOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_SERDES_ALT_DATA0", circt::hw::PortDirection::OUTPUT, 16},
    {"TX_SERDES_ALT_DATA1", circt::hw::PortDirection::OUTPUT, 16},
    {"TX_SERDES_ALT_DATA2", circt::hw::PortDirection::OUTPUT, 16},
    {"TX_SERDES_ALT_DATA3", circt::hw::PortDirection::OUTPUT, 16},
    {"TX_SERDES_DATA0", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA1", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA2", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA3", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA4", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_SERDES_DATA5", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_SERDES_DATA6", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_SERDES_DATA7", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_SERDES_DATA8", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_SERDES_DATA9", circt::hw::PortDirection::OUTPUT, 32},
    {"TX_UNFOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CTL_CAUI4_MODE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RSFEC_ENABLE_TRANSCODER_BYPASS_MODE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RSFEC_IEEE_ERROR_INDICATION_MODE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_ETYPE_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_ETYPE_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_ETYPE_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_ETYPE_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_MCAST_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_MCAST_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_MCAST_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_MCAST_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_OPCODE_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_OPCODE_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_OPCODE_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_OPCODE_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_SA_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_SA_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_SA_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_SA_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_UCAST_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_UCAST_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_UCAST_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_CHECK_UCAST_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_ENABLE_GCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_ENABLE_GPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_ENABLE_PCP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_ENABLE_PPP", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_FORCE_RESYNC", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_PAUSE_ACK", circt::hw::PortDirection::INPUT, 9},
    {"CTL_RX_PAUSE_ENABLE", circt::hw::PortDirection::INPUT, 9},
    {"CTL_RX_RSFEC_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RSFEC_ENABLE_CORRECTION", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RSFEC_ENABLE_INDICATION", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_SYSTEMTIMERIN", circt::hw::PortDirection::INPUT, 80},
    {"CTL_RX_TEST_PATTERN", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_LANE0_VLM_BIP7_OVERRIDE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE", circt::hw::PortDirection::INPUT, 8},
    {"CTL_TX_PAUSE_ENABLE", circt::hw::PortDirection::INPUT, 9},
    {"CTL_TX_PAUSE_QUANTA0", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA1", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA2", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA3", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA4", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA5", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA6", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA7", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_QUANTA8", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER0", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER1", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER2", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER3", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER4", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER5", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER6", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER7", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REFRESH_TIMER8", circt::hw::PortDirection::INPUT, 16},
    {"CTL_TX_PAUSE_REQ", circt::hw::PortDirection::INPUT, 9},
    {"CTL_TX_PTP_VLANE_ADJUST_MODE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RESEND_PAUSE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RSFEC_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_SEND_IDLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_SEND_LFI", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_SEND_RFI", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_SYSTEMTIMERIN", circt::hw::PortDirection::INPUT, 80},
    {"CTL_TX_TEST_PATTERN", circt::hw::PortDirection::INPUT, 1},
    {"DRP_ADDR", circt::hw::PortDirection::INPUT, 10},
    {"DRP_CLK", circt::hw::PortDirection::INPUT, 1},
    {"DRP_DI", circt::hw::PortDirection::INPUT, 16},
    {"DRP_EN", circt::hw::PortDirection::INPUT, 1},
    {"DRP_WE", circt::hw::PortDirection::INPUT, 1},
    {"RSFEC_BYPASS_RX_DIN", circt::hw::PortDirection::INPUT, 330},
    {"RSFEC_BYPASS_RX_DIN_CW_START", circt::hw::PortDirection::INPUT, 1},
    {"RSFEC_BYPASS_TX_DIN", circt::hw::PortDirection::INPUT, 330},
    {"RSFEC_BYPASS_TX_DIN_CW_START", circt::hw::PortDirection::INPUT, 1},
    {"RX_CLK", circt::hw::PortDirection::INPUT, 1},
    {"RX_RESET", circt::hw::PortDirection::INPUT, 1},
    {"RX_SERDES_ALT_DATA0", circt::hw::PortDirection::INPUT, 16},
    {"RX_SERDES_ALT_DATA1", circt::hw::PortDirection::INPUT, 16},
    {"RX_SERDES_ALT_DATA2", circt::hw::PortDirection::INPUT, 16},
    {"RX_SERDES_ALT_DATA3", circt::hw::PortDirection::INPUT, 16},
    {"RX_SERDES_CLK", circt::hw::PortDirection::INPUT, 10},
    {"RX_SERDES_DATA0", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA1", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA2", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA3", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA4", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_DATA5", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_DATA6", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_DATA7", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_DATA8", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_DATA9", circt::hw::PortDirection::INPUT, 32},
    {"RX_SERDES_RESET", circt::hw::PortDirection::INPUT, 10},
    {"TX_CLK", circt::hw::PortDirection::INPUT, 1},
    {"TX_DATAIN0", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN1", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN2", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN3", circt::hw::PortDirection::INPUT, 128},
    {"TX_ENAIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_MTYIN0", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN1", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN2", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN3", circt::hw::PortDirection::INPUT, 4},
    {"TX_PREIN", circt::hw::PortDirection::INPUT, 56},
    {"TX_PTP_1588OP_IN", circt::hw::PortDirection::INPUT, 2},
    {"TX_PTP_CHKSUM_OFFSET_IN", circt::hw::PortDirection::INPUT, 16},
    {"TX_PTP_RXTSTAMP_IN", circt::hw::PortDirection::INPUT, 64},
    {"TX_PTP_TAG_FIELD_IN", circt::hw::PortDirection::INPUT, 16},
    {"TX_PTP_TSTAMP_OFFSET_IN", circt::hw::PortDirection::INPUT, 16},
    {"TX_PTP_UPD_CHKSUM_IN", circt::hw::PortDirection::INPUT, 1},
    {"TX_RESET", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN3", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::DCIRESET::primitivePortInfos = {
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::DCMuADV::primitivePortInfos = {
    {"CLK0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK180", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK270", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK2X180", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK2X", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK90", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKDV", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFX180", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFX", circt::hw::PortDirection::OUTPUT, 1},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"PSDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"DO", circt::hw::PortDirection::OUTPUT, 16},
    {"CLKFB", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN", circt::hw::PortDirection::INPUT, 1},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"PSCLK", circt::hw::PortDirection::INPUT, 1},
    {"PSEN", circt::hw::PortDirection::INPUT, 1},
    {"PSINCDEC", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"DADDR", circt::hw::PortDirection::INPUT, 7},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::dcmuadvuclockudivideubyu2::primitivePortInfos = {
    {"clock", circt::hw::PortDirection::INPUT, 1},
    {"clock_type", circt::hw::PortDirection::INPUT, 1},
    {"rst", circt::hw::PortDirection::INPUT, 1},
    {"clock_out", circt::hw::PortDirection::OUTPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::dcmuadvumaximumuperioducheck::primitivePortInfos = {
    {"clock", circt::hw::PortDirection::INPUT, 1},
    {"rst", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::dcmuadvuclockulost::primitivePortInfos = {
    {"clock", circt::hw::PortDirection::INPUT, 1},
    {"enable", circt::hw::PortDirection::INPUT, 1},
    {"rst", circt::hw::PortDirection::INPUT, 1},
    {"lost", circt::hw::PortDirection::OUTPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::DCMuSP::primitivePortInfos = {
    {"CLKFB", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN", circt::hw::PortDirection::INPUT, 1},
    {"DSSEN", circt::hw::PortDirection::INPUT, 1},
    {"PSCLK", circt::hw::PortDirection::INPUT, 1},
    {"PSEN", circt::hw::PortDirection::INPUT, 1},
    {"PSINCDEC", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"CLK0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK180", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK270", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK2X", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK2X180", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK90", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKDV", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFX", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFX180", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"PSDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"STATUS", circt::hw::PortDirection::OUTPUT, 8},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::dcmuspuclockudivideubyu2::primitivePortInfos = {
    {"clock", circt::hw::PortDirection::INPUT, 1},
    {"clock_type", circt::hw::PortDirection::INPUT, 1},
    {"rst", circt::hw::PortDirection::INPUT, 1},
    {"clock_out", circt::hw::PortDirection::OUTPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::dcmuspumaximumuperioducheck::primitivePortInfos = {
    {"clock", circt::hw::PortDirection::INPUT, 1},
    {"rst", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::dcmuspuclockulost::primitivePortInfos = {
    {"clock", circt::hw::PortDirection::INPUT, 1},
    {"enable", circt::hw::PortDirection::INPUT, 1},
    {"rst", circt::hw::PortDirection::INPUT, 1},
    {"lost", circt::hw::PortDirection::OUTPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::DIFFINBUF::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"O_B", circt::hw::PortDirection::OUTPUT, 1},
    {"DIFF_IN_N", circt::hw::PortDirection::INPUT, 1},
    {"DIFF_IN_P", circt::hw::PortDirection::INPUT, 1},
    {"OSC", circt::hw::PortDirection::INPUT, 4},
    {"OSC_EN", circt::hw::PortDirection::INPUT, 2},
    {"VREF", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::DNAuPORT::primitivePortInfos = {
    {"DOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"DIN", circt::hw::PortDirection::INPUT, 1},
    {"READ", circt::hw::PortDirection::INPUT, 1},
    {"SHIFT", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::DPHYuDIFFINBUF::primitivePortInfos = {
    {"HSRX_O", circt::hw::PortDirection::OUTPUT, 1},
    {"LPRX_O_N", circt::hw::PortDirection::OUTPUT, 1},
    {"LPRX_O_P", circt::hw::PortDirection::OUTPUT, 1},
    {"HSRX_DISABLE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
    {"LPRX_DISABLE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::DSP48E1::primitivePortInfos = {
    {"ACOUT", circt::hw::PortDirection::OUTPUT, 30},
    {"BCOUT", circt::hw::PortDirection::OUTPUT, 18},
    {"CARRYCASCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CARRYOUT", circt::hw::PortDirection::OUTPUT, 4},
    {"MULTSIGNOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"OVERFLOW", circt::hw::PortDirection::OUTPUT, 1},
    {"P", circt::hw::PortDirection::OUTPUT, 48},
    {"PATTERNBDETECT", circt::hw::PortDirection::OUTPUT, 1},
    {"PATTERNDETECT", circt::hw::PortDirection::OUTPUT, 1},
    {"PCOUT", circt::hw::PortDirection::OUTPUT, 48},
    {"UNDERFLOW", circt::hw::PortDirection::OUTPUT, 1},
    {"A", circt::hw::PortDirection::INPUT, 30},
    {"ACIN", circt::hw::PortDirection::INPUT, 30},
    {"ALUMODE", circt::hw::PortDirection::INPUT, 4},
    {"B", circt::hw::PortDirection::INPUT, 18},
    {"BCIN", circt::hw::PortDirection::INPUT, 18},
    {"C", circt::hw::PortDirection::INPUT, 48},
    {"CARRYCASCIN", circt::hw::PortDirection::INPUT, 1},
    {"CARRYIN", circt::hw::PortDirection::INPUT, 1},
    {"CARRYINSEL", circt::hw::PortDirection::INPUT, 3},
    {"CEA1", circt::hw::PortDirection::INPUT, 1},
    {"CEA2", circt::hw::PortDirection::INPUT, 1},
    {"CEAD", circt::hw::PortDirection::INPUT, 1},
    {"CEALUMODE", circt::hw::PortDirection::INPUT, 1},
    {"CEB1", circt::hw::PortDirection::INPUT, 1},
    {"CEB2", circt::hw::PortDirection::INPUT, 1},
    {"CEC", circt::hw::PortDirection::INPUT, 1},
    {"CECARRYIN", circt::hw::PortDirection::INPUT, 1},
    {"CECTRL", circt::hw::PortDirection::INPUT, 1},
    {"CED", circt::hw::PortDirection::INPUT, 1},
    {"CEINMODE", circt::hw::PortDirection::INPUT, 1},
    {"CEM", circt::hw::PortDirection::INPUT, 1},
    {"CEP", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 25},
    {"INMODE", circt::hw::PortDirection::INPUT, 5},
    {"MULTSIGNIN", circt::hw::PortDirection::INPUT, 1},
    {"OPMODE", circt::hw::PortDirection::INPUT, 7},
    {"PCIN", circt::hw::PortDirection::INPUT, 48},
    {"RSTA", circt::hw::PortDirection::INPUT, 1},
    {"RSTALLCARRYIN", circt::hw::PortDirection::INPUT, 1},
    {"RSTALUMODE", circt::hw::PortDirection::INPUT, 1},
    {"RSTB", circt::hw::PortDirection::INPUT, 1},
    {"RSTC", circt::hw::PortDirection::INPUT, 1},
    {"RSTCTRL", circt::hw::PortDirection::INPUT, 1},
    {"RSTD", circt::hw::PortDirection::INPUT, 1},
    {"RSTINMODE", circt::hw::PortDirection::INPUT, 1},
    {"RSTM", circt::hw::PortDirection::INPUT, 1},
    {"RSTP", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::FRAMEuECCE3::primitivePortInfos = {
    {"CRCERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"ECCERRORNOTSINGLE", circt::hw::PortDirection::OUTPUT, 1},
    {"ECCERRORSINGLE", circt::hw::PortDirection::OUTPUT, 1},
    {"ENDOFFRAME", circt::hw::PortDirection::OUTPUT, 1},
    {"ENDOFSCAN", circt::hw::PortDirection::OUTPUT, 1},
    {"FAR", circt::hw::PortDirection::OUTPUT, 26},
    {"FARSEL", circt::hw::PortDirection::INPUT, 2},
    {"ICAPBOTCLK", circt::hw::PortDirection::INPUT, 1},
    {"ICAPTOPCLK", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::FRAMEuECCE4::primitivePortInfos = {
    {"CRCERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"ECCERRORNOTSINGLE", circt::hw::PortDirection::OUTPUT, 1},
    {"ECCERRORSINGLE", circt::hw::PortDirection::OUTPUT, 1},
    {"ENDOFFRAME", circt::hw::PortDirection::OUTPUT, 1},
    {"ENDOFSCAN", circt::hw::PortDirection::OUTPUT, 1},
    {"FAR", circt::hw::PortDirection::OUTPUT, 27},
    {"FARSEL", circt::hw::PortDirection::INPUT, 2},
    {"ICAPBOTCLK", circt::hw::PortDirection::INPUT, 1},
    {"ICAPTOPCLK", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GND::primitivePortInfos = {
    {"G", circt::hw::PortDirection::OUTPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTHE2uCHANNEL::primitivePortInfos = {
    {"CPLLFBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLREFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"EYESCANDATAERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"GTHTXN", circt::hw::PortDirection::OUTPUT, 1},
    {"GTHTXP", circt::hw::PortDirection::OUTPUT, 1},
    {"GTREFCLKMONITOR", circt::hw::PortDirection::OUTPUT, 1},
    {"PHYSTATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"RSOSINTDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBYTEISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBYTEREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCDRLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANBONDSEQ", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMINITDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMMADET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMSASDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMWAKEDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXDFESLIDETAPSTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXDFESLIDETAPSTROBEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXDFESLIDETAPSTROBESTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXDFESTADAPTDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBESTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRBSERR", circt::hw::PortDirection::OUTPUT, 1},
    {"RXQPISENN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXQPISENP", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RXVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"TXCOMFINISH", circt::hw::PortDirection::OUTPUT, 1},
    {"TXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXGEARBOXREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHINITDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXQPISENN", circt::hw::PortDirection::OUTPUT, 1},
    {"TXQPISENP", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"DMONITOROUT", circt::hw::PortDirection::OUTPUT, 15},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"PCSRSVDOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"RXCLKCORCNT", circt::hw::PortDirection::OUTPUT, 2},
    {"RXDATAVALID", circt::hw::PortDirection::OUTPUT, 2},
    {"RXHEADERVALID", circt::hw::PortDirection::OUTPUT, 2},
    {"RXSTARTOFSEQ", circt::hw::PortDirection::OUTPUT, 2},
    {"TXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"RXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXCHBONDO", circt::hw::PortDirection::OUTPUT, 5},
    {"RXPHMONITOR", circt::hw::PortDirection::OUTPUT, 5},
    {"RXPHSLIPMONITOR", circt::hw::PortDirection::OUTPUT, 5},
    {"RXHEADER", circt::hw::PortDirection::OUTPUT, 6},
    {"RXDATA", circt::hw::PortDirection::OUTPUT, 64},
    {"RXMONITOROUT", circt::hw::PortDirection::OUTPUT, 7},
    {"RXCHARISCOMMA", circt::hw::PortDirection::OUTPUT, 8},
    {"RXCHARISK", circt::hw::PortDirection::OUTPUT, 8},
    {"RXDISPERR", circt::hw::PortDirection::OUTPUT, 8},
    {"RXNOTINTABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGRESET", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"CPLLPD", circt::hw::PortDirection::INPUT, 1},
    {"CPLLRESET", circt::hw::PortDirection::INPUT, 1},
    {"DMONFIFORESET", circt::hw::PortDirection::INPUT, 1},
    {"DMONITORCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANMODE", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANRESET", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANTRIGGER", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"GTHRXN", circt::hw::PortDirection::INPUT, 1},
    {"GTHRXP", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTRESETSEL", circt::hw::PortDirection::INPUT, 1},
    {"GTRXRESET", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTTXRESET", circt::hw::PortDirection::INPUT, 1},
    {"QPLLCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLLREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RESETOVRD", circt::hw::PortDirection::INPUT, 1},
    {"RX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"RXBUFRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRFREQRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXCDROVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESETRSV", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDMASTER", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDSLAVE", circt::hw::PortDirection::INPUT, 1},
    {"RXCOMMADETEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDDIEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFECM1EN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELPMRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXDFESLIDETAPADAPTEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFESLIDETAPHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFESLIDETAPINITOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFESLIDETAPONLYADAPTEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFESLIDETAPOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFESLIDETAPSTROBE", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP6HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP6OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP7HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP7OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVSEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEXYDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXGEARBOXSLIP", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFKLOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXMCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOOBRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSCALRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTNTRLEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTSTROBE", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTTESTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"RXPRBSCNTRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXQPIEN", circt::hw::PortDirection::INPUT, 1},
    {"RXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIDE", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"SETERRSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"SIGVALIDCLK", circt::hw::PortDirection::INPUT, 1},
    {"TX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMSAS", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMWAKE", circt::hw::PortDirection::INPUT, 1},
    {"TXDEEMPH", circt::hw::PortDirection::INPUT, 1},
    {"TXDETECTRX", circt::hw::PortDirection::INPUT, 1},
    {"TXDIFFPD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYHOLD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYUPDOWN", circt::hw::PortDirection::INPUT, 1},
    {"TXELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"TXINHIBIT", circt::hw::PortDirection::INPUT, 1},
    {"TXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPDELECIDLEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYTSTCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXPHINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMSEL", circt::hw::PortDirection::INPUT, 1},
    {"TXPISOPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"TXPOSTCURSORINV", circt::hw::PortDirection::INPUT, 1},
    {"TXPRBSFORCEERR", circt::hw::PortDirection::INPUT, 1},
    {"TXPRECURSORINV", circt::hw::PortDirection::INPUT, 1},
    {"TXQPIBIASEN", circt::hw::PortDirection::INPUT, 1},
    {"TXQPISTRONGPDOWN", circt::hw::PortDirection::INPUT, 1},
    {"TXQPIWEAKPUP", circt::hw::PortDirection::INPUT, 1},
    {"TXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXSTARTSEQ", circt::hw::PortDirection::INPUT, 1},
    {"TXSWING", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXADAPTSELTEST", circt::hw::PortDirection::INPUT, 14},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"GTRSVD", circt::hw::PortDirection::INPUT, 16},
    {"PCSRSVDIN", circt::hw::PortDirection::INPUT, 16},
    {"TSTIN", circt::hw::PortDirection::INPUT, 20},
    {"RXELECIDLEMODE", circt::hw::PortDirection::INPUT, 2},
    {"RXMONITORSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXPD", circt::hw::PortDirection::INPUT, 2},
    {"RXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"TXPD", circt::hw::PortDirection::INPUT, 2},
    {"TXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"CPLLREFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"LOOPBACK", circt::hw::PortDirection::INPUT, 3},
    {"RXCHBONDLEVEL", circt::hw::PortDirection::INPUT, 3},
    {"RXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"RXPRBSSEL", circt::hw::PortDirection::INPUT, 3},
    {"RXRATE", circt::hw::PortDirection::INPUT, 3},
    {"TXBUFDIFFCTRL", circt::hw::PortDirection::INPUT, 3},
    {"TXHEADER", circt::hw::PortDirection::INPUT, 3},
    {"TXMARGIN", circt::hw::PortDirection::INPUT, 3},
    {"TXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"TXPRBSSEL", circt::hw::PortDirection::INPUT, 3},
    {"TXRATE", circt::hw::PortDirection::INPUT, 3},
    {"RXOSINTCFG", circt::hw::PortDirection::INPUT, 4},
    {"RXOSINTID0", circt::hw::PortDirection::INPUT, 4},
    {"TXDIFFCTRL", circt::hw::PortDirection::INPUT, 4},
    {"PCSRSVDIN2", circt::hw::PortDirection::INPUT, 5},
    {"PMARSVDIN", circt::hw::PortDirection::INPUT, 5},
    {"RXCHBONDI", circt::hw::PortDirection::INPUT, 5},
    {"RXDFEAGCTRL", circt::hw::PortDirection::INPUT, 5},
    {"RXDFESLIDETAP", circt::hw::PortDirection::INPUT, 5},
    {"TXPIPPMSTEPSIZE", circt::hw::PortDirection::INPUT, 5},
    {"TXPOSTCURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXPRECURSOR", circt::hw::PortDirection::INPUT, 5},
    {"RXDFESLIDETAPID", circt::hw::PortDirection::INPUT, 6},
    {"TXDATA", circt::hw::PortDirection::INPUT, 64},
    {"TXMAINCURSOR", circt::hw::PortDirection::INPUT, 7},
    {"TXSEQUENCE", circt::hw::PortDirection::INPUT, 7},
    {"TX8B10BBYPASS", circt::hw::PortDirection::INPUT, 8},
    {"TXCHARDISPMODE", circt::hw::PortDirection::INPUT, 8},
    {"TXCHARDISPVAL", circt::hw::PortDirection::INPUT, 8},
    {"TXCHARISK", circt::hw::PortDirection::INPUT, 8},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 9},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTHE2uCOMMON::primitivePortInfos = {
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLFBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLOUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLREFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"REFCLKOUTMONITOR", circt::hw::PortDirection::OUTPUT, 1},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"PMARSVDOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"QPLLDMONITOR", circt::hw::PortDirection::OUTPUT, 8},
    {"BGBYPASSB", circt::hw::PortDirection::INPUT, 1},
    {"BGMONITORENB", circt::hw::PortDirection::INPUT, 1},
    {"BGPDB", circt::hw::PortDirection::INPUT, 1},
    {"BGRCALOVRDENB", circt::hw::PortDirection::INPUT, 1},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"QPLLLOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLLLOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"QPLLOUTRESET", circt::hw::PortDirection::INPUT, 1},
    {"QPLLPD", circt::hw::PortDirection::INPUT, 1},
    {"QPLLRESET", circt::hw::PortDirection::INPUT, 1},
    {"RCALENB", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"QPLLRSVD1", circt::hw::PortDirection::INPUT, 16},
    {"QPLLREFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"BGRCALOVRD", circt::hw::PortDirection::INPUT, 5},
    {"QPLLRSVD2", circt::hw::PortDirection::INPUT, 5},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 8},
    {"PMARSVD", circt::hw::PortDirection::INPUT, 8},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTHE3uCHANNEL::primitivePortInfos = {
    {"BUFGTCE", circt::hw::PortDirection::OUTPUT, 3},
    {"BUFGTCEMASK", circt::hw::PortDirection::OUTPUT, 3},
    {"BUFGTDIV", circt::hw::PortDirection::OUTPUT, 9},
    {"BUFGTRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"BUFGTRSTMASK", circt::hw::PortDirection::OUTPUT, 3},
    {"CPLLFBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLREFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"DMONITOROUT", circt::hw::PortDirection::OUTPUT, 17},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"EYESCANDATAERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"GTHTXN", circt::hw::PortDirection::OUTPUT, 1},
    {"GTHTXP", circt::hw::PortDirection::OUTPUT, 1},
    {"GTPOWERGOOD", circt::hw::PortDirection::OUTPUT, 1},
    {"GTREFCLKMONITOR", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEGEN3", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEQPLLPD", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIERATEQPLLRESET", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIESYNCTXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERGEN3RDY", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERPHYSTATUSRST", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERRATESTART", circt::hw::PortDirection::OUTPUT, 1},
    {"PCSRSVDOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"PHYSTATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"PINRSRVDAS", circt::hw::PortDirection::OUTPUT, 8},
    {"RESETEXCEPTION", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXBYTEISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBYTEREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCDRLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCDRPHDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANBONDSEQ", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHBONDO", circt::hw::PortDirection::OUTPUT, 5},
    {"RXCLKCORCNT", circt::hw::PortDirection::OUTPUT, 2},
    {"RXCOMINITDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMMADET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMSASDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMWAKEDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCTRL0", circt::hw::PortDirection::OUTPUT, 16},
    {"RXCTRL1", circt::hw::PortDirection::OUTPUT, 16},
    {"RXCTRL2", circt::hw::PortDirection::OUTPUT, 8},
    {"RXCTRL3", circt::hw::PortDirection::OUTPUT, 8},
    {"RXDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"RXDATAEXTENDRSVD", circt::hw::PortDirection::OUTPUT, 8},
    {"RXDATAVALID", circt::hw::PortDirection::OUTPUT, 2},
    {"RXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXHEADER", circt::hw::PortDirection::OUTPUT, 6},
    {"RXHEADERVALID", circt::hw::PortDirection::OUTPUT, 2},
    {"RXMONITOROUT", circt::hw::PortDirection::OUTPUT, 7},
    {"RXOSINTDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBESTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPHALIGNERR", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRBSERR", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRBSLOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRGDIVRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXQPISENN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXQPISENP", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRECCLKOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIDERDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPOUTCLKRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPPMARDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSTARTOFSEQ", circt::hw::PortDirection::OUTPUT, 2},
    {"RXSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RXVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"TXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"TXCOMFINISH", circt::hw::PortDirection::OUTPUT, 1},
    {"TXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHINITDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPRGDIVRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXQPISENN", circt::hw::PortDirection::OUTPUT, 1},
    {"TXQPISENP", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGRESET", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"CPLLPD", circt::hw::PortDirection::INPUT, 1},
    {"CPLLREFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"CPLLRESET", circt::hw::PortDirection::INPUT, 1},
    {"DMONFIFORESET", circt::hw::PortDirection::INPUT, 1},
    {"DMONITORCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 9},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHICALDONE", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHICALSTART", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHIDRDEN", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHIDWREN", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHIXRDEN", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHIXWREN", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANMODE", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANRESET", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANTRIGGER", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"GTHRXN", circt::hw::PortDirection::INPUT, 1},
    {"GTHRXP", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTRESETSEL", circt::hw::PortDirection::INPUT, 1},
    {"GTRSVD", circt::hw::PortDirection::INPUT, 16},
    {"GTRXRESET", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTTXRESET", circt::hw::PortDirection::INPUT, 1},
    {"LOOPBACK", circt::hw::PortDirection::INPUT, 3},
    {"LPBKRXTXSEREN", circt::hw::PortDirection::INPUT, 1},
    {"LPBKTXRXSEREN", circt::hw::PortDirection::INPUT, 1},
    {"PCIEEQRXEQADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PCIERSTIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PCIERSTTXSYNCSTART", circt::hw::PortDirection::INPUT, 1},
    {"PCIEUSERRATEDONE", circt::hw::PortDirection::INPUT, 1},
    {"PCSRSVDIN", circt::hw::PortDirection::INPUT, 16},
    {"PCSRSVDIN2", circt::hw::PortDirection::INPUT, 5},
    {"PMARSVDIN", circt::hw::PortDirection::INPUT, 5},
    {"QPLL0CLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1CLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RESETOVRD", circt::hw::PortDirection::INPUT, 1},
    {"RSTCLKENTX", circt::hw::PortDirection::INPUT, 1},
    {"RX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"RXBUFRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRFREQRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXCDROVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESETRSV", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDI", circt::hw::PortDirection::INPUT, 5},
    {"RXCHBONDLEVEL", circt::hw::PortDirection::INPUT, 3},
    {"RXCHBONDMASTER", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDSLAVE", circt::hw::PortDirection::INPUT, 1},
    {"RXCOMMADETEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCCTRL", circt::hw::PortDirection::INPUT, 2},
    {"RXDFEAGCHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELPMRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP10HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP10OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP11HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP11OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP12HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP12OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP13HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP13OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP14HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP14OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP15HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP15OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP6HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP6OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP7HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP7OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP8HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP8OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP9HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP9OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVSEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEXYDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXELECIDLEMODE", circt::hw::PortDirection::INPUT, 2},
    {"RXGEARBOXSLIP", circt::hw::PortDirection::INPUT, 1},
    {"RXLATCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMGCHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMGCOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFKLOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMOSHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMOSOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXMCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXMONITORSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXOOBRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSCALRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTCFG", circt::hw::PortDirection::INPUT, 4},
    {"RXOSINTEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTSTROBE", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTTESTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"RXPCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPD", circt::hw::PortDirection::INPUT, 2},
    {"RXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPLLCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"RXPRBSCNTRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPRBSSEL", circt::hw::PortDirection::INPUT, 4},
    {"RXPROGDIVRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXQPIEN", circt::hw::PortDirection::INPUT, 1},
    {"RXRATE", circt::hw::PortDirection::INPUT, 3},
    {"RXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIDE", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIPOUTCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIPPMA", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
    {"SIGVALIDCLK", circt::hw::PortDirection::INPUT, 1},
    {"TSTIN", circt::hw::PortDirection::INPUT, 20},
    {"TX8B10BBYPASS", circt::hw::PortDirection::INPUT, 8},
    {"TX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"TXBUFDIFFCTRL", circt::hw::PortDirection::INPUT, 3},
    {"TXCOMINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMSAS", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMWAKE", circt::hw::PortDirection::INPUT, 1},
    {"TXCTRL0", circt::hw::PortDirection::INPUT, 16},
    {"TXCTRL1", circt::hw::PortDirection::INPUT, 16},
    {"TXCTRL2", circt::hw::PortDirection::INPUT, 8},
    {"TXDATA", circt::hw::PortDirection::INPUT, 128},
    {"TXDATAEXTENDRSVD", circt::hw::PortDirection::INPUT, 8},
    {"TXDEEMPH", circt::hw::PortDirection::INPUT, 1},
    {"TXDETECTRX", circt::hw::PortDirection::INPUT, 1},
    {"TXDIFFCTRL", circt::hw::PortDirection::INPUT, 4},
    {"TXDIFFPD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYHOLD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYUPDOWN", circt::hw::PortDirection::INPUT, 1},
    {"TXELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"TXHEADER", circt::hw::PortDirection::INPUT, 6},
    {"TXINHIBIT", circt::hw::PortDirection::INPUT, 1},
    {"TXLATCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXMAINCURSOR", circt::hw::PortDirection::INPUT, 7},
    {"TXMARGIN", circt::hw::PortDirection::INPUT, 3},
    {"TXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"TXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPD", circt::hw::PortDirection::INPUT, 2},
    {"TXPDELECIDLEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYTSTCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXPHINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMSEL", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMSTEPSIZE", circt::hw::PortDirection::INPUT, 5},
    {"TXPISOPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPLLCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"TXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"TXPOSTCURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXPOSTCURSORINV", circt::hw::PortDirection::INPUT, 1},
    {"TXPRBSFORCEERR", circt::hw::PortDirection::INPUT, 1},
    {"TXPRBSSEL", circt::hw::PortDirection::INPUT, 4},
    {"TXPRECURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXPRECURSORINV", circt::hw::PortDirection::INPUT, 1},
    {"TXPROGDIVRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXQPIBIASEN", circt::hw::PortDirection::INPUT, 1},
    {"TXQPISTRONGPDOWN", circt::hw::PortDirection::INPUT, 1},
    {"TXQPIWEAKPUP", circt::hw::PortDirection::INPUT, 1},
    {"TXRATE", circt::hw::PortDirection::INPUT, 3},
    {"TXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXSEQUENCE", circt::hw::PortDirection::INPUT, 7},
    {"TXSWING", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"TXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTHE3uCOMMON::primitivePortInfos = {
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"PMARSVDOUT0", circt::hw::PortDirection::OUTPUT, 8},
    {"PMARSVDOUT1", circt::hw::PortDirection::OUTPUT, 8},
    {"QPLL0FBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0LOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0OUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0OUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0REFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1FBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1LOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1OUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1OUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1REFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLDMONITOR0", circt::hw::PortDirection::OUTPUT, 8},
    {"QPLLDMONITOR1", circt::hw::PortDirection::OUTPUT, 8},
    {"REFCLKOUTMONITOR0", circt::hw::PortDirection::OUTPUT, 1},
    {"REFCLKOUTMONITOR1", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRECCLK0_SEL", circt::hw::PortDirection::OUTPUT, 2},
    {"RXRECCLK1_SEL", circt::hw::PortDirection::OUTPUT, 2},
    {"BGBYPASSB", circt::hw::PortDirection::INPUT, 1},
    {"BGMONITORENB", circt::hw::PortDirection::INPUT, 1},
    {"BGPDB", circt::hw::PortDirection::INPUT, 1},
    {"BGRCALOVRD", circt::hw::PortDirection::INPUT, 5},
    {"BGRCALOVRDENB", circt::hw::PortDirection::INPUT, 1},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 9},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"PMARSVD0", circt::hw::PortDirection::INPUT, 8},
    {"PMARSVD1", circt::hw::PortDirection::INPUT, 8},
    {"QPLL0CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0LOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0LOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0PD", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0REFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"QPLL0RESET", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1LOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1LOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1PD", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1REFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"QPLL1RESET", circt::hw::PortDirection::INPUT, 1},
    {"QPLLRSVD1", circt::hw::PortDirection::INPUT, 8},
    {"QPLLRSVD2", circt::hw::PortDirection::INPUT, 5},
    {"QPLLRSVD3", circt::hw::PortDirection::INPUT, 5},
    {"QPLLRSVD4", circt::hw::PortDirection::INPUT, 8},
    {"RCALENB", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTHE4uCHANNEL::primitivePortInfos = {
    {"BUFGTCE", circt::hw::PortDirection::OUTPUT, 1},
    {"BUFGTCEMASK", circt::hw::PortDirection::OUTPUT, 3},
    {"BUFGTDIV", circt::hw::PortDirection::OUTPUT, 9},
    {"BUFGTRESET", circt::hw::PortDirection::OUTPUT, 1},
    {"BUFGTRSTMASK", circt::hw::PortDirection::OUTPUT, 3},
    {"CPLLFBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLREFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"DMONITOROUT", circt::hw::PortDirection::OUTPUT, 16},
    {"DMONITOROUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"EYESCANDATAERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"GTHTXN", circt::hw::PortDirection::OUTPUT, 1},
    {"GTHTXP", circt::hw::PortDirection::OUTPUT, 1},
    {"GTPOWERGOOD", circt::hw::PortDirection::OUTPUT, 1},
    {"GTREFCLKMONITOR", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEGEN3", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEQPLLPD", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIERATEQPLLRESET", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIESYNCTXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERGEN3RDY", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERPHYSTATUSRST", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERRATESTART", circt::hw::PortDirection::OUTPUT, 1},
    {"PCSRSVDOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"PHYSTATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"PINRSRVDAS", circt::hw::PortDirection::OUTPUT, 16},
    {"POWERPRESENT", circt::hw::PortDirection::OUTPUT, 1},
    {"RESETEXCEPTION", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXBYTEISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBYTEREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCDRLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCDRPHDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANBONDSEQ", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHBONDO", circt::hw::PortDirection::OUTPUT, 5},
    {"RXCKCALDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCLKCORCNT", circt::hw::PortDirection::OUTPUT, 2},
    {"RXCOMINITDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMMADET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMSASDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMWAKEDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCTRL0", circt::hw::PortDirection::OUTPUT, 16},
    {"RXCTRL1", circt::hw::PortDirection::OUTPUT, 16},
    {"RXCTRL2", circt::hw::PortDirection::OUTPUT, 8},
    {"RXCTRL3", circt::hw::PortDirection::OUTPUT, 8},
    {"RXDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"RXDATAEXTENDRSVD", circt::hw::PortDirection::OUTPUT, 8},
    {"RXDATAVALID", circt::hw::PortDirection::OUTPUT, 2},
    {"RXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXHEADER", circt::hw::PortDirection::OUTPUT, 6},
    {"RXHEADERVALID", circt::hw::PortDirection::OUTPUT, 2},
    {"RXLFPSTRESETDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXLFPSU2LPEXITDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXLFPSU3WAKEDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXMONITOROUT", circt::hw::PortDirection::OUTPUT, 8},
    {"RXOSINTDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBESTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPHALIGNERR", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRBSERR", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRBSLOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRGDIVRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXQPISENN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXQPISENP", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRECCLKOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIDERDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPOUTCLKRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPPMARDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSTARTOFSEQ", circt::hw::PortDirection::OUTPUT, 2},
    {"RXSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RXVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"TXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"TXCOMFINISH", circt::hw::PortDirection::OUTPUT, 1},
    {"TXDCCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHINITDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPRGDIVRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXQPISENN", circt::hw::PortDirection::OUTPUT, 1},
    {"TXQPISENP", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CDRSTEPDIR", circt::hw::PortDirection::INPUT, 1},
    {"CDRSTEPSQ", circt::hw::PortDirection::INPUT, 1},
    {"CDRSTEPSX", circt::hw::PortDirection::INPUT, 1},
    {"CFGRESET", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"CPLLFREQLOCK", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"CPLLPD", circt::hw::PortDirection::INPUT, 1},
    {"CPLLREFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"CPLLRESET", circt::hw::PortDirection::INPUT, 1},
    {"DMONFIFORESET", circt::hw::PortDirection::INPUT, 1},
    {"DMONITORCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 10},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPRST", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANRESET", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANTRIGGER", circt::hw::PortDirection::INPUT, 1},
    {"FREQOS", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"GTHRXN", circt::hw::PortDirection::INPUT, 1},
    {"GTHRXP", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTRSVD", circt::hw::PortDirection::INPUT, 16},
    {"GTRXRESET", circt::hw::PortDirection::INPUT, 1},
    {"GTRXRESETSEL", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTTXRESET", circt::hw::PortDirection::INPUT, 1},
    {"GTTXRESETSEL", circt::hw::PortDirection::INPUT, 1},
    {"INCPCTRL", circt::hw::PortDirection::INPUT, 1},
    {"LOOPBACK", circt::hw::PortDirection::INPUT, 3},
    {"PCIEEQRXEQADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PCIERSTIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PCIERSTTXSYNCSTART", circt::hw::PortDirection::INPUT, 1},
    {"PCIEUSERRATEDONE", circt::hw::PortDirection::INPUT, 1},
    {"PCSRSVDIN", circt::hw::PortDirection::INPUT, 16},
    {"QPLL0CLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0FREQLOCK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1CLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1FREQLOCK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RESETOVRD", circt::hw::PortDirection::INPUT, 1},
    {"RX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"RXAFECFOKEN", circt::hw::PortDirection::INPUT, 1},
    {"RXBUFRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRFREQRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXCDROVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDI", circt::hw::PortDirection::INPUT, 5},
    {"RXCHBONDLEVEL", circt::hw::PortDirection::INPUT, 3},
    {"RXCHBONDMASTER", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDSLAVE", circt::hw::PortDirection::INPUT, 1},
    {"RXCKCALRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCKCALSTART", circt::hw::PortDirection::INPUT, 7},
    {"RXCOMMADETEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCCTRL", circt::hw::PortDirection::INPUT, 2},
    {"RXDFEAGCHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFECFOKFCNUM", circt::hw::PortDirection::INPUT, 4},
    {"RXDFECFOKFEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFECFOKFPULSE", circt::hw::PortDirection::INPUT, 1},
    {"RXDFECFOKHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFECFOKOVREN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEKHHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEKHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELPMRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP10HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP10OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP11HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP11OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP12HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP12OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP13HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP13OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP14HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP14OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP15HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP15OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP6HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP6OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP7HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP7OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP8HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP8OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP9HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP9OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEXYDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXELECIDLEMODE", circt::hw::PortDirection::INPUT, 2},
    {"RXEQTRAINING", circt::hw::PortDirection::INPUT, 1},
    {"RXGEARBOXSLIP", circt::hw::PortDirection::INPUT, 1},
    {"RXLATCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMGCHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMGCOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFKLOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMOSHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMOSOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXMCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXMONITORSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXOOBRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSCALRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"RXPCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPD", circt::hw::PortDirection::INPUT, 2},
    {"RXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPLLCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"RXPRBSCNTRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPRBSSEL", circt::hw::PortDirection::INPUT, 4},
    {"RXPROGDIVRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXQPIEN", circt::hw::PortDirection::INPUT, 1},
    {"RXRATE", circt::hw::PortDirection::INPUT, 3},
    {"RXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIDE", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIPOUTCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIPPMA", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXTERMINATION", circt::hw::PortDirection::INPUT, 1},
    {"RXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
    {"SIGVALIDCLK", circt::hw::PortDirection::INPUT, 1},
    {"TSTIN", circt::hw::PortDirection::INPUT, 20},
    {"TX8B10BBYPASS", circt::hw::PortDirection::INPUT, 8},
    {"TX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMSAS", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMWAKE", circt::hw::PortDirection::INPUT, 1},
    {"TXCTRL0", circt::hw::PortDirection::INPUT, 16},
    {"TXCTRL1", circt::hw::PortDirection::INPUT, 16},
    {"TXCTRL2", circt::hw::PortDirection::INPUT, 8},
    {"TXDATA", circt::hw::PortDirection::INPUT, 128},
    {"TXDATAEXTENDRSVD", circt::hw::PortDirection::INPUT, 8},
    {"TXDCCFORCESTART", circt::hw::PortDirection::INPUT, 1},
    {"TXDCCRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXDEEMPH", circt::hw::PortDirection::INPUT, 2},
    {"TXDETECTRX", circt::hw::PortDirection::INPUT, 1},
    {"TXDIFFCTRL", circt::hw::PortDirection::INPUT, 5},
    {"TXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYHOLD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYUPDOWN", circt::hw::PortDirection::INPUT, 1},
    {"TXELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"TXHEADER", circt::hw::PortDirection::INPUT, 6},
    {"TXINHIBIT", circt::hw::PortDirection::INPUT, 1},
    {"TXLATCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXLFPSTRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXLFPSU2LPEXIT", circt::hw::PortDirection::INPUT, 1},
    {"TXLFPSU3WAKE", circt::hw::PortDirection::INPUT, 1},
    {"TXMAINCURSOR", circt::hw::PortDirection::INPUT, 7},
    {"TXMARGIN", circt::hw::PortDirection::INPUT, 3},
    {"TXMUXDCDEXHOLD", circt::hw::PortDirection::INPUT, 1},
    {"TXMUXDCDORWREN", circt::hw::PortDirection::INPUT, 1},
    {"TXONESZEROS", circt::hw::PortDirection::INPUT, 1},
    {"TXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"TXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPD", circt::hw::PortDirection::INPUT, 2},
    {"TXPDELECIDLEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYTSTCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXPHINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMSEL", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMSTEPSIZE", circt::hw::PortDirection::INPUT, 5},
    {"TXPISOPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPLLCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"TXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"TXPOSTCURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXPRBSFORCEERR", circt::hw::PortDirection::INPUT, 1},
    {"TXPRBSSEL", circt::hw::PortDirection::INPUT, 4},
    {"TXPRECURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXPROGDIVRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXQPIBIASEN", circt::hw::PortDirection::INPUT, 1},
    {"TXQPIWEAKPUP", circt::hw::PortDirection::INPUT, 1},
    {"TXRATE", circt::hw::PortDirection::INPUT, 3},
    {"TXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXSEQUENCE", circt::hw::PortDirection::INPUT, 7},
    {"TXSWING", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"TXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTHE4uCOMMON::primitivePortInfos = {
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"PMARSVDOUT0", circt::hw::PortDirection::OUTPUT, 8},
    {"PMARSVDOUT1", circt::hw::PortDirection::OUTPUT, 8},
    {"QPLL0FBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0LOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0OUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0OUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0REFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1FBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1LOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1OUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1OUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1REFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLDMONITOR0", circt::hw::PortDirection::OUTPUT, 8},
    {"QPLLDMONITOR1", circt::hw::PortDirection::OUTPUT, 8},
    {"REFCLKOUTMONITOR0", circt::hw::PortDirection::OUTPUT, 1},
    {"REFCLKOUTMONITOR1", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRECCLK0SEL", circt::hw::PortDirection::OUTPUT, 2},
    {"RXRECCLK1SEL", circt::hw::PortDirection::OUTPUT, 2},
    {"SDM0FINALOUT", circt::hw::PortDirection::OUTPUT, 4},
    {"SDM0TESTDATA", circt::hw::PortDirection::OUTPUT, 15},
    {"SDM1FINALOUT", circt::hw::PortDirection::OUTPUT, 4},
    {"SDM1TESTDATA", circt::hw::PortDirection::OUTPUT, 15},
    {"TCONGPO", circt::hw::PortDirection::OUTPUT, 10},
    {"TCONRSVDOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"BGBYPASSB", circt::hw::PortDirection::INPUT, 1},
    {"BGMONITORENB", circt::hw::PortDirection::INPUT, 1},
    {"BGPDB", circt::hw::PortDirection::INPUT, 1},
    {"BGRCALOVRD", circt::hw::PortDirection::INPUT, 5},
    {"BGRCALOVRDENB", circt::hw::PortDirection::INPUT, 1},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 16},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"PCIERATEQPLL0", circt::hw::PortDirection::INPUT, 3},
    {"PCIERATEQPLL1", circt::hw::PortDirection::INPUT, 3},
    {"PMARSVD0", circt::hw::PortDirection::INPUT, 8},
    {"PMARSVD1", circt::hw::PortDirection::INPUT, 8},
    {"QPLL0CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0FBDIV", circt::hw::PortDirection::INPUT, 8},
    {"QPLL0LOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0LOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0PD", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0REFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"QPLL0RESET", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1FBDIV", circt::hw::PortDirection::INPUT, 8},
    {"QPLL1LOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1LOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1PD", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1REFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"QPLL1RESET", circt::hw::PortDirection::INPUT, 1},
    {"QPLLRSVD1", circt::hw::PortDirection::INPUT, 8},
    {"QPLLRSVD2", circt::hw::PortDirection::INPUT, 5},
    {"QPLLRSVD3", circt::hw::PortDirection::INPUT, 5},
    {"QPLLRSVD4", circt::hw::PortDirection::INPUT, 8},
    {"RCALENB", circt::hw::PortDirection::INPUT, 1},
    {"SDM0DATA", circt::hw::PortDirection::INPUT, 25},
    {"SDM0RESET", circt::hw::PortDirection::INPUT, 1},
    {"SDM0TOGGLE", circt::hw::PortDirection::INPUT, 1},
    {"SDM0WIDTH", circt::hw::PortDirection::INPUT, 2},
    {"SDM1DATA", circt::hw::PortDirection::INPUT, 25},
    {"SDM1RESET", circt::hw::PortDirection::INPUT, 1},
    {"SDM1TOGGLE", circt::hw::PortDirection::INPUT, 1},
    {"SDM1WIDTH", circt::hw::PortDirection::INPUT, 2},
    {"TCONGPI", circt::hw::PortDirection::INPUT, 10},
    {"TCONPOWERUP", circt::hw::PortDirection::INPUT, 1},
    {"TCONRESET", circt::hw::PortDirection::INPUT, 2},
    {"TCONRSVDIN1", circt::hw::PortDirection::INPUT, 2},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTPE2uCHANNEL::primitivePortInfos = {
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"EYESCANDATAERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"GTPTXN", circt::hw::PortDirection::OUTPUT, 1},
    {"GTPTXP", circt::hw::PortDirection::OUTPUT, 1},
    {"PHYSTATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"PMARSVDOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"PMARSVDOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBYTEISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBYTEREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCDRLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANBONDSEQ", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMINITDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMMADET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMSASDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMWAKEDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXHEADERVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBESTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRBSERR", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RXVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"TXCOMFINISH", circt::hw::PortDirection::OUTPUT, 1},
    {"TXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXGEARBOXREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHINITDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"DMONITOROUT", circt::hw::PortDirection::OUTPUT, 15},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"PCSRSVDOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"RXCLKCORCNT", circt::hw::PortDirection::OUTPUT, 2},
    {"RXDATAVALID", circt::hw::PortDirection::OUTPUT, 2},
    {"RXSTARTOFSEQ", circt::hw::PortDirection::OUTPUT, 2},
    {"TXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"RXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXHEADER", circt::hw::PortDirection::OUTPUT, 3},
    {"RXSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"RXCHARISCOMMA", circt::hw::PortDirection::OUTPUT, 4},
    {"RXCHARISK", circt::hw::PortDirection::OUTPUT, 4},
    {"RXCHBONDO", circt::hw::PortDirection::OUTPUT, 4},
    {"RXDISPERR", circt::hw::PortDirection::OUTPUT, 4},
    {"RXNOTINTABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"RXPHMONITOR", circt::hw::PortDirection::OUTPUT, 5},
    {"RXPHSLIPMONITOR", circt::hw::PortDirection::OUTPUT, 5},
    {"CFGRESET", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"DMONFIFORESET", circt::hw::PortDirection::INPUT, 1},
    {"DMONITORCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANMODE", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANRESET", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANTRIGGER", circt::hw::PortDirection::INPUT, 1},
    {"GTPRXN", circt::hw::PortDirection::INPUT, 1},
    {"GTPRXP", circt::hw::PortDirection::INPUT, 1},
    {"GTRESETSEL", circt::hw::PortDirection::INPUT, 1},
    {"GTRXRESET", circt::hw::PortDirection::INPUT, 1},
    {"GTTXRESET", circt::hw::PortDirection::INPUT, 1},
    {"PLL0CLK", circt::hw::PortDirection::INPUT, 1},
    {"PLL0REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"PLL1CLK", circt::hw::PortDirection::INPUT, 1},
    {"PLL1REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"PMARSVDIN0", circt::hw::PortDirection::INPUT, 1},
    {"PMARSVDIN1", circt::hw::PortDirection::INPUT, 1},
    {"PMARSVDIN2", circt::hw::PortDirection::INPUT, 1},
    {"PMARSVDIN3", circt::hw::PortDirection::INPUT, 1},
    {"PMARSVDIN4", circt::hw::PortDirection::INPUT, 1},
    {"RESETOVRD", circt::hw::PortDirection::INPUT, 1},
    {"RX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"RXBUFRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRFREQRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXCDROVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESETRSV", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDMASTER", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDSLAVE", circt::hw::PortDirection::INPUT, 1},
    {"RXCOMMADETEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDDIEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEXYDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXGEARBOXSLIP", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMOSINTNTRLEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXMCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOOBRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSCALRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTNTRLEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTPD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTSTROBE", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTTESTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"RXPRBSCNTRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIDE", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"SETERRSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"SIGVALIDCLK", circt::hw::PortDirection::INPUT, 1},
    {"TX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMSAS", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMWAKE", circt::hw::PortDirection::INPUT, 1},
    {"TXDEEMPH", circt::hw::PortDirection::INPUT, 1},
    {"TXDETECTRX", circt::hw::PortDirection::INPUT, 1},
    {"TXDIFFPD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYHOLD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYUPDOWN", circt::hw::PortDirection::INPUT, 1},
    {"TXELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"TXINHIBIT", circt::hw::PortDirection::INPUT, 1},
    {"TXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPDELECIDLEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYTSTCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXPHINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMSEL", circt::hw::PortDirection::INPUT, 1},
    {"TXPISOPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"TXPOSTCURSORINV", circt::hw::PortDirection::INPUT, 1},
    {"TXPRBSFORCEERR", circt::hw::PortDirection::INPUT, 1},
    {"TXPRECURSORINV", circt::hw::PortDirection::INPUT, 1},
    {"TXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXSTARTSEQ", circt::hw::PortDirection::INPUT, 1},
    {"TXSWING", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXADAPTSELTEST", circt::hw::PortDirection::INPUT, 14},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"GTRSVD", circt::hw::PortDirection::INPUT, 16},
    {"PCSRSVDIN", circt::hw::PortDirection::INPUT, 16},
    {"TSTIN", circt::hw::PortDirection::INPUT, 20},
    {"RXELECIDLEMODE", circt::hw::PortDirection::INPUT, 2},
    {"RXPD", circt::hw::PortDirection::INPUT, 2},
    {"RXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"TXPD", circt::hw::PortDirection::INPUT, 2},
    {"TXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"LOOPBACK", circt::hw::PortDirection::INPUT, 3},
    {"RXCHBONDLEVEL", circt::hw::PortDirection::INPUT, 3},
    {"RXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"RXPRBSSEL", circt::hw::PortDirection::INPUT, 3},
    {"RXRATE", circt::hw::PortDirection::INPUT, 3},
    {"TXBUFDIFFCTRL", circt::hw::PortDirection::INPUT, 3},
    {"TXHEADER", circt::hw::PortDirection::INPUT, 3},
    {"TXMARGIN", circt::hw::PortDirection::INPUT, 3},
    {"TXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"TXPRBSSEL", circt::hw::PortDirection::INPUT, 3},
    {"TXRATE", circt::hw::PortDirection::INPUT, 3},
    {"TXDATA", circt::hw::PortDirection::INPUT, 32},
    {"RXCHBONDI", circt::hw::PortDirection::INPUT, 4},
    {"RXOSINTCFG", circt::hw::PortDirection::INPUT, 4},
    {"RXOSINTID0", circt::hw::PortDirection::INPUT, 4},
    {"TX8B10BBYPASS", circt::hw::PortDirection::INPUT, 4},
    {"TXCHARDISPMODE", circt::hw::PortDirection::INPUT, 4},
    {"TXCHARDISPVAL", circt::hw::PortDirection::INPUT, 4},
    {"TXCHARISK", circt::hw::PortDirection::INPUT, 4},
    {"TXDIFFCTRL", circt::hw::PortDirection::INPUT, 4},
    {"TXPIPPMSTEPSIZE", circt::hw::PortDirection::INPUT, 5},
    {"TXPOSTCURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXPRECURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXMAINCURSOR", circt::hw::PortDirection::INPUT, 7},
    {"TXSEQUENCE", circt::hw::PortDirection::INPUT, 7},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 9},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTPE2uCOMMON::primitivePortInfos = {
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL0FBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL0LOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL0OUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL0OUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL0REFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL1FBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL1LOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL1OUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL1OUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL1REFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"REFCLKOUTMONITOR0", circt::hw::PortDirection::OUTPUT, 1},
    {"REFCLKOUTMONITOR1", circt::hw::PortDirection::OUTPUT, 1},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"PMARSVDOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"DMONITOROUT", circt::hw::PortDirection::OUTPUT, 8},
    {"BGBYPASSB", circt::hw::PortDirection::INPUT, 1},
    {"BGMONITORENB", circt::hw::PortDirection::INPUT, 1},
    {"BGPDB", circt::hw::PortDirection::INPUT, 1},
    {"BGRCALOVRDENB", circt::hw::PortDirection::INPUT, 1},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"GTEASTREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTEASTREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTWESTREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTWESTREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"PLL0LOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"PLL0LOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"PLL0PD", circt::hw::PortDirection::INPUT, 1},
    {"PLL0RESET", circt::hw::PortDirection::INPUT, 1},
    {"PLL1LOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"PLL1LOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"PLL1PD", circt::hw::PortDirection::INPUT, 1},
    {"PLL1RESET", circt::hw::PortDirection::INPUT, 1},
    {"RCALENB", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"PLLRSVD1", circt::hw::PortDirection::INPUT, 16},
    {"PLL0REFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"PLL1REFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"BGRCALOVRD", circt::hw::PortDirection::INPUT, 5},
    {"PLLRSVD2", circt::hw::PortDirection::INPUT, 5},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 8},
    {"PMARSVD", circt::hw::PortDirection::INPUT, 8},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTXE2uCHANNEL::primitivePortInfos = {
    {"CPLLFBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLREFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"EYESCANDATAERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"GTREFCLKMONITOR", circt::hw::PortDirection::OUTPUT, 1},
    {"GTXTXN", circt::hw::PortDirection::OUTPUT, 1},
    {"GTXTXP", circt::hw::PortDirection::OUTPUT, 1},
    {"PHYSTATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBYTEISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBYTEREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCDRLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANBONDSEQ", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMINITDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMMADET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMSASDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMWAKEDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXDATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"RXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXHEADERVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRBSERR", circt::hw::PortDirection::OUTPUT, 1},
    {"RXQPISENN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXQPISENP", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSTARTOFSEQ", circt::hw::PortDirection::OUTPUT, 1},
    {"RXVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"TXCOMFINISH", circt::hw::PortDirection::OUTPUT, 1},
    {"TXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXGEARBOXREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHINITDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXQPISENN", circt::hw::PortDirection::OUTPUT, 1},
    {"TXQPISENP", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"PCSRSVDOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"RXCLKCORCNT", circt::hw::PortDirection::OUTPUT, 2},
    {"TXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"RXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXHEADER", circt::hw::PortDirection::OUTPUT, 3},
    {"RXSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXCHBONDO", circt::hw::PortDirection::OUTPUT, 5},
    {"RXPHMONITOR", circt::hw::PortDirection::OUTPUT, 5},
    {"RXPHSLIPMONITOR", circt::hw::PortDirection::OUTPUT, 5},
    {"RXDATA", circt::hw::PortDirection::OUTPUT, 64},
    {"RXMONITOROUT", circt::hw::PortDirection::OUTPUT, 7},
    {"DMONITOROUT", circt::hw::PortDirection::OUTPUT, 8},
    {"RXCHARISCOMMA", circt::hw::PortDirection::OUTPUT, 8},
    {"RXCHARISK", circt::hw::PortDirection::OUTPUT, 8},
    {"RXDISPERR", circt::hw::PortDirection::OUTPUT, 8},
    {"RXNOTINTABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"TSTOUT", circt::hw::PortDirection::OUTPUT, 10},
    {"CFGRESET", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"CPLLPD", circt::hw::PortDirection::INPUT, 1},
    {"CPLLRESET", circt::hw::PortDirection::INPUT, 1},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANMODE", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANRESET", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANTRIGGER", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTRESETSEL", circt::hw::PortDirection::INPUT, 1},
    {"GTRXRESET", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTTXRESET", circt::hw::PortDirection::INPUT, 1},
    {"GTXRXN", circt::hw::PortDirection::INPUT, 1},
    {"GTXRXP", circt::hw::PortDirection::INPUT, 1},
    {"QPLLCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLLREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RESETOVRD", circt::hw::PortDirection::INPUT, 1},
    {"RX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"RXBUFRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRFREQRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXCDROVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESETRSV", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDMASTER", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDSLAVE", circt::hw::PortDirection::INPUT, 1},
    {"RXCOMMADETEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDDIEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFECM1EN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELPMRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVSEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEXYDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEXYDHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEXYDOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXGEARBOXSLIP", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFKLOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXMCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOOBRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"RXPRBSCNTRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXQPIEN", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIDE", circt::hw::PortDirection::INPUT, 1},
    {"RXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"SETERRSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"TX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMSAS", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMWAKE", circt::hw::PortDirection::INPUT, 1},
    {"TXDEEMPH", circt::hw::PortDirection::INPUT, 1},
    {"TXDETECTRX", circt::hw::PortDirection::INPUT, 1},
    {"TXDIFFPD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYHOLD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYUPDOWN", circt::hw::PortDirection::INPUT, 1},
    {"TXELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"TXINHIBIT", circt::hw::PortDirection::INPUT, 1},
    {"TXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPDELECIDLEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYTSTCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXPHINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPISOPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"TXPOSTCURSORINV", circt::hw::PortDirection::INPUT, 1},
    {"TXPRBSFORCEERR", circt::hw::PortDirection::INPUT, 1},
    {"TXPRECURSORINV", circt::hw::PortDirection::INPUT, 1},
    {"TXQPIBIASEN", circt::hw::PortDirection::INPUT, 1},
    {"TXQPISTRONGPDOWN", circt::hw::PortDirection::INPUT, 1},
    {"TXQPIWEAKPUP", circt::hw::PortDirection::INPUT, 1},
    {"TXSTARTSEQ", circt::hw::PortDirection::INPUT, 1},
    {"TXSWING", circt::hw::PortDirection::INPUT, 1},
    {"TXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"GTRSVD", circt::hw::PortDirection::INPUT, 16},
    {"PCSRSVDIN", circt::hw::PortDirection::INPUT, 16},
    {"TSTIN", circt::hw::PortDirection::INPUT, 20},
    {"RXELECIDLEMODE", circt::hw::PortDirection::INPUT, 2},
    {"RXMONITORSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXPD", circt::hw::PortDirection::INPUT, 2},
    {"RXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"TXPD", circt::hw::PortDirection::INPUT, 2},
    {"TXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"CPLLREFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"LOOPBACK", circt::hw::PortDirection::INPUT, 3},
    {"RXCHBONDLEVEL", circt::hw::PortDirection::INPUT, 3},
    {"RXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"RXPRBSSEL", circt::hw::PortDirection::INPUT, 3},
    {"RXRATE", circt::hw::PortDirection::INPUT, 3},
    {"TXBUFDIFFCTRL", circt::hw::PortDirection::INPUT, 3},
    {"TXHEADER", circt::hw::PortDirection::INPUT, 3},
    {"TXMARGIN", circt::hw::PortDirection::INPUT, 3},
    {"TXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"TXPRBSSEL", circt::hw::PortDirection::INPUT, 3},
    {"TXRATE", circt::hw::PortDirection::INPUT, 3},
    {"CLKRSVD", circt::hw::PortDirection::INPUT, 4},
    {"TXDIFFCTRL", circt::hw::PortDirection::INPUT, 4},
    {"PCSRSVDIN2", circt::hw::PortDirection::INPUT, 5},
    {"PMARSVDIN2", circt::hw::PortDirection::INPUT, 5},
    {"PMARSVDIN", circt::hw::PortDirection::INPUT, 5},
    {"RXCHBONDI", circt::hw::PortDirection::INPUT, 5},
    {"TXPOSTCURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXPRECURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXDATA", circt::hw::PortDirection::INPUT, 64},
    {"TXMAINCURSOR", circt::hw::PortDirection::INPUT, 7},
    {"TXSEQUENCE", circt::hw::PortDirection::INPUT, 7},
    {"TX8B10BBYPASS", circt::hw::PortDirection::INPUT, 8},
    {"TXCHARDISPMODE", circt::hw::PortDirection::INPUT, 8},
    {"TXCHARDISPVAL", circt::hw::PortDirection::INPUT, 8},
    {"TXCHARISK", circt::hw::PortDirection::INPUT, 8},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 9},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTXE2uCOMMON::primitivePortInfos = {
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLFBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLOUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLREFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"REFCLKOUTMONITOR", circt::hw::PortDirection::OUTPUT, 1},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"QPLLDMONITOR", circt::hw::PortDirection::OUTPUT, 8},
    {"BGBYPASSB", circt::hw::PortDirection::INPUT, 1},
    {"BGMONITORENB", circt::hw::PortDirection::INPUT, 1},
    {"BGPDB", circt::hw::PortDirection::INPUT, 1},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"QPLLLOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLLLOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"QPLLOUTRESET", circt::hw::PortDirection::INPUT, 1},
    {"QPLLPD", circt::hw::PortDirection::INPUT, 1},
    {"QPLLRESET", circt::hw::PortDirection::INPUT, 1},
    {"RCALENB", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"QPLLRSVD1", circt::hw::PortDirection::INPUT, 16},
    {"QPLLREFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"BGRCALOVRD", circt::hw::PortDirection::INPUT, 5},
    {"QPLLRSVD2", circt::hw::PortDirection::INPUT, 5},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 8},
    {"PMARSVD", circt::hw::PortDirection::INPUT, 8},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTYE3uCHANNEL::primitivePortInfos = {
    {"BUFGTCE", circt::hw::PortDirection::OUTPUT, 3},
    {"BUFGTCEMASK", circt::hw::PortDirection::OUTPUT, 3},
    {"BUFGTDIV", circt::hw::PortDirection::OUTPUT, 9},
    {"BUFGTRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"BUFGTRSTMASK", circt::hw::PortDirection::OUTPUT, 3},
    {"CPLLFBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLREFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"DMONITOROUT", circt::hw::PortDirection::OUTPUT, 17},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"EYESCANDATAERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"GTPOWERGOOD", circt::hw::PortDirection::OUTPUT, 1},
    {"GTREFCLKMONITOR", circt::hw::PortDirection::OUTPUT, 1},
    {"GTYTXN", circt::hw::PortDirection::OUTPUT, 1},
    {"GTYTXP", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEGEN3", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEQPLLPD", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIERATEQPLLRESET", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIESYNCTXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERGEN3RDY", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERPHYSTATUSRST", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERRATESTART", circt::hw::PortDirection::OUTPUT, 1},
    {"PCSRSVDOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"PHYSTATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"PINRSRVDAS", circt::hw::PortDirection::OUTPUT, 8},
    {"RESETEXCEPTION", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXBYTEISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBYTEREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCDRLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCDRPHDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANBONDSEQ", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHBONDO", circt::hw::PortDirection::OUTPUT, 5},
    {"RXCKCALDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCLKCORCNT", circt::hw::PortDirection::OUTPUT, 2},
    {"RXCOMINITDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMMADET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMSASDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMWAKEDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCTRL0", circt::hw::PortDirection::OUTPUT, 16},
    {"RXCTRL1", circt::hw::PortDirection::OUTPUT, 16},
    {"RXCTRL2", circt::hw::PortDirection::OUTPUT, 8},
    {"RXCTRL3", circt::hw::PortDirection::OUTPUT, 8},
    {"RXDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"RXDATAEXTENDRSVD", circt::hw::PortDirection::OUTPUT, 8},
    {"RXDATAVALID", circt::hw::PortDirection::OUTPUT, 2},
    {"RXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXHEADER", circt::hw::PortDirection::OUTPUT, 6},
    {"RXHEADERVALID", circt::hw::PortDirection::OUTPUT, 2},
    {"RXMONITOROUT", circt::hw::PortDirection::OUTPUT, 7},
    {"RXOSINTDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBESTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPHALIGNERR", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRBSERR", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRBSLOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRGDIVRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRECCLKOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIDERDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPOUTCLKRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPPMARDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSTARTOFSEQ", circt::hw::PortDirection::OUTPUT, 2},
    {"RXSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RXVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"TXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"TXCOMFINISH", circt::hw::PortDirection::OUTPUT, 1},
    {"TXDCCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHINITDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPRGDIVRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CDRSTEPDIR", circt::hw::PortDirection::INPUT, 1},
    {"CDRSTEPSQ", circt::hw::PortDirection::INPUT, 1},
    {"CDRSTEPSX", circt::hw::PortDirection::INPUT, 1},
    {"CFGRESET", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"CPLLPD", circt::hw::PortDirection::INPUT, 1},
    {"CPLLREFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"CPLLRESET", circt::hw::PortDirection::INPUT, 1},
    {"DMONFIFORESET", circt::hw::PortDirection::INPUT, 1},
    {"DMONITORCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 10},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"ELPCALDVORWREN", circt::hw::PortDirection::INPUT, 1},
    {"ELPCALPAORWREN", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHICALDONE", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHICALSTART", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHIDRDEN", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHIDWREN", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHIXRDEN", circt::hw::PortDirection::INPUT, 1},
    {"EVODDPHIXWREN", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANMODE", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANRESET", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANTRIGGER", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTRESETSEL", circt::hw::PortDirection::INPUT, 1},
    {"GTRSVD", circt::hw::PortDirection::INPUT, 16},
    {"GTRXRESET", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTTXRESET", circt::hw::PortDirection::INPUT, 1},
    {"GTYRXN", circt::hw::PortDirection::INPUT, 1},
    {"GTYRXP", circt::hw::PortDirection::INPUT, 1},
    {"LOOPBACK", circt::hw::PortDirection::INPUT, 3},
    {"LOOPRSVD", circt::hw::PortDirection::INPUT, 16},
    {"LPBKRXTXSEREN", circt::hw::PortDirection::INPUT, 1},
    {"LPBKTXRXSEREN", circt::hw::PortDirection::INPUT, 1},
    {"PCIEEQRXEQADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PCIERSTIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PCIERSTTXSYNCSTART", circt::hw::PortDirection::INPUT, 1},
    {"PCIEUSERRATEDONE", circt::hw::PortDirection::INPUT, 1},
    {"PCSRSVDIN", circt::hw::PortDirection::INPUT, 16},
    {"PCSRSVDIN2", circt::hw::PortDirection::INPUT, 5},
    {"PMARSVDIN", circt::hw::PortDirection::INPUT, 5},
    {"QPLL0CLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1CLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RESETOVRD", circt::hw::PortDirection::INPUT, 1},
    {"RSTCLKENTX", circt::hw::PortDirection::INPUT, 1},
    {"RX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"RXBUFRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRFREQRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXCDROVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESETRSV", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDI", circt::hw::PortDirection::INPUT, 5},
    {"RXCHBONDLEVEL", circt::hw::PortDirection::INPUT, 3},
    {"RXCHBONDMASTER", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDSLAVE", circt::hw::PortDirection::INPUT, 1},
    {"RXCKCALRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCOMMADETEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDCCFORCESTART", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELPMRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP10HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP10OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP11HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP11OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP12HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP12OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP13HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP13OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP14HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP14OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP15HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP15OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP6HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP6OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP7HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP7OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP8HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP8OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP9HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP9OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVSEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEXYDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXELECIDLEMODE", circt::hw::PortDirection::INPUT, 2},
    {"RXGEARBOXSLIP", circt::hw::PortDirection::INPUT, 1},
    {"RXLATCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMGCHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMGCOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFKLOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMOSHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMOSOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXMCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXMONITORSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXOOBRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSCALRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTCFG", circt::hw::PortDirection::INPUT, 4},
    {"RXOSINTEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTSTROBE", circt::hw::PortDirection::INPUT, 1},
    {"RXOSINTTESTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOSOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"RXPCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPD", circt::hw::PortDirection::INPUT, 2},
    {"RXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPLLCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"RXPRBSCNTRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPRBSSEL", circt::hw::PortDirection::INPUT, 4},
    {"RXPROGDIVRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXRATE", circt::hw::PortDirection::INPUT, 3},
    {"RXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIDE", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIPOUTCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIPPMA", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
    {"SIGVALIDCLK", circt::hw::PortDirection::INPUT, 1},
    {"TSTIN", circt::hw::PortDirection::INPUT, 20},
    {"TX8B10BBYPASS", circt::hw::PortDirection::INPUT, 8},
    {"TX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"TXBUFDIFFCTRL", circt::hw::PortDirection::INPUT, 3},
    {"TXCOMINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMSAS", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMWAKE", circt::hw::PortDirection::INPUT, 1},
    {"TXCTRL0", circt::hw::PortDirection::INPUT, 16},
    {"TXCTRL1", circt::hw::PortDirection::INPUT, 16},
    {"TXCTRL2", circt::hw::PortDirection::INPUT, 8},
    {"TXDATA", circt::hw::PortDirection::INPUT, 128},
    {"TXDATAEXTENDRSVD", circt::hw::PortDirection::INPUT, 8},
    {"TXDCCFORCESTART", circt::hw::PortDirection::INPUT, 1},
    {"TXDCCRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXDEEMPH", circt::hw::PortDirection::INPUT, 1},
    {"TXDETECTRX", circt::hw::PortDirection::INPUT, 1},
    {"TXDIFFCTRL", circt::hw::PortDirection::INPUT, 5},
    {"TXDIFFPD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYHOLD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYUPDOWN", circt::hw::PortDirection::INPUT, 1},
    {"TXELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"TXELFORCESTART", circt::hw::PortDirection::INPUT, 1},
    {"TXHEADER", circt::hw::PortDirection::INPUT, 6},
    {"TXINHIBIT", circt::hw::PortDirection::INPUT, 1},
    {"TXLATCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXMAINCURSOR", circt::hw::PortDirection::INPUT, 7},
    {"TXMARGIN", circt::hw::PortDirection::INPUT, 3},
    {"TXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"TXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPD", circt::hw::PortDirection::INPUT, 2},
    {"TXPDELECIDLEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYTSTCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXPHINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMSEL", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMSTEPSIZE", circt::hw::PortDirection::INPUT, 5},
    {"TXPISOPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPLLCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"TXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"TXPOSTCURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXPRBSFORCEERR", circt::hw::PortDirection::INPUT, 1},
    {"TXPRBSSEL", circt::hw::PortDirection::INPUT, 4},
    {"TXPRECURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXPROGDIVRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXRATE", circt::hw::PortDirection::INPUT, 3},
    {"TXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXSEQUENCE", circt::hw::PortDirection::INPUT, 7},
    {"TXSWING", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"TXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTYE3uCOMMON::primitivePortInfos = {
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"PMARSVDOUT0", circt::hw::PortDirection::OUTPUT, 8},
    {"PMARSVDOUT1", circt::hw::PortDirection::OUTPUT, 8},
    {"QPLL0FBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0LOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0OUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0OUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0REFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1FBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1LOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1OUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1OUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1REFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLDMONITOR0", circt::hw::PortDirection::OUTPUT, 8},
    {"QPLLDMONITOR1", circt::hw::PortDirection::OUTPUT, 8},
    {"REFCLKOUTMONITOR0", circt::hw::PortDirection::OUTPUT, 1},
    {"REFCLKOUTMONITOR1", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRECCLK0_SEL", circt::hw::PortDirection::OUTPUT, 2},
    {"RXRECCLK1_SEL", circt::hw::PortDirection::OUTPUT, 2},
    {"SDM0FINALOUT", circt::hw::PortDirection::OUTPUT, 4},
    {"SDM0TESTDATA", circt::hw::PortDirection::OUTPUT, 15},
    {"SDM1FINALOUT", circt::hw::PortDirection::OUTPUT, 4},
    {"SDM1TESTDATA", circt::hw::PortDirection::OUTPUT, 15},
    {"BGBYPASSB", circt::hw::PortDirection::INPUT, 1},
    {"BGMONITORENB", circt::hw::PortDirection::INPUT, 1},
    {"BGPDB", circt::hw::PortDirection::INPUT, 1},
    {"BGRCALOVRD", circt::hw::PortDirection::INPUT, 5},
    {"BGRCALOVRDENB", circt::hw::PortDirection::INPUT, 1},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 10},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"PMARSVD0", circt::hw::PortDirection::INPUT, 8},
    {"PMARSVD1", circt::hw::PortDirection::INPUT, 8},
    {"QPLL0CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0LOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0LOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0PD", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0REFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"QPLL0RESET", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1LOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1LOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1PD", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1REFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"QPLL1RESET", circt::hw::PortDirection::INPUT, 1},
    {"QPLLRSVD1", circt::hw::PortDirection::INPUT, 8},
    {"QPLLRSVD2", circt::hw::PortDirection::INPUT, 5},
    {"QPLLRSVD3", circt::hw::PortDirection::INPUT, 5},
    {"QPLLRSVD4", circt::hw::PortDirection::INPUT, 8},
    {"RCALENB", circt::hw::PortDirection::INPUT, 1},
    {"SDM0DATA", circt::hw::PortDirection::INPUT, 25},
    {"SDM0RESET", circt::hw::PortDirection::INPUT, 1},
    {"SDM0WIDTH", circt::hw::PortDirection::INPUT, 2},
    {"SDM1DATA", circt::hw::PortDirection::INPUT, 25},
    {"SDM1RESET", circt::hw::PortDirection::INPUT, 1},
    {"SDM1WIDTH", circt::hw::PortDirection::INPUT, 2},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTYE4uCHANNEL::primitivePortInfos = {
    {"BUFGTCE", circt::hw::PortDirection::OUTPUT, 1},
    {"BUFGTCEMASK", circt::hw::PortDirection::OUTPUT, 3},
    {"BUFGTDIV", circt::hw::PortDirection::OUTPUT, 9},
    {"BUFGTRESET", circt::hw::PortDirection::OUTPUT, 1},
    {"BUFGTRSTMASK", circt::hw::PortDirection::OUTPUT, 3},
    {"CPLLFBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"CPLLREFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"DMONITOROUT", circt::hw::PortDirection::OUTPUT, 16},
    {"DMONITOROUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"EYESCANDATAERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"GTPOWERGOOD", circt::hw::PortDirection::OUTPUT, 1},
    {"GTREFCLKMONITOR", circt::hw::PortDirection::OUTPUT, 1},
    {"GTYTXN", circt::hw::PortDirection::OUTPUT, 1},
    {"GTYTXP", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEGEN3", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERATEQPLLPD", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIERATEQPLLRESET", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIESYNCTXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERGEN3RDY", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERPHYSTATUSRST", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEUSERRATESTART", circt::hw::PortDirection::OUTPUT, 1},
    {"PCSRSVDOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"PHYSTATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"PINRSRVDAS", circt::hw::PortDirection::OUTPUT, 16},
    {"POWERPRESENT", circt::hw::PortDirection::OUTPUT, 1},
    {"RESETEXCEPTION", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXBYTEISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXBYTEREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCDRLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCDRPHDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANBONDSEQ", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHANREALIGN", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCHBONDO", circt::hw::PortDirection::OUTPUT, 5},
    {"RXCKCALDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCLKCORCNT", circt::hw::PortDirection::OUTPUT, 2},
    {"RXCOMINITDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMMADET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMSASDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCOMWAKEDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXCTRL0", circt::hw::PortDirection::OUTPUT, 16},
    {"RXCTRL1", circt::hw::PortDirection::OUTPUT, 16},
    {"RXCTRL2", circt::hw::PortDirection::OUTPUT, 8},
    {"RXCTRL3", circt::hw::PortDirection::OUTPUT, 8},
    {"RXDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"RXDATAEXTENDRSVD", circt::hw::PortDirection::OUTPUT, 8},
    {"RXDATAVALID", circt::hw::PortDirection::OUTPUT, 2},
    {"RXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXHEADER", circt::hw::PortDirection::OUTPUT, 6},
    {"RXHEADERVALID", circt::hw::PortDirection::OUTPUT, 2},
    {"RXLFPSTRESETDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXLFPSU2LPEXITDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXLFPSU3WAKEDET", circt::hw::PortDirection::OUTPUT, 1},
    {"RXMONITOROUT", circt::hw::PortDirection::OUTPUT, 8},
    {"RXOSINTDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOSINTSTROBESTARTED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"RXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPHALIGNERR", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRBSERR", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRBSLOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"RXPRGDIVRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRECCLKOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIDERDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPOUTCLKRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSLIPPMARDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSTARTOFSEQ", circt::hw::PortDirection::OUTPUT, 2},
    {"RXSTATUS", circt::hw::PortDirection::OUTPUT, 3},
    {"RXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"RXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RXVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"TXBUFSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"TXCOMFINISH", circt::hw::PortDirection::OUTPUT, 1},
    {"TXDCCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXDLYSRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"TXOUTCLKPCS", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHALIGNDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPHINITDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPMARESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXPRGDIVRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXRESETDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"TXSYNCOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CDRSTEPDIR", circt::hw::PortDirection::INPUT, 1},
    {"CDRSTEPSQ", circt::hw::PortDirection::INPUT, 1},
    {"CDRSTEPSX", circt::hw::PortDirection::INPUT, 1},
    {"CFGRESET", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"CPLLFREQLOCK", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"CPLLLOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"CPLLPD", circt::hw::PortDirection::INPUT, 1},
    {"CPLLREFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"CPLLRESET", circt::hw::PortDirection::INPUT, 1},
    {"DMONFIFORESET", circt::hw::PortDirection::INPUT, 1},
    {"DMONITORCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 10},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPRST", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANRESET", circt::hw::PortDirection::INPUT, 1},
    {"EYESCANTRIGGER", circt::hw::PortDirection::INPUT, 1},
    {"FREQOS", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTRSVD", circt::hw::PortDirection::INPUT, 16},
    {"GTRXRESET", circt::hw::PortDirection::INPUT, 1},
    {"GTRXRESETSEL", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTTXRESET", circt::hw::PortDirection::INPUT, 1},
    {"GTTXRESETSEL", circt::hw::PortDirection::INPUT, 1},
    {"GTYRXN", circt::hw::PortDirection::INPUT, 1},
    {"GTYRXP", circt::hw::PortDirection::INPUT, 1},
    {"INCPCTRL", circt::hw::PortDirection::INPUT, 1},
    {"LOOPBACK", circt::hw::PortDirection::INPUT, 3},
    {"PCIEEQRXEQADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PCIERSTIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PCIERSTTXSYNCSTART", circt::hw::PortDirection::INPUT, 1},
    {"PCIEUSERRATEDONE", circt::hw::PortDirection::INPUT, 1},
    {"PCSRSVDIN", circt::hw::PortDirection::INPUT, 16},
    {"QPLL0CLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0FREQLOCK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1CLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1FREQLOCK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RESETOVRD", circt::hw::PortDirection::INPUT, 1},
    {"RX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"RXAFECFOKEN", circt::hw::PortDirection::INPUT, 1},
    {"RXBUFRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRFREQRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXCDROVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCDRRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDI", circt::hw::PortDirection::INPUT, 5},
    {"RXCHBONDLEVEL", circt::hw::PortDirection::INPUT, 3},
    {"RXCHBONDMASTER", circt::hw::PortDirection::INPUT, 1},
    {"RXCHBONDSLAVE", circt::hw::PortDirection::INPUT, 1},
    {"RXCKCALRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXCKCALSTART", circt::hw::PortDirection::INPUT, 7},
    {"RXCOMMADETEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEAGCOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFECFOKFCNUM", circt::hw::PortDirection::INPUT, 4},
    {"RXDFECFOKFEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFECFOKFPULSE", circt::hw::PortDirection::INPUT, 1},
    {"RXDFECFOKHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFECFOKOVREN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEKHHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEKHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFELPMRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP10HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP10OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP11HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP11OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP12HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP12OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP13HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP13OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP14HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP14OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP15HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP15OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP2OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP3OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP4OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP5OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP6HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP6OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP7HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP7OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP8HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP8OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP9HOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFETAP9OVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEUTOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEVPOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDFEXYDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXELECIDLEMODE", circt::hw::PortDirection::INPUT, 2},
    {"RXEQTRAINING", circt::hw::PortDirection::INPUT, 1},
    {"RXGEARBOXSLIP", circt::hw::PortDirection::INPUT, 1},
    {"RXLATCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMGCHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMGCOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMHFOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMLFKLOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMOSHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXLPMOSOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXMCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXMONITORSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXOOBRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSCALRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXOSHOLD", circt::hw::PortDirection::INPUT, 1},
    {"RXOSOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"RXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"RXPCOMMAALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPD", circt::hw::PortDirection::INPUT, 2},
    {"RXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"RXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPLLCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"RXPRBSCNTRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXPRBSSEL", circt::hw::PortDirection::INPUT, 4},
    {"RXPROGDIVRESET", circt::hw::PortDirection::INPUT, 1},
    {"RXRATE", circt::hw::PortDirection::INPUT, 3},
    {"RXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIDE", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIPOUTCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXSLIPPMA", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"RXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"RXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"RXTERMINATION", circt::hw::PortDirection::INPUT, 1},
    {"RXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"RXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
    {"SIGVALIDCLK", circt::hw::PortDirection::INPUT, 1},
    {"TSTIN", circt::hw::PortDirection::INPUT, 20},
    {"TX8B10BBYPASS", circt::hw::PortDirection::INPUT, 8},
    {"TX8B10BEN", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMSAS", circt::hw::PortDirection::INPUT, 1},
    {"TXCOMWAKE", circt::hw::PortDirection::INPUT, 1},
    {"TXCTRL0", circt::hw::PortDirection::INPUT, 16},
    {"TXCTRL1", circt::hw::PortDirection::INPUT, 16},
    {"TXCTRL2", circt::hw::PortDirection::INPUT, 8},
    {"TXDATA", circt::hw::PortDirection::INPUT, 128},
    {"TXDATAEXTENDRSVD", circt::hw::PortDirection::INPUT, 8},
    {"TXDCCFORCESTART", circt::hw::PortDirection::INPUT, 1},
    {"TXDCCRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXDEEMPH", circt::hw::PortDirection::INPUT, 2},
    {"TXDETECTRX", circt::hw::PortDirection::INPUT, 1},
    {"TXDIFFCTRL", circt::hw::PortDirection::INPUT, 5},
    {"TXDLYBYPASS", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYHOLD", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXDLYUPDOWN", circt::hw::PortDirection::INPUT, 1},
    {"TXELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"TXHEADER", circt::hw::PortDirection::INPUT, 6},
    {"TXINHIBIT", circt::hw::PortDirection::INPUT, 1},
    {"TXLATCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXLFPSTRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXLFPSU2LPEXIT", circt::hw::PortDirection::INPUT, 1},
    {"TXLFPSU3WAKE", circt::hw::PortDirection::INPUT, 1},
    {"TXMAINCURSOR", circt::hw::PortDirection::INPUT, 7},
    {"TXMARGIN", circt::hw::PortDirection::INPUT, 3},
    {"TXMUXDCDEXHOLD", circt::hw::PortDirection::INPUT, 1},
    {"TXMUXDCDORWREN", circt::hw::PortDirection::INPUT, 1},
    {"TXONESZEROS", circt::hw::PortDirection::INPUT, 1},
    {"TXOUTCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"TXPCSRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPD", circt::hw::PortDirection::INPUT, 2},
    {"TXPDELECIDLEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHALIGNEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPHDLYTSTCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXPHINIT", circt::hw::PortDirection::INPUT, 1},
    {"TXPHOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMOVRDEN", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMSEL", circt::hw::PortDirection::INPUT, 1},
    {"TXPIPPMSTEPSIZE", circt::hw::PortDirection::INPUT, 5},
    {"TXPISOPD", circt::hw::PortDirection::INPUT, 1},
    {"TXPLLCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"TXPMARESET", circt::hw::PortDirection::INPUT, 1},
    {"TXPOLARITY", circt::hw::PortDirection::INPUT, 1},
    {"TXPOSTCURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXPRBSFORCEERR", circt::hw::PortDirection::INPUT, 1},
    {"TXPRBSSEL", circt::hw::PortDirection::INPUT, 4},
    {"TXPRECURSOR", circt::hw::PortDirection::INPUT, 5},
    {"TXPROGDIVRESET", circt::hw::PortDirection::INPUT, 1},
    {"TXRATE", circt::hw::PortDirection::INPUT, 3},
    {"TXRATEMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXSEQUENCE", circt::hw::PortDirection::INPUT, 7},
    {"TXSWING", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCALLIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"TXSYNCMODE", circt::hw::PortDirection::INPUT, 1},
    {"TXSYSCLKSEL", circt::hw::PortDirection::INPUT, 2},
    {"TXUSERRDY", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK", circt::hw::PortDirection::INPUT, 1},
    {"TXUSRCLK2", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::GTYE4uCOMMON::primitivePortInfos = {
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"PMARSVDOUT0", circt::hw::PortDirection::OUTPUT, 8},
    {"PMARSVDOUT1", circt::hw::PortDirection::OUTPUT, 8},
    {"QPLL0FBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0LOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0OUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0OUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL0REFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1FBCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1LOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1OUTCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1OUTREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLL1REFCLKLOST", circt::hw::PortDirection::OUTPUT, 1},
    {"QPLLDMONITOR0", circt::hw::PortDirection::OUTPUT, 8},
    {"QPLLDMONITOR1", circt::hw::PortDirection::OUTPUT, 8},
    {"REFCLKOUTMONITOR0", circt::hw::PortDirection::OUTPUT, 1},
    {"REFCLKOUTMONITOR1", circt::hw::PortDirection::OUTPUT, 1},
    {"RXRECCLK0SEL", circt::hw::PortDirection::OUTPUT, 2},
    {"RXRECCLK1SEL", circt::hw::PortDirection::OUTPUT, 2},
    {"SDM0FINALOUT", circt::hw::PortDirection::OUTPUT, 4},
    {"SDM0TESTDATA", circt::hw::PortDirection::OUTPUT, 15},
    {"SDM1FINALOUT", circt::hw::PortDirection::OUTPUT, 4},
    {"SDM1TESTDATA", circt::hw::PortDirection::OUTPUT, 15},
    {"UBDADDR", circt::hw::PortDirection::OUTPUT, 16},
    {"UBDEN", circt::hw::PortDirection::OUTPUT, 1},
    {"UBDI", circt::hw::PortDirection::OUTPUT, 16},
    {"UBDWE", circt::hw::PortDirection::OUTPUT, 1},
    {"UBMDMTDO", circt::hw::PortDirection::OUTPUT, 1},
    {"UBRSVDOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"UBTXUART", circt::hw::PortDirection::OUTPUT, 1},
    {"BGBYPASSB", circt::hw::PortDirection::INPUT, 1},
    {"BGMONITORENB", circt::hw::PortDirection::INPUT, 1},
    {"BGPDB", circt::hw::PortDirection::INPUT, 1},
    {"BGRCALOVRD", circt::hw::PortDirection::INPUT, 5},
    {"BGRCALOVRDENB", circt::hw::PortDirection::INPUT, 1},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 16},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK0", circt::hw::PortDirection::INPUT, 1},
    {"GTGREFCLK1", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTNORTHREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK00", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK01", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK10", circt::hw::PortDirection::INPUT, 1},
    {"GTSOUTHREFCLK11", circt::hw::PortDirection::INPUT, 1},
    {"PCIERATEQPLL0", circt::hw::PortDirection::INPUT, 3},
    {"PCIERATEQPLL1", circt::hw::PortDirection::INPUT, 3},
    {"PMARSVD0", circt::hw::PortDirection::INPUT, 8},
    {"PMARSVD1", circt::hw::PortDirection::INPUT, 8},
    {"QPLL0CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0FBDIV", circt::hw::PortDirection::INPUT, 8},
    {"QPLL0LOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0LOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0PD", circt::hw::PortDirection::INPUT, 1},
    {"QPLL0REFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"QPLL0RESET", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1CLKRSVD0", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1CLKRSVD1", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1FBDIV", circt::hw::PortDirection::INPUT, 8},
    {"QPLL1LOCKDETCLK", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1LOCKEN", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1PD", circt::hw::PortDirection::INPUT, 1},
    {"QPLL1REFCLKSEL", circt::hw::PortDirection::INPUT, 3},
    {"QPLL1RESET", circt::hw::PortDirection::INPUT, 1},
    {"QPLLRSVD1", circt::hw::PortDirection::INPUT, 8},
    {"QPLLRSVD2", circt::hw::PortDirection::INPUT, 5},
    {"QPLLRSVD3", circt::hw::PortDirection::INPUT, 5},
    {"QPLLRSVD4", circt::hw::PortDirection::INPUT, 8},
    {"RCALENB", circt::hw::PortDirection::INPUT, 1},
    {"SDM0DATA", circt::hw::PortDirection::INPUT, 25},
    {"SDM0RESET", circt::hw::PortDirection::INPUT, 1},
    {"SDM0TOGGLE", circt::hw::PortDirection::INPUT, 1},
    {"SDM0WIDTH", circt::hw::PortDirection::INPUT, 2},
    {"SDM1DATA", circt::hw::PortDirection::INPUT, 25},
    {"SDM1RESET", circt::hw::PortDirection::INPUT, 1},
    {"SDM1TOGGLE", circt::hw::PortDirection::INPUT, 1},
    {"SDM1WIDTH", circt::hw::PortDirection::INPUT, 2},
    {"UBCFGSTREAMEN", circt::hw::PortDirection::INPUT, 1},
    {"UBDO", circt::hw::PortDirection::INPUT, 16},
    {"UBDRDY", circt::hw::PortDirection::INPUT, 1},
    {"UBENABLE", circt::hw::PortDirection::INPUT, 1},
    {"UBGPI", circt::hw::PortDirection::INPUT, 2},
    {"UBINTR", circt::hw::PortDirection::INPUT, 2},
    {"UBIOLMBRST", circt::hw::PortDirection::INPUT, 1},
    {"UBMBRST", circt::hw::PortDirection::INPUT, 1},
    {"UBMDMCAPTURE", circt::hw::PortDirection::INPUT, 1},
    {"UBMDMDBGRST", circt::hw::PortDirection::INPUT, 1},
    {"UBMDMDBGUPDATE", circt::hw::PortDirection::INPUT, 1},
    {"UBMDMREGEN", circt::hw::PortDirection::INPUT, 4},
    {"UBMDMSHIFT", circt::hw::PortDirection::INPUT, 1},
    {"UBMDMSYSRST", circt::hw::PortDirection::INPUT, 1},
    {"UBMDMTCK", circt::hw::PortDirection::INPUT, 1},
    {"UBMDMTDI", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::HARDuSYNC::primitivePortInfos = {
    {"DOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"DIN", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::HBMuONEuSTACKuINTF::primitivePortInfos = {
    {"APB_0_PRDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"APB_0_PREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"APB_0_PSLVERR", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_00_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_00_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_00_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_00_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_00_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_00_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_00_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_00_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_00_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_00_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_00_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_00_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_00_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_01_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_01_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_01_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_01_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_01_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_01_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_01_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_01_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_01_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_01_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_01_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_02_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_02_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_02_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_02_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_02_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_02_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_02_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_02_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_02_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_02_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_02_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_02_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_02_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_03_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_03_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_03_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_03_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_03_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_03_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_03_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_03_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_03_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_03_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_03_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_04_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_04_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_04_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_04_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_04_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_04_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_04_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_04_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_04_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_04_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_04_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_04_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_04_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_05_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_05_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_05_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_05_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_05_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_05_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_05_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_05_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_05_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_05_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_05_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_06_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_06_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_06_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_06_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_06_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_06_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_06_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_06_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_06_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_06_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_06_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_06_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_06_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_07_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_07_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_07_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_07_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_07_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_07_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_07_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_07_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_07_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_07_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_07_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_08_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_08_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_08_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_08_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_08_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_08_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_08_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_08_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_08_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_08_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_08_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_08_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_08_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_09_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_09_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_09_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_09_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_09_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_09_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_09_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_09_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_09_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_09_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_09_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_10_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_10_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_10_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_10_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_10_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_10_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_10_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_10_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_10_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_10_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_10_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_10_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_10_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_11_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_11_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_11_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_11_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_11_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_11_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_11_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_11_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_11_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_11_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_11_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_12_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_12_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_12_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_12_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_12_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_12_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_12_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_12_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_12_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_12_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_12_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_12_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_12_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_13_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_13_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_13_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_13_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_13_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_13_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_13_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_13_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_13_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_13_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_13_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_14_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_14_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_14_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_14_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_14_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_14_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_14_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_14_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_14_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_14_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_14_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_14_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_14_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_15_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_15_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_15_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_15_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_15_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_15_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_15_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_15_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_15_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_15_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_15_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"DRAM_0_STAT_CATTRIP", circt::hw::PortDirection::OUTPUT, 1},
    {"DRAM_0_STAT_TEMP", circt::hw::PortDirection::OUTPUT, 3},
    {"APB_0_PADDR", circt::hw::PortDirection::INPUT, 22},
    {"APB_0_PCLK", circt::hw::PortDirection::INPUT, 1},
    {"APB_0_PENABLE", circt::hw::PortDirection::INPUT, 1},
    {"APB_0_PRESET_N", circt::hw::PortDirection::INPUT, 1},
    {"APB_0_PSEL", circt::hw::PortDirection::INPUT, 1},
    {"APB_0_PWDATA", circt::hw::PortDirection::INPUT, 32},
    {"APB_0_PWRITE", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_00_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_00_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_00_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_00_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_00_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_00_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_00_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_00_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_00_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_00_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_00_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_00_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_00_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_01_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_01_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_01_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_01_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_01_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_01_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_01_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_01_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_01_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_01_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_01_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_01_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_01_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_02_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_02_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_02_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_02_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_02_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_02_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_02_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_02_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_02_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_02_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_02_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_02_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_02_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_03_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_03_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_03_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_03_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_03_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_03_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_03_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_03_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_03_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_03_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_03_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_03_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_03_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_04_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_04_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_04_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_04_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_04_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_04_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_04_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_04_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_04_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_04_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_04_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_04_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_04_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_05_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_05_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_05_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_05_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_05_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_05_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_05_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_05_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_05_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_05_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_05_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_05_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_05_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_06_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_06_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_06_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_06_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_06_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_06_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_06_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_06_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_06_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_06_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_06_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_06_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_06_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_07_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_07_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_07_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_07_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_07_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_07_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_07_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_07_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_07_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_07_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_07_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_07_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_07_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_08_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_08_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_08_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_08_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_08_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_08_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_08_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_08_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_08_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_08_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_08_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_08_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_08_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_09_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_09_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_09_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_09_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_09_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_09_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_09_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_09_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_09_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_09_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_09_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_09_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_09_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_10_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_10_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_10_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_10_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_10_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_10_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_10_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_10_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_10_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_10_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_10_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_10_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_10_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_11_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_11_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_11_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_11_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_11_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_11_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_11_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_11_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_11_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_11_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_11_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_11_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_11_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_12_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_12_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_12_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_12_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_12_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_12_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_12_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_12_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_12_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_12_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_12_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_12_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_12_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_13_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_13_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_13_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_13_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_13_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_13_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_13_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_13_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_13_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_13_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_13_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_13_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_13_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_14_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_14_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_14_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_14_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_14_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_14_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_14_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_14_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_14_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_14_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_14_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_14_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_14_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_15_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_15_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_15_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_15_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_15_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_15_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_15_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_15_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_15_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_15_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_15_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_15_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_15_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"BSCAN_DRCK", circt::hw::PortDirection::INPUT, 1},
    {"BSCAN_TCK", circt::hw::PortDirection::INPUT, 1},
    {"HBM_REF_CLK", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_00", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_01", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_02", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_03", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_04", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_05", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_06", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_07", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::HBMuREFuCLK::primitivePortInfos = {
    {"REF_CLK", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::HBMuSNGLBLIuINTFuAPB::primitivePortInfos = {
    {"CATTRIP_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"PRDATA_PIPE", circt::hw::PortDirection::OUTPUT, 32},
    {"PREADY_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"PSLVERR_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"TEMP_PIPE", circt::hw::PortDirection::OUTPUT, 3},
    {"PADDR", circt::hw::PortDirection::INPUT, 22},
    {"PCLK", circt::hw::PortDirection::INPUT, 1},
    {"PENABLE", circt::hw::PortDirection::INPUT, 1},
    {"PRESET_N", circt::hw::PortDirection::INPUT, 1},
    {"PSEL", circt::hw::PortDirection::INPUT, 1},
    {"PWDATA", circt::hw::PortDirection::INPUT, 32},
    {"PWRITE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::HBMuSNGLBLIuINTFuAXI::primitivePortInfos = {
    {"ARREADY_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"AWREADY_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"BID_PIPE", circt::hw::PortDirection::OUTPUT, 6},
    {"BRESP_PIPE", circt::hw::PortDirection::OUTPUT, 2},
    {"BVALID_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"DFI_AW_AERR_N_PIPE", circt::hw::PortDirection::OUTPUT, 2},
    {"DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"DFI_CTRLUPD_ACK_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"DFI_DBI_BYTE_DISABLE_PIPE", circt::hw::PortDirection::OUTPUT, 8},
    {"DFI_DW_RDDATA_DBI_PIPE", circt::hw::PortDirection::OUTPUT, 21},
    {"DFI_DW_RDDATA_DERR_PIPE", circt::hw::PortDirection::OUTPUT, 8},
    {"DFI_DW_RDDATA_PAR_VALID_PIPE", circt::hw::PortDirection::OUTPUT, 2},
    {"DFI_DW_RDDATA_VALID_PIPE", circt::hw::PortDirection::OUTPUT, 2},
    {"DFI_INIT_COMPLETE_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"DFI_PHYUPD_REQ_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"DFI_PHYUPD_TYPE_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"DFI_PHY_LP_STATE_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"RDATA_PARITY_PIPE", circt::hw::PortDirection::OUTPUT, 32},
    {"RDATA_PIPE", circt::hw::PortDirection::OUTPUT, 256},
    {"RID_PIPE", circt::hw::PortDirection::OUTPUT, 6},
    {"RLAST_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"RRESP_PIPE", circt::hw::PortDirection::OUTPUT, 2},
    {"RVALID_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"WREADY_PIPE", circt::hw::PortDirection::OUTPUT, 1},
    {"ACLK", circt::hw::PortDirection::INPUT, 1},
    {"ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"ARID", circt::hw::PortDirection::INPUT, 6},
    {"ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AWID", circt::hw::PortDirection::INPUT, 6},
    {"AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"BREADY", circt::hw::PortDirection::INPUT, 1},
    {"BSCAN_CK", circt::hw::PortDirection::INPUT, 1},
    {"DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN", circt::hw::PortDirection::INPUT, 1},
    {"RREADY", circt::hw::PortDirection::INPUT, 1},
    {"WDATA", circt::hw::PortDirection::INPUT, 256},
    {"WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"WLAST", circt::hw::PortDirection::INPUT, 1},
    {"WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"WVALID", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::HBMuTWOuSTACKuINTF::primitivePortInfos = {
    {"APB_0_PRDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"APB_0_PREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"APB_0_PSLVERR", circt::hw::PortDirection::OUTPUT, 1},
    {"APB_1_PRDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"APB_1_PREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"APB_1_PSLVERR", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_00_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_00_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_00_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_00_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_00_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_00_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_00_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_00_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_00_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_00_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_00_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_00_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_00_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_00_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_01_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_01_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_01_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_01_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_01_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_01_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_01_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_01_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_01_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_01_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_01_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_01_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_02_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_02_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_02_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_02_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_02_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_02_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_02_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_02_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_02_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_02_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_02_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_02_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_02_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_02_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_03_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_03_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_03_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_03_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_03_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_03_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_03_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_03_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_03_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_03_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_03_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_03_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_04_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_04_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_04_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_04_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_04_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_04_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_04_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_04_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_04_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_04_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_04_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_04_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_04_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_04_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_05_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_05_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_05_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_05_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_05_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_05_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_05_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_05_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_05_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_05_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_05_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_05_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_06_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_06_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_06_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_06_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_06_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_06_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_06_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_06_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_06_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_06_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_06_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_06_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_06_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_06_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_07_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_07_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_07_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_07_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_07_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_07_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_07_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_07_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_07_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_07_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_07_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_07_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_08_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_08_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_08_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_08_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_08_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_08_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_08_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_08_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_08_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_08_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_08_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_08_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_08_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_08_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_09_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_09_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_09_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_09_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_09_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_09_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_09_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_09_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_09_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_09_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_09_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_09_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_10_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_10_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_10_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_10_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_10_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_10_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_10_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_10_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_10_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_10_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_10_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_10_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_10_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_10_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_11_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_11_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_11_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_11_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_11_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_11_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_11_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_11_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_11_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_11_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_11_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_11_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_12_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_12_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_12_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_12_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_12_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_12_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_12_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_12_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_12_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_12_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_12_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_12_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_12_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_12_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_13_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_13_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_13_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_13_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_13_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_13_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_13_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_13_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_13_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_13_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_13_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_13_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_14_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_14_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_14_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_14_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_14_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_14_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_14_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_14_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_14_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_14_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_14_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_14_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_14_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_14_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_15_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_15_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_15_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_15_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_15_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_15_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_15_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_15_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_15_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_15_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_15_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_15_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_16_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_16_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_16_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_16_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_16_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_16_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_16_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_16_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_16_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_16_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_16_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_16_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_16_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_16_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_16_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_16_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_16_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_16_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_16_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_16_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_16_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_16_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_16_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_16_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_17_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_17_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_17_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_17_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_17_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_17_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_17_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_17_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_17_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_17_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_17_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_17_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_17_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_17_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_17_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_17_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_17_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_17_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_17_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_17_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_17_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_17_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_18_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_18_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_18_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_18_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_18_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_18_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_18_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_18_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_18_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_18_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_18_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_18_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_18_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_18_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_18_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_18_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_18_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_18_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_18_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_18_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_18_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_18_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_18_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_18_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_19_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_19_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_19_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_19_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_19_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_19_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_19_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_19_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_19_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_19_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_19_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_19_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_19_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_19_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_19_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_19_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_19_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_19_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_19_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_19_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_19_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_19_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_20_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_20_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_20_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_20_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_20_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_20_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_20_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_20_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_20_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_20_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_20_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_20_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_20_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_20_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_20_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_20_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_20_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_20_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_20_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_20_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_20_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_20_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_20_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_20_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_21_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_21_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_21_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_21_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_21_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_21_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_21_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_21_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_21_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_21_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_21_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_21_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_21_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_21_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_21_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_21_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_21_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_21_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_21_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_21_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_21_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_21_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_22_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_22_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_22_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_22_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_22_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_22_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_22_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_22_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_22_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_22_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_22_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_22_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_22_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_22_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_22_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_22_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_22_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_22_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_22_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_22_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_22_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_22_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_22_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_22_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_23_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_23_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_23_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_23_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_23_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_23_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_23_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_23_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_23_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_23_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_23_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_23_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_23_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_23_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_23_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_23_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_23_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_23_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_23_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_23_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_23_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_23_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_24_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_24_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_24_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_24_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_24_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_24_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_24_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_24_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_24_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_24_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_24_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_24_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_24_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_24_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_24_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_24_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_24_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_24_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_24_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_24_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_24_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_24_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_24_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_24_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_25_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_25_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_25_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_25_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_25_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_25_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_25_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_25_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_25_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_25_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_25_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_25_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_25_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_25_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_25_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_25_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_25_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_25_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_25_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_25_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_25_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_25_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_26_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_26_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_26_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_26_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_26_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_26_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_26_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_26_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_26_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_26_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_26_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_26_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_26_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_26_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_26_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_26_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_26_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_26_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_26_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_26_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_26_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_26_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_26_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_26_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_27_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_27_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_27_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_27_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_27_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_27_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_27_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_27_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_27_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_27_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_27_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_27_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_27_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_27_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_27_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_27_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_27_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_27_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_27_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_27_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_27_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_27_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_28_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_28_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_28_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_28_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_28_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_28_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_28_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_28_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_28_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_28_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_28_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_28_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_28_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_28_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_28_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_28_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_28_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_28_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_28_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_28_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_28_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_28_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_28_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_28_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_29_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_29_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_29_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_29_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_29_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_29_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_29_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_29_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_29_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_29_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_29_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_29_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_29_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_29_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_29_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_29_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_29_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_29_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_29_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_29_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_29_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_29_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_30_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_30_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_30_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_30_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_30_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_30_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_30_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_30_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_30_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_30_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_30_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_30_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_30_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_30_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_30_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_30_MC_STATUS", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_30_PHY_STATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_30_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_30_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_30_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_30_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_30_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_30_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_30_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_31_ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_31_AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_31_BID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_31_BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_31_BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_31_DFI_AW_AERR_N", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_31_DFI_CLK_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_31_DFI_DBI_BYTE_DISABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_31_DFI_DW_RDDATA_DBI", circt::hw::PortDirection::OUTPUT, 21},
    {"AXI_31_DFI_DW_RDDATA_DERR", circt::hw::PortDirection::OUTPUT, 8},
    {"AXI_31_DFI_DW_RDDATA_VALID", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_31_DFI_INIT_COMPLETE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_31_DFI_PHYUPD_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_31_DFI_PHY_LP_STATE", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_31_DFI_RST_N_BUF", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_31_RDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"AXI_31_RDATA_PARITY", circt::hw::PortDirection::OUTPUT, 32},
    {"AXI_31_RID", circt::hw::PortDirection::OUTPUT, 6},
    {"AXI_31_RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_31_RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"AXI_31_RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"AXI_31_WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"DRAM_0_STAT_CATTRIP", circt::hw::PortDirection::OUTPUT, 1},
    {"DRAM_0_STAT_TEMP", circt::hw::PortDirection::OUTPUT, 3},
    {"DRAM_1_STAT_CATTRIP", circt::hw::PortDirection::OUTPUT, 1},
    {"DRAM_1_STAT_TEMP", circt::hw::PortDirection::OUTPUT, 3},
    {"APB_0_PADDR", circt::hw::PortDirection::INPUT, 22},
    {"APB_0_PCLK", circt::hw::PortDirection::INPUT, 1},
    {"APB_0_PENABLE", circt::hw::PortDirection::INPUT, 1},
    {"APB_0_PRESET_N", circt::hw::PortDirection::INPUT, 1},
    {"APB_0_PSEL", circt::hw::PortDirection::INPUT, 1},
    {"APB_0_PWDATA", circt::hw::PortDirection::INPUT, 32},
    {"APB_0_PWRITE", circt::hw::PortDirection::INPUT, 1},
    {"APB_1_PADDR", circt::hw::PortDirection::INPUT, 22},
    {"APB_1_PCLK", circt::hw::PortDirection::INPUT, 1},
    {"APB_1_PENABLE", circt::hw::PortDirection::INPUT, 1},
    {"APB_1_PRESET_N", circt::hw::PortDirection::INPUT, 1},
    {"APB_1_PSEL", circt::hw::PortDirection::INPUT, 1},
    {"APB_1_PWDATA", circt::hw::PortDirection::INPUT, 32},
    {"APB_1_PWRITE", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_00_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_00_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_00_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_00_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_00_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_00_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_00_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_00_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_00_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_00_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_00_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_00_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_00_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_00_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_01_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_01_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_01_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_01_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_01_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_01_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_01_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_01_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_01_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_01_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_01_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_01_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_01_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_01_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_02_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_02_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_02_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_02_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_02_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_02_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_02_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_02_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_02_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_02_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_02_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_02_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_02_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_02_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_03_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_03_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_03_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_03_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_03_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_03_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_03_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_03_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_03_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_03_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_03_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_03_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_03_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_03_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_04_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_04_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_04_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_04_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_04_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_04_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_04_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_04_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_04_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_04_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_04_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_04_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_04_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_04_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_05_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_05_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_05_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_05_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_05_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_05_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_05_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_05_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_05_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_05_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_05_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_05_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_05_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_05_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_06_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_06_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_06_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_06_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_06_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_06_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_06_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_06_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_06_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_06_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_06_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_06_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_06_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_06_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_07_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_07_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_07_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_07_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_07_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_07_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_07_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_07_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_07_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_07_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_07_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_07_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_07_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_07_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_08_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_08_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_08_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_08_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_08_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_08_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_08_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_08_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_08_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_08_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_08_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_08_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_08_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_08_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_09_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_09_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_09_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_09_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_09_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_09_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_09_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_09_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_09_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_09_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_09_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_09_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_09_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_09_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_10_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_10_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_10_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_10_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_10_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_10_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_10_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_10_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_10_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_10_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_10_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_10_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_10_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_10_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_11_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_11_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_11_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_11_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_11_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_11_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_11_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_11_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_11_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_11_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_11_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_11_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_11_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_11_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_12_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_12_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_12_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_12_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_12_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_12_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_12_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_12_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_12_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_12_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_12_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_12_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_12_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_12_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_13_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_13_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_13_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_13_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_13_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_13_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_13_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_13_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_13_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_13_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_13_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_13_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_13_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_13_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_14_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_14_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_14_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_14_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_14_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_14_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_14_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_14_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_14_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_14_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_14_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_14_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_14_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_14_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_15_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_15_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_15_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_15_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_15_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_15_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_15_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_15_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_15_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_15_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_15_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_15_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_15_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_15_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_16_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_16_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_16_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_16_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_16_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_16_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_16_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_16_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_16_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_16_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_16_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_16_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_16_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_16_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_16_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_16_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_16_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_16_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_16_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_16_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_16_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_16_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_17_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_17_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_17_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_17_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_17_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_17_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_17_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_17_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_17_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_17_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_17_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_17_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_17_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_17_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_17_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_17_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_17_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_17_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_17_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_17_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_17_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_17_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_18_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_18_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_18_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_18_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_18_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_18_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_18_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_18_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_18_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_18_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_18_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_18_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_18_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_18_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_18_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_18_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_18_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_18_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_18_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_18_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_18_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_18_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_19_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_19_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_19_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_19_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_19_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_19_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_19_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_19_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_19_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_19_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_19_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_19_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_19_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_19_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_19_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_19_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_19_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_19_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_19_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_19_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_19_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_19_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_20_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_20_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_20_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_20_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_20_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_20_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_20_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_20_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_20_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_20_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_20_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_20_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_20_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_20_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_20_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_20_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_20_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_20_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_20_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_20_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_20_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_20_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_21_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_21_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_21_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_21_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_21_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_21_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_21_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_21_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_21_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_21_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_21_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_21_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_21_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_21_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_21_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_21_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_21_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_21_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_21_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_21_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_21_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_21_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_22_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_22_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_22_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_22_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_22_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_22_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_22_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_22_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_22_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_22_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_22_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_22_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_22_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_22_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_22_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_22_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_22_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_22_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_22_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_22_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_22_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_22_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_23_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_23_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_23_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_23_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_23_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_23_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_23_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_23_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_23_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_23_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_23_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_23_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_23_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_23_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_23_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_23_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_23_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_23_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_23_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_23_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_23_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_23_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_24_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_24_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_24_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_24_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_24_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_24_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_24_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_24_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_24_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_24_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_24_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_24_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_24_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_24_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_24_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_24_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_24_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_24_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_24_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_24_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_24_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_24_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_25_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_25_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_25_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_25_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_25_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_25_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_25_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_25_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_25_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_25_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_25_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_25_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_25_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_25_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_25_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_25_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_25_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_25_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_25_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_25_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_25_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_25_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_26_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_26_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_26_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_26_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_26_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_26_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_26_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_26_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_26_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_26_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_26_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_26_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_26_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_26_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_26_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_26_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_26_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_26_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_26_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_26_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_26_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_26_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_27_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_27_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_27_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_27_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_27_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_27_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_27_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_27_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_27_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_27_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_27_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_27_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_27_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_27_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_27_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_27_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_27_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_27_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_27_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_27_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_27_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_27_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_28_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_28_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_28_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_28_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_28_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_28_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_28_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_28_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_28_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_28_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_28_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_28_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_28_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_28_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_28_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_28_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_28_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_28_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_28_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_28_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_28_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_28_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_29_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_29_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_29_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_29_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_29_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_29_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_29_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_29_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_29_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_29_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_29_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_29_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_29_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_29_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_29_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_29_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_29_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_29_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_29_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_29_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_29_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_29_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_30_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_30_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_30_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_30_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_30_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_30_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_30_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_30_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_30_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_30_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_30_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_30_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_30_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_30_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_30_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_30_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_30_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_30_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_30_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_30_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_30_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_30_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_31_ACLK", circt::hw::PortDirection::INPUT, 1},
    {"AXI_31_ARADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_31_ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_31_ARESET_N", circt::hw::PortDirection::INPUT, 1},
    {"AXI_31_ARID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_31_ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_31_ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_31_ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_31_AWADDR", circt::hw::PortDirection::INPUT, 37},
    {"AXI_31_AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"AXI_31_AWID", circt::hw::PortDirection::INPUT, 6},
    {"AXI_31_AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"AXI_31_AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"AXI_31_AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"AXI_31_BREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_31_DFI_LP_PWR_X_REQ", circt::hw::PortDirection::INPUT, 1},
    {"AXI_31_RREADY", circt::hw::PortDirection::INPUT, 1},
    {"AXI_31_WDATA", circt::hw::PortDirection::INPUT, 256},
    {"AXI_31_WDATA_PARITY", circt::hw::PortDirection::INPUT, 32},
    {"AXI_31_WLAST", circt::hw::PortDirection::INPUT, 1},
    {"AXI_31_WSTRB", circt::hw::PortDirection::INPUT, 32},
    {"AXI_31_WVALID", circt::hw::PortDirection::INPUT, 1},
    {"BSCAN_DRCK_0", circt::hw::PortDirection::INPUT, 1},
    {"BSCAN_DRCK_1", circt::hw::PortDirection::INPUT, 1},
    {"BSCAN_TCK_0", circt::hw::PortDirection::INPUT, 1},
    {"BSCAN_TCK_1", circt::hw::PortDirection::INPUT, 1},
    {"HBM_REF_CLK_0", circt::hw::PortDirection::INPUT, 1},
    {"HBM_REF_CLK_1", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_00", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_01", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_02", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_03", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_04", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_05", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_06", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_07", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_08", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_09", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_10", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_11", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_12", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_13", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_14", circt::hw::PortDirection::INPUT, 1},
    {"MBIST_EN_15", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::HPIOuVREF::primitivePortInfos = {
    {"VREF", circt::hw::PortDirection::OUTPUT, 1},
    {"FABRIC_VREF_TUNE", circt::hw::PortDirection::INPUT, 7},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::HSADC::primitivePortInfos = {
    {"CLK_ADC", circt::hw::PortDirection::OUTPUT, 1},
    {"DATA_ADC0", circt::hw::PortDirection::OUTPUT, 128},
    {"DATA_ADC1", circt::hw::PortDirection::OUTPUT, 128},
    {"DATA_ADC2", circt::hw::PortDirection::OUTPUT, 128},
    {"DATA_ADC3", circt::hw::PortDirection::OUTPUT, 128},
    {"DOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL_DMON_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL_REFCLK_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"STATUS_ADC0", circt::hw::PortDirection::OUTPUT, 16},
    {"STATUS_ADC1", circt::hw::PortDirection::OUTPUT, 16},
    {"STATUS_ADC2", circt::hw::PortDirection::OUTPUT, 16},
    {"STATUS_ADC3", circt::hw::PortDirection::OUTPUT, 16},
    {"STATUS_COMMON", circt::hw::PortDirection::OUTPUT, 16},
    {"SYSREF_OUT_NORTH", circt::hw::PortDirection::OUTPUT, 1},
    {"SYSREF_OUT_SOUTH", circt::hw::PortDirection::OUTPUT, 1},
    {"ADC_CLK_N", circt::hw::PortDirection::INPUT, 1},
    {"ADC_CLK_P", circt::hw::PortDirection::INPUT, 1},
    {"CLK_FIFO_LM", circt::hw::PortDirection::INPUT, 1},
    {"CONTROL_ADC0", circt::hw::PortDirection::INPUT, 16},
    {"CONTROL_ADC1", circt::hw::PortDirection::INPUT, 16},
    {"CONTROL_ADC2", circt::hw::PortDirection::INPUT, 16},
    {"CONTROL_ADC3", circt::hw::PortDirection::INPUT, 16},
    {"CONTROL_COMMON", circt::hw::PortDirection::INPUT, 16},
    {"DADDR", circt::hw::PortDirection::INPUT, 12},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"FABRIC_CLK", circt::hw::PortDirection::INPUT, 1},
    {"PLL_MONCLK", circt::hw::PortDirection::INPUT, 1},
    {"PLL_REFCLK_IN", circt::hw::PortDirection::INPUT, 1},
    {"SYSREF_IN_NORTH", circt::hw::PortDirection::INPUT, 1},
    {"SYSREF_IN_SOUTH", circt::hw::PortDirection::INPUT, 1},
    {"SYSREF_N", circt::hw::PortDirection::INPUT, 1},
    {"SYSREF_P", circt::hw::PortDirection::INPUT, 1},
    {"VIN0_N", circt::hw::PortDirection::INPUT, 1},
    {"VIN0_P", circt::hw::PortDirection::INPUT, 1},
    {"VIN1_N", circt::hw::PortDirection::INPUT, 1},
    {"VIN1_P", circt::hw::PortDirection::INPUT, 1},
    {"VIN2_N", circt::hw::PortDirection::INPUT, 1},
    {"VIN2_P", circt::hw::PortDirection::INPUT, 1},
    {"VIN3_N", circt::hw::PortDirection::INPUT, 1},
    {"VIN3_P", circt::hw::PortDirection::INPUT, 1},
    {"VIN_I01_N", circt::hw::PortDirection::INPUT, 1},
    {"VIN_I01_P", circt::hw::PortDirection::INPUT, 1},
    {"VIN_I23_N", circt::hw::PortDirection::INPUT, 1},
    {"VIN_I23_P", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::HSDAC::primitivePortInfos = {
    {"CLK_DAC", circt::hw::PortDirection::OUTPUT, 1},
    {"DOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL_DMON_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"PLL_REFCLK_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"STATUS_COMMON", circt::hw::PortDirection::OUTPUT, 16},
    {"STATUS_DAC0", circt::hw::PortDirection::OUTPUT, 16},
    {"STATUS_DAC1", circt::hw::PortDirection::OUTPUT, 16},
    {"STATUS_DAC2", circt::hw::PortDirection::OUTPUT, 16},
    {"STATUS_DAC3", circt::hw::PortDirection::OUTPUT, 16},
    {"SYSREF_OUT_NORTH", circt::hw::PortDirection::OUTPUT, 1},
    {"SYSREF_OUT_SOUTH", circt::hw::PortDirection::OUTPUT, 1},
    {"VOUT0_N", circt::hw::PortDirection::OUTPUT, 1},
    {"VOUT0_P", circt::hw::PortDirection::OUTPUT, 1},
    {"VOUT1_N", circt::hw::PortDirection::OUTPUT, 1},
    {"VOUT1_P", circt::hw::PortDirection::OUTPUT, 1},
    {"VOUT2_N", circt::hw::PortDirection::OUTPUT, 1},
    {"VOUT2_P", circt::hw::PortDirection::OUTPUT, 1},
    {"VOUT3_N", circt::hw::PortDirection::OUTPUT, 1},
    {"VOUT3_P", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK_FIFO_LM", circt::hw::PortDirection::INPUT, 1},
    {"CONTROL_COMMON", circt::hw::PortDirection::INPUT, 16},
    {"CONTROL_DAC0", circt::hw::PortDirection::INPUT, 16},
    {"CONTROL_DAC1", circt::hw::PortDirection::INPUT, 16},
    {"CONTROL_DAC2", circt::hw::PortDirection::INPUT, 16},
    {"CONTROL_DAC3", circt::hw::PortDirection::INPUT, 16},
    {"DAC_CLK_N", circt::hw::PortDirection::INPUT, 1},
    {"DAC_CLK_P", circt::hw::PortDirection::INPUT, 1},
    {"DADDR", circt::hw::PortDirection::INPUT, 12},
    {"DATA_DAC0", circt::hw::PortDirection::INPUT, 256},
    {"DATA_DAC1", circt::hw::PortDirection::INPUT, 256},
    {"DATA_DAC2", circt::hw::PortDirection::INPUT, 256},
    {"DATA_DAC3", circt::hw::PortDirection::INPUT, 256},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"FABRIC_CLK", circt::hw::PortDirection::INPUT, 1},
    {"PLL_MONCLK", circt::hw::PortDirection::INPUT, 1},
    {"PLL_REFCLK_IN", circt::hw::PortDirection::INPUT, 1},
    {"SYSREF_IN_NORTH", circt::hw::PortDirection::INPUT, 1},
    {"SYSREF_IN_SOUTH", circt::hw::PortDirection::INPUT, 1},
    {"SYSREF_N", circt::hw::PortDirection::INPUT, 1},
    {"SYSREF_P", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUF::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFCTRL::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"INTERMDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDS::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSE3::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"OSC", circt::hw::PortDirection::INPUT, 4},
    {"OSC_EN", circt::hw::PortDirection::INPUT, 2},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuDIFFuOUT::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuDIFFuOUTuIBUFDISABLE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuDIFFuOUTuINTERMDISABLE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"INTERMDISABLE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuDPHY::primitivePortInfos = {
    {"HSRX_O", circt::hw::PortDirection::OUTPUT, 1},
    {"LPRX_O_N", circt::hw::PortDirection::OUTPUT, 1},
    {"LPRX_O_P", circt::hw::PortDirection::OUTPUT, 1},
    {"HSRX_DISABLE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
    {"LPRX_DISABLE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuGTE2::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"ODIV2", circt::hw::PortDirection::OUTPUT, 1},
    {"CEB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuGTE3::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"ODIV2", circt::hw::PortDirection::OUTPUT, 1},
    {"CEB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuGTE4::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"ODIV2", circt::hw::PortDirection::OUTPUT, 1},
    {"CEB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuGTM::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"ODIV2", circt::hw::PortDirection::OUTPUT, 1},
    {"CEB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuIBUFDISABLE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuIBUFDISABLEuINT::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuINTERMDISABLE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"INTERMDISABLE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFDSuINTERMDISABLEuINT::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IB", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"INTERMDISABLE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFE3::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"OSC", circt::hw::PortDirection::INPUT, 4},
    {"OSC_EN", circt::hw::PortDirection::INPUT, 1},
    {"VREF", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFuANALOG::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFuIBUFDISABLE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IBUFuINTERMDISABLE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"INTERMDISABLE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ICAPE2::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 32},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CSIB", circt::hw::PortDirection::INPUT, 1},
    {"RDWRB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 32},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ICAPE3::primitivePortInfos = {
    {"AVAIL", circt::hw::PortDirection::OUTPUT, 1},
    {"O", circt::hw::PortDirection::OUTPUT, 32},
    {"PRDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"PRERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CSIB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 32},
    {"RDWRB", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IDDR::primitivePortInfos = {
    {"Q1", circt::hw::PortDirection::OUTPUT, 1},
    {"Q2", circt::hw::PortDirection::OUTPUT, 1},
    {"C", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"R", circt::hw::PortDirection::INPUT, 1},
    {"S", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IDDRE1::primitivePortInfos = {
    {"Q1", circt::hw::PortDirection::OUTPUT, 1},
    {"Q2", circt::hw::PortDirection::OUTPUT, 1},
    {"C", circt::hw::PortDirection::INPUT, 1},
    {"CB", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"R", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IDDRu2CLK::primitivePortInfos = {
    {"Q1", circt::hw::PortDirection::OUTPUT, 1},
    {"Q2", circt::hw::PortDirection::OUTPUT, 1},
    {"C", circt::hw::PortDirection::INPUT, 1},
    {"CB", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"R", circt::hw::PortDirection::INPUT, 1},
    {"S", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IDELAYCTRL::primitivePortInfos = {
    {"RDY", circt::hw::PortDirection::OUTPUT, 1},
    {"REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IDELAYE2::primitivePortInfos = {
    {"CNTVALUEOUT", circt::hw::PortDirection::OUTPUT, 5},
    {"DATAOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"C", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CINVCTRL", circt::hw::PortDirection::INPUT, 1},
    {"CNTVALUEIN", circt::hw::PortDirection::INPUT, 5},
    {"DATAIN", circt::hw::PortDirection::INPUT, 1},
    {"IDATAIN", circt::hw::PortDirection::INPUT, 1},
    {"INC", circt::hw::PortDirection::INPUT, 1},
    {"LD", circt::hw::PortDirection::INPUT, 1},
    {"LDPIPEEN", circt::hw::PortDirection::INPUT, 1},
    {"REGRST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IDELAYE2uFINEDELAY::primitivePortInfos = {
    {"CNTVALUEOUT", circt::hw::PortDirection::OUTPUT, 5},
    {"DATAOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"C", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CINVCTRL", circt::hw::PortDirection::INPUT, 1},
    {"CNTVALUEIN", circt::hw::PortDirection::INPUT, 5},
    {"DATAIN", circt::hw::PortDirection::INPUT, 1},
    {"IDATAIN", circt::hw::PortDirection::INPUT, 1},
    {"IFDLY", circt::hw::PortDirection::INPUT, 3},
    {"INC", circt::hw::PortDirection::INPUT, 1},
    {"LD", circt::hw::PortDirection::INPUT, 1},
    {"LDPIPEEN", circt::hw::PortDirection::INPUT, 1},
    {"REGRST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IDELAYE3::primitivePortInfos = {
    {"CASC_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CNTVALUEOUT", circt::hw::PortDirection::OUTPUT, 9},
    {"DATAOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CASC_IN", circt::hw::PortDirection::INPUT, 1},
    {"CASC_RETURN", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CNTVALUEIN", circt::hw::PortDirection::INPUT, 9},
    {"DATAIN", circt::hw::PortDirection::INPUT, 1},
    {"EN_VTC", circt::hw::PortDirection::INPUT, 1},
    {"IDATAIN", circt::hw::PortDirection::INPUT, 1},
    {"INC", circt::hw::PortDirection::INPUT, 1},
    {"LOAD", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ILKN::primitivePortInfos = {
    {"DRP_DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRP_RDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_BYPASS_DATAOUT00", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT01", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT02", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT03", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT04", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT05", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT06", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT07", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT08", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT09", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT10", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT11", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_ENAOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_BYPASS_IS_AVAILOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_BYPASS_IS_BADLYFRAMEDOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_BYPASS_IS_OVERFLOWOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_BYPASS_IS_SYNCEDOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_BYPASS_IS_SYNCWORDOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_CHANOUT0", circt::hw::PortDirection::OUTPUT, 11},
    {"RX_CHANOUT1", circt::hw::PortDirection::OUTPUT, 11},
    {"RX_CHANOUT2", circt::hw::PortDirection::OUTPUT, 11},
    {"RX_CHANOUT3", circt::hw::PortDirection::OUTPUT, 11},
    {"RX_DATAOUT0", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT1", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT2", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT3", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_ENAOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_MTYOUT0", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT1", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT2", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT3", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_OVFOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_ALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_ALIGNED_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BAD_TYPE_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_BURSTMAX_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BURST_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_CRC24_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_CRC32_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_CRC32_VALID", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_DESCRAM_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_DIAGWORD_INTFSTAT", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_DIAGWORD_LANESTAT", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_FC_STAT", circt::hw::PortDirection::OUTPUT, 256},
    {"STAT_RX_FRAMING_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_MEOP_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_MF_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_MF_LEN_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_MF_REPEAT_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_MISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_MSOP_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_MUBITS", circt::hw::PortDirection::OUTPUT, 8},
    {"STAT_RX_MUBITS_UPDATED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_OVERFLOW_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_CRC24_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_DISC", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_LATENCY", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_RETRANS_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_RETRY_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_SEQ", circt::hw::PortDirection::OUTPUT, 8},
    {"STAT_RX_RETRANS_SEQ_UPDATED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_STATE", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_RETRANS_SUBSEQ", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_RETRANS_WDOG_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_WRAP_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_SYNCED", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_SYNCED_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_WORD_SYNC", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_TX_BURST_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_ERRINJ_BITERR_DONE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_OVERFLOW_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_BURST_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_BUSY", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_PERROUT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_RADDR", circt::hw::PortDirection::OUTPUT, 9},
    {"STAT_TX_RETRANS_RAM_RD_B0", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_RD_B1", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_RD_B2", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_RD_B3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_RSEL", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_TX_RETRANS_RAM_WADDR", circt::hw::PortDirection::OUTPUT, 9},
    {"STAT_TX_RETRANS_RAM_WDATA", circt::hw::PortDirection::OUTPUT, 644},
    {"STAT_TX_RETRANS_RAM_WE_B0", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_WE_B1", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_WE_B2", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_WE_B3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_UNDERFLOW_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_OVFOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_RDYOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_SERDES_DATA00", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA01", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA02", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA03", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA04", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA05", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA06", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA07", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA08", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA09", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA10", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA11", circt::hw::PortDirection::OUTPUT, 64},
    {"CORE_CLK", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_FORCE_RESYNC", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_ACK", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_ERRIN", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_FORCE_REQ", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_RESET", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_RESET_MODE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_DIAGWORD_INTFSTAT", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_DIAGWORD_LANESTAT", circt::hw::PortDirection::INPUT, 12},
    {"CTL_TX_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_ERRINJ_BITERR_GO", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_ERRINJ_BITERR_LANE", circt::hw::PortDirection::INPUT, 4},
    {"CTL_TX_FC_STAT", circt::hw::PortDirection::INPUT, 256},
    {"CTL_TX_MUBITS", circt::hw::PortDirection::INPUT, 8},
    {"CTL_TX_RETRANS_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RETRANS_RAM_PERRIN", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RETRANS_RAM_RDATA", circt::hw::PortDirection::INPUT, 644},
    {"CTL_TX_RETRANS_REQ", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RETRANS_REQ_VALID", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RLIM_DELTA", circt::hw::PortDirection::INPUT, 12},
    {"CTL_TX_RLIM_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RLIM_INTV", circt::hw::PortDirection::INPUT, 8},
    {"CTL_TX_RLIM_MAX", circt::hw::PortDirection::INPUT, 12},
    {"DRP_ADDR", circt::hw::PortDirection::INPUT, 10},
    {"DRP_CLK", circt::hw::PortDirection::INPUT, 1},
    {"DRP_DI", circt::hw::PortDirection::INPUT, 16},
    {"DRP_EN", circt::hw::PortDirection::INPUT, 1},
    {"DRP_WE", circt::hw::PortDirection::INPUT, 1},
    {"LBUS_CLK", circt::hw::PortDirection::INPUT, 1},
    {"RX_BYPASS_FORCE_REALIGNIN", circt::hw::PortDirection::INPUT, 1},
    {"RX_BYPASS_RDIN", circt::hw::PortDirection::INPUT, 1},
    {"RX_RESET", circt::hw::PortDirection::INPUT, 1},
    {"RX_SERDES_CLK", circt::hw::PortDirection::INPUT, 12},
    {"RX_SERDES_DATA00", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA01", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA02", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA03", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA04", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA05", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA06", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA07", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA08", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA09", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA10", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA11", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_RESET", circt::hw::PortDirection::INPUT, 12},
    {"TX_BCTLIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_BCTLIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_BCTLIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_BCTLIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_BYPASS_CTRLIN", circt::hw::PortDirection::INPUT, 12},
    {"TX_BYPASS_DATAIN00", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN01", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN02", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN03", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN04", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN05", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN06", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN07", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN08", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN09", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN10", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN11", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_ENAIN", circt::hw::PortDirection::INPUT, 1},
    {"TX_BYPASS_GEARBOX_SEQIN", circt::hw::PortDirection::INPUT, 8},
    {"TX_BYPASS_MFRAMER_STATEIN", circt::hw::PortDirection::INPUT, 4},
    {"TX_CHANIN0", circt::hw::PortDirection::INPUT, 11},
    {"TX_CHANIN1", circt::hw::PortDirection::INPUT, 11},
    {"TX_CHANIN2", circt::hw::PortDirection::INPUT, 11},
    {"TX_CHANIN3", circt::hw::PortDirection::INPUT, 11},
    {"TX_DATAIN0", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN1", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN2", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN3", circt::hw::PortDirection::INPUT, 128},
    {"TX_ENAIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_MTYIN0", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN1", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN2", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN3", circt::hw::PortDirection::INPUT, 4},
    {"TX_RESET", circt::hw::PortDirection::INPUT, 1},
    {"TX_SERDES_REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"TX_SERDES_REFCLK_RESET", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN3", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ILKNE4::primitivePortInfos = {
    {"DRP_DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRP_RDY", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_BYPASS_DATAOUT00", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT01", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT02", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT03", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT04", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT05", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT06", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT07", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT08", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT09", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT10", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_DATAOUT11", circt::hw::PortDirection::OUTPUT, 66},
    {"RX_BYPASS_ENAOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_BYPASS_IS_AVAILOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_BYPASS_IS_BADLYFRAMEDOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_BYPASS_IS_OVERFLOWOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_BYPASS_IS_SYNCEDOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_BYPASS_IS_SYNCWORDOUT", circt::hw::PortDirection::OUTPUT, 12},
    {"RX_CHANOUT0", circt::hw::PortDirection::OUTPUT, 11},
    {"RX_CHANOUT1", circt::hw::PortDirection::OUTPUT, 11},
    {"RX_CHANOUT2", circt::hw::PortDirection::OUTPUT, 11},
    {"RX_CHANOUT3", circt::hw::PortDirection::OUTPUT, 11},
    {"RX_DATAOUT0", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT1", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT2", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_DATAOUT3", circt::hw::PortDirection::OUTPUT, 128},
    {"RX_ENAOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ENAOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_EOPOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_ERROUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_MTYOUT0", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT1", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT2", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_MTYOUT3", circt::hw::PortDirection::OUTPUT, 4},
    {"RX_OVFOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_SOPOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_ALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_ALIGNED_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BAD_TYPE_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_BURSTMAX_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_BURST_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_CRC24_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_CRC32_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_CRC32_VALID", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_DESCRAM_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_DIAGWORD_INTFSTAT", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_DIAGWORD_LANESTAT", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_FC_STAT", circt::hw::PortDirection::OUTPUT, 256},
    {"STAT_RX_FRAMING_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_MEOP_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_MF_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_MF_LEN_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_MF_REPEAT_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_MISALIGNED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_MSOP_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_MUBITS", circt::hw::PortDirection::OUTPUT, 8},
    {"STAT_RX_MUBITS_UPDATED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_OVERFLOW_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_CRC24_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_DISC", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_LATENCY", circt::hw::PortDirection::OUTPUT, 16},
    {"STAT_RX_RETRANS_REQ", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_RETRY_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_SEQ", circt::hw::PortDirection::OUTPUT, 8},
    {"STAT_RX_RETRANS_SEQ_UPDATED", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_STATE", circt::hw::PortDirection::OUTPUT, 3},
    {"STAT_RX_RETRANS_SUBSEQ", circt::hw::PortDirection::OUTPUT, 5},
    {"STAT_RX_RETRANS_WDOG_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_RETRANS_WRAP_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_RX_SYNCED", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_SYNCED_ERR", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_RX_WORD_SYNC", circt::hw::PortDirection::OUTPUT, 12},
    {"STAT_TX_BURST_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_ERRINJ_BITERR_DONE", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_OVERFLOW_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_BURST_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_BUSY", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_PERROUT", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_RADDR", circt::hw::PortDirection::OUTPUT, 9},
    {"STAT_TX_RETRANS_RAM_RD_B0", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_RD_B1", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_RD_B2", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_RD_B3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_RSEL", circt::hw::PortDirection::OUTPUT, 2},
    {"STAT_TX_RETRANS_RAM_WADDR", circt::hw::PortDirection::OUTPUT, 9},
    {"STAT_TX_RETRANS_RAM_WDATA", circt::hw::PortDirection::OUTPUT, 644},
    {"STAT_TX_RETRANS_RAM_WE_B0", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_WE_B1", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_WE_B2", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_RETRANS_RAM_WE_B3", circt::hw::PortDirection::OUTPUT, 1},
    {"STAT_TX_UNDERFLOW_ERR", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_OVFOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_RDYOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"TX_SERDES_DATA00", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA01", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA02", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA03", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA04", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA05", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA06", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA07", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA08", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA09", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA10", circt::hw::PortDirection::OUTPUT, 64},
    {"TX_SERDES_DATA11", circt::hw::PortDirection::OUTPUT, 64},
    {"CORE_CLK", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_FORCE_RESYNC", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_ACK", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_ERRIN", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_FORCE_REQ", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_RESET", circt::hw::PortDirection::INPUT, 1},
    {"CTL_RX_RETRANS_RESET_MODE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_DIAGWORD_INTFSTAT", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_DIAGWORD_LANESTAT", circt::hw::PortDirection::INPUT, 12},
    {"CTL_TX_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_ERRINJ_BITERR_GO", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_ERRINJ_BITERR_LANE", circt::hw::PortDirection::INPUT, 4},
    {"CTL_TX_FC_STAT", circt::hw::PortDirection::INPUT, 256},
    {"CTL_TX_MUBITS", circt::hw::PortDirection::INPUT, 8},
    {"CTL_TX_RETRANS_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RETRANS_RAM_PERRIN", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RETRANS_RAM_RDATA", circt::hw::PortDirection::INPUT, 644},
    {"CTL_TX_RETRANS_REQ", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RETRANS_REQ_VALID", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RLIM_DELTA", circt::hw::PortDirection::INPUT, 12},
    {"CTL_TX_RLIM_ENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CTL_TX_RLIM_INTV", circt::hw::PortDirection::INPUT, 8},
    {"CTL_TX_RLIM_MAX", circt::hw::PortDirection::INPUT, 12},
    {"DRP_ADDR", circt::hw::PortDirection::INPUT, 10},
    {"DRP_CLK", circt::hw::PortDirection::INPUT, 1},
    {"DRP_DI", circt::hw::PortDirection::INPUT, 16},
    {"DRP_EN", circt::hw::PortDirection::INPUT, 1},
    {"DRP_WE", circt::hw::PortDirection::INPUT, 1},
    {"LBUS_CLK", circt::hw::PortDirection::INPUT, 1},
    {"RX_BYPASS_FORCE_REALIGNIN", circt::hw::PortDirection::INPUT, 1},
    {"RX_BYPASS_RDIN", circt::hw::PortDirection::INPUT, 1},
    {"RX_RESET", circt::hw::PortDirection::INPUT, 1},
    {"RX_SERDES_CLK", circt::hw::PortDirection::INPUT, 12},
    {"RX_SERDES_DATA00", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA01", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA02", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA03", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA04", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA05", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA06", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA07", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA08", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA09", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA10", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_DATA11", circt::hw::PortDirection::INPUT, 64},
    {"RX_SERDES_RESET", circt::hw::PortDirection::INPUT, 12},
    {"TX_BCTLIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_BCTLIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_BCTLIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_BCTLIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_BYPASS_CTRLIN", circt::hw::PortDirection::INPUT, 12},
    {"TX_BYPASS_DATAIN00", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN01", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN02", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN03", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN04", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN05", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN06", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN07", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN08", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN09", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN10", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_DATAIN11", circt::hw::PortDirection::INPUT, 64},
    {"TX_BYPASS_ENAIN", circt::hw::PortDirection::INPUT, 1},
    {"TX_BYPASS_GEARBOX_SEQIN", circt::hw::PortDirection::INPUT, 8},
    {"TX_BYPASS_MFRAMER_STATEIN", circt::hw::PortDirection::INPUT, 4},
    {"TX_CHANIN0", circt::hw::PortDirection::INPUT, 11},
    {"TX_CHANIN1", circt::hw::PortDirection::INPUT, 11},
    {"TX_CHANIN2", circt::hw::PortDirection::INPUT, 11},
    {"TX_CHANIN3", circt::hw::PortDirection::INPUT, 11},
    {"TX_DATAIN0", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN1", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN2", circt::hw::PortDirection::INPUT, 128},
    {"TX_DATAIN3", circt::hw::PortDirection::INPUT, 128},
    {"TX_ENAIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_ENAIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_EOPIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_ERRIN3", circt::hw::PortDirection::INPUT, 1},
    {"TX_MTYIN0", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN1", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN2", circt::hw::PortDirection::INPUT, 4},
    {"TX_MTYIN3", circt::hw::PortDirection::INPUT, 4},
    {"TX_RESET", circt::hw::PortDirection::INPUT, 1},
    {"TX_SERDES_REFCLK", circt::hw::PortDirection::INPUT, 1},
    {"TX_SERDES_REFCLK_RESET", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN0", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN1", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN2", circt::hw::PortDirection::INPUT, 1},
    {"TX_SOPIN3", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::INBUF::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OSC", circt::hw::PortDirection::INPUT, 4},
    {"OSC_EN", circt::hw::PortDirection::INPUT, 1},
    {"PAD", circt::hw::PortDirection::INPUT, 1},
    {"VREF", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::INV::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::INuFIFO::primitivePortInfos = {
    {"ALMOSTEMPTY", circt::hw::PortDirection::OUTPUT, 1},
    {"ALMOSTFULL", circt::hw::PortDirection::OUTPUT, 1},
    {"EMPTY", circt::hw::PortDirection::OUTPUT, 1},
    {"FULL", circt::hw::PortDirection::OUTPUT, 1},
    {"Q0", circt::hw::PortDirection::OUTPUT, 8},
    {"Q1", circt::hw::PortDirection::OUTPUT, 8},
    {"Q2", circt::hw::PortDirection::OUTPUT, 8},
    {"Q3", circt::hw::PortDirection::OUTPUT, 8},
    {"Q4", circt::hw::PortDirection::OUTPUT, 8},
    {"Q5", circt::hw::PortDirection::OUTPUT, 8},
    {"Q6", circt::hw::PortDirection::OUTPUT, 8},
    {"Q7", circt::hw::PortDirection::OUTPUT, 8},
    {"Q8", circt::hw::PortDirection::OUTPUT, 8},
    {"Q9", circt::hw::PortDirection::OUTPUT, 8},
    {"RDCLK", circt::hw::PortDirection::INPUT, 1},
    {"RDEN", circt::hw::PortDirection::INPUT, 1},
    {"RESET", circt::hw::PortDirection::INPUT, 1},
    {"WRCLK", circt::hw::PortDirection::INPUT, 1},
    {"WREN", circt::hw::PortDirection::INPUT, 1},
    {"D0", circt::hw::PortDirection::INPUT, 4},
    {"D1", circt::hw::PortDirection::INPUT, 4},
    {"D2", circt::hw::PortDirection::INPUT, 4},
    {"D3", circt::hw::PortDirection::INPUT, 4},
    {"D4", circt::hw::PortDirection::INPUT, 4},
    {"D7", circt::hw::PortDirection::INPUT, 4},
    {"D8", circt::hw::PortDirection::INPUT, 4},
    {"D9", circt::hw::PortDirection::INPUT, 4},
    {"D5", circt::hw::PortDirection::INPUT, 8},
    {"D6", circt::hw::PortDirection::INPUT, 8},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUF::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUFDS::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUFDSE3::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"IO", circt::hw::PortDirection::INOUT, 1},
    {"IOB", circt::hw::PortDirection::INOUT, 1},
    {"DCITERMDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"OSC", circt::hw::PortDirection::INPUT, 4},
    {"OSC_EN", circt::hw::PortDirection::INPUT, 2},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUFDSuDCIEN::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"DCITERMDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUFDSuDIFFuOUT::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"TM", circt::hw::PortDirection::INPUT, 1},
    {"TS", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUFDSuDIFFuOUTuDCIEN::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"DCITERMDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"TM", circt::hw::PortDirection::INPUT, 1},
    {"TS", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUFDSuDIFFuOUTuINTERMDISABLE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"INTERMDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"TM", circt::hw::PortDirection::INPUT, 1},
    {"TS", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUFDSuINTERMDISABLE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"INTERMDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUFE3::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"IO", circt::hw::PortDirection::INOUT, 1},
    {"DCITERMDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"OSC", circt::hw::PortDirection::INPUT, 4},
    {"OSC_EN", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
    {"VREF", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUFuANALOG::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"IO", circt::hw::PortDirection::INOUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUFuDCIEN::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"DCITERMDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::IOBUFuINTERMDISABLE::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"IBUFDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"INTERMDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ISERDES::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"Q1", circt::hw::PortDirection::OUTPUT, 1},
    {"Q2", circt::hw::PortDirection::OUTPUT, 1},
    {"Q3", circt::hw::PortDirection::OUTPUT, 1},
    {"Q4", circt::hw::PortDirection::OUTPUT, 1},
    {"Q5", circt::hw::PortDirection::OUTPUT, 1},
    {"Q6", circt::hw::PortDirection::OUTPUT, 1},
    {"SHIFTOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"SHIFTOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"BITSLIP", circt::hw::PortDirection::INPUT, 1},
    {"CE1", circt::hw::PortDirection::INPUT, 1},
    {"CE2", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CLKDIV", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"DLYCE", circt::hw::PortDirection::INPUT, 1},
    {"DLYINC", circt::hw::PortDirection::INPUT, 1},
    {"DLYRST", circt::hw::PortDirection::INPUT, 1},
    {"OCLK", circt::hw::PortDirection::INPUT, 1},
    {"REV", circt::hw::PortDirection::INPUT, 1},
    {"SHIFTIN1", circt::hw::PortDirection::INPUT, 1},
    {"SHIFTIN2", circt::hw::PortDirection::INPUT, 1},
    {"SR", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ISERDESE1::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"Q1", circt::hw::PortDirection::OUTPUT, 1},
    {"Q2", circt::hw::PortDirection::OUTPUT, 1},
    {"Q3", circt::hw::PortDirection::OUTPUT, 1},
    {"Q4", circt::hw::PortDirection::OUTPUT, 1},
    {"Q5", circt::hw::PortDirection::OUTPUT, 1},
    {"Q6", circt::hw::PortDirection::OUTPUT, 1},
    {"SHIFTOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"SHIFTOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"BITSLIP", circt::hw::PortDirection::INPUT, 1},
    {"CE1", circt::hw::PortDirection::INPUT, 1},
    {"CE2", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CLKB", circt::hw::PortDirection::INPUT, 1},
    {"CLKDIV", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"DDLY", circt::hw::PortDirection::INPUT, 1},
    {"DYNCLKDIVSEL", circt::hw::PortDirection::INPUT, 1},
    {"DYNCLKSEL", circt::hw::PortDirection::INPUT, 1},
    {"OCLK", circt::hw::PortDirection::INPUT, 1},
    {"OFB", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"SHIFTIN1", circt::hw::PortDirection::INPUT, 1},
    {"SHIFTIN2", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::LUT5::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I0", circt::hw::PortDirection::INPUT, 1},
    {"I1", circt::hw::PortDirection::INPUT, 1},
    {"I2", circt::hw::PortDirection::INPUT, 1},
    {"I3", circt::hw::PortDirection::INPUT, 1},
    {"I4", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::LUT6::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I0", circt::hw::PortDirection::INPUT, 1},
    {"I1", circt::hw::PortDirection::INPUT, 1},
    {"I2", circt::hw::PortDirection::INPUT, 1},
    {"I3", circt::hw::PortDirection::INPUT, 1},
    {"I4", circt::hw::PortDirection::INPUT, 1},
    {"I5", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::LUT6u2::primitivePortInfos = {
    {"O5", circt::hw::PortDirection::OUTPUT, 1},
    {"O6", circt::hw::PortDirection::OUTPUT, 1},
    {"I0", circt::hw::PortDirection::INPUT, 1},
    {"I1", circt::hw::PortDirection::INPUT, 1},
    {"I2", circt::hw::PortDirection::INPUT, 1},
    {"I3", circt::hw::PortDirection::INPUT, 1},
    {"I4", circt::hw::PortDirection::INPUT, 1},
    {"I5", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::MASTERuJTAG::primitivePortInfos = {
    {"TDO", circt::hw::PortDirection::OUTPUT, 1},
    {"TCK", circt::hw::PortDirection::INPUT, 1},
    {"TDI", circt::hw::PortDirection::INPUT, 1},
    {"TMS", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::MMCME2uADV::primitivePortInfos = {
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBOUTB", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBSTOPPED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKINSTOPPED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT4", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT5", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT6", circt::hw::PortDirection::OUTPUT, 1},
    {"DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"PSDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN1", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN2", circt::hw::PortDirection::INPUT, 1},
    {"CLKINSEL", circt::hw::PortDirection::INPUT, 1},
    {"DADDR", circt::hw::PortDirection::INPUT, 7},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"PSCLK", circt::hw::PortDirection::INPUT, 1},
    {"PSEN", circt::hw::PortDirection::INPUT, 1},
    {"PSINCDEC", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::MMCME2uBASE::primitivePortInfos = {
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBOUTB", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT4", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT5", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT6", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN1", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::MMCME3uADV::primitivePortInfos = {
    {"CDDCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBOUTB", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBSTOPPED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKINSTOPPED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT4", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT5", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT6", circt::hw::PortDirection::OUTPUT, 1},
    {"DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"PSDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CDDCREQ", circt::hw::PortDirection::INPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN1", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN2", circt::hw::PortDirection::INPUT, 1},
    {"CLKINSEL", circt::hw::PortDirection::INPUT, 1},
    {"DADDR", circt::hw::PortDirection::INPUT, 7},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"PSCLK", circt::hw::PortDirection::INPUT, 1},
    {"PSEN", circt::hw::PortDirection::INPUT, 1},
    {"PSINCDEC", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::MMCME3uBASE::primitivePortInfos = {
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBOUTB", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT4", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT5", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT6", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN1", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::MMCME4uADV::primitivePortInfos = {
    {"CDDCDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBOUTB", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBSTOPPED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKINSTOPPED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT4", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT5", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT6", circt::hw::PortDirection::OUTPUT, 1},
    {"DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"PSDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CDDCREQ", circt::hw::PortDirection::INPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN1", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN2", circt::hw::PortDirection::INPUT, 1},
    {"CLKINSEL", circt::hw::PortDirection::INPUT, 1},
    {"DADDR", circt::hw::PortDirection::INPUT, 7},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"PSCLK", circt::hw::PortDirection::INPUT, 1},
    {"PSEN", circt::hw::PortDirection::INPUT, 1},
    {"PSINCDEC", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::MMCME4uBASE::primitivePortInfos = {
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBOUTB", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT4", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT5", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT6", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN1", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::MUXCY::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"CI", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 1},
    {"S", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::MUXF7::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I0", circt::hw::PortDirection::INPUT, 1},
    {"I1", circt::hw::PortDirection::INPUT, 1},
    {"S", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::MUXF8::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I0", circt::hw::PortDirection::INPUT, 1},
    {"I1", circt::hw::PortDirection::INPUT, 1},
    {"S", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::MUXF9::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I0", circt::hw::PortDirection::INPUT, 1},
    {"I1", circt::hw::PortDirection::INPUT, 1},
    {"S", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUF::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFDS::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFDSuDPHY::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"HSTX_I", circt::hw::PortDirection::INPUT, 1},
    {"HSTX_T", circt::hw::PortDirection::INPUT, 1},
    {"LPTX_I_N", circt::hw::PortDirection::INPUT, 1},
    {"LPTX_I_P", circt::hw::PortDirection::INPUT, 1},
    {"LPTX_T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFDSuGTE3::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"CEB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFDSuGTE3uADV::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"CEB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 4},
    {"RXRECCLK_SEL", circt::hw::PortDirection::INPUT, 2},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFDSuGTE4::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"CEB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFDSuGTE4uADV::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"CEB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 4},
    {"RXRECCLK_SEL", circt::hw::PortDirection::INPUT, 2},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFDSuGTM::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"CEB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFDSuGTMuADV::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"CEB", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 4},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFT::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFTDS::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFTDSuDCIEN::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"OB", circt::hw::PortDirection::OUTPUT, 1},
    {"DCITERMDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OBUFTuDCIEN::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"DCITERMDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"I", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ODDR::primitivePortInfos = {
    {"Q", circt::hw::PortDirection::OUTPUT, 1},
    {"C", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"D1", circt::hw::PortDirection::INPUT, 1},
    {"D2", circt::hw::PortDirection::INPUT, 1},
    {"R", circt::hw::PortDirection::INPUT, 1},
    {"S", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ODDRE1::primitivePortInfos = {
    {"Q", circt::hw::PortDirection::OUTPUT, 1},
    {"C", circt::hw::PortDirection::INPUT, 1},
    {"D1", circt::hw::PortDirection::INPUT, 1},
    {"D2", circt::hw::PortDirection::INPUT, 1},
    {"SR", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ODELAYE2::primitivePortInfos = {
    {"CNTVALUEOUT", circt::hw::PortDirection::OUTPUT, 5},
    {"DATAOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"C", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CINVCTRL", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN", circt::hw::PortDirection::INPUT, 1},
    {"CNTVALUEIN", circt::hw::PortDirection::INPUT, 5},
    {"INC", circt::hw::PortDirection::INPUT, 1},
    {"LD", circt::hw::PortDirection::INPUT, 1},
    {"LDPIPEEN", circt::hw::PortDirection::INPUT, 1},
    {"ODATAIN", circt::hw::PortDirection::INPUT, 1},
    {"REGRST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ODELAYE2uFINEDELAY::primitivePortInfos = {
    {"CNTVALUEOUT", circt::hw::PortDirection::OUTPUT, 5},
    {"DATAOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"C", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CINVCTRL", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN", circt::hw::PortDirection::INPUT, 1},
    {"CNTVALUEIN", circt::hw::PortDirection::INPUT, 5},
    {"INC", circt::hw::PortDirection::INPUT, 1},
    {"LD", circt::hw::PortDirection::INPUT, 1},
    {"LDPIPEEN", circt::hw::PortDirection::INPUT, 1},
    {"ODATAIN", circt::hw::PortDirection::INPUT, 1},
    {"OFDLY", circt::hw::PortDirection::INPUT, 3},
    {"REGRST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ODELAYE3::primitivePortInfos = {
    {"CASC_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CNTVALUEOUT", circt::hw::PortDirection::OUTPUT, 9},
    {"DATAOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CASC_IN", circt::hw::PortDirection::INPUT, 1},
    {"CASC_RETURN", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CNTVALUEIN", circt::hw::PortDirection::INPUT, 9},
    {"EN_VTC", circt::hw::PortDirection::INPUT, 1},
    {"INC", circt::hw::PortDirection::INPUT, 1},
    {"LOAD", circt::hw::PortDirection::INPUT, 1},
    {"ODATAIN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OR2L::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 1},
    {"SRI", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OSERDES::primitivePortInfos = {
    {"OQ", circt::hw::PortDirection::OUTPUT, 1},
    {"SHIFTOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"SHIFTOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"TQ", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CLKDIV", circt::hw::PortDirection::INPUT, 1},
    {"D1", circt::hw::PortDirection::INPUT, 1},
    {"D2", circt::hw::PortDirection::INPUT, 1},
    {"D3", circt::hw::PortDirection::INPUT, 1},
    {"D4", circt::hw::PortDirection::INPUT, 1},
    {"D5", circt::hw::PortDirection::INPUT, 1},
    {"D6", circt::hw::PortDirection::INPUT, 1},
    {"OCE", circt::hw::PortDirection::INPUT, 1},
    {"REV", circt::hw::PortDirection::INPUT, 1},
    {"SHIFTIN1", circt::hw::PortDirection::INPUT, 1},
    {"SHIFTIN2", circt::hw::PortDirection::INPUT, 1},
    {"SR", circt::hw::PortDirection::INPUT, 1},
    {"T1", circt::hw::PortDirection::INPUT, 1},
    {"T2", circt::hw::PortDirection::INPUT, 1},
    {"T3", circt::hw::PortDirection::INPUT, 1},
    {"T4", circt::hw::PortDirection::INPUT, 1},
    {"TCE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OSERDESE1::primitivePortInfos = {
    {"OCBEXTEND", circt::hw::PortDirection::OUTPUT, 1},
    {"OFB", circt::hw::PortDirection::OUTPUT, 1},
    {"OQ", circt::hw::PortDirection::OUTPUT, 1},
    {"SHIFTOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"SHIFTOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"TFB", circt::hw::PortDirection::OUTPUT, 1},
    {"TQ", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CLKDIV", circt::hw::PortDirection::INPUT, 1},
    {"CLKPERF", circt::hw::PortDirection::INPUT, 1},
    {"CLKPERFDELAY", circt::hw::PortDirection::INPUT, 1},
    {"D1", circt::hw::PortDirection::INPUT, 1},
    {"D2", circt::hw::PortDirection::INPUT, 1},
    {"D3", circt::hw::PortDirection::INPUT, 1},
    {"D4", circt::hw::PortDirection::INPUT, 1},
    {"D5", circt::hw::PortDirection::INPUT, 1},
    {"D6", circt::hw::PortDirection::INPUT, 1},
    {"OCE", circt::hw::PortDirection::INPUT, 1},
    {"ODV", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"SHIFTIN1", circt::hw::PortDirection::INPUT, 1},
    {"SHIFTIN2", circt::hw::PortDirection::INPUT, 1},
    {"T1", circt::hw::PortDirection::INPUT, 1},
    {"T2", circt::hw::PortDirection::INPUT, 1},
    {"T3", circt::hw::PortDirection::INPUT, 1},
    {"T4", circt::hw::PortDirection::INPUT, 1},
    {"TCE", circt::hw::PortDirection::INPUT, 1},
    {"WC", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::selfhealuoserdese1uvlog::primitivePortInfos = {
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::plguoserdese1uvlog::primitivePortInfos = {
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::rank12duoserdese1uvlog::primitivePortInfos = {
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::trifuoserdese1uvlog::primitivePortInfos = {
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::txbufferuoserdese1uvlog::primitivePortInfos = {
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::fifoutdpipeuoserdese1uvlog::primitivePortInfos = {
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::fifouresetuoserdese1uvlog::primitivePortInfos = {
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::fifouaddruoserdese1uvlog::primitivePortInfos = {
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::iodlyctrlunpreuoserdese1uvlog::primitivePortInfos = {
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::doutuoserdese1uvlog::primitivePortInfos = {
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::toutuoserdese1uvlog::primitivePortInfos = {
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OSERDESE2::primitivePortInfos = {
    {"OFB", circt::hw::PortDirection::OUTPUT, 1},
    {"OQ", circt::hw::PortDirection::OUTPUT, 1},
    {"SHIFTOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"SHIFTOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"TBYTEOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"TFB", circt::hw::PortDirection::OUTPUT, 1},
    {"TQ", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CLKDIV", circt::hw::PortDirection::INPUT, 1},
    {"D1", circt::hw::PortDirection::INPUT, 1},
    {"D2", circt::hw::PortDirection::INPUT, 1},
    {"D3", circt::hw::PortDirection::INPUT, 1},
    {"D4", circt::hw::PortDirection::INPUT, 1},
    {"D5", circt::hw::PortDirection::INPUT, 1},
    {"D6", circt::hw::PortDirection::INPUT, 1},
    {"D7", circt::hw::PortDirection::INPUT, 1},
    {"D8", circt::hw::PortDirection::INPUT, 1},
    {"OCE", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"SHIFTIN1", circt::hw::PortDirection::INPUT, 1},
    {"SHIFTIN2", circt::hw::PortDirection::INPUT, 1},
    {"T1", circt::hw::PortDirection::INPUT, 1},
    {"T2", circt::hw::PortDirection::INPUT, 1},
    {"T3", circt::hw::PortDirection::INPUT, 1},
    {"T4", circt::hw::PortDirection::INPUT, 1},
    {"TBYTEIN", circt::hw::PortDirection::INPUT, 1},
    {"TCE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OSERDESE3::primitivePortInfos = {
    {"OQ", circt::hw::PortDirection::OUTPUT, 1},
    {"T_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CLKDIV", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 8},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"T", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::OUTuFIFO::primitivePortInfos = {
    {"ALMOSTEMPTY", circt::hw::PortDirection::OUTPUT, 1},
    {"ALMOSTFULL", circt::hw::PortDirection::OUTPUT, 1},
    {"EMPTY", circt::hw::PortDirection::OUTPUT, 1},
    {"FULL", circt::hw::PortDirection::OUTPUT, 1},
    {"Q0", circt::hw::PortDirection::OUTPUT, 4},
    {"Q1", circt::hw::PortDirection::OUTPUT, 4},
    {"Q2", circt::hw::PortDirection::OUTPUT, 4},
    {"Q3", circt::hw::PortDirection::OUTPUT, 4},
    {"Q4", circt::hw::PortDirection::OUTPUT, 4},
    {"Q7", circt::hw::PortDirection::OUTPUT, 4},
    {"Q8", circt::hw::PortDirection::OUTPUT, 4},
    {"Q9", circt::hw::PortDirection::OUTPUT, 4},
    {"Q5", circt::hw::PortDirection::OUTPUT, 8},
    {"Q6", circt::hw::PortDirection::OUTPUT, 8},
    {"RDCLK", circt::hw::PortDirection::INPUT, 1},
    {"RDEN", circt::hw::PortDirection::INPUT, 1},
    {"RESET", circt::hw::PortDirection::INPUT, 1},
    {"WRCLK", circt::hw::PortDirection::INPUT, 1},
    {"WREN", circt::hw::PortDirection::INPUT, 1},
    {"D0", circt::hw::PortDirection::INPUT, 8},
    {"D1", circt::hw::PortDirection::INPUT, 8},
    {"D2", circt::hw::PortDirection::INPUT, 8},
    {"D3", circt::hw::PortDirection::INPUT, 8},
    {"D4", circt::hw::PortDirection::INPUT, 8},
    {"D5", circt::hw::PortDirection::INPUT, 8},
    {"D6", circt::hw::PortDirection::INPUT, 8},
    {"D7", circt::hw::PortDirection::INPUT, 8},
    {"D8", circt::hw::PortDirection::INPUT, 8},
    {"D9", circt::hw::PortDirection::INPUT, 8},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PCIE40E4::primitivePortInfos = {
    {"AXIUSEROUT", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGBUSNUMBER", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGCURRENTSPEED", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGERRCOROUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGERRFATALOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGERRNONFATALOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGEXTFUNCTIONNUMBER", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGEXTREADRECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGEXTREGISTERNUMBER", circt::hw::PortDirection::OUTPUT, 10},
    {"CFGEXTWRITEBYTEENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGEXTWRITEDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGEXTWRITERECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGFCCPLD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFCCPLH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFCNPD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFCNPH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFCPD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFCPH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFLRINPROCESS", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGFUNCTIONPOWERSTATE", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFUNCTIONSTATUS", circt::hw::PortDirection::OUTPUT, 16},
    {"CFGHOTRESETOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGINTERRUPTMSIENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGINTERRUPTMSIFAIL", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIMASKUPDATE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIMMENABLE", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGINTERRUPTMSISENT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIXENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGINTERRUPTMSIXMASK", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGINTERRUPTMSIXVECPENDINGSTATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTSENT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGLINKPOWERSTATE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGLOCALERROROUT", circt::hw::PortDirection::OUTPUT, 5},
    {"CFGLOCALERRORVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGLTRENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGLTSSMSTATE", circt::hw::PortDirection::OUTPUT, 6},
    {"CFGMAXPAYLOAD", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGMAXREADREQ", circt::hw::PortDirection::OUTPUT, 3},
    {"CFGMGMTREADDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGMGMTREADWRITEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSGRECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSGRECEIVEDDATA", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGMSGRECEIVEDTYPE", circt::hw::PortDirection::OUTPUT, 5},
    {"CFGMSGTRANSMITDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSIXRAMADDRESS", circt::hw::PortDirection::OUTPUT, 13},
    {"CFGMSIXRAMREADENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSIXRAMWRITEBYTEENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGMSIXRAMWRITEDATA", circt::hw::PortDirection::OUTPUT, 36},
    {"CFGNEGOTIATEDWIDTH", circt::hw::PortDirection::OUTPUT, 3},
    {"CFGOBFFENABLE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGPHYLINKDOWN", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGPHYLINKSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGPLSTATUSCHANGE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGPOWERSTATECHANGEINTERRUPT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGRCBSTATUS", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGRXPMSTATE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGTPHRAMADDRESS", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGTPHRAMREADENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGTPHRAMWRITEBYTEENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGTPHRAMWRITEDATA", circt::hw::PortDirection::OUTPUT, 36},
    {"CFGTPHREQUESTERENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGTPHSTMODE", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGTXPMSTATE", circt::hw::PortDirection::OUTPUT, 2},
    {"CONFMCAPDESIGNSWITCH", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFMCAPEOS", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFMCAPINUSEBYPCIE", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFREQREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFRESPRDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CONFRESPVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGCTRL0OUT", circt::hw::PortDirection::OUTPUT, 32},
    {"DBGCTRL1OUT", circt::hw::PortDirection::OUTPUT, 32},
    {"DBGDATA0OUT", circt::hw::PortDirection::OUTPUT, 256},
    {"DBGDATA1OUT", circt::hw::PortDirection::OUTPUT, 256},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISCQTDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"MAXISCQTKEEP", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXISCQTLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISCQTUSER", circt::hw::PortDirection::OUTPUT, 88},
    {"MAXISCQTVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISRCTDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"MAXISRCTKEEP", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXISRCTLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISRCTUSER", circt::hw::PortDirection::OUTPUT, 75},
    {"MAXISRCTVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MIREPLAYRAMADDRESS0", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREPLAYRAMADDRESS1", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREPLAYRAMREADENABLE0", circt::hw::PortDirection::OUTPUT, 1},
    {"MIREPLAYRAMREADENABLE1", circt::hw::PortDirection::OUTPUT, 1},
    {"MIREPLAYRAMWRITEDATA0", circt::hw::PortDirection::OUTPUT, 128},
    {"MIREPLAYRAMWRITEDATA1", circt::hw::PortDirection::OUTPUT, 128},
    {"MIREPLAYRAMWRITEENABLE0", circt::hw::PortDirection::OUTPUT, 1},
    {"MIREPLAYRAMWRITEENABLE1", circt::hw::PortDirection::OUTPUT, 1},
    {"MIRXCOMPLETIONRAMREADADDRESS0", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXCOMPLETIONRAMREADADDRESS1", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXCOMPLETIONRAMREADENABLE0", circt::hw::PortDirection::OUTPUT, 2},
    {"MIRXCOMPLETIONRAMREADENABLE1", circt::hw::PortDirection::OUTPUT, 2},
    {"MIRXCOMPLETIONRAMWRITEADDRESS0", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXCOMPLETIONRAMWRITEADDRESS1", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXCOMPLETIONRAMWRITEDATA0", circt::hw::PortDirection::OUTPUT, 144},
    {"MIRXCOMPLETIONRAMWRITEDATA1", circt::hw::PortDirection::OUTPUT, 144},
    {"MIRXCOMPLETIONRAMWRITEENABLE0", circt::hw::PortDirection::OUTPUT, 2},
    {"MIRXCOMPLETIONRAMWRITEENABLE1", circt::hw::PortDirection::OUTPUT, 2},
    {"MIRXPOSTEDREQUESTRAMREADADDRESS0", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXPOSTEDREQUESTRAMREADADDRESS1", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXPOSTEDREQUESTRAMREADENABLE0", circt::hw::PortDirection::OUTPUT, 1},
    {"MIRXPOSTEDREQUESTRAMREADENABLE1", circt::hw::PortDirection::OUTPUT, 1},
    {"MIRXPOSTEDREQUESTRAMWRITEADDRESS0", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXPOSTEDREQUESTRAMWRITEADDRESS1", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXPOSTEDREQUESTRAMWRITEDATA0", circt::hw::PortDirection::OUTPUT, 144},
    {"MIRXPOSTEDREQUESTRAMWRITEDATA1", circt::hw::PortDirection::OUTPUT, 144},
    {"MIRXPOSTEDREQUESTRAMWRITEENABLE0", circt::hw::PortDirection::OUTPUT, 1},
    {"MIRXPOSTEDREQUESTRAMWRITEENABLE1", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIECQNPREQCOUNT", circt::hw::PortDirection::OUTPUT, 6},
    {"PCIEPERST0B", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEPERST1B", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQSEQNUM0", circt::hw::PortDirection::OUTPUT, 6},
    {"PCIERQSEQNUM1", circt::hw::PortDirection::OUTPUT, 6},
    {"PCIERQSEQNUMVLD0", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQSEQNUMVLD1", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQTAG0", circt::hw::PortDirection::OUTPUT, 8},
    {"PCIERQTAG1", circt::hw::PortDirection::OUTPUT, 8},
    {"PCIERQTAGAV", circt::hw::PortDirection::OUTPUT, 4},
    {"PCIERQTAGVLD0", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQTAGVLD1", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIETFCNPDAV", circt::hw::PortDirection::OUTPUT, 4},
    {"PCIETFCNPHAV", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX00EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX00POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX01EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX01POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX02EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX02POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX03EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX03POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX04EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX04POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX05EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX05POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX06EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX06POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX07EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX07POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX08EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX08POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX09EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX09POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX10EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX10POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX11EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX11POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX12EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX12POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX13EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX13POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX14EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX14POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX15EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX15POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERXEQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERXEQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX00CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX00COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX00DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX00DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX00ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX00EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX00EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX00POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX00STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX00SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX01CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX01COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX01DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX01DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX01ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX01EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX01EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX01POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX01STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX01SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX02CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX02COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX02DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX02DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX02ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX02EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX02EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX02POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX02STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX02SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX03CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX03COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX03DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX03DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX03ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX03EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX03EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX03POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX03STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX03SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX04CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX04COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX04DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX04DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX04ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX04EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX04EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX04POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX04STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX04SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX05CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX05COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX05DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX05DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX05ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX05EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX05EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX05POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX05STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX05SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX06CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX06COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX06DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX06DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX06ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX06EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX06EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX06POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX06STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX06SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX07CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX07COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX07DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX07DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX07ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX07EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX07EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX07POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX07STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX07SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX08CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX08COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX08DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX08DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX08ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX08EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX08EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX08POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX08STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX08SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX09CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX09COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX09DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX09DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX09ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX09EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX09EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX09POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX09STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX09SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX10CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX10COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX10DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX10DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX10ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX10EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX10EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX10POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX10STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX10SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX11CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX11COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX11DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX11DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX11ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX11EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX11EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX11POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX11STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX11SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX12CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX12COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX12DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX12DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX12ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX12EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX12EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX12POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX12STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX12SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX13CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX13COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX13DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX13DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX13ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX13EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX13EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX13POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX13STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX13SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX14CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX14COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX14DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX14DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX14ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX14EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX14EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX14POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX14STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX14SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX15CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX15COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX15DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX15DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX15ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX15EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX15EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX15POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX15STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX15SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETXDEEMPH", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETXMARGIN", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPETXRATE", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETXRCVRDET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETXRESET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETXSWING", circt::hw::PortDirection::OUTPUT, 1},
    {"PLEQINPROGRESS", circt::hw::PortDirection::OUTPUT, 1},
    {"PLEQPHASE", circt::hw::PortDirection::OUTPUT, 2},
    {"PLGEN34EQMISMATCH", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXISCCTREADY", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXISRQTREADY", circt::hw::PortDirection::OUTPUT, 4},
    {"USERSPAREOUT", circt::hw::PortDirection::OUTPUT, 32},
    {"AXIUSERIN", circt::hw::PortDirection::INPUT, 8},
    {"CFGCONFIGSPACEENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGDEVIDPF0", circt::hw::PortDirection::INPUT, 16},
    {"CFGDEVIDPF1", circt::hw::PortDirection::INPUT, 16},
    {"CFGDEVIDPF2", circt::hw::PortDirection::INPUT, 16},
    {"CFGDEVIDPF3", circt::hw::PortDirection::INPUT, 16},
    {"CFGDSBUSNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGDSDEVICENUMBER", circt::hw::PortDirection::INPUT, 5},
    {"CFGDSFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 3},
    {"CFGDSN", circt::hw::PortDirection::INPUT, 64},
    {"CFGDSPORTNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGERRCORIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGERRUNCORIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGEXTREADDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGEXTREADDATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"CFGFCSEL", circt::hw::PortDirection::INPUT, 3},
    {"CFGFLRDONE", circt::hw::PortDirection::INPUT, 4},
    {"CFGHOTRESETIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTINT", circt::hw::PortDirection::INPUT, 4},
    {"CFGINTERRUPTMSIATTR", circt::hw::PortDirection::INPUT, 3},
    {"CFGINTERRUPTMSIFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGINTERRUPTMSIINT", circt::hw::PortDirection::INPUT, 32},
    {"CFGINTERRUPTMSIPENDINGSTATUS", circt::hw::PortDirection::INPUT, 32},
    {"CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM", circt::hw::PortDirection::INPUT, 2},
    {"CFGINTERRUPTMSISELECT", circt::hw::PortDirection::INPUT, 2},
    {"CFGINTERRUPTMSITPHPRESENT", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTMSITPHSTTAG", circt::hw::PortDirection::INPUT, 8},
    {"CFGINTERRUPTMSITPHTYPE", circt::hw::PortDirection::INPUT, 2},
    {"CFGINTERRUPTMSIXADDRESS", circt::hw::PortDirection::INPUT, 64},
    {"CFGINTERRUPTMSIXDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGINTERRUPTMSIXINT", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTMSIXVECPENDING", circt::hw::PortDirection::INPUT, 2},
    {"CFGINTERRUPTPENDING", circt::hw::PortDirection::INPUT, 4},
    {"CFGLINKTRAININGENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTADDR", circt::hw::PortDirection::INPUT, 10},
    {"CFGMGMTBYTEENABLE", circt::hw::PortDirection::INPUT, 4},
    {"CFGMGMTDEBUGACCESS", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGMGMTREAD", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTWRITE", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTWRITEDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGMSGTRANSMIT", circt::hw::PortDirection::INPUT, 1},
    {"CFGMSGTRANSMITDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGMSGTRANSMITTYPE", circt::hw::PortDirection::INPUT, 3},
    {"CFGMSIXRAMREADDATA", circt::hw::PortDirection::INPUT, 36},
    {"CFGPMASPML1ENTRYREJECT", circt::hw::PortDirection::INPUT, 1},
    {"CFGPMASPMTXL0SENTRYDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGPOWERSTATECHANGEACK", circt::hw::PortDirection::INPUT, 1},
    {"CFGREQPMTRANSITIONL23READY", circt::hw::PortDirection::INPUT, 1},
    {"CFGREVIDPF0", circt::hw::PortDirection::INPUT, 8},
    {"CFGREVIDPF1", circt::hw::PortDirection::INPUT, 8},
    {"CFGREVIDPF2", circt::hw::PortDirection::INPUT, 8},
    {"CFGREVIDPF3", circt::hw::PortDirection::INPUT, 8},
    {"CFGSUBSYSIDPF0", circt::hw::PortDirection::INPUT, 16},
    {"CFGSUBSYSIDPF1", circt::hw::PortDirection::INPUT, 16},
    {"CFGSUBSYSIDPF2", circt::hw::PortDirection::INPUT, 16},
    {"CFGSUBSYSIDPF3", circt::hw::PortDirection::INPUT, 16},
    {"CFGSUBSYSVENDID", circt::hw::PortDirection::INPUT, 16},
    {"CFGTPHRAMREADDATA", circt::hw::PortDirection::INPUT, 36},
    {"CFGVENDID", circt::hw::PortDirection::INPUT, 16},
    {"CFGVFFLRDONE", circt::hw::PortDirection::INPUT, 1},
    {"CFGVFFLRFUNCNUM", circt::hw::PortDirection::INPUT, 8},
    {"CONFMCAPREQUESTBYCONF", circt::hw::PortDirection::INPUT, 1},
    {"CONFREQDATA", circt::hw::PortDirection::INPUT, 32},
    {"CONFREQREGNUM", circt::hw::PortDirection::INPUT, 4},
    {"CONFREQTYPE", circt::hw::PortDirection::INPUT, 2},
    {"CONFREQVALID", circt::hw::PortDirection::INPUT, 1},
    {"CORECLK", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIREPLAYRAM0", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIREPLAYRAM1", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIRXCOMPLETIONRAM0", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIRXCOMPLETIONRAM1", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIRXPOSTEDREQUESTRAM0", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIRXPOSTEDREQUESTRAM1", circt::hw::PortDirection::INPUT, 1},
    {"DBGSEL0", circt::hw::PortDirection::INPUT, 6},
    {"DBGSEL1", circt::hw::PortDirection::INPUT, 6},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 10},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"MAXISCQTREADY", circt::hw::PortDirection::INPUT, 22},
    {"MAXISRCTREADY", circt::hw::PortDirection::INPUT, 22},
    {"MCAPCLK", circt::hw::PortDirection::INPUT, 1},
    {"MCAPPERST0B", circt::hw::PortDirection::INPUT, 1},
    {"MCAPPERST1B", circt::hw::PortDirection::INPUT, 1},
    {"MGMTRESETN", circt::hw::PortDirection::INPUT, 1},
    {"MGMTSTICKYRESETN", circt::hw::PortDirection::INPUT, 1},
    {"MIREPLAYRAMERRCOR", circt::hw::PortDirection::INPUT, 6},
    {"MIREPLAYRAMERRUNCOR", circt::hw::PortDirection::INPUT, 6},
    {"MIREPLAYRAMREADDATA0", circt::hw::PortDirection::INPUT, 128},
    {"MIREPLAYRAMREADDATA1", circt::hw::PortDirection::INPUT, 128},
    {"MIRXCOMPLETIONRAMERRCOR", circt::hw::PortDirection::INPUT, 12},
    {"MIRXCOMPLETIONRAMERRUNCOR", circt::hw::PortDirection::INPUT, 12},
    {"MIRXCOMPLETIONRAMREADDATA0", circt::hw::PortDirection::INPUT, 144},
    {"MIRXCOMPLETIONRAMREADDATA1", circt::hw::PortDirection::INPUT, 144},
    {"MIRXPOSTEDREQUESTRAMERRCOR", circt::hw::PortDirection::INPUT, 6},
    {"MIRXPOSTEDREQUESTRAMERRUNCOR", circt::hw::PortDirection::INPUT, 6},
    {"MIRXPOSTEDREQUESTRAMREADDATA0", circt::hw::PortDirection::INPUT, 144},
    {"MIRXPOSTEDREQUESTRAMREADDATA1", circt::hw::PortDirection::INPUT, 144},
    {"PCIECOMPLDELIVERED", circt::hw::PortDirection::INPUT, 2},
    {"PCIECOMPLDELIVEREDTAG0", circt::hw::PortDirection::INPUT, 8},
    {"PCIECOMPLDELIVEREDTAG1", circt::hw::PortDirection::INPUT, 8},
    {"PCIECQNPREQ", circt::hw::PortDirection::INPUT, 2},
    {"PCIECQNPUSERCREDITRCVD", circt::hw::PortDirection::INPUT, 1},
    {"PCIECQPIPELINEEMPTY", circt::hw::PortDirection::INPUT, 1},
    {"PCIEPOSTEDREQDELIVERED", circt::hw::PortDirection::INPUT, 1},
    {"PIPECLK", circt::hw::PortDirection::INPUT, 1},
    {"PIPECLKEN", circt::hw::PortDirection::INPUT, 1},
    {"PIPEEQFS", circt::hw::PortDirection::INPUT, 6},
    {"PIPEEQLF", circt::hw::PortDirection::INPUT, 6},
    {"PIPERESETN", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX00DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX00DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX00PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX00STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX00SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX00VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX01DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX01DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX01PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX01STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX01SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX01VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX02DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX02DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX02PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX02STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX02SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX02VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX03DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX03DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX03PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX03STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX03SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX03VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX04DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX04DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX04PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX04STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX04SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX04VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX05DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX05DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX05PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX05STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX05SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX05VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX06DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX06DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX06PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX06STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX06SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX06VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX07DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX07DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX07PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX07STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX07SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX07VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX08DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX08DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX08PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX08STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX08SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX08VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX09DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX09DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX09PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX09STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX09SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX09VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX10DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX10DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX10PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX10STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX10SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX10VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX11DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX11DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX11PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX11STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX11SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX11VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX12DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX12DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX12PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX12STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX12SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX12VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX13DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX13DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX13PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX13STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX13SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX13VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX14DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX14DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX14PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX14STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX14SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX14VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX15DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX15DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX15PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX15STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX15SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX15VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX00EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX00EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX01EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX01EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX02EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX02EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX03EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX03EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX04EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX04EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX05EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX05EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX06EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX06EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX07EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX07EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX08EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX08EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX09EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX09EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX10EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX10EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX11EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX11EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX12EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX12EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX13EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX13EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX14EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX14EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX15EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX15EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PLEQRESETEIEOSCOUNT", circt::hw::PortDirection::INPUT, 1},
    {"PLGEN2UPSTREAMPREFERDEEMPH", circt::hw::PortDirection::INPUT, 1},
    {"PLGEN34REDOEQSPEED", circt::hw::PortDirection::INPUT, 1},
    {"PLGEN34REDOEQUALIZATION", circt::hw::PortDirection::INPUT, 1},
    {"RESETN", circt::hw::PortDirection::INPUT, 1},
    {"SAXISCCTDATA", circt::hw::PortDirection::INPUT, 256},
    {"SAXISCCTKEEP", circt::hw::PortDirection::INPUT, 8},
    {"SAXISCCTLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXISCCTUSER", circt::hw::PortDirection::INPUT, 33},
    {"SAXISCCTVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXISRQTDATA", circt::hw::PortDirection::INPUT, 256},
    {"SAXISRQTKEEP", circt::hw::PortDirection::INPUT, 8},
    {"SAXISRQTLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXISRQTUSER", circt::hw::PortDirection::INPUT, 62},
    {"SAXISRQTVALID", circt::hw::PortDirection::INPUT, 1},
    {"USERCLK", circt::hw::PortDirection::INPUT, 1},
    {"USERCLK2", circt::hw::PortDirection::INPUT, 1},
    {"USERCLKEN", circt::hw::PortDirection::INPUT, 1},
    {"USERSPAREIN", circt::hw::PortDirection::INPUT, 32},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PCIE4CE4::primitivePortInfos = {
    {"AXIUSEROUT", circt::hw::PortDirection::OUTPUT, 8},
    {"CCIXTXCREDIT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGBUSNUMBER", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGCURRENTSPEED", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGERRCOROUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGERRFATALOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGERRNONFATALOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGEXTFUNCTIONNUMBER", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGEXTREADRECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGEXTREGISTERNUMBER", circt::hw::PortDirection::OUTPUT, 10},
    {"CFGEXTWRITEBYTEENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGEXTWRITEDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGEXTWRITERECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGFCCPLD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFCCPLH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFCNPD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFCNPH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFCPD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFCPH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFLRINPROCESS", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGFUNCTIONPOWERSTATE", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFUNCTIONSTATUS", circt::hw::PortDirection::OUTPUT, 16},
    {"CFGHOTRESETOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGINTERRUPTMSIENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGINTERRUPTMSIFAIL", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIMASKUPDATE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIMMENABLE", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGINTERRUPTMSISENT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIXENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGINTERRUPTMSIXMASK", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGINTERRUPTMSIXVECPENDINGSTATUS", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTSENT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGLINKPOWERSTATE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGLOCALERROROUT", circt::hw::PortDirection::OUTPUT, 5},
    {"CFGLOCALERRORVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGLTRENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGLTSSMSTATE", circt::hw::PortDirection::OUTPUT, 6},
    {"CFGMAXPAYLOAD", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGMAXREADREQ", circt::hw::PortDirection::OUTPUT, 3},
    {"CFGMGMTREADDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGMGMTREADWRITEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSGRECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSGRECEIVEDDATA", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGMSGRECEIVEDTYPE", circt::hw::PortDirection::OUTPUT, 5},
    {"CFGMSGTRANSMITDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSIXRAMADDRESS", circt::hw::PortDirection::OUTPUT, 13},
    {"CFGMSIXRAMREADENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSIXRAMWRITEBYTEENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGMSIXRAMWRITEDATA", circt::hw::PortDirection::OUTPUT, 36},
    {"CFGNEGOTIATEDWIDTH", circt::hw::PortDirection::OUTPUT, 3},
    {"CFGOBFFENABLE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGPHYLINKDOWN", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGPHYLINKSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGPLSTATUSCHANGE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGPOWERSTATECHANGEINTERRUPT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGRCBSTATUS", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGRXPMSTATE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGTPHRAMADDRESS", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGTPHRAMREADENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGTPHRAMWRITEBYTEENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGTPHRAMWRITEDATA", circt::hw::PortDirection::OUTPUT, 36},
    {"CFGTPHREQUESTERENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGTPHSTMODE", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGTXPMSTATE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGVC1ENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGVC1NEGOTIATIONPENDING", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFMCAPDESIGNSWITCH", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFMCAPEOS", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFMCAPINUSEBYPCIE", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFREQREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFRESPRDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CONFRESPVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGCCIXOUT", circt::hw::PortDirection::OUTPUT, 130},
    {"DBGCTRL0OUT", circt::hw::PortDirection::OUTPUT, 32},
    {"DBGCTRL1OUT", circt::hw::PortDirection::OUTPUT, 32},
    {"DBGDATA0OUT", circt::hw::PortDirection::OUTPUT, 256},
    {"DBGDATA1OUT", circt::hw::PortDirection::OUTPUT, 256},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISCCIXRXTUSER", circt::hw::PortDirection::OUTPUT, 46},
    {"MAXISCCIXRXTVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISCQTDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"MAXISCQTKEEP", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXISCQTLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISCQTUSER", circt::hw::PortDirection::OUTPUT, 88},
    {"MAXISCQTVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISRCTDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"MAXISRCTKEEP", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXISRCTLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISRCTUSER", circt::hw::PortDirection::OUTPUT, 75},
    {"MAXISRCTVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MIREPLAYRAMADDRESS0", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREPLAYRAMADDRESS1", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREPLAYRAMREADENABLE0", circt::hw::PortDirection::OUTPUT, 1},
    {"MIREPLAYRAMREADENABLE1", circt::hw::PortDirection::OUTPUT, 1},
    {"MIREPLAYRAMWRITEDATA0", circt::hw::PortDirection::OUTPUT, 128},
    {"MIREPLAYRAMWRITEDATA1", circt::hw::PortDirection::OUTPUT, 128},
    {"MIREPLAYRAMWRITEENABLE0", circt::hw::PortDirection::OUTPUT, 1},
    {"MIREPLAYRAMWRITEENABLE1", circt::hw::PortDirection::OUTPUT, 1},
    {"MIRXCOMPLETIONRAMREADADDRESS0", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXCOMPLETIONRAMREADADDRESS1", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXCOMPLETIONRAMREADENABLE0", circt::hw::PortDirection::OUTPUT, 2},
    {"MIRXCOMPLETIONRAMREADENABLE1", circt::hw::PortDirection::OUTPUT, 2},
    {"MIRXCOMPLETIONRAMWRITEADDRESS0", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXCOMPLETIONRAMWRITEADDRESS1", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXCOMPLETIONRAMWRITEDATA0", circt::hw::PortDirection::OUTPUT, 144},
    {"MIRXCOMPLETIONRAMWRITEDATA1", circt::hw::PortDirection::OUTPUT, 144},
    {"MIRXCOMPLETIONRAMWRITEENABLE0", circt::hw::PortDirection::OUTPUT, 2},
    {"MIRXCOMPLETIONRAMWRITEENABLE1", circt::hw::PortDirection::OUTPUT, 2},
    {"MIRXPOSTEDREQUESTRAMREADADDRESS0", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXPOSTEDREQUESTRAMREADADDRESS1", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXPOSTEDREQUESTRAMREADENABLE0", circt::hw::PortDirection::OUTPUT, 1},
    {"MIRXPOSTEDREQUESTRAMREADENABLE1", circt::hw::PortDirection::OUTPUT, 1},
    {"MIRXPOSTEDREQUESTRAMWRITEADDRESS0", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXPOSTEDREQUESTRAMWRITEADDRESS1", circt::hw::PortDirection::OUTPUT, 9},
    {"MIRXPOSTEDREQUESTRAMWRITEDATA0", circt::hw::PortDirection::OUTPUT, 144},
    {"MIRXPOSTEDREQUESTRAMWRITEDATA1", circt::hw::PortDirection::OUTPUT, 144},
    {"MIRXPOSTEDREQUESTRAMWRITEENABLE0", circt::hw::PortDirection::OUTPUT, 1},
    {"MIRXPOSTEDREQUESTRAMWRITEENABLE1", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIECQNPREQCOUNT", circt::hw::PortDirection::OUTPUT, 6},
    {"PCIEPERST0B", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEPERST1B", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQSEQNUM0", circt::hw::PortDirection::OUTPUT, 6},
    {"PCIERQSEQNUM1", circt::hw::PortDirection::OUTPUT, 6},
    {"PCIERQSEQNUMVLD0", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQSEQNUMVLD1", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQTAG0", circt::hw::PortDirection::OUTPUT, 8},
    {"PCIERQTAG1", circt::hw::PortDirection::OUTPUT, 8},
    {"PCIERQTAGAV", circt::hw::PortDirection::OUTPUT, 4},
    {"PCIERQTAGVLD0", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQTAGVLD1", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIETFCNPDAV", circt::hw::PortDirection::OUTPUT, 4},
    {"PCIETFCNPHAV", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX00EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX00POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX01EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX01POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX02EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX02POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX03EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX03POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX04EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX04POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX05EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX05POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX06EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX06POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX07EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX07POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX08EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX08POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX09EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX09POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX10EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX10POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX11EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX11POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX12EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX12POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX13EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX13POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX14EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX14POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX15EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX15POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERXEQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERXEQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX00CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX00COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX00DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX00DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX00ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX00EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX00EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX00POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX00STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX00SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX01CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX01COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX01DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX01DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX01ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX01EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX01EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX01POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX01STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX01SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX02CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX02COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX02DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX02DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX02ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX02EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX02EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX02POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX02STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX02SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX03CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX03COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX03DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX03DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX03ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX03EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX03EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX03POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX03STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX03SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX04CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX04COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX04DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX04DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX04ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX04EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX04EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX04POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX04STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX04SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX05CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX05COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX05DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX05DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX05ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX05EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX05EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX05POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX05STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX05SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX06CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX06COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX06DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX06DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX06ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX06EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX06EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX06POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX06STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX06SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX07CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX07COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX07DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX07DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX07ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX07EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX07EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX07POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX07STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX07SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX08CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX08COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX08DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX08DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX08ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX08EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX08EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX08POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX08STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX08SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX09CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX09COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX09DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX09DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX09ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX09EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX09EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX09POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX09STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX09SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX10CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX10COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX10DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX10DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX10ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX10EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX10EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX10POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX10STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX10SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX11CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX11COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX11DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX11DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX11ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX11EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX11EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX11POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX11STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX11SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX12CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX12COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX12DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX12DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX12ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX12EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX12EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX12POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX12STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX12SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX13CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX13COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX13DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX13DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX13ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX13EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX13EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX13POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX13STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX13SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX14CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX14COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX14DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX14DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX14ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX14EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX14EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX14POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX14STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX14SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX15CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX15COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX15DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX15DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX15ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX15EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX15EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX15POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX15STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX15SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETXDEEMPH", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETXMARGIN", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPETXRATE", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETXRCVRDET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETXRESET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETXSWING", circt::hw::PortDirection::OUTPUT, 1},
    {"PLEQINPROGRESS", circt::hw::PortDirection::OUTPUT, 1},
    {"PLEQPHASE", circt::hw::PortDirection::OUTPUT, 2},
    {"PLGEN34EQMISMATCH", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXISCCTREADY", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXISRQTREADY", circt::hw::PortDirection::OUTPUT, 4},
    {"USERSPAREOUT", circt::hw::PortDirection::OUTPUT, 24},
    {"AXIUSERIN", circt::hw::PortDirection::INPUT, 8},
    {"CCIXOPTIMIZEDTLPTXANDRXENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CCIXRXCORRECTABLEERRORDETECTED", circt::hw::PortDirection::INPUT, 1},
    {"CCIXRXFIFOOVERFLOW", circt::hw::PortDirection::INPUT, 1},
    {"CCIXRXTLPFORWARDED0", circt::hw::PortDirection::INPUT, 1},
    {"CCIXRXTLPFORWARDED1", circt::hw::PortDirection::INPUT, 1},
    {"CCIXRXTLPFORWARDEDLENGTH0", circt::hw::PortDirection::INPUT, 6},
    {"CCIXRXTLPFORWARDEDLENGTH1", circt::hw::PortDirection::INPUT, 6},
    {"CCIXRXUNCORRECTABLEERRORDETECTED", circt::hw::PortDirection::INPUT, 1},
    {"CFGCONFIGSPACEENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGDEVIDPF0", circt::hw::PortDirection::INPUT, 16},
    {"CFGDEVIDPF1", circt::hw::PortDirection::INPUT, 16},
    {"CFGDEVIDPF2", circt::hw::PortDirection::INPUT, 16},
    {"CFGDEVIDPF3", circt::hw::PortDirection::INPUT, 16},
    {"CFGDSBUSNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGDSDEVICENUMBER", circt::hw::PortDirection::INPUT, 5},
    {"CFGDSFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 3},
    {"CFGDSN", circt::hw::PortDirection::INPUT, 64},
    {"CFGDSPORTNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGERRCORIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGERRUNCORIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGEXTREADDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGEXTREADDATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"CFGFCSEL", circt::hw::PortDirection::INPUT, 3},
    {"CFGFCVCSEL", circt::hw::PortDirection::INPUT, 1},
    {"CFGFLRDONE", circt::hw::PortDirection::INPUT, 4},
    {"CFGHOTRESETIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTINT", circt::hw::PortDirection::INPUT, 4},
    {"CFGINTERRUPTMSIATTR", circt::hw::PortDirection::INPUT, 3},
    {"CFGINTERRUPTMSIFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGINTERRUPTMSIINT", circt::hw::PortDirection::INPUT, 32},
    {"CFGINTERRUPTMSIPENDINGSTATUS", circt::hw::PortDirection::INPUT, 32},
    {"CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM", circt::hw::PortDirection::INPUT, 2},
    {"CFGINTERRUPTMSISELECT", circt::hw::PortDirection::INPUT, 2},
    {"CFGINTERRUPTMSITPHPRESENT", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTMSITPHSTTAG", circt::hw::PortDirection::INPUT, 8},
    {"CFGINTERRUPTMSITPHTYPE", circt::hw::PortDirection::INPUT, 2},
    {"CFGINTERRUPTMSIXADDRESS", circt::hw::PortDirection::INPUT, 64},
    {"CFGINTERRUPTMSIXDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGINTERRUPTMSIXINT", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTMSIXVECPENDING", circt::hw::PortDirection::INPUT, 2},
    {"CFGINTERRUPTPENDING", circt::hw::PortDirection::INPUT, 4},
    {"CFGLINKTRAININGENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTADDR", circt::hw::PortDirection::INPUT, 10},
    {"CFGMGMTBYTEENABLE", circt::hw::PortDirection::INPUT, 4},
    {"CFGMGMTDEBUGACCESS", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGMGMTREAD", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTWRITE", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTWRITEDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGMSGTRANSMIT", circt::hw::PortDirection::INPUT, 1},
    {"CFGMSGTRANSMITDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGMSGTRANSMITTYPE", circt::hw::PortDirection::INPUT, 3},
    {"CFGMSIXRAMREADDATA", circt::hw::PortDirection::INPUT, 36},
    {"CFGPMASPML1ENTRYREJECT", circt::hw::PortDirection::INPUT, 1},
    {"CFGPMASPMTXL0SENTRYDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGPOWERSTATECHANGEACK", circt::hw::PortDirection::INPUT, 1},
    {"CFGREQPMTRANSITIONL23READY", circt::hw::PortDirection::INPUT, 1},
    {"CFGREVIDPF0", circt::hw::PortDirection::INPUT, 8},
    {"CFGREVIDPF1", circt::hw::PortDirection::INPUT, 8},
    {"CFGREVIDPF2", circt::hw::PortDirection::INPUT, 8},
    {"CFGREVIDPF3", circt::hw::PortDirection::INPUT, 8},
    {"CFGSUBSYSIDPF0", circt::hw::PortDirection::INPUT, 16},
    {"CFGSUBSYSIDPF1", circt::hw::PortDirection::INPUT, 16},
    {"CFGSUBSYSIDPF2", circt::hw::PortDirection::INPUT, 16},
    {"CFGSUBSYSIDPF3", circt::hw::PortDirection::INPUT, 16},
    {"CFGSUBSYSVENDID", circt::hw::PortDirection::INPUT, 16},
    {"CFGTPHRAMREADDATA", circt::hw::PortDirection::INPUT, 36},
    {"CFGVENDID", circt::hw::PortDirection::INPUT, 16},
    {"CFGVFFLRDONE", circt::hw::PortDirection::INPUT, 1},
    {"CFGVFFLRFUNCNUM", circt::hw::PortDirection::INPUT, 8},
    {"CONFMCAPREQUESTBYCONF", circt::hw::PortDirection::INPUT, 1},
    {"CONFREQDATA", circt::hw::PortDirection::INPUT, 32},
    {"CONFREQREGNUM", circt::hw::PortDirection::INPUT, 4},
    {"CONFREQTYPE", circt::hw::PortDirection::INPUT, 2},
    {"CONFREQVALID", circt::hw::PortDirection::INPUT, 1},
    {"CORECLK", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKCCIX", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIREPLAYRAM0", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIREPLAYRAM1", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIRXCOMPLETIONRAM0", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIRXCOMPLETIONRAM1", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIRXPOSTEDREQUESTRAM0", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIRXPOSTEDREQUESTRAM1", circt::hw::PortDirection::INPUT, 1},
    {"DBGSEL0", circt::hw::PortDirection::INPUT, 6},
    {"DBGSEL1", circt::hw::PortDirection::INPUT, 6},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 10},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"MAXISCQTREADY", circt::hw::PortDirection::INPUT, 22},
    {"MAXISRCTREADY", circt::hw::PortDirection::INPUT, 22},
    {"MCAPCLK", circt::hw::PortDirection::INPUT, 1},
    {"MCAPPERST0B", circt::hw::PortDirection::INPUT, 1},
    {"MCAPPERST1B", circt::hw::PortDirection::INPUT, 1},
    {"MGMTRESETN", circt::hw::PortDirection::INPUT, 1},
    {"MGMTSTICKYRESETN", circt::hw::PortDirection::INPUT, 1},
    {"MIREPLAYRAMERRCOR", circt::hw::PortDirection::INPUT, 6},
    {"MIREPLAYRAMERRUNCOR", circt::hw::PortDirection::INPUT, 6},
    {"MIREPLAYRAMREADDATA0", circt::hw::PortDirection::INPUT, 128},
    {"MIREPLAYRAMREADDATA1", circt::hw::PortDirection::INPUT, 128},
    {"MIRXCOMPLETIONRAMERRCOR", circt::hw::PortDirection::INPUT, 12},
    {"MIRXCOMPLETIONRAMERRUNCOR", circt::hw::PortDirection::INPUT, 12},
    {"MIRXCOMPLETIONRAMREADDATA0", circt::hw::PortDirection::INPUT, 144},
    {"MIRXCOMPLETIONRAMREADDATA1", circt::hw::PortDirection::INPUT, 144},
    {"MIRXPOSTEDREQUESTRAMERRCOR", circt::hw::PortDirection::INPUT, 6},
    {"MIRXPOSTEDREQUESTRAMERRUNCOR", circt::hw::PortDirection::INPUT, 6},
    {"MIRXPOSTEDREQUESTRAMREADDATA0", circt::hw::PortDirection::INPUT, 144},
    {"MIRXPOSTEDREQUESTRAMREADDATA1", circt::hw::PortDirection::INPUT, 144},
    {"PCIECOMPLDELIVERED", circt::hw::PortDirection::INPUT, 2},
    {"PCIECOMPLDELIVEREDTAG0", circt::hw::PortDirection::INPUT, 8},
    {"PCIECOMPLDELIVEREDTAG1", circt::hw::PortDirection::INPUT, 8},
    {"PCIECQNPREQ", circt::hw::PortDirection::INPUT, 2},
    {"PCIECQNPUSERCREDITRCVD", circt::hw::PortDirection::INPUT, 1},
    {"PCIECQPIPELINEEMPTY", circt::hw::PortDirection::INPUT, 1},
    {"PCIEPOSTEDREQDELIVERED", circt::hw::PortDirection::INPUT, 1},
    {"PIPECLK", circt::hw::PortDirection::INPUT, 1},
    {"PIPECLKEN", circt::hw::PortDirection::INPUT, 1},
    {"PIPEEQFS", circt::hw::PortDirection::INPUT, 6},
    {"PIPEEQLF", circt::hw::PortDirection::INPUT, 6},
    {"PIPERESETN", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX00DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX00DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX00PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX00STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX00STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX00SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX00VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX01DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX01DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX01PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX01STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX01STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX01SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX01VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX02DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX02DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX02PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX02STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX02STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX02SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX02VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX03DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX03DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX03PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX03STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX03STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX03SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX03VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX04DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX04DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX04PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX04STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX04STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX04SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX04VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX05DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX05DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX05PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX05STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX05STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX05SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX05VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX06DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX06DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX06PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX06STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX06STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX06SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX06VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX07DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX07DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX07PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX07STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX07STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX07SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX07VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX08DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX08DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX08PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX08STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX08STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX08SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX08VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX09DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX09DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX09PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX09STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX09STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX09SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX09VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX10DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX10DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX10PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX10STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX10STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX10SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX10VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX11DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX11DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX11PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX11STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX11STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX11SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX11VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX12DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX12DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX12PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX12STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX12STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX12SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX12VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX13DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX13DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX13PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX13STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX13STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX13SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX13VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX14DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX14DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX14PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX14STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX14STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX14SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX14VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX15DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX15DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX15PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX15STARTBLOCK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX15STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX15SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX15VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX00EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX00EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX01EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX01EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX02EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX02EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX03EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX03EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX04EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX04EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX05EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX05EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX06EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX06EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX07EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX07EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX08EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX08EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX09EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX09EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX10EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX10EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX11EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX11EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX12EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX12EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX13EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX13EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX14EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX14EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX15EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX15EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PLEQRESETEIEOSCOUNT", circt::hw::PortDirection::INPUT, 1},
    {"PLGEN2UPSTREAMPREFERDEEMPH", circt::hw::PortDirection::INPUT, 1},
    {"PLGEN34REDOEQSPEED", circt::hw::PortDirection::INPUT, 1},
    {"PLGEN34REDOEQUALIZATION", circt::hw::PortDirection::INPUT, 1},
    {"RESETN", circt::hw::PortDirection::INPUT, 1},
    {"SAXISCCIXTXTDATA", circt::hw::PortDirection::INPUT, 256},
    {"SAXISCCIXTXTUSER", circt::hw::PortDirection::INPUT, 46},
    {"SAXISCCIXTXTVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXISCCTDATA", circt::hw::PortDirection::INPUT, 256},
    {"SAXISCCTKEEP", circt::hw::PortDirection::INPUT, 8},
    {"SAXISCCTLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXISCCTUSER", circt::hw::PortDirection::INPUT, 33},
    {"SAXISCCTVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXISRQTDATA", circt::hw::PortDirection::INPUT, 256},
    {"SAXISRQTKEEP", circt::hw::PortDirection::INPUT, 8},
    {"SAXISRQTLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXISRQTUSER", circt::hw::PortDirection::INPUT, 62},
    {"SAXISRQTVALID", circt::hw::PortDirection::INPUT, 1},
    {"USERCLK", circt::hw::PortDirection::INPUT, 1},
    {"USERCLK2", circt::hw::PortDirection::INPUT, 1},
    {"USERCLKEN", circt::hw::PortDirection::INPUT, 1},
    {"USERSPAREIN", circt::hw::PortDirection::INPUT, 32},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PCIEu3u0::primitivePortInfos = {
    {"CFGERRCOROUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGERRFATALOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGERRNONFATALOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGEXTREADRECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGEXTWRITERECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGHOTRESETOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINPUTUPDATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTAOUTPUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTBOUTPUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTCOUTPUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTDOUTPUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIFAIL", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIMASKUPDATE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSISENT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIXFAIL", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIXSENT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTSENT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGLOCALERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGLTRENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMCUPDATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMGMTREADWRITEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSGRECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSGTRANSMITDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGPERFUNCTIONUPDATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGPHYLINKDOWN", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGPLSTATUSCHANGE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGPOWERSTATECHANGEINTERRUPT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGTPHSTTREADENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGTPHSTTWRITEENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISCQTLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISCQTVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISRCTLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISRCTVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQSEQNUMVLD", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQTAGVLD", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX0POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX1POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX2POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX3POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX4POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX5POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX6POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX7POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETXDEEMPH", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETXRCVRDET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETXRESET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETXSWING", circt::hw::PortDirection::OUTPUT, 1},
    {"PLEQINPROGRESS", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGFCCPLD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFCNPD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFCPD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGVFSTATUS", circt::hw::PortDirection::OUTPUT, 12},
    {"MIREPLAYRAMWRITEDATA", circt::hw::PortDirection::OUTPUT, 144},
    {"MIREQUESTRAMWRITEDATA", circt::hw::PortDirection::OUTPUT, 144},
    {"CFGPERFUNCSTATUSDATA", circt::hw::PortDirection::OUTPUT, 16},
    {"DBGDATAOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"CFGVFPOWERSTATE", circt::hw::PortDirection::OUTPUT, 18},
    {"CFGVFTPHSTMODE", circt::hw::PortDirection::OUTPUT, 18},
    {"CFGDPASUBSTATECHANGE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGFLRINPROCESS", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGINTERRUPTMSIENABLE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGINTERRUPTMSIXENABLE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGINTERRUPTMSIXMASK", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGLINKPOWERSTATE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGOBFFENABLE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGPHYLINKSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGRCBSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGTPHREQUESTERENABLE", circt::hw::PortDirection::OUTPUT, 2},
    {"MIREPLAYRAMREADENABLE", circt::hw::PortDirection::OUTPUT, 2},
    {"MIREPLAYRAMWRITEENABLE", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIERQTAGAV", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIETFCNPDAV", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIETFCNPHAV", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX0EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX1EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX2EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX3EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX4EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX5EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX6EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX7EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX0CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX0EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX0POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX0SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX1CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX1EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX1POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX1SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX2CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX2EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX2POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX2SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX3CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX3EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX3POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX3SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX4CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX4EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX4POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX4SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX5CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX5EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX5POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX5SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX6CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX6EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX6POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX6SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX7CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX7EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX7POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX7SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETXRATE", circt::hw::PortDirection::OUTPUT, 2},
    {"PLEQPHASE", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXISCQTDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"MAXISRCTDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"CFGCURRENTSPEED", circt::hw::PortDirection::OUTPUT, 3},
    {"CFGMAXPAYLOAD", circt::hw::PortDirection::OUTPUT, 3},
    {"CFGMAXREADREQ", circt::hw::PortDirection::OUTPUT, 3},
    {"CFGTPHFUNCTIONNUM", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX0EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX1EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX2EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX3EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX4EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX5EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX6EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX7EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPETXMARGIN", circt::hw::PortDirection::OUTPUT, 3},
    {"CFGEXTWRITEDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGINTERRUPTMSIDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGMGMTREADDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGTPHSTTWRITEDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX0DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX1DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX2DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX3DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX4DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX5DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX6DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX7DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGEXTWRITEBYTEENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGNEGOTIATEDWIDTH", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGTPHSTTWRITEBYTEVALID", circt::hw::PortDirection::OUTPUT, 4},
    {"MICOMPLETIONRAMREADENABLEL", circt::hw::PortDirection::OUTPUT, 4},
    {"MICOMPLETIONRAMREADENABLEU", circt::hw::PortDirection::OUTPUT, 4},
    {"MICOMPLETIONRAMWRITEENABLEL", circt::hw::PortDirection::OUTPUT, 4},
    {"MICOMPLETIONRAMWRITEENABLEU", circt::hw::PortDirection::OUTPUT, 4},
    {"MIREQUESTRAMREADENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"MIREQUESTRAMWRITEENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"PCIERQSEQNUM", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX0EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX1EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX2EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX3EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX4EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX5EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX6EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX7EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX0EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX1EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX2EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX3EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX4EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX5EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX6EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX7EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXISCCTREADY", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXISRQTREADY", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGMSGRECEIVEDTYPE", circt::hw::PortDirection::OUTPUT, 5},
    {"CFGTPHSTTADDRESS", circt::hw::PortDirection::OUTPUT, 5},
    {"CFGFUNCTIONPOWERSTATE", circt::hw::PortDirection::OUTPUT, 6},
    {"CFGINTERRUPTMSIMMENABLE", circt::hw::PortDirection::OUTPUT, 6},
    {"CFGINTERRUPTMSIVFENABLE", circt::hw::PortDirection::OUTPUT, 6},
    {"CFGINTERRUPTMSIXVFENABLE", circt::hw::PortDirection::OUTPUT, 6},
    {"CFGINTERRUPTMSIXVFMASK", circt::hw::PortDirection::OUTPUT, 6},
    {"CFGLTSSMSTATE", circt::hw::PortDirection::OUTPUT, 6},
    {"CFGTPHSTMODE", circt::hw::PortDirection::OUTPUT, 6},
    {"CFGVFFLRINPROCESS", circt::hw::PortDirection::OUTPUT, 6},
    {"CFGVFTPHREQUESTERENABLE", circt::hw::PortDirection::OUTPUT, 6},
    {"PCIECQNPREQCOUNT", circt::hw::PortDirection::OUTPUT, 6},
    {"PCIERQTAG", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX0EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX1EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX2EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX3EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX4EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX5EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX6EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX7EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX0EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX1EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX2EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX3EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX4EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX5EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX6EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX7EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"MICOMPLETIONRAMWRITEDATAL", circt::hw::PortDirection::OUTPUT, 72},
    {"MICOMPLETIONRAMWRITEDATAU", circt::hw::PortDirection::OUTPUT, 72},
    {"MAXISRCTUSER", circt::hw::PortDirection::OUTPUT, 75},
    {"CFGEXTFUNCTIONNUMBER", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFCCPLH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFCNPH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFCPH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFUNCTIONSTATUS", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGMSGRECEIVEDDATA", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXISCQTKEEP", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXISRCTKEEP", circt::hw::PortDirection::OUTPUT, 8},
    {"PLGEN3PCSRXSLIDE", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXISCQTUSER", circt::hw::PortDirection::OUTPUT, 85},
    {"MIREPLAYRAMADDRESS", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREQUESTRAMREADADDRESSA", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREQUESTRAMREADADDRESSB", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREQUESTRAMWRITEADDRESSA", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREQUESTRAMWRITEADDRESSB", circt::hw::PortDirection::OUTPUT, 9},
    {"CFGEXTREGISTERNUMBER", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMREADADDRESSAL", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMREADADDRESSAU", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMREADADDRESSBL", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMREADADDRESSBU", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMWRITEADDRESSAL", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMWRITEADDRESSAU", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMWRITEADDRESSBL", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMWRITEADDRESSBU", circt::hw::PortDirection::OUTPUT, 10},
    {"CFGCONFIGSPACEENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGERRCORIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGERRUNCORIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGEXTREADDATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"CFGHOTRESETIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGINPUTUPDATEREQUEST", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTMSITPHPRESENT", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTMSIXINT", circt::hw::PortDirection::INPUT, 1},
    {"CFGLINKTRAININGENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGMCUPDATEREQUEST", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTREAD", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTTYPE1CFGREGACCESS", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTWRITE", circt::hw::PortDirection::INPUT, 1},
    {"CFGMSGTRANSMIT", circt::hw::PortDirection::INPUT, 1},
    {"CFGPERFUNCTIONOUTPUTREQUEST", circt::hw::PortDirection::INPUT, 1},
    {"CFGPOWERSTATECHANGEACK", circt::hw::PortDirection::INPUT, 1},
    {"CFGREQPMTRANSITIONL23READY", circt::hw::PortDirection::INPUT, 1},
    {"CFGTPHSTTREADDATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"CORECLK", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMICOMPLETIONRAML", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMICOMPLETIONRAMU", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIREPLAYRAM", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIREQUESTRAM", circt::hw::PortDirection::INPUT, 1},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"MGMTRESETN", circt::hw::PortDirection::INPUT, 1},
    {"MGMTSTICKYRESETN", circt::hw::PortDirection::INPUT, 1},
    {"PCIECQNPREQ", circt::hw::PortDirection::INPUT, 1},
    {"PIPECLK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERESETN", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX0EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX1EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX2EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX3EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX4EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX5EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX6EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX7EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PLDISABLESCRAMBLER", circt::hw::PortDirection::INPUT, 1},
    {"PLEQRESETEIEOSCOUNT", circt::hw::PortDirection::INPUT, 1},
    {"PLGEN3PCSDISABLE", circt::hw::PortDirection::INPUT, 1},
    {"RECCLK", circt::hw::PortDirection::INPUT, 1},
    {"RESETN", circt::hw::PortDirection::INPUT, 1},
    {"SAXISCCTLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXISCCTVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXISRQTLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXISRQTVALID", circt::hw::PortDirection::INPUT, 1},
    {"USERCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 11},
    {"MICOMPLETIONRAMREADDATA", circt::hw::PortDirection::INPUT, 144},
    {"MIREPLAYRAMREADDATA", circt::hw::PortDirection::INPUT, 144},
    {"MIREQUESTRAMREADDATA", circt::hw::PortDirection::INPUT, 144},
    {"CFGDEVID", circt::hw::PortDirection::INPUT, 16},
    {"CFGSUBSYSID", circt::hw::PortDirection::INPUT, 16},
    {"CFGSUBSYSVENDID", circt::hw::PortDirection::INPUT, 16},
    {"CFGVENDID", circt::hw::PortDirection::INPUT, 16},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"PIPERX0EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX1EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX2EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX3EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX4EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX5EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX6EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX7EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX0EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX1EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX2EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX3EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX4EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX5EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX6EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX7EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"CFGMGMTADDR", circt::hw::PortDirection::INPUT, 19},
    {"CFGFLRDONE", circt::hw::PortDirection::INPUT, 2},
    {"CFGINTERRUPTMSITPHTYPE", circt::hw::PortDirection::INPUT, 2},
    {"CFGINTERRUPTPENDING", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX0CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX0SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX1CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX1SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX2CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX2SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX3CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX3SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX4CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX4SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX5CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX5SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX6CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX6SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX7CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX7SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"MAXISCQTREADY", circt::hw::PortDirection::INPUT, 22},
    {"MAXISRCTREADY", circt::hw::PortDirection::INPUT, 22},
    {"SAXISCCTDATA", circt::hw::PortDirection::INPUT, 256},
    {"SAXISRQTDATA", circt::hw::PortDirection::INPUT, 256},
    {"CFGDSFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 3},
    {"CFGFCSEL", circt::hw::PortDirection::INPUT, 3},
    {"CFGINTERRUPTMSIATTR", circt::hw::PortDirection::INPUT, 3},
    {"CFGINTERRUPTMSIFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 3},
    {"CFGMSGTRANSMITTYPE", circt::hw::PortDirection::INPUT, 3},
    {"CFGPERFUNCSTATUSCONTROL", circt::hw::PortDirection::INPUT, 3},
    {"CFGPERFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX0STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX1STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX2STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX3STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX4STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX5STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX6STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX7STATUS", circt::hw::PortDirection::INPUT, 3},
    {"CFGEXTREADDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGINTERRUPTMSIINT", circt::hw::PortDirection::INPUT, 32},
    {"CFGINTERRUPTMSIXDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGMGMTWRITEDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGMSGTRANSMITDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGTPHSTTREADDATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX0DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX1DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX2DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX3DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX4DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX5DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX6DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX7DATA", circt::hw::PortDirection::INPUT, 32},
    {"SAXISCCTUSER", circt::hw::PortDirection::INPUT, 33},
    {"CFGINTERRUPTINT", circt::hw::PortDirection::INPUT, 4},
    {"CFGINTERRUPTMSISELECT", circt::hw::PortDirection::INPUT, 4},
    {"CFGMGMTBYTEENABLE", circt::hw::PortDirection::INPUT, 4},
    {"CFGDSDEVICENUMBER", circt::hw::PortDirection::INPUT, 5},
    {"SAXISRQTUSER", circt::hw::PortDirection::INPUT, 60},
    {"CFGVFFLRDONE", circt::hw::PortDirection::INPUT, 6},
    {"PIPEEQFS", circt::hw::PortDirection::INPUT, 6},
    {"PIPEEQLF", circt::hw::PortDirection::INPUT, 6},
    {"CFGDSN", circt::hw::PortDirection::INPUT, 64},
    {"CFGINTERRUPTMSIPENDINGSTATUS", circt::hw::PortDirection::INPUT, 64},
    {"CFGINTERRUPTMSIXADDRESS", circt::hw::PortDirection::INPUT, 64},
    {"CFGDSBUSNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGDSPORTNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGREVID", circt::hw::PortDirection::INPUT, 8},
    {"PLGEN3PCSRXSYNCDONE", circt::hw::PortDirection::INPUT, 8},
    {"SAXISCCTKEEP", circt::hw::PortDirection::INPUT, 8},
    {"SAXISRQTKEEP", circt::hw::PortDirection::INPUT, 8},
    {"CFGINTERRUPTMSITPHSTTAG", circt::hw::PortDirection::INPUT, 9},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PCIEu3u1::primitivePortInfos = {
    {"CFGCURRENTSPEED", circt::hw::PortDirection::OUTPUT, 3},
    {"CFGDPASUBSTATECHANGE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGERRCOROUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGERRFATALOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGERRNONFATALOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGEXTFUNCTIONNUMBER", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGEXTREADRECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGEXTREGISTERNUMBER", circt::hw::PortDirection::OUTPUT, 10},
    {"CFGEXTWRITEBYTEENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGEXTWRITEDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGEXTWRITERECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGFCCPLD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFCCPLH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFCNPD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFCNPH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFCPD", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFCPH", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGFLRINPROCESS", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGFUNCTIONPOWERSTATE", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGFUNCTIONSTATUS", circt::hw::PortDirection::OUTPUT, 16},
    {"CFGHOTRESETOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGINTERRUPTMSIENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGINTERRUPTMSIFAIL", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIMASKUPDATE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIMMENABLE", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGINTERRUPTMSISENT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIVFENABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGINTERRUPTMSIXENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGINTERRUPTMSIXFAIL", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIXMASK", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGINTERRUPTMSIXSENT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGINTERRUPTMSIXVFENABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGINTERRUPTMSIXVFMASK", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGINTERRUPTSENT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGLINKPOWERSTATE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGLOCALERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGLTRENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGLTSSMSTATE", circt::hw::PortDirection::OUTPUT, 6},
    {"CFGMAXPAYLOAD", circt::hw::PortDirection::OUTPUT, 3},
    {"CFGMAXREADREQ", circt::hw::PortDirection::OUTPUT, 3},
    {"CFGMGMTREADDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGMGMTREADWRITEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSGRECEIVED", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMSGRECEIVEDDATA", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGMSGRECEIVEDTYPE", circt::hw::PortDirection::OUTPUT, 5},
    {"CFGMSGTRANSMITDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGNEGOTIATEDWIDTH", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGOBFFENABLE", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGPERFUNCSTATUSDATA", circt::hw::PortDirection::OUTPUT, 16},
    {"CFGPERFUNCTIONUPDATEDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGPHYLINKDOWN", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGPHYLINKSTATUS", circt::hw::PortDirection::OUTPUT, 2},
    {"CFGPLSTATUSCHANGE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGPOWERSTATECHANGEINTERRUPT", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGRCBSTATUS", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGTPHFUNCTIONNUM", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGTPHREQUESTERENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGTPHSTMODE", circt::hw::PortDirection::OUTPUT, 12},
    {"CFGTPHSTTADDRESS", circt::hw::PortDirection::OUTPUT, 5},
    {"CFGTPHSTTREADENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGTPHSTTWRITEBYTEVALID", circt::hw::PortDirection::OUTPUT, 4},
    {"CFGTPHSTTWRITEDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGTPHSTTWRITEENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGVFFLRINPROCESS", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGVFPOWERSTATE", circt::hw::PortDirection::OUTPUT, 24},
    {"CFGVFSTATUS", circt::hw::PortDirection::OUTPUT, 16},
    {"CFGVFTPHREQUESTERENABLE", circt::hw::PortDirection::OUTPUT, 8},
    {"CFGVFTPHSTMODE", circt::hw::PortDirection::OUTPUT, 24},
    {"CONFMCAPDESIGNSWITCH", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFMCAPEOS", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFMCAPINUSEBYPCIE", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFREQREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"CONFRESPRDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"CONFRESPVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGDATAOUT", circt::hw::PortDirection::OUTPUT, 16},
    {"DBGMCAPCSB", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGMCAPDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"DBGMCAPEOS", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGMCAPERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGMCAPMODE", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGMCAPRDATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGMCAPRDWRB", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGMCAPRESET", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGPLDATABLOCKRECEIVEDAFTEREDS", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGPLGEN3FRAMINGERRORDETECTED", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGPLGEN3SYNCHEADERERRORDETECTED", circt::hw::PortDirection::OUTPUT, 1},
    {"DBGPLINFERREDRXELECTRICALIDLE", circt::hw::PortDirection::OUTPUT, 8},
    {"DRPDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRPRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"LL2LMMASTERTLPSENT0", circt::hw::PortDirection::OUTPUT, 1},
    {"LL2LMMASTERTLPSENT1", circt::hw::PortDirection::OUTPUT, 1},
    {"LL2LMMASTERTLPSENTTLPID0", circt::hw::PortDirection::OUTPUT, 4},
    {"LL2LMMASTERTLPSENTTLPID1", circt::hw::PortDirection::OUTPUT, 4},
    {"LL2LMMAXISRXTDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"LL2LMMAXISRXTUSER", circt::hw::PortDirection::OUTPUT, 18},
    {"LL2LMMAXISRXTVALID", circt::hw::PortDirection::OUTPUT, 8},
    {"LL2LMSAXISTXTREADY", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXISCQTDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"MAXISCQTKEEP", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXISCQTLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISCQTUSER", circt::hw::PortDirection::OUTPUT, 85},
    {"MAXISCQTVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISRCTDATA", circt::hw::PortDirection::OUTPUT, 256},
    {"MAXISRCTKEEP", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXISRCTLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXISRCTUSER", circt::hw::PortDirection::OUTPUT, 75},
    {"MAXISRCTVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MICOMPLETIONRAMREADADDRESSAL", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMREADADDRESSAU", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMREADADDRESSBL", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMREADADDRESSBU", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMREADENABLEL", circt::hw::PortDirection::OUTPUT, 4},
    {"MICOMPLETIONRAMREADENABLEU", circt::hw::PortDirection::OUTPUT, 4},
    {"MICOMPLETIONRAMWRITEADDRESSAL", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMWRITEADDRESSAU", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMWRITEADDRESSBL", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMWRITEADDRESSBU", circt::hw::PortDirection::OUTPUT, 10},
    {"MICOMPLETIONRAMWRITEDATAL", circt::hw::PortDirection::OUTPUT, 72},
    {"MICOMPLETIONRAMWRITEDATAU", circt::hw::PortDirection::OUTPUT, 72},
    {"MICOMPLETIONRAMWRITEENABLEL", circt::hw::PortDirection::OUTPUT, 4},
    {"MICOMPLETIONRAMWRITEENABLEU", circt::hw::PortDirection::OUTPUT, 4},
    {"MIREPLAYRAMADDRESS", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREPLAYRAMREADENABLE", circt::hw::PortDirection::OUTPUT, 2},
    {"MIREPLAYRAMWRITEDATA", circt::hw::PortDirection::OUTPUT, 144},
    {"MIREPLAYRAMWRITEENABLE", circt::hw::PortDirection::OUTPUT, 2},
    {"MIREQUESTRAMREADADDRESSA", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREQUESTRAMREADADDRESSB", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREQUESTRAMREADENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"MIREQUESTRAMWRITEADDRESSA", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREQUESTRAMWRITEADDRESSB", circt::hw::PortDirection::OUTPUT, 9},
    {"MIREQUESTRAMWRITEDATA", circt::hw::PortDirection::OUTPUT, 144},
    {"MIREQUESTRAMWRITEENABLE", circt::hw::PortDirection::OUTPUT, 4},
    {"PCIECQNPREQCOUNT", circt::hw::PortDirection::OUTPUT, 6},
    {"PCIEPERST0B", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIEPERST1B", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQSEQNUM", circt::hw::PortDirection::OUTPUT, 4},
    {"PCIERQSEQNUMVLD", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIERQTAG", circt::hw::PortDirection::OUTPUT, 6},
    {"PCIERQTAGAV", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIERQTAGVLD", circt::hw::PortDirection::OUTPUT, 1},
    {"PCIETFCNPDAV", circt::hw::PortDirection::OUTPUT, 2},
    {"PCIETFCNPHAV", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX0EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX0EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX0EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX0EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX0POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX1EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX1EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX1EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX1EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX1POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX2EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX2EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX2EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX2EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX2POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX3EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX3EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX3EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX3EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX3POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX4EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX4EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX4EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX4EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX4POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX5EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX5EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX5EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX5EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX5POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX6EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX6EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX6EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX6EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX6POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPERX7EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPERX7EQLPLFFS", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPERX7EQLPTXPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPERX7EQPRESET", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPERX7POLARITY", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX0COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX0DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0DEEMPH", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX0EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX0EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX0MARGIN", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPETX0POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX0RATE", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX0RCVRDET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0RESET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0SWING", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX0SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX1CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX1COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX1DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1DEEMPH", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX1EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX1EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX1MARGIN", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPETX1POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX1RATE", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX1RCVRDET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1RESET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1SWING", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX1SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX2CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX2COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX2DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2DEEMPH", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX2EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX2EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX2MARGIN", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPETX2POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX2RATE", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX2RCVRDET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2RESET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2SWING", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX2SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX3CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX3COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX3DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3DEEMPH", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX3EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX3EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX3MARGIN", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPETX3POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX3RATE", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX3RCVRDET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3RESET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3SWING", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX3SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX4CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX4COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX4DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4DEEMPH", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX4EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX4EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX4MARGIN", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPETX4POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX4RATE", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX4RCVRDET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4RESET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4SWING", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX4SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX5CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX5COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX5DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5DEEMPH", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX5EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX5EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX5MARGIN", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPETX5POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX5RATE", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX5RCVRDET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5RESET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5SWING", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX5SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX6CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX6COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX6DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6DEEMPH", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX6EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX6EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX6MARGIN", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPETX6POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX6RATE", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX6RCVRDET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6RESET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6SWING", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX6SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX7CHARISK", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX7COMPLIANCE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7DATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PIPETX7DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7DEEMPH", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7ELECIDLE", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7EQCONTROL", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX7EQDEEMPH", circt::hw::PortDirection::OUTPUT, 6},
    {"PIPETX7EQPRESET", circt::hw::PortDirection::OUTPUT, 4},
    {"PIPETX7MARGIN", circt::hw::PortDirection::OUTPUT, 3},
    {"PIPETX7POWERDOWN", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX7RATE", circt::hw::PortDirection::OUTPUT, 2},
    {"PIPETX7RCVRDET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7RESET", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7STARTBLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7SWING", circt::hw::PortDirection::OUTPUT, 1},
    {"PIPETX7SYNCHEADER", circt::hw::PortDirection::OUTPUT, 2},
    {"PLEQINPROGRESS", circt::hw::PortDirection::OUTPUT, 1},
    {"PLEQPHASE", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXISCCTREADY", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXISRQTREADY", circt::hw::PortDirection::OUTPUT, 4},
    {"SPAREOUT", circt::hw::PortDirection::OUTPUT, 32},
    {"CFGCONFIGSPACEENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGDEVID", circt::hw::PortDirection::INPUT, 16},
    {"CFGDSBUSNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGDSDEVICENUMBER", circt::hw::PortDirection::INPUT, 5},
    {"CFGDSFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 3},
    {"CFGDSN", circt::hw::PortDirection::INPUT, 64},
    {"CFGDSPORTNUMBER", circt::hw::PortDirection::INPUT, 8},
    {"CFGERRCORIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGERRUNCORIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGEXTREADDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGEXTREADDATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"CFGFCSEL", circt::hw::PortDirection::INPUT, 3},
    {"CFGFLRDONE", circt::hw::PortDirection::INPUT, 4},
    {"CFGHOTRESETIN", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTINT", circt::hw::PortDirection::INPUT, 4},
    {"CFGINTERRUPTMSIATTR", circt::hw::PortDirection::INPUT, 3},
    {"CFGINTERRUPTMSIFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 4},
    {"CFGINTERRUPTMSIINT", circt::hw::PortDirection::INPUT, 32},
    {"CFGINTERRUPTMSIPENDINGSTATUS", circt::hw::PortDirection::INPUT, 32},
    {"CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM", circt::hw::PortDirection::INPUT, 4},
    {"CFGINTERRUPTMSISELECT", circt::hw::PortDirection::INPUT, 4},
    {"CFGINTERRUPTMSITPHPRESENT", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTMSITPHSTTAG", circt::hw::PortDirection::INPUT, 9},
    {"CFGINTERRUPTMSITPHTYPE", circt::hw::PortDirection::INPUT, 2},
    {"CFGINTERRUPTMSIXADDRESS", circt::hw::PortDirection::INPUT, 64},
    {"CFGINTERRUPTMSIXDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGINTERRUPTMSIXINT", circt::hw::PortDirection::INPUT, 1},
    {"CFGINTERRUPTPENDING", circt::hw::PortDirection::INPUT, 4},
    {"CFGLINKTRAININGENABLE", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTADDR", circt::hw::PortDirection::INPUT, 19},
    {"CFGMGMTBYTEENABLE", circt::hw::PortDirection::INPUT, 4},
    {"CFGMGMTREAD", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTTYPE1CFGREGACCESS", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTWRITE", circt::hw::PortDirection::INPUT, 1},
    {"CFGMGMTWRITEDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGMSGTRANSMIT", circt::hw::PortDirection::INPUT, 1},
    {"CFGMSGTRANSMITDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGMSGTRANSMITTYPE", circt::hw::PortDirection::INPUT, 3},
    {"CFGPERFUNCSTATUSCONTROL", circt::hw::PortDirection::INPUT, 3},
    {"CFGPERFUNCTIONNUMBER", circt::hw::PortDirection::INPUT, 4},
    {"CFGPERFUNCTIONOUTPUTREQUEST", circt::hw::PortDirection::INPUT, 1},
    {"CFGPOWERSTATECHANGEACK", circt::hw::PortDirection::INPUT, 1},
    {"CFGREQPMTRANSITIONL23READY", circt::hw::PortDirection::INPUT, 1},
    {"CFGREVID", circt::hw::PortDirection::INPUT, 8},
    {"CFGSUBSYSID", circt::hw::PortDirection::INPUT, 16},
    {"CFGSUBSYSVENDID", circt::hw::PortDirection::INPUT, 16},
    {"CFGTPHSTTREADDATA", circt::hw::PortDirection::INPUT, 32},
    {"CFGTPHSTTREADDATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"CFGVENDID", circt::hw::PortDirection::INPUT, 16},
    {"CFGVFFLRDONE", circt::hw::PortDirection::INPUT, 8},
    {"CONFMCAPREQUESTBYCONF", circt::hw::PortDirection::INPUT, 1},
    {"CONFREQDATA", circt::hw::PortDirection::INPUT, 32},
    {"CONFREQREGNUM", circt::hw::PortDirection::INPUT, 4},
    {"CONFREQTYPE", circt::hw::PortDirection::INPUT, 2},
    {"CONFREQVALID", circt::hw::PortDirection::INPUT, 1},
    {"CORECLK", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMICOMPLETIONRAML", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMICOMPLETIONRAMU", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIREPLAYRAM", circt::hw::PortDirection::INPUT, 1},
    {"CORECLKMIREQUESTRAM", circt::hw::PortDirection::INPUT, 1},
    {"DBGCFGLOCALMGMTREGOVERRIDE", circt::hw::PortDirection::INPUT, 1},
    {"DBGDATASEL", circt::hw::PortDirection::INPUT, 4},
    {"DRPADDR", circt::hw::PortDirection::INPUT, 10},
    {"DRPCLK", circt::hw::PortDirection::INPUT, 1},
    {"DRPDI", circt::hw::PortDirection::INPUT, 16},
    {"DRPEN", circt::hw::PortDirection::INPUT, 1},
    {"DRPWE", circt::hw::PortDirection::INPUT, 1},
    {"LL2LMSAXISTXTUSER", circt::hw::PortDirection::INPUT, 14},
    {"LL2LMSAXISTXTVALID", circt::hw::PortDirection::INPUT, 1},
    {"LL2LMTXTLPID0", circt::hw::PortDirection::INPUT, 4},
    {"LL2LMTXTLPID1", circt::hw::PortDirection::INPUT, 4},
    {"MAXISCQTREADY", circt::hw::PortDirection::INPUT, 22},
    {"MAXISRCTREADY", circt::hw::PortDirection::INPUT, 22},
    {"MCAPCLK", circt::hw::PortDirection::INPUT, 1},
    {"MCAPPERST0B", circt::hw::PortDirection::INPUT, 1},
    {"MCAPPERST1B", circt::hw::PortDirection::INPUT, 1},
    {"MGMTRESETN", circt::hw::PortDirection::INPUT, 1},
    {"MGMTSTICKYRESETN", circt::hw::PortDirection::INPUT, 1},
    {"MICOMPLETIONRAMREADDATA", circt::hw::PortDirection::INPUT, 144},
    {"MIREPLAYRAMREADDATA", circt::hw::PortDirection::INPUT, 144},
    {"MIREQUESTRAMREADDATA", circt::hw::PortDirection::INPUT, 144},
    {"PCIECQNPREQ", circt::hw::PortDirection::INPUT, 1},
    {"PIPECLK", circt::hw::PortDirection::INPUT, 1},
    {"PIPEEQFS", circt::hw::PortDirection::INPUT, 6},
    {"PIPEEQLF", circt::hw::PortDirection::INPUT, 6},
    {"PIPERESETN", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX0DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX0DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX0PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX0STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX0SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX0VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX1DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX1DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX1PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX1STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX1SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX1VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX2DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX2DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX2PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX2STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX2SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX2VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX3DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX3DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX3PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX3STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX3SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX3VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX4DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX4DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX4PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX4STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX4SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX4VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX5DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX5DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX5PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX5STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX5SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX5VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX6DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX6DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX6PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX6STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX6SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX6VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7CHARISK", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX7DATA", circt::hw::PortDirection::INPUT, 32},
    {"PIPERX7DATAVALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7ELECIDLE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7EQLPADAPTDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7EQLPLFFSSEL", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7EQLPNEWTXCOEFFORPRESET", circt::hw::PortDirection::INPUT, 18},
    {"PIPERX7PHYSTATUS", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7STARTBLOCK", circt::hw::PortDirection::INPUT, 1},
    {"PIPERX7STATUS", circt::hw::PortDirection::INPUT, 3},
    {"PIPERX7SYNCHEADER", circt::hw::PortDirection::INPUT, 2},
    {"PIPERX7VALID", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX0EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX0EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX1EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX1EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX2EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX2EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX3EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX3EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX4EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX4EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX5EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX5EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX6EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX6EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PIPETX7EQCOEFF", circt::hw::PortDirection::INPUT, 18},
    {"PIPETX7EQDONE", circt::hw::PortDirection::INPUT, 1},
    {"PLEQRESETEIEOSCOUNT", circt::hw::PortDirection::INPUT, 1},
    {"PLGEN2UPSTREAMPREFERDEEMPH", circt::hw::PortDirection::INPUT, 1},
    {"RESETN", circt::hw::PortDirection::INPUT, 1},
    {"SAXISCCTDATA", circt::hw::PortDirection::INPUT, 256},
    {"SAXISCCTKEEP", circt::hw::PortDirection::INPUT, 8},
    {"SAXISCCTLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXISCCTUSER", circt::hw::PortDirection::INPUT, 33},
    {"SAXISCCTVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXISRQTDATA", circt::hw::PortDirection::INPUT, 256},
    {"SAXISRQTKEEP", circt::hw::PortDirection::INPUT, 8},
    {"SAXISRQTLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXISRQTUSER", circt::hw::PortDirection::INPUT, 60},
    {"SAXISRQTVALID", circt::hw::PortDirection::INPUT, 1},
    {"SPAREIN", circt::hw::PortDirection::INPUT, 32},
    {"USERCLK", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PHASERuIN::primitivePortInfos = {
    {"COUNTERREADVAL", circt::hw::PortDirection::OUTPUT, 6},
    {"FINEOVERFLOW", circt::hw::PortDirection::OUTPUT, 1},
    {"ICLK", circt::hw::PortDirection::OUTPUT, 1},
    {"ICLKDIV", circt::hw::PortDirection::OUTPUT, 1},
    {"ISERDESRST", circt::hw::PortDirection::OUTPUT, 1},
    {"RCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"COUNTERLOADEN", circt::hw::PortDirection::INPUT, 1},
    {"COUNTERLOADVAL", circt::hw::PortDirection::INPUT, 6},
    {"COUNTERREADEN", circt::hw::PortDirection::INPUT, 1},
    {"DIVIDERST", circt::hw::PortDirection::INPUT, 1},
    {"EDGEADV", circt::hw::PortDirection::INPUT, 1},
    {"FINEENABLE", circt::hw::PortDirection::INPUT, 1},
    {"FINEINC", circt::hw::PortDirection::INPUT, 1},
    {"FREQREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"MEMREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"PHASEREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RANKSEL", circt::hw::PortDirection::INPUT, 2},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"SYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"SYSCLK", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PHASERuINuPHY::primitivePortInfos = {
    {"COUNTERREADVAL", circt::hw::PortDirection::OUTPUT, 6},
    {"DQSFOUND", circt::hw::PortDirection::OUTPUT, 1},
    {"DQSOUTOFRANGE", circt::hw::PortDirection::OUTPUT, 1},
    {"FINEOVERFLOW", circt::hw::PortDirection::OUTPUT, 1},
    {"ICLK", circt::hw::PortDirection::OUTPUT, 1},
    {"ICLKDIV", circt::hw::PortDirection::OUTPUT, 1},
    {"ISERDESRST", circt::hw::PortDirection::OUTPUT, 1},
    {"PHASELOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"RCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"WRENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"BURSTPENDINGPHY", circt::hw::PortDirection::INPUT, 1},
    {"COUNTERLOADEN", circt::hw::PortDirection::INPUT, 1},
    {"COUNTERLOADVAL", circt::hw::PortDirection::INPUT, 6},
    {"COUNTERREADEN", circt::hw::PortDirection::INPUT, 1},
    {"ENCALIBPHY", circt::hw::PortDirection::INPUT, 2},
    {"FINEENABLE", circt::hw::PortDirection::INPUT, 1},
    {"FINEINC", circt::hw::PortDirection::INPUT, 1},
    {"FREQREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"MEMREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"PHASEREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RANKSELPHY", circt::hw::PortDirection::INPUT, 2},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"RSTDQSFIND", circt::hw::PortDirection::INPUT, 1},
    {"SYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"SYSCLK", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PHASERuOUT::primitivePortInfos = {
    {"COARSEOVERFLOW", circt::hw::PortDirection::OUTPUT, 1},
    {"FINEOVERFLOW", circt::hw::PortDirection::OUTPUT, 1},
    {"OCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"OCLKDELAYED", circt::hw::PortDirection::OUTPUT, 1},
    {"OCLKDIV", circt::hw::PortDirection::OUTPUT, 1},
    {"OSERDESRST", circt::hw::PortDirection::OUTPUT, 1},
    {"COUNTERREADVAL", circt::hw::PortDirection::OUTPUT, 9},
    {"COARSEENABLE", circt::hw::PortDirection::INPUT, 1},
    {"COARSEINC", circt::hw::PortDirection::INPUT, 1},
    {"COUNTERLOADEN", circt::hw::PortDirection::INPUT, 1},
    {"COUNTERREADEN", circt::hw::PortDirection::INPUT, 1},
    {"DIVIDERST", circt::hw::PortDirection::INPUT, 1},
    {"EDGEADV", circt::hw::PortDirection::INPUT, 1},
    {"FINEENABLE", circt::hw::PortDirection::INPUT, 1},
    {"FINEINC", circt::hw::PortDirection::INPUT, 1},
    {"FREQREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"MEMREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"PHASEREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"SELFINEOCLKDELAY", circt::hw::PortDirection::INPUT, 1},
    {"SYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"SYSCLK", circt::hw::PortDirection::INPUT, 1},
    {"COUNTERLOADVAL", circt::hw::PortDirection::INPUT, 9},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PHASERuOUTuPHY::primitivePortInfos = {
    {"COARSEOVERFLOW", circt::hw::PortDirection::OUTPUT, 1},
    {"FINEOVERFLOW", circt::hw::PortDirection::OUTPUT, 1},
    {"OCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"OCLKDELAYED", circt::hw::PortDirection::OUTPUT, 1},
    {"OCLKDIV", circt::hw::PortDirection::OUTPUT, 1},
    {"OSERDESRST", circt::hw::PortDirection::OUTPUT, 1},
    {"RDENABLE", circt::hw::PortDirection::OUTPUT, 1},
    {"CTSBUS", circt::hw::PortDirection::OUTPUT, 2},
    {"DQSBUS", circt::hw::PortDirection::OUTPUT, 2},
    {"DTSBUS", circt::hw::PortDirection::OUTPUT, 2},
    {"COUNTERREADVAL", circt::hw::PortDirection::OUTPUT, 9},
    {"BURSTPENDINGPHY", circt::hw::PortDirection::INPUT, 1},
    {"COARSEENABLE", circt::hw::PortDirection::INPUT, 1},
    {"COARSEINC", circt::hw::PortDirection::INPUT, 1},
    {"COUNTERLOADEN", circt::hw::PortDirection::INPUT, 1},
    {"COUNTERREADEN", circt::hw::PortDirection::INPUT, 1},
    {"FINEENABLE", circt::hw::PortDirection::INPUT, 1},
    {"FINEINC", circt::hw::PortDirection::INPUT, 1},
    {"FREQREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"MEMREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"PHASEREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"SELFINEOCLKDELAY", circt::hw::PortDirection::INPUT, 1},
    {"SYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"SYSCLK", circt::hw::PortDirection::INPUT, 1},
    {"ENCALIBPHY", circt::hw::PortDirection::INPUT, 2},
    {"COUNTERLOADVAL", circt::hw::PortDirection::INPUT, 9},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PHASERuREF::primitivePortInfos = {
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKIN", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PHYuCONTROL::primitivePortInfos = {
    {"PHYCTLALMOSTFULL", circt::hw::PortDirection::OUTPUT, 1},
    {"PHYCTLEMPTY", circt::hw::PortDirection::OUTPUT, 1},
    {"PHYCTLFULL", circt::hw::PortDirection::OUTPUT, 1},
    {"PHYCTLREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"INRANKA", circt::hw::PortDirection::OUTPUT, 2},
    {"INRANKB", circt::hw::PortDirection::OUTPUT, 2},
    {"INRANKC", circt::hw::PortDirection::OUTPUT, 2},
    {"INRANKD", circt::hw::PortDirection::OUTPUT, 2},
    {"PCENABLECALIB", circt::hw::PortDirection::OUTPUT, 2},
    {"AUXOUTPUT", circt::hw::PortDirection::OUTPUT, 4},
    {"INBURSTPENDING", circt::hw::PortDirection::OUTPUT, 4},
    {"OUTBURSTPENDING", circt::hw::PortDirection::OUTPUT, 4},
    {"MEMREFCLK", circt::hw::PortDirection::INPUT, 1},
    {"PHYCLK", circt::hw::PortDirection::INPUT, 1},
    {"PHYCTLMSTREMPTY", circt::hw::PortDirection::INPUT, 1},
    {"PHYCTLWRENABLE", circt::hw::PortDirection::INPUT, 1},
    {"PLLLOCK", circt::hw::PortDirection::INPUT, 1},
    {"READCALIBENABLE", circt::hw::PortDirection::INPUT, 1},
    {"REFDLLLOCK", circt::hw::PortDirection::INPUT, 1},
    {"RESET", circt::hw::PortDirection::INPUT, 1},
    {"SYNCIN", circt::hw::PortDirection::INPUT, 1},
    {"WRITECALIBENABLE", circt::hw::PortDirection::INPUT, 1},
    {"PHYCTLWD", circt::hw::PortDirection::INPUT, 32},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PLLE2uADV::primitivePortInfos = {
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT4", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT5", circt::hw::PortDirection::OUTPUT, 1},
    {"DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN1", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN2", circt::hw::PortDirection::INPUT, 1},
    {"CLKINSEL", circt::hw::PortDirection::INPUT, 1},
    {"DADDR", circt::hw::PortDirection::INPUT, 7},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PLLE2uBASE::primitivePortInfos = {
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT2", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT3", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT4", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT5", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN1", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PLLE3uADV::primitivePortInfos = {
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUTPHY", circt::hw::PortDirection::OUTPUT, 1},
    {"DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKOUTPHYEN", circt::hw::PortDirection::INPUT, 1},
    {"DADDR", circt::hw::PortDirection::INPUT, 7},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PLLE3uBASE::primitivePortInfos = {
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUTPHY", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKOUTPHYEN", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PLLE4uADV::primitivePortInfos = {
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUTPHY", circt::hw::PortDirection::OUTPUT, 1},
    {"DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKOUTPHYEN", circt::hw::PortDirection::INPUT, 1},
    {"DADDR", circt::hw::PortDirection::INPUT, 7},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PLLE4uBASE::primitivePortInfos = {
    {"CLKFBOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT0B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUT1B", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKOUTPHY", circt::hw::PortDirection::OUTPUT, 1},
    {"LOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"CLKFBIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKIN", circt::hw::PortDirection::INPUT, 1},
    {"CLKOUTPHYEN", circt::hw::PortDirection::INPUT, 1},
    {"PWRDWN", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PS7::primitivePortInfos = {
    {"DMA0DATYPE", circt::hw::PortDirection::OUTPUT, 2},
    {"DMA0DAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"DMA0DRREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"DMA0RSTN", circt::hw::PortDirection::OUTPUT, 1},
    {"DMA1DATYPE", circt::hw::PortDirection::OUTPUT, 2},
    {"DMA1DAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"DMA1DRREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"DMA1RSTN", circt::hw::PortDirection::OUTPUT, 1},
    {"DMA2DATYPE", circt::hw::PortDirection::OUTPUT, 2},
    {"DMA2DAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"DMA2DRREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"DMA2RSTN", circt::hw::PortDirection::OUTPUT, 1},
    {"DMA3DATYPE", circt::hw::PortDirection::OUTPUT, 2},
    {"DMA3DAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"DMA3DRREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"DMA3RSTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOCAN0PHYTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOCAN1PHYTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0GMIITXD", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOENET0GMIITXEN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0GMIITXER", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0MDIOMDC", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0MDIOO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0MDIOTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0PTPDELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0PTPDELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0PTPPDELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0PTPPDELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0PTPPDELAYRESPRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0PTPPDELAYRESPTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0PTPSYNCFRAMERX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0PTPSYNCFRAMETX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0SOFRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0SOFTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1GMIITXD", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOENET1GMIITXEN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1GMIITXER", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1MDIOMDC", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1MDIOO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1MDIOTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1PTPDELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1PTPDELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1PTPPDELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1PTPPDELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1PTPPDELAYRESPRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1PTPPDELAYRESPTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1PTPSYNCFRAMERX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1PTPSYNCFRAMETX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1SOFRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1SOFTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGPIOO", circt::hw::PortDirection::OUTPUT, 64},
    {"EMIOGPIOTN", circt::hw::PortDirection::OUTPUT, 64},
    {"EMIOI2C0SCLO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C0SCLTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C0SDAO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C0SDATN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C1SCLO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C1SCLTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C1SDAO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C1SDATN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOPJTAGTDO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOPJTAGTDTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO0BUSPOW", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO0BUSVOLT", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOSDIO0CLK", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO0CMDO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO0CMDTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO0DATAO", circt::hw::PortDirection::OUTPUT, 4},
    {"EMIOSDIO0DATATN", circt::hw::PortDirection::OUTPUT, 4},
    {"EMIOSDIO0LED", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO1BUSPOW", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO1BUSVOLT", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOSDIO1CLK", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO1CMDO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO1CMDTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO1DATAO", circt::hw::PortDirection::OUTPUT, 4},
    {"EMIOSDIO1DATATN", circt::hw::PortDirection::OUTPUT, 4},
    {"EMIOSDIO1LED", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0MO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0MOTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0SCLKO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0SCLKTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0SO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0SSNTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0SSON", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOSPI0STN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1MO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1MOTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1SCLKO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1SCLKTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1SO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1SSNTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1SSON", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOSPI1STN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOTRACECTL", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOTRACEDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"EMIOTTC0WAVEO", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOTTC1WAVEO", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOUART0DTRN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUART0RTSN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUART0TX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUART1DTRN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUART1RTSN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUART1TX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUSB0PORTINDCTL", circt::hw::PortDirection::OUTPUT, 2},
    {"EMIOUSB0VBUSPWRSELECT", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUSB1PORTINDCTL", circt::hw::PortDirection::OUTPUT, 2},
    {"EMIOUSB1VBUSPWRSELECT", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOWDTRSTO", circt::hw::PortDirection::OUTPUT, 1},
    {"EVENTEVENTO", circt::hw::PortDirection::OUTPUT, 1},
    {"EVENTSTANDBYWFE", circt::hw::PortDirection::OUTPUT, 2},
    {"EVENTSTANDBYWFI", circt::hw::PortDirection::OUTPUT, 2},
    {"FCLKCLK", circt::hw::PortDirection::OUTPUT, 4},
    {"FCLKRESETN", circt::hw::PortDirection::OUTPUT, 4},
    {"FTMTF2PTRIGACK", circt::hw::PortDirection::OUTPUT, 4},
    {"FTMTP2FDEBUG", circt::hw::PortDirection::OUTPUT, 32},
    {"FTMTP2FTRIG", circt::hw::PortDirection::OUTPUT, 4},
    {"IRQP2F", circt::hw::PortDirection::OUTPUT, 29},
    {"MAXIGP0ARADDR", circt::hw::PortDirection::OUTPUT, 32},
    {"MAXIGP0ARBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP0ARCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP0ARESETN", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0ARID", circt::hw::PortDirection::OUTPUT, 12},
    {"MAXIGP0ARLEN", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP0ARLOCK", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP0ARPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP0ARQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP0ARSIZE", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP0ARVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0AWADDR", circt::hw::PortDirection::OUTPUT, 32},
    {"MAXIGP0AWBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP0AWCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP0AWID", circt::hw::PortDirection::OUTPUT, 12},
    {"MAXIGP0AWLEN", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP0AWLOCK", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP0AWPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP0AWQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP0AWSIZE", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP0AWVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0BREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0RREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0WDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"MAXIGP0WID", circt::hw::PortDirection::OUTPUT, 12},
    {"MAXIGP0WLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0WSTRB", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP0WVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1ARADDR", circt::hw::PortDirection::OUTPUT, 32},
    {"MAXIGP1ARBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP1ARCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP1ARESETN", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1ARID", circt::hw::PortDirection::OUTPUT, 12},
    {"MAXIGP1ARLEN", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP1ARLOCK", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP1ARPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP1ARQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP1ARSIZE", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP1ARVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1AWADDR", circt::hw::PortDirection::OUTPUT, 32},
    {"MAXIGP1AWBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP1AWCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP1AWID", circt::hw::PortDirection::OUTPUT, 12},
    {"MAXIGP1AWLEN", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP1AWLOCK", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP1AWPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP1AWQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP1AWSIZE", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP1AWVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1BREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1RREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1WDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"MAXIGP1WID", circt::hw::PortDirection::OUTPUT, 12},
    {"MAXIGP1WLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1WSTRB", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP1WVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPARESETN", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPAWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPBID", circt::hw::PortDirection::OUTPUT, 3},
    {"SAXIACPBRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIACPBVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPRDATA", circt::hw::PortDirection::OUTPUT, 64},
    {"SAXIACPRID", circt::hw::PortDirection::OUTPUT, 3},
    {"SAXIACPRLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPRRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIACPRVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0ARESETN", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP0BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP0BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0RDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"SAXIGP0RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP0RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP0RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1ARESETN", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP1BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP1BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1RDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"SAXIGP1RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP1RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP1RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP0ARESETN", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP0ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP0AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP0BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP0BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIHP0BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP0RACOUNT", circt::hw::PortDirection::OUTPUT, 3},
    {"SAXIHP0RCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIHP0RDATA", circt::hw::PortDirection::OUTPUT, 64},
    {"SAXIHP0RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP0RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP0RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIHP0RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP0WACOUNT", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP0WCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIHP0WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP1ARESETN", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP1ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP1AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP1BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP1BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIHP1BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP1RACOUNT", circt::hw::PortDirection::OUTPUT, 3},
    {"SAXIHP1RCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIHP1RDATA", circt::hw::PortDirection::OUTPUT, 64},
    {"SAXIHP1RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP1RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP1RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIHP1RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP1WACOUNT", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP1WCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIHP1WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP2ARESETN", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP2ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP2AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP2BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP2BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIHP2BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP2RACOUNT", circt::hw::PortDirection::OUTPUT, 3},
    {"SAXIHP2RCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIHP2RDATA", circt::hw::PortDirection::OUTPUT, 64},
    {"SAXIHP2RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP2RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP2RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIHP2RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP2WACOUNT", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP2WCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIHP2WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP3ARESETN", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP3ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP3AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP3BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP3BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIHP3BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP3RACOUNT", circt::hw::PortDirection::OUTPUT, 3},
    {"SAXIHP3RCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIHP3RDATA", circt::hw::PortDirection::OUTPUT, 64},
    {"SAXIHP3RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP3RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP3RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIHP3RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIHP3WACOUNT", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIHP3WCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIHP3WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"DDRA", circt::hw::PortDirection::INOUT, 15},
    {"DDRBA", circt::hw::PortDirection::INOUT, 3},
    {"DDRCASB", circt::hw::PortDirection::INOUT, 1},
    {"DDRCKE", circt::hw::PortDirection::INOUT, 1},
    {"DDRCKN", circt::hw::PortDirection::INOUT, 1},
    {"DDRCKP", circt::hw::PortDirection::INOUT, 1},
    {"DDRCSB", circt::hw::PortDirection::INOUT, 1},
    {"DDRDM", circt::hw::PortDirection::INOUT, 4},
    {"DDRDQ", circt::hw::PortDirection::INOUT, 32},
    {"DDRDQSN", circt::hw::PortDirection::INOUT, 4},
    {"DDRDQSP", circt::hw::PortDirection::INOUT, 4},
    {"DDRDRSTB", circt::hw::PortDirection::INOUT, 1},
    {"DDRODT", circt::hw::PortDirection::INOUT, 1},
    {"DDRRASB", circt::hw::PortDirection::INOUT, 1},
    {"DDRVRN", circt::hw::PortDirection::INOUT, 1},
    {"DDRVRP", circt::hw::PortDirection::INOUT, 1},
    {"DDRWEB", circt::hw::PortDirection::INOUT, 1},
    {"MIO", circt::hw::PortDirection::INOUT, 54},
    {"PSCLK", circt::hw::PortDirection::INOUT, 1},
    {"PSPORB", circt::hw::PortDirection::INOUT, 1},
    {"PSSRSTB", circt::hw::PortDirection::INOUT, 1},
    {"DDRARB", circt::hw::PortDirection::INPUT, 4},
    {"DMA0ACLK", circt::hw::PortDirection::INPUT, 1},
    {"DMA0DAREADY", circt::hw::PortDirection::INPUT, 1},
    {"DMA0DRLAST", circt::hw::PortDirection::INPUT, 1},
    {"DMA0DRTYPE", circt::hw::PortDirection::INPUT, 2},
    {"DMA0DRVALID", circt::hw::PortDirection::INPUT, 1},
    {"DMA1ACLK", circt::hw::PortDirection::INPUT, 1},
    {"DMA1DAREADY", circt::hw::PortDirection::INPUT, 1},
    {"DMA1DRLAST", circt::hw::PortDirection::INPUT, 1},
    {"DMA1DRTYPE", circt::hw::PortDirection::INPUT, 2},
    {"DMA1DRVALID", circt::hw::PortDirection::INPUT, 1},
    {"DMA2ACLK", circt::hw::PortDirection::INPUT, 1},
    {"DMA2DAREADY", circt::hw::PortDirection::INPUT, 1},
    {"DMA2DRLAST", circt::hw::PortDirection::INPUT, 1},
    {"DMA2DRTYPE", circt::hw::PortDirection::INPUT, 2},
    {"DMA2DRVALID", circt::hw::PortDirection::INPUT, 1},
    {"DMA3ACLK", circt::hw::PortDirection::INPUT, 1},
    {"DMA3DAREADY", circt::hw::PortDirection::INPUT, 1},
    {"DMA3DRLAST", circt::hw::PortDirection::INPUT, 1},
    {"DMA3DRTYPE", circt::hw::PortDirection::INPUT, 2},
    {"DMA3DRVALID", circt::hw::PortDirection::INPUT, 1},
    {"EMIOCAN0PHYRX", circt::hw::PortDirection::INPUT, 1},
    {"EMIOCAN1PHYRX", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0EXTINTIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIICOL", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIICRS", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIIRXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIIRXD", circt::hw::PortDirection::INPUT, 8},
    {"EMIOENET0GMIIRXDV", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIIRXER", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIITXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0MDIOI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1EXTINTIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIICOL", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIICRS", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIIRXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIIRXD", circt::hw::PortDirection::INPUT, 8},
    {"EMIOENET1GMIIRXDV", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIIRXER", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIITXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1MDIOI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOGPIOI", circt::hw::PortDirection::INPUT, 64},
    {"EMIOI2C0SCLI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOI2C0SDAI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOI2C1SCLI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOI2C1SDAI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOPJTAGTCK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOPJTAGTDI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOPJTAGTMS", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO0CDN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO0CLKFB", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO0CMDI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO0DATAI", circt::hw::PortDirection::INPUT, 4},
    {"EMIOSDIO0WP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO1CDN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO1CLKFB", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO1CMDI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO1DATAI", circt::hw::PortDirection::INPUT, 4},
    {"EMIOSDIO1WP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI0MI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI0SCLKI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI0SI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI0SSIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI1MI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI1SCLKI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI1SI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI1SSIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSRAMINTIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOTRACECLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOTTC0CLKI", circt::hw::PortDirection::INPUT, 3},
    {"EMIOTTC1CLKI", circt::hw::PortDirection::INPUT, 3},
    {"EMIOUART0CTSN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART0DCDN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART0DSRN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART0RIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART0RX", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART1CTSN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART1DCDN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART1DSRN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART1RIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART1RX", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUSB0VBUSPWRFAULT", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUSB1VBUSPWRFAULT", circt::hw::PortDirection::INPUT, 1},
    {"EMIOWDTCLKI", circt::hw::PortDirection::INPUT, 1},
    {"EVENTEVENTI", circt::hw::PortDirection::INPUT, 1},
    {"FCLKCLKTRIGN", circt::hw::PortDirection::INPUT, 4},
    {"FPGAIDLEN", circt::hw::PortDirection::INPUT, 1},
    {"FTMDTRACEINATID", circt::hw::PortDirection::INPUT, 4},
    {"FTMDTRACEINCLOCK", circt::hw::PortDirection::INPUT, 1},
    {"FTMDTRACEINDATA", circt::hw::PortDirection::INPUT, 32},
    {"FTMDTRACEINVALID", circt::hw::PortDirection::INPUT, 1},
    {"FTMTF2PDEBUG", circt::hw::PortDirection::INPUT, 32},
    {"FTMTF2PTRIG", circt::hw::PortDirection::INPUT, 4},
    {"FTMTP2FTRIGACK", circt::hw::PortDirection::INPUT, 4},
    {"IRQF2P", circt::hw::PortDirection::INPUT, 20},
    {"MAXIGP0ACLK", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0ARREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0AWREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0BID", circt::hw::PortDirection::INPUT, 12},
    {"MAXIGP0BRESP", circt::hw::PortDirection::INPUT, 2},
    {"MAXIGP0BVALID", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0RDATA", circt::hw::PortDirection::INPUT, 32},
    {"MAXIGP0RID", circt::hw::PortDirection::INPUT, 12},
    {"MAXIGP0RLAST", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0RRESP", circt::hw::PortDirection::INPUT, 2},
    {"MAXIGP0RVALID", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0WREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1ACLK", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1ARREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1AWREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1BID", circt::hw::PortDirection::INPUT, 12},
    {"MAXIGP1BRESP", circt::hw::PortDirection::INPUT, 2},
    {"MAXIGP1BVALID", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1RDATA", circt::hw::PortDirection::INPUT, 32},
    {"MAXIGP1RID", circt::hw::PortDirection::INPUT, 12},
    {"MAXIGP1RLAST", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1RRESP", circt::hw::PortDirection::INPUT, 2},
    {"MAXIGP1RVALID", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1WREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPACLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPARADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIACPARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIACPARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIACPARID", circt::hw::PortDirection::INPUT, 3},
    {"SAXIACPARLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIACPARLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIACPARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIACPARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIACPARSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIACPARUSER", circt::hw::PortDirection::INPUT, 5},
    {"SAXIACPARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPAWADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIACPAWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIACPAWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIACPAWID", circt::hw::PortDirection::INPUT, 3},
    {"SAXIACPAWLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIACPAWLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIACPAWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIACPAWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIACPAWSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIACPAWUSER", circt::hw::PortDirection::INPUT, 5},
    {"SAXIACPAWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPBREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPRREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPWDATA", circt::hw::PortDirection::INPUT, 64},
    {"SAXIACPWID", circt::hw::PortDirection::INPUT, 3},
    {"SAXIACPWLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPWSTRB", circt::hw::PortDirection::INPUT, 8},
    {"SAXIACPWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0ACLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0ARADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIGP0ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP0ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP0ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP0ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP0ARLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP0ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP0ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP0ARSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP0ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0AWADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIGP0AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP0AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP0AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP0AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP0AWLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP0AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP0AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP0AWSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP0AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0WDATA", circt::hw::PortDirection::INPUT, 32},
    {"SAXIGP0WID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP0WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0WSTRB", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP0WVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1ACLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1ARADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIGP1ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP1ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP1ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP1ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP1ARLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP1ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP1ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP1ARSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP1ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1AWADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIGP1AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP1AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP1AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP1AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP1AWLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP1AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP1AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP1AWSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP1AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1WDATA", circt::hw::PortDirection::INPUT, 32},
    {"SAXIGP1WID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP1WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1WSTRB", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP1WVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP0ACLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP0ARADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIHP0ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP0ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP0ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP0ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP0ARLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP0ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIHP0ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP0ARSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP0ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP0AWADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIHP0AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP0AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP0AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP0AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP0AWLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP0AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIHP0AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP0AWSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP0AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP0BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP0RDISSUECAP1EN", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP0RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP0WDATA", circt::hw::PortDirection::INPUT, 64},
    {"SAXIHP0WID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP0WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP0WRISSUECAP1EN", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP0WSTRB", circt::hw::PortDirection::INPUT, 8},
    {"SAXIHP0WVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP1ACLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP1ARADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIHP1ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP1ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP1ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP1ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP1ARLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP1ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIHP1ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP1ARSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP1ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP1AWADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIHP1AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP1AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP1AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP1AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP1AWLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP1AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIHP1AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP1AWSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP1AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP1BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP1RDISSUECAP1EN", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP1RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP1WDATA", circt::hw::PortDirection::INPUT, 64},
    {"SAXIHP1WID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP1WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP1WRISSUECAP1EN", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP1WSTRB", circt::hw::PortDirection::INPUT, 8},
    {"SAXIHP1WVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP2ACLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP2ARADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIHP2ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP2ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP2ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP2ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP2ARLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP2ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIHP2ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP2ARSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP2ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP2AWADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIHP2AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP2AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP2AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP2AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP2AWLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP2AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIHP2AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP2AWSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP2AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP2BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP2RDISSUECAP1EN", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP2RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP2WDATA", circt::hw::PortDirection::INPUT, 64},
    {"SAXIHP2WID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP2WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP2WRISSUECAP1EN", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP2WSTRB", circt::hw::PortDirection::INPUT, 8},
    {"SAXIHP2WVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP3ACLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP3ARADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIHP3ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP3ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP3ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP3ARLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP3ARLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP3ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIHP3ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP3ARSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP3ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP3AWADDR", circt::hw::PortDirection::INPUT, 32},
    {"SAXIHP3AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP3AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP3AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP3AWLEN", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP3AWLOCK", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP3AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIHP3AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIHP3AWSIZE", circt::hw::PortDirection::INPUT, 2},
    {"SAXIHP3AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP3BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP3RDISSUECAP1EN", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP3RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP3WDATA", circt::hw::PortDirection::INPUT, 64},
    {"SAXIHP3WID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIHP3WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP3WRISSUECAP1EN", circt::hw::PortDirection::INPUT, 1},
    {"SAXIHP3WSTRB", circt::hw::PortDirection::INPUT, 8},
    {"SAXIHP3WVALID", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PS8::primitivePortInfos = {
    {"ADMA2PLCACK", circt::hw::PortDirection::OUTPUT, 8},
    {"ADMA2PLTVLD", circt::hw::PortDirection::OUTPUT, 8},
    {"DPAUDIOREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"DPAUXDATAOEN", circt::hw::PortDirection::OUTPUT, 1},
    {"DPAUXDATAOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"DPLIVEVIDEODEOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"DPMAXISMIXEDAUDIOTDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"DPMAXISMIXEDAUDIOTID", circt::hw::PortDirection::OUTPUT, 1},
    {"DPMAXISMIXEDAUDIOTVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"DPSAXISAUDIOTREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"DPVIDEOOUTHSYNC", circt::hw::PortDirection::OUTPUT, 1},
    {"DPVIDEOOUTPIXEL1", circt::hw::PortDirection::OUTPUT, 36},
    {"DPVIDEOOUTVSYNC", circt::hw::PortDirection::OUTPUT, 1},
    {"DPVIDEOREFCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOCAN0PHYTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOCAN1PHYTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0DMABUSWIDTH", circt::hw::PortDirection::OUTPUT, 2},
    {"EMIOENET0DMATXENDTOG", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0GEMTSUTIMERCNT", circt::hw::PortDirection::OUTPUT, 94},
    {"EMIOENET0GMIITXD", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOENET0GMIITXEN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0GMIITXER", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0MDIOMDC", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0MDIOO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0MDIOTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0RXWDATA", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOENET0RXWEOP", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0RXWERR", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0RXWFLUSH", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0RXWSOP", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0RXWSTATUS", circt::hw::PortDirection::OUTPUT, 45},
    {"EMIOENET0RXWWR", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0SPEEDMODE", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOENET0TXRRD", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET0TXRSTATUS", circt::hw::PortDirection::OUTPUT, 4},
    {"EMIOENET1DMABUSWIDTH", circt::hw::PortDirection::OUTPUT, 2},
    {"EMIOENET1DMATXENDTOG", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1GMIITXD", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOENET1GMIITXEN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1GMIITXER", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1MDIOMDC", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1MDIOO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1MDIOTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1RXWDATA", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOENET1RXWEOP", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1RXWERR", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1RXWFLUSH", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1RXWSOP", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1RXWSTATUS", circt::hw::PortDirection::OUTPUT, 45},
    {"EMIOENET1RXWWR", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1SPEEDMODE", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOENET1TXRRD", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET1TXRSTATUS", circt::hw::PortDirection::OUTPUT, 4},
    {"EMIOENET2DMABUSWIDTH", circt::hw::PortDirection::OUTPUT, 2},
    {"EMIOENET2DMATXENDTOG", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2GMIITXD", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOENET2GMIITXEN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2GMIITXER", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2MDIOMDC", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2MDIOO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2MDIOTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2RXWDATA", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOENET2RXWEOP", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2RXWERR", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2RXWFLUSH", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2RXWSOP", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2RXWSTATUS", circt::hw::PortDirection::OUTPUT, 45},
    {"EMIOENET2RXWWR", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2SPEEDMODE", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOENET2TXRRD", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET2TXRSTATUS", circt::hw::PortDirection::OUTPUT, 4},
    {"EMIOENET3DMABUSWIDTH", circt::hw::PortDirection::OUTPUT, 2},
    {"EMIOENET3DMATXENDTOG", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3GMIITXD", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOENET3GMIITXEN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3GMIITXER", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3MDIOMDC", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3MDIOO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3MDIOTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3RXWDATA", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOENET3RXWEOP", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3RXWERR", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3RXWFLUSH", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3RXWSOP", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3RXWSTATUS", circt::hw::PortDirection::OUTPUT, 45},
    {"EMIOENET3RXWWR", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3SPEEDMODE", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOENET3TXRRD", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOENET3TXRSTATUS", circt::hw::PortDirection::OUTPUT, 4},
    {"EMIOGEM0DELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM0DELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM0PDELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM0PDELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM0PDELAYRESPRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM0PDELAYRESPTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM0RXSOF", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM0SYNCFRAMERX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM0SYNCFRAMETX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM0TSUTIMERCMPVAL", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM0TXRFIXEDLAT", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM0TXSOF", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1DELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1DELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1PDELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1PDELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1PDELAYRESPRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1PDELAYRESPTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1RXSOF", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1SYNCFRAMERX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1SYNCFRAMETX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1TSUTIMERCMPVAL", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1TXRFIXEDLAT", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM1TXSOF", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2DELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2DELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2PDELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2PDELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2PDELAYRESPRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2PDELAYRESPTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2RXSOF", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2SYNCFRAMERX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2SYNCFRAMETX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2TSUTIMERCMPVAL", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2TXRFIXEDLAT", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM2TXSOF", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3DELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3DELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3PDELAYREQRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3PDELAYREQTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3PDELAYRESPRX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3PDELAYRESPTX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3RXSOF", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3SYNCFRAMERX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3SYNCFRAMETX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3TSUTIMERCMPVAL", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3TXRFIXEDLAT", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGEM3TXSOF", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOGPIOO", circt::hw::PortDirection::OUTPUT, 96},
    {"EMIOGPIOTN", circt::hw::PortDirection::OUTPUT, 96},
    {"EMIOI2C0SCLO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C0SCLTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C0SDAO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C0SDATN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C1SCLO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C1SCLTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C1SDAO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOI2C1SDATN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO0BUSPOWER", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO0BUSVOLT", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOSDIO0CLKOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO0CMDENA", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO0CMDOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO0DATAENA", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOSDIO0DATAOUT", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOSDIO0LEDCONTROL", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO1BUSPOWER", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO1BUSVOLT", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOSDIO1CLKOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO1CMDENA", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO1CMDOUT", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSDIO1DATAENA", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOSDIO1DATAOUT", circt::hw::PortDirection::OUTPUT, 8},
    {"EMIOSDIO1LEDCONTROL", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0MO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0MOTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0SCLKO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0SCLKTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0SO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0SSNTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI0SSON", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOSPI0STN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1MO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1MOTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1SCLKO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1SCLKTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1SO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1SSNTN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOSPI1SSON", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOSPI1STN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOTTC0WAVEO", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOTTC1WAVEO", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOTTC2WAVEO", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOTTC3WAVEO", circt::hw::PortDirection::OUTPUT, 3},
    {"EMIOU2DSPORTVBUSCTRLUSB30", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOU2DSPORTVBUSCTRLUSB31", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOU3DSPORTVBUSCTRLUSB30", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOU3DSPORTVBUSCTRLUSB31", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUART0DTRN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUART0RTSN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUART0TX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUART1DTRN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUART1RTSN", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOUART1TX", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOWDT0RSTO", circt::hw::PortDirection::OUTPUT, 1},
    {"EMIOWDT1RSTO", circt::hw::PortDirection::OUTPUT, 1},
    {"FMIOGEM0FIFORXCLKTOPLBUFG", circt::hw::PortDirection::OUTPUT, 1},
    {"FMIOGEM0FIFOTXCLKTOPLBUFG", circt::hw::PortDirection::OUTPUT, 1},
    {"FMIOGEM1FIFORXCLKTOPLBUFG", circt::hw::PortDirection::OUTPUT, 1},
    {"FMIOGEM1FIFOTXCLKTOPLBUFG", circt::hw::PortDirection::OUTPUT, 1},
    {"FMIOGEM2FIFORXCLKTOPLBUFG", circt::hw::PortDirection::OUTPUT, 1},
    {"FMIOGEM2FIFOTXCLKTOPLBUFG", circt::hw::PortDirection::OUTPUT, 1},
    {"FMIOGEM3FIFORXCLKTOPLBUFG", circt::hw::PortDirection::OUTPUT, 1},
    {"FMIOGEM3FIFOTXCLKTOPLBUFG", circt::hw::PortDirection::OUTPUT, 1},
    {"FMIOGEMTSUCLKTOPLBUFG", circt::hw::PortDirection::OUTPUT, 1},
    {"FTMGPO", circt::hw::PortDirection::OUTPUT, 32},
    {"GDMA2PLCACK", circt::hw::PortDirection::OUTPUT, 8},
    {"GDMA2PLTVLD", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXIGP0ARADDR", circt::hw::PortDirection::OUTPUT, 40},
    {"MAXIGP0ARBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP0ARCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP0ARID", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP0ARLEN", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXIGP0ARLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0ARPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP0ARQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP0ARSIZE", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP0ARUSER", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP0ARVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0AWADDR", circt::hw::PortDirection::OUTPUT, 40},
    {"MAXIGP0AWBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP0AWCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP0AWID", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP0AWLEN", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXIGP0AWLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0AWPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP0AWQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP0AWSIZE", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP0AWUSER", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP0AWVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0BREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0RREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0WDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"MAXIGP0WLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP0WSTRB", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP0WVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1ARADDR", circt::hw::PortDirection::OUTPUT, 40},
    {"MAXIGP1ARBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP1ARCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP1ARID", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP1ARLEN", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXIGP1ARLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1ARPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP1ARQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP1ARSIZE", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP1ARUSER", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP1ARVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1AWADDR", circt::hw::PortDirection::OUTPUT, 40},
    {"MAXIGP1AWBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP1AWCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP1AWID", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP1AWLEN", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXIGP1AWLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1AWPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP1AWQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP1AWSIZE", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP1AWUSER", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP1AWVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1BREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1RREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1WDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"MAXIGP1WLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP1WSTRB", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP1WVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP2ARADDR", circt::hw::PortDirection::OUTPUT, 40},
    {"MAXIGP2ARBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP2ARCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP2ARID", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP2ARLEN", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXIGP2ARLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP2ARPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP2ARQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP2ARSIZE", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP2ARUSER", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP2ARVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP2AWADDR", circt::hw::PortDirection::OUTPUT, 40},
    {"MAXIGP2AWBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"MAXIGP2AWCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP2AWID", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP2AWLEN", circt::hw::PortDirection::OUTPUT, 8},
    {"MAXIGP2AWLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP2AWPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP2AWQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"MAXIGP2AWSIZE", circt::hw::PortDirection::OUTPUT, 3},
    {"MAXIGP2AWUSER", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP2AWVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP2BREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP2RREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP2WDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"MAXIGP2WLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"MAXIGP2WSTRB", circt::hw::PortDirection::OUTPUT, 16},
    {"MAXIGP2WVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"OSCRTCCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"PLCLK", circt::hw::PortDirection::OUTPUT, 4},
    {"PMUAIBAFIFMFPDREQ", circt::hw::PortDirection::OUTPUT, 1},
    {"PMUAIBAFIFMLPDREQ", circt::hw::PortDirection::OUTPUT, 1},
    {"PMUERRORTOPL", circt::hw::PortDirection::OUTPUT, 47},
    {"PMUPLGPO", circt::hw::PortDirection::OUTPUT, 32},
    {"PSPLEVENTO", circt::hw::PortDirection::OUTPUT, 1},
    {"PSPLIRQFPD", circt::hw::PortDirection::OUTPUT, 64},
    {"PSPLIRQLPD", circt::hw::PortDirection::OUTPUT, 100},
    {"PSPLSTANDBYWFE", circt::hw::PortDirection::OUTPUT, 4},
    {"PSPLSTANDBYWFI", circt::hw::PortDirection::OUTPUT, 4},
    {"PSPLTRACECTL", circt::hw::PortDirection::OUTPUT, 1},
    {"PSPLTRACEDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"PSPLTRIGACK", circt::hw::PortDirection::OUTPUT, 4},
    {"PSPLTRIGGER", circt::hw::PortDirection::OUTPUT, 4},
    {"PSS_ALTO_CORE_PAD_MGTTXN0OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTTXN1OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTTXN2OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTTXN3OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTTXP0OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTTXP1OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTTXP2OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTTXP3OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"PSS_ALTO_CORE_PAD_PADO", circt::hw::PortDirection::OUTPUT, 1},
    {"RPUEVENTO0", circt::hw::PortDirection::OUTPUT, 1},
    {"RPUEVENTO1", circt::hw::PortDirection::OUTPUT, 1},
    {"SACEFPDACADDR", circt::hw::PortDirection::OUTPUT, 44},
    {"SACEFPDACPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"SACEFPDACSNOOP", circt::hw::PortDirection::OUTPUT, 4},
    {"SACEFPDACVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SACEFPDARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SACEFPDAWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SACEFPDBID", circt::hw::PortDirection::OUTPUT, 6},
    {"SACEFPDBRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SACEFPDBUSER", circt::hw::PortDirection::OUTPUT, 1},
    {"SACEFPDBVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SACEFPDCDREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SACEFPDCRREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SACEFPDRDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"SACEFPDRID", circt::hw::PortDirection::OUTPUT, 6},
    {"SACEFPDRLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SACEFPDRRESP", circt::hw::PortDirection::OUTPUT, 4},
    {"SACEFPDRUSER", circt::hw::PortDirection::OUTPUT, 1},
    {"SACEFPDRVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SACEFPDWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPAWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPBID", circt::hw::PortDirection::OUTPUT, 5},
    {"SAXIACPBRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIACPBVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPRDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"SAXIACPRID", circt::hw::PortDirection::OUTPUT, 5},
    {"SAXIACPRLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPRRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIACPRVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIACPWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP0BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP0BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0RACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP0RCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP0RDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"SAXIGP0RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP0RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP0RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP0WACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP0WCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP0WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP1BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP1BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1RACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP1RCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP1RDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"SAXIGP1RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP1RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP1RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP1WACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP1WCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP1WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP2ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP2AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP2BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP2BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP2BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP2RACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP2RCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP2RDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"SAXIGP2RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP2RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP2RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP2RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP2WACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP2WCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP2WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP3ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP3AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP3BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP3BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP3BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP3RACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP3RCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP3RDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"SAXIGP3RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP3RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP3RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP3RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP3WACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP3WCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP3WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP4ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP4AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP4BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP4BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP4BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP4RACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP4RCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP4RDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"SAXIGP4RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP4RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP4RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP4RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP4WACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP4WCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP4WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP5ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP5AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP5BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP5BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP5BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP5RACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP5RCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP5RDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"SAXIGP5RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP5RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP5RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP5RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP5WACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP5WCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP5WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP6ARREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP6AWREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP6BID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP6BRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP6BVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP6RACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP6RCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP6RDATA", circt::hw::PortDirection::OUTPUT, 128},
    {"SAXIGP6RID", circt::hw::PortDirection::OUTPUT, 6},
    {"SAXIGP6RLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP6RRESP", circt::hw::PortDirection::OUTPUT, 2},
    {"SAXIGP6RVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"SAXIGP6WACOUNT", circt::hw::PortDirection::OUTPUT, 4},
    {"SAXIGP6WCOUNT", circt::hw::PortDirection::OUTPUT, 8},
    {"SAXIGP6WREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"PSS_ALTO_CORE_PAD_BOOTMODE", circt::hw::PortDirection::INOUT, 4},
    {"PSS_ALTO_CORE_PAD_CLK", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_DONEB", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_DRAMA", circt::hw::PortDirection::INOUT, 18},
    {"PSS_ALTO_CORE_PAD_DRAMACTN", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_DRAMALERTN", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_DRAMBA", circt::hw::PortDirection::INOUT, 2},
    {"PSS_ALTO_CORE_PAD_DRAMBG", circt::hw::PortDirection::INOUT, 2},
    {"PSS_ALTO_CORE_PAD_DRAMCK", circt::hw::PortDirection::INOUT, 2},
    {"PSS_ALTO_CORE_PAD_DRAMCKE", circt::hw::PortDirection::INOUT, 2},
    {"PSS_ALTO_CORE_PAD_DRAMCKN", circt::hw::PortDirection::INOUT, 2},
    {"PSS_ALTO_CORE_PAD_DRAMCSN", circt::hw::PortDirection::INOUT, 2},
    {"PSS_ALTO_CORE_PAD_DRAMDM", circt::hw::PortDirection::INOUT, 9},
    {"PSS_ALTO_CORE_PAD_DRAMDQ", circt::hw::PortDirection::INOUT, 72},
    {"PSS_ALTO_CORE_PAD_DRAMDQS", circt::hw::PortDirection::INOUT, 9},
    {"PSS_ALTO_CORE_PAD_DRAMDQSN", circt::hw::PortDirection::INOUT, 9},
    {"PSS_ALTO_CORE_PAD_DRAMODT", circt::hw::PortDirection::INOUT, 2},
    {"PSS_ALTO_CORE_PAD_DRAMPARITY", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_DRAMRAMRSTN", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_ERROROUT", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_ERRORSTATUS", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_INITB", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_JTAGTCK", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_JTAGTDI", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_JTAGTDO", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_JTAGTMS", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_MIO", circt::hw::PortDirection::INOUT, 78},
    {"PSS_ALTO_CORE_PAD_PORB", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_PROGB", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_RCALIBINOUT", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_SRSTB", circt::hw::PortDirection::INOUT, 1},
    {"PSS_ALTO_CORE_PAD_ZQ", circt::hw::PortDirection::INOUT, 1},
    {"ADMAFCICLK", circt::hw::PortDirection::INPUT, 8},
    {"AIBPMUAFIFMFPDACK", circt::hw::PortDirection::INPUT, 1},
    {"AIBPMUAFIFMLPDACK", circt::hw::PortDirection::INPUT, 1},
    {"DDRCEXTREFRESHRANK0REQ", circt::hw::PortDirection::INPUT, 1},
    {"DDRCEXTREFRESHRANK1REQ", circt::hw::PortDirection::INPUT, 1},
    {"DDRCREFRESHPLCLK", circt::hw::PortDirection::INPUT, 1},
    {"DPAUXDATAIN", circt::hw::PortDirection::INPUT, 1},
    {"DPEXTERNALCUSTOMEVENT1", circt::hw::PortDirection::INPUT, 1},
    {"DPEXTERNALCUSTOMEVENT2", circt::hw::PortDirection::INPUT, 1},
    {"DPEXTERNALVSYNCEVENT", circt::hw::PortDirection::INPUT, 1},
    {"DPHOTPLUGDETECT", circt::hw::PortDirection::INPUT, 1},
    {"DPLIVEGFXALPHAIN", circt::hw::PortDirection::INPUT, 8},
    {"DPLIVEGFXPIXEL1IN", circt::hw::PortDirection::INPUT, 36},
    {"DPLIVEVIDEOINDE", circt::hw::PortDirection::INPUT, 1},
    {"DPLIVEVIDEOINHSYNC", circt::hw::PortDirection::INPUT, 1},
    {"DPLIVEVIDEOINPIXEL1", circt::hw::PortDirection::INPUT, 36},
    {"DPLIVEVIDEOINVSYNC", circt::hw::PortDirection::INPUT, 1},
    {"DPMAXISMIXEDAUDIOTREADY", circt::hw::PortDirection::INPUT, 1},
    {"DPSAXISAUDIOCLK", circt::hw::PortDirection::INPUT, 1},
    {"DPSAXISAUDIOTDATA", circt::hw::PortDirection::INPUT, 32},
    {"DPSAXISAUDIOTID", circt::hw::PortDirection::INPUT, 1},
    {"DPSAXISAUDIOTVALID", circt::hw::PortDirection::INPUT, 1},
    {"DPVIDEOINCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOCAN0PHYRX", circt::hw::PortDirection::INPUT, 1},
    {"EMIOCAN1PHYRX", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0DMATXSTATUSTOG", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0EXTINTIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIICOL", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIICRS", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIIRXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIIRXD", circt::hw::PortDirection::INPUT, 8},
    {"EMIOENET0GMIIRXDV", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIIRXER", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0GMIITXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0MDIOI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0RXWOVERFLOW", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0TXRCONTROL", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0TXRDATA", circt::hw::PortDirection::INPUT, 8},
    {"EMIOENET0TXRDATARDY", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0TXREOP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0TXRERR", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0TXRFLUSHED", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0TXRSOP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0TXRUNDERFLOW", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET0TXRVALID", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1DMATXSTATUSTOG", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1EXTINTIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIICOL", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIICRS", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIIRXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIIRXD", circt::hw::PortDirection::INPUT, 8},
    {"EMIOENET1GMIIRXDV", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIIRXER", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1GMIITXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1MDIOI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1RXWOVERFLOW", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1TXRCONTROL", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1TXRDATA", circt::hw::PortDirection::INPUT, 8},
    {"EMIOENET1TXRDATARDY", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1TXREOP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1TXRERR", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1TXRFLUSHED", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1TXRSOP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1TXRUNDERFLOW", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET1TXRVALID", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2DMATXSTATUSTOG", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2EXTINTIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2GMIICOL", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2GMIICRS", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2GMIIRXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2GMIIRXD", circt::hw::PortDirection::INPUT, 8},
    {"EMIOENET2GMIIRXDV", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2GMIIRXER", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2GMIITXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2MDIOI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2RXWOVERFLOW", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2TXRCONTROL", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2TXRDATA", circt::hw::PortDirection::INPUT, 8},
    {"EMIOENET2TXRDATARDY", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2TXREOP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2TXRERR", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2TXRFLUSHED", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2TXRSOP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2TXRUNDERFLOW", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET2TXRVALID", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3DMATXSTATUSTOG", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3EXTINTIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3GMIICOL", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3GMIICRS", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3GMIIRXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3GMIIRXD", circt::hw::PortDirection::INPUT, 8},
    {"EMIOENET3GMIIRXDV", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3GMIIRXER", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3GMIITXCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3MDIOI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3RXWOVERFLOW", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3TXRCONTROL", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3TXRDATA", circt::hw::PortDirection::INPUT, 8},
    {"EMIOENET3TXRDATARDY", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3TXREOP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3TXRERR", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3TXRFLUSHED", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3TXRSOP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3TXRUNDERFLOW", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENET3TXRVALID", circt::hw::PortDirection::INPUT, 1},
    {"EMIOENETTSUCLK", circt::hw::PortDirection::INPUT, 1},
    {"EMIOGEM0TSUINCCTRL", circt::hw::PortDirection::INPUT, 2},
    {"EMIOGEM1TSUINCCTRL", circt::hw::PortDirection::INPUT, 2},
    {"EMIOGEM2TSUINCCTRL", circt::hw::PortDirection::INPUT, 2},
    {"EMIOGEM3TSUINCCTRL", circt::hw::PortDirection::INPUT, 2},
    {"EMIOGPIOI", circt::hw::PortDirection::INPUT, 96},
    {"EMIOHUBPORTOVERCRNTUSB20", circt::hw::PortDirection::INPUT, 1},
    {"EMIOHUBPORTOVERCRNTUSB21", circt::hw::PortDirection::INPUT, 1},
    {"EMIOHUBPORTOVERCRNTUSB30", circt::hw::PortDirection::INPUT, 1},
    {"EMIOHUBPORTOVERCRNTUSB31", circt::hw::PortDirection::INPUT, 1},
    {"EMIOI2C0SCLI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOI2C0SDAI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOI2C1SCLI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOI2C1SDAI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO0CDN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO0CMDIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO0DATAIN", circt::hw::PortDirection::INPUT, 8},
    {"EMIOSDIO0FBCLKIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO0WP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO1CDN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO1CMDIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO1DATAIN", circt::hw::PortDirection::INPUT, 8},
    {"EMIOSDIO1FBCLKIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSDIO1WP", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI0MI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI0SCLKI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI0SI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI0SSIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI1MI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI1SCLKI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI1SI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOSPI1SSIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOTTC0CLKI", circt::hw::PortDirection::INPUT, 3},
    {"EMIOTTC1CLKI", circt::hw::PortDirection::INPUT, 3},
    {"EMIOTTC2CLKI", circt::hw::PortDirection::INPUT, 3},
    {"EMIOTTC3CLKI", circt::hw::PortDirection::INPUT, 3},
    {"EMIOUART0CTSN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART0DCDN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART0DSRN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART0RIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART0RX", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART1CTSN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART1DCDN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART1DSRN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART1RIN", circt::hw::PortDirection::INPUT, 1},
    {"EMIOUART1RX", circt::hw::PortDirection::INPUT, 1},
    {"EMIOWDT0CLKI", circt::hw::PortDirection::INPUT, 1},
    {"EMIOWDT1CLKI", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM0FIFORXCLKFROMPL", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM0FIFOTXCLKFROMPL", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM0SIGNALDETECT", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM1FIFORXCLKFROMPL", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM1FIFOTXCLKFROMPL", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM1SIGNALDETECT", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM2FIFORXCLKFROMPL", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM2FIFOTXCLKFROMPL", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM2SIGNALDETECT", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM3FIFORXCLKFROMPL", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM3FIFOTXCLKFROMPL", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEM3SIGNALDETECT", circt::hw::PortDirection::INPUT, 1},
    {"FMIOGEMTSUCLKFROMPL", circt::hw::PortDirection::INPUT, 1},
    {"FTMGPI", circt::hw::PortDirection::INPUT, 32},
    {"GDMAFCICLK", circt::hw::PortDirection::INPUT, 8},
    {"MAXIGP0ACLK", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0ARREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0AWREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0BID", circt::hw::PortDirection::INPUT, 16},
    {"MAXIGP0BRESP", circt::hw::PortDirection::INPUT, 2},
    {"MAXIGP0BVALID", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0RDATA", circt::hw::PortDirection::INPUT, 128},
    {"MAXIGP0RID", circt::hw::PortDirection::INPUT, 16},
    {"MAXIGP0RLAST", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0RRESP", circt::hw::PortDirection::INPUT, 2},
    {"MAXIGP0RVALID", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP0WREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1ACLK", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1ARREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1AWREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1BID", circt::hw::PortDirection::INPUT, 16},
    {"MAXIGP1BRESP", circt::hw::PortDirection::INPUT, 2},
    {"MAXIGP1BVALID", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1RDATA", circt::hw::PortDirection::INPUT, 128},
    {"MAXIGP1RID", circt::hw::PortDirection::INPUT, 16},
    {"MAXIGP1RLAST", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1RRESP", circt::hw::PortDirection::INPUT, 2},
    {"MAXIGP1RVALID", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP1WREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP2ACLK", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP2ARREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP2AWREADY", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP2BID", circt::hw::PortDirection::INPUT, 16},
    {"MAXIGP2BRESP", circt::hw::PortDirection::INPUT, 2},
    {"MAXIGP2BVALID", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP2RDATA", circt::hw::PortDirection::INPUT, 128},
    {"MAXIGP2RID", circt::hw::PortDirection::INPUT, 16},
    {"MAXIGP2RLAST", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP2RRESP", circt::hw::PortDirection::INPUT, 2},
    {"MAXIGP2RVALID", circt::hw::PortDirection::INPUT, 1},
    {"MAXIGP2WREADY", circt::hw::PortDirection::INPUT, 1},
    {"NFIQ0LPDRPU", circt::hw::PortDirection::INPUT, 1},
    {"NFIQ1LPDRPU", circt::hw::PortDirection::INPUT, 1},
    {"NIRQ0LPDRPU", circt::hw::PortDirection::INPUT, 1},
    {"NIRQ1LPDRPU", circt::hw::PortDirection::INPUT, 1},
    {"PL2ADMACVLD", circt::hw::PortDirection::INPUT, 8},
    {"PL2ADMATACK", circt::hw::PortDirection::INPUT, 8},
    {"PL2GDMACVLD", circt::hw::PortDirection::INPUT, 8},
    {"PL2GDMATACK", circt::hw::PortDirection::INPUT, 8},
    {"PLACECLK", circt::hw::PortDirection::INPUT, 1},
    {"PLACPINACT", circt::hw::PortDirection::INPUT, 1},
    {"PLFPGASTOP", circt::hw::PortDirection::INPUT, 4},
    {"PLLAUXREFCLKFPD", circt::hw::PortDirection::INPUT, 3},
    {"PLLAUXREFCLKLPD", circt::hw::PortDirection::INPUT, 2},
    {"PLPMUGPI", circt::hw::PortDirection::INPUT, 32},
    {"PLPSAPUGICFIQ", circt::hw::PortDirection::INPUT, 4},
    {"PLPSAPUGICIRQ", circt::hw::PortDirection::INPUT, 4},
    {"PLPSEVENTI", circt::hw::PortDirection::INPUT, 1},
    {"PLPSIRQ0", circt::hw::PortDirection::INPUT, 8},
    {"PLPSIRQ1", circt::hw::PortDirection::INPUT, 8},
    {"PLPSTRACECLK", circt::hw::PortDirection::INPUT, 1},
    {"PLPSTRIGACK", circt::hw::PortDirection::INPUT, 4},
    {"PLPSTRIGGER", circt::hw::PortDirection::INPUT, 4},
    {"PMUERRORFROMPL", circt::hw::PortDirection::INPUT, 4},
    {"PSS_ALTO_CORE_PAD_MGTRXN0IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTRXN1IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTRXN2IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTRXN3IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTRXP0IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTRXP1IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTRXP2IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_MGTRXP3IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_PADI", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_REFN0IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_REFN1IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_REFN2IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_REFN3IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_REFP0IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_REFP1IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_REFP2IN", circt::hw::PortDirection::INPUT, 1},
    {"PSS_ALTO_CORE_PAD_REFP3IN", circt::hw::PortDirection::INPUT, 1},
    {"RPUEVENTI0", circt::hw::PortDirection::INPUT, 1},
    {"RPUEVENTI1", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDACREADY", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDARADDR", circt::hw::PortDirection::INPUT, 44},
    {"SACEFPDARBAR", circt::hw::PortDirection::INPUT, 2},
    {"SACEFPDARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SACEFPDARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SACEFPDARDOMAIN", circt::hw::PortDirection::INPUT, 2},
    {"SACEFPDARID", circt::hw::PortDirection::INPUT, 6},
    {"SACEFPDARLEN", circt::hw::PortDirection::INPUT, 8},
    {"SACEFPDARLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SACEFPDARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SACEFPDARREGION", circt::hw::PortDirection::INPUT, 4},
    {"SACEFPDARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SACEFPDARSNOOP", circt::hw::PortDirection::INPUT, 4},
    {"SACEFPDARUSER", circt::hw::PortDirection::INPUT, 16},
    {"SACEFPDARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDAWADDR", circt::hw::PortDirection::INPUT, 44},
    {"SACEFPDAWBAR", circt::hw::PortDirection::INPUT, 2},
    {"SACEFPDAWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SACEFPDAWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SACEFPDAWDOMAIN", circt::hw::PortDirection::INPUT, 2},
    {"SACEFPDAWID", circt::hw::PortDirection::INPUT, 6},
    {"SACEFPDAWLEN", circt::hw::PortDirection::INPUT, 8},
    {"SACEFPDAWLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDAWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SACEFPDAWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SACEFPDAWREGION", circt::hw::PortDirection::INPUT, 4},
    {"SACEFPDAWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SACEFPDAWSNOOP", circt::hw::PortDirection::INPUT, 3},
    {"SACEFPDAWUSER", circt::hw::PortDirection::INPUT, 16},
    {"SACEFPDAWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDBREADY", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDCDDATA", circt::hw::PortDirection::INPUT, 128},
    {"SACEFPDCDLAST", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDCDVALID", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDCRRESP", circt::hw::PortDirection::INPUT, 5},
    {"SACEFPDCRVALID", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDRACK", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDRREADY", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDWACK", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDWDATA", circt::hw::PortDirection::INPUT, 128},
    {"SACEFPDWLAST", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDWSTRB", circt::hw::PortDirection::INPUT, 16},
    {"SACEFPDWUSER", circt::hw::PortDirection::INPUT, 1},
    {"SACEFPDWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPACLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPARADDR", circt::hw::PortDirection::INPUT, 40},
    {"SAXIACPARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIACPARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIACPARID", circt::hw::PortDirection::INPUT, 5},
    {"SAXIACPARLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIACPARLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIACPARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIACPARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIACPARUSER", circt::hw::PortDirection::INPUT, 2},
    {"SAXIACPARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPAWADDR", circt::hw::PortDirection::INPUT, 40},
    {"SAXIACPAWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIACPAWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIACPAWID", circt::hw::PortDirection::INPUT, 5},
    {"SAXIACPAWLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIACPAWLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPAWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIACPAWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIACPAWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIACPAWUSER", circt::hw::PortDirection::INPUT, 2},
    {"SAXIACPAWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPBREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPRREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPWDATA", circt::hw::PortDirection::INPUT, 128},
    {"SAXIACPWLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIACPWSTRB", circt::hw::PortDirection::INPUT, 16},
    {"SAXIACPWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0ARADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP0ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP0ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP0ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP0ARLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP0ARLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP0ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP0ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP0ARUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0AWADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP0AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP0AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP0AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP0AWLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP0AWLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP0AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP0AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP0AWUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0RCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0WCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0WDATA", circt::hw::PortDirection::INPUT, 128},
    {"SAXIGP0WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP0WSTRB", circt::hw::PortDirection::INPUT, 16},
    {"SAXIGP0WVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1ARADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP1ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP1ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP1ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP1ARLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP1ARLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP1ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP1ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP1ARUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1AWADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP1AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP1AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP1AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP1AWLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP1AWLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP1AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP1AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP1AWUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1RCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1WCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1WDATA", circt::hw::PortDirection::INPUT, 128},
    {"SAXIGP1WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP1WSTRB", circt::hw::PortDirection::INPUT, 16},
    {"SAXIGP1WVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2ARADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP2ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP2ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP2ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP2ARLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP2ARLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP2ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP2ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP2ARUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2AWADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP2AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP2AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP2AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP2AWLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP2AWLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP2AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP2AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP2AWUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2RCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2WCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2WDATA", circt::hw::PortDirection::INPUT, 128},
    {"SAXIGP2WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP2WSTRB", circt::hw::PortDirection::INPUT, 16},
    {"SAXIGP2WVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3ARADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP3ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP3ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP3ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP3ARLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP3ARLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP3ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP3ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP3ARUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3AWADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP3AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP3AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP3AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP3AWLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP3AWLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP3AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP3AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP3AWUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3RCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3WCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3WDATA", circt::hw::PortDirection::INPUT, 128},
    {"SAXIGP3WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP3WSTRB", circt::hw::PortDirection::INPUT, 16},
    {"SAXIGP3WVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4ARADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP4ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP4ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP4ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP4ARLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP4ARLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP4ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP4ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP4ARUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4AWADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP4AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP4AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP4AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP4AWLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP4AWLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP4AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP4AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP4AWUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4RCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4WCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4WDATA", circt::hw::PortDirection::INPUT, 128},
    {"SAXIGP4WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP4WSTRB", circt::hw::PortDirection::INPUT, 16},
    {"SAXIGP4WVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5ARADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP5ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP5ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP5ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP5ARLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP5ARLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP5ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP5ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP5ARUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5AWADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP5AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP5AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP5AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP5AWLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP5AWLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP5AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP5AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP5AWUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5RCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5WCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5WDATA", circt::hw::PortDirection::INPUT, 128},
    {"SAXIGP5WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP5WSTRB", circt::hw::PortDirection::INPUT, 16},
    {"SAXIGP5WVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6ARADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP6ARBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP6ARCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP6ARID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP6ARLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP6ARLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6ARPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP6ARQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP6ARSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP6ARUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6ARVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6AWADDR", circt::hw::PortDirection::INPUT, 49},
    {"SAXIGP6AWBURST", circt::hw::PortDirection::INPUT, 2},
    {"SAXIGP6AWCACHE", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP6AWID", circt::hw::PortDirection::INPUT, 6},
    {"SAXIGP6AWLEN", circt::hw::PortDirection::INPUT, 8},
    {"SAXIGP6AWLOCK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6AWPROT", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP6AWQOS", circt::hw::PortDirection::INPUT, 4},
    {"SAXIGP6AWSIZE", circt::hw::PortDirection::INPUT, 3},
    {"SAXIGP6AWUSER", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6AWVALID", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6BREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6RCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6RREADY", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6WCLK", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6WDATA", circt::hw::PortDirection::INPUT, 128},
    {"SAXIGP6WLAST", circt::hw::PortDirection::INPUT, 1},
    {"SAXIGP6WSTRB", circt::hw::PortDirection::INPUT, 16},
    {"SAXIGP6WVALID", circt::hw::PortDirection::INPUT, 1},
    {"STMEVENT", circt::hw::PortDirection::INPUT, 60},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PULLDOWN::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::PULLUP::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM128X1D::primitivePortInfos = {
    {"DPO", circt::hw::PortDirection::OUTPUT, 1},
    {"SPO", circt::hw::PortDirection::OUTPUT, 1},
    {"A", circt::hw::PortDirection::INPUT, 7},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"DPRA", circt::hw::PortDirection::INPUT, 7},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM128X1S::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"A0", circt::hw::PortDirection::INPUT, 1},
    {"A1", circt::hw::PortDirection::INPUT, 1},
    {"A2", circt::hw::PortDirection::INPUT, 1},
    {"A3", circt::hw::PortDirection::INPUT, 1},
    {"A4", circt::hw::PortDirection::INPUT, 1},
    {"A5", circt::hw::PortDirection::INPUT, 1},
    {"A6", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM256X1D::primitivePortInfos = {
    {"DPO", circt::hw::PortDirection::OUTPUT, 1},
    {"SPO", circt::hw::PortDirection::OUTPUT, 1},
    {"A", circt::hw::PortDirection::INPUT, 8},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"DPRA", circt::hw::PortDirection::INPUT, 8},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM256X1S::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"A", circt::hw::PortDirection::INPUT, 8},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM32M::primitivePortInfos = {
    {"DOA", circt::hw::PortDirection::OUTPUT, 2},
    {"DOB", circt::hw::PortDirection::OUTPUT, 2},
    {"DOC", circt::hw::PortDirection::OUTPUT, 2},
    {"DOD", circt::hw::PortDirection::OUTPUT, 2},
    {"ADDRA", circt::hw::PortDirection::INPUT, 5},
    {"ADDRB", circt::hw::PortDirection::INPUT, 5},
    {"ADDRC", circt::hw::PortDirection::INPUT, 5},
    {"ADDRD", circt::hw::PortDirection::INPUT, 5},
    {"DIA", circt::hw::PortDirection::INPUT, 2},
    {"DIB", circt::hw::PortDirection::INPUT, 2},
    {"DIC", circt::hw::PortDirection::INPUT, 2},
    {"DID", circt::hw::PortDirection::INPUT, 2},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM32M16::primitivePortInfos = {
    {"DOA", circt::hw::PortDirection::OUTPUT, 2},
    {"DOB", circt::hw::PortDirection::OUTPUT, 2},
    {"DOC", circt::hw::PortDirection::OUTPUT, 2},
    {"DOD", circt::hw::PortDirection::OUTPUT, 2},
    {"DOE", circt::hw::PortDirection::OUTPUT, 2},
    {"DOF", circt::hw::PortDirection::OUTPUT, 2},
    {"DOG", circt::hw::PortDirection::OUTPUT, 2},
    {"DOH", circt::hw::PortDirection::OUTPUT, 2},
    {"ADDRA", circt::hw::PortDirection::INPUT, 5},
    {"ADDRB", circt::hw::PortDirection::INPUT, 5},
    {"ADDRC", circt::hw::PortDirection::INPUT, 5},
    {"ADDRD", circt::hw::PortDirection::INPUT, 5},
    {"ADDRE", circt::hw::PortDirection::INPUT, 5},
    {"ADDRF", circt::hw::PortDirection::INPUT, 5},
    {"ADDRG", circt::hw::PortDirection::INPUT, 5},
    {"ADDRH", circt::hw::PortDirection::INPUT, 5},
    {"DIA", circt::hw::PortDirection::INPUT, 2},
    {"DIB", circt::hw::PortDirection::INPUT, 2},
    {"DIC", circt::hw::PortDirection::INPUT, 2},
    {"DID", circt::hw::PortDirection::INPUT, 2},
    {"DIE", circt::hw::PortDirection::INPUT, 2},
    {"DIF", circt::hw::PortDirection::INPUT, 2},
    {"DIG", circt::hw::PortDirection::INPUT, 2},
    {"DIH", circt::hw::PortDirection::INPUT, 2},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM32X16DR8::primitivePortInfos = {
    {"DOA", circt::hw::PortDirection::OUTPUT, 1},
    {"DOB", circt::hw::PortDirection::OUTPUT, 1},
    {"DOC", circt::hw::PortDirection::OUTPUT, 1},
    {"DOD", circt::hw::PortDirection::OUTPUT, 1},
    {"DOE", circt::hw::PortDirection::OUTPUT, 1},
    {"DOF", circt::hw::PortDirection::OUTPUT, 1},
    {"DOG", circt::hw::PortDirection::OUTPUT, 1},
    {"DOH", circt::hw::PortDirection::OUTPUT, 2},
    {"ADDRA", circt::hw::PortDirection::INPUT, 6},
    {"ADDRB", circt::hw::PortDirection::INPUT, 6},
    {"ADDRC", circt::hw::PortDirection::INPUT, 6},
    {"ADDRD", circt::hw::PortDirection::INPUT, 6},
    {"ADDRE", circt::hw::PortDirection::INPUT, 6},
    {"ADDRF", circt::hw::PortDirection::INPUT, 6},
    {"ADDRG", circt::hw::PortDirection::INPUT, 6},
    {"ADDRH", circt::hw::PortDirection::INPUT, 5},
    {"DIA", circt::hw::PortDirection::INPUT, 2},
    {"DIB", circt::hw::PortDirection::INPUT, 2},
    {"DIC", circt::hw::PortDirection::INPUT, 2},
    {"DID", circt::hw::PortDirection::INPUT, 2},
    {"DIE", circt::hw::PortDirection::INPUT, 2},
    {"DIF", circt::hw::PortDirection::INPUT, 2},
    {"DIG", circt::hw::PortDirection::INPUT, 2},
    {"DIH", circt::hw::PortDirection::INPUT, 2},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM32X1D::primitivePortInfos = {
    {"DPO", circt::hw::PortDirection::OUTPUT, 1},
    {"SPO", circt::hw::PortDirection::OUTPUT, 1},
    {"A0", circt::hw::PortDirection::INPUT, 1},
    {"A1", circt::hw::PortDirection::INPUT, 1},
    {"A2", circt::hw::PortDirection::INPUT, 1},
    {"A3", circt::hw::PortDirection::INPUT, 1},
    {"A4", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"DPRA0", circt::hw::PortDirection::INPUT, 1},
    {"DPRA1", circt::hw::PortDirection::INPUT, 1},
    {"DPRA2", circt::hw::PortDirection::INPUT, 1},
    {"DPRA3", circt::hw::PortDirection::INPUT, 1},
    {"DPRA4", circt::hw::PortDirection::INPUT, 1},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM32X1S::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"A0", circt::hw::PortDirection::INPUT, 1},
    {"A1", circt::hw::PortDirection::INPUT, 1},
    {"A2", circt::hw::PortDirection::INPUT, 1},
    {"A3", circt::hw::PortDirection::INPUT, 1},
    {"A4", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM512X1S::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"A", circt::hw::PortDirection::INPUT, 9},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM64M::primitivePortInfos = {
    {"DOA", circt::hw::PortDirection::OUTPUT, 1},
    {"DOB", circt::hw::PortDirection::OUTPUT, 1},
    {"DOC", circt::hw::PortDirection::OUTPUT, 1},
    {"DOD", circt::hw::PortDirection::OUTPUT, 1},
    {"ADDRA", circt::hw::PortDirection::INPUT, 6},
    {"ADDRB", circt::hw::PortDirection::INPUT, 6},
    {"ADDRC", circt::hw::PortDirection::INPUT, 6},
    {"ADDRD", circt::hw::PortDirection::INPUT, 6},
    {"DIA", circt::hw::PortDirection::INPUT, 1},
    {"DIB", circt::hw::PortDirection::INPUT, 1},
    {"DIC", circt::hw::PortDirection::INPUT, 1},
    {"DID", circt::hw::PortDirection::INPUT, 1},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM64M8::primitivePortInfos = {
    {"DOA", circt::hw::PortDirection::OUTPUT, 1},
    {"DOB", circt::hw::PortDirection::OUTPUT, 1},
    {"DOC", circt::hw::PortDirection::OUTPUT, 1},
    {"DOD", circt::hw::PortDirection::OUTPUT, 1},
    {"DOE", circt::hw::PortDirection::OUTPUT, 1},
    {"DOF", circt::hw::PortDirection::OUTPUT, 1},
    {"DOG", circt::hw::PortDirection::OUTPUT, 1},
    {"DOH", circt::hw::PortDirection::OUTPUT, 1},
    {"ADDRA", circt::hw::PortDirection::INPUT, 6},
    {"ADDRB", circt::hw::PortDirection::INPUT, 6},
    {"ADDRC", circt::hw::PortDirection::INPUT, 6},
    {"ADDRD", circt::hw::PortDirection::INPUT, 6},
    {"ADDRE", circt::hw::PortDirection::INPUT, 6},
    {"ADDRF", circt::hw::PortDirection::INPUT, 6},
    {"ADDRG", circt::hw::PortDirection::INPUT, 6},
    {"ADDRH", circt::hw::PortDirection::INPUT, 6},
    {"DIA", circt::hw::PortDirection::INPUT, 1},
    {"DIB", circt::hw::PortDirection::INPUT, 1},
    {"DIC", circt::hw::PortDirection::INPUT, 1},
    {"DID", circt::hw::PortDirection::INPUT, 1},
    {"DIE", circt::hw::PortDirection::INPUT, 1},
    {"DIF", circt::hw::PortDirection::INPUT, 1},
    {"DIG", circt::hw::PortDirection::INPUT, 1},
    {"DIH", circt::hw::PortDirection::INPUT, 1},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM64X1D::primitivePortInfos = {
    {"DPO", circt::hw::PortDirection::OUTPUT, 1},
    {"SPO", circt::hw::PortDirection::OUTPUT, 1},
    {"A0", circt::hw::PortDirection::INPUT, 1},
    {"A1", circt::hw::PortDirection::INPUT, 1},
    {"A2", circt::hw::PortDirection::INPUT, 1},
    {"A3", circt::hw::PortDirection::INPUT, 1},
    {"A4", circt::hw::PortDirection::INPUT, 1},
    {"A5", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"DPRA0", circt::hw::PortDirection::INPUT, 1},
    {"DPRA1", circt::hw::PortDirection::INPUT, 1},
    {"DPRA2", circt::hw::PortDirection::INPUT, 1},
    {"DPRA3", circt::hw::PortDirection::INPUT, 1},
    {"DPRA4", circt::hw::PortDirection::INPUT, 1},
    {"DPRA5", circt::hw::PortDirection::INPUT, 1},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM64X1S::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"A0", circt::hw::PortDirection::INPUT, 1},
    {"A1", circt::hw::PortDirection::INPUT, 1},
    {"A2", circt::hw::PortDirection::INPUT, 1},
    {"A3", circt::hw::PortDirection::INPUT, 1},
    {"A4", circt::hw::PortDirection::INPUT, 1},
    {"A5", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAM64X8SW::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 8},
    {"A", circt::hw::PortDirection::INPUT, 6},
    {"D", circt::hw::PortDirection::INPUT, 1},
    {"WCLK", circt::hw::PortDirection::INPUT, 1},
    {"WE", circt::hw::PortDirection::INPUT, 1},
    {"WSEL", circt::hw::PortDirection::INPUT, 3},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::RAMB18E1::primitivePortInfos = {
    {"DOADO", circt::hw::PortDirection::OUTPUT, 16},
    {"DOBDO", circt::hw::PortDirection::OUTPUT, 16},
    {"DOPADOP", circt::hw::PortDirection::OUTPUT, 2},
    {"DOPBDOP", circt::hw::PortDirection::OUTPUT, 2},
    {"CLKARDCLK", circt::hw::PortDirection::INPUT, 1},
    {"CLKBWRCLK", circt::hw::PortDirection::INPUT, 1},
    {"ENARDEN", circt::hw::PortDirection::INPUT, 1},
    {"ENBWREN", circt::hw::PortDirection::INPUT, 1},
    {"REGCEAREGCE", circt::hw::PortDirection::INPUT, 1},
    {"REGCEB", circt::hw::PortDirection::INPUT, 1},
    {"RSTRAMARSTRAM", circt::hw::PortDirection::INPUT, 1},
    {"RSTRAMB", circt::hw::PortDirection::INPUT, 1},
    {"RSTREGARSTREG", circt::hw::PortDirection::INPUT, 1},
    {"RSTREGB", circt::hw::PortDirection::INPUT, 1},
    {"ADDRARDADDR", circt::hw::PortDirection::INPUT, 14},
    {"ADDRBWRADDR", circt::hw::PortDirection::INPUT, 14},
    {"DIADI", circt::hw::PortDirection::INPUT, 16},
    {"DIBDI", circt::hw::PortDirection::INPUT, 16},
    {"DIPADIP", circt::hw::PortDirection::INPUT, 2},
    {"DIPBDIP", circt::hw::PortDirection::INPUT, 2},
    {"WEA", circt::hw::PortDirection::INPUT, 2},
    {"WEBWE", circt::hw::PortDirection::INPUT, 4},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::SIMuCONFIGE3::primitivePortInfos = {
    {"AVAIL", circt::hw::PortDirection::OUTPUT, 1},
    {"CSOB", circt::hw::PortDirection::OUTPUT, 1},
    {"PRDONE", circt::hw::PortDirection::OUTPUT, 1},
    {"PRERROR", circt::hw::PortDirection::OUTPUT, 1},
    {"DONE", circt::hw::PortDirection::INOUT, 1},
    {"CCLK", circt::hw::PortDirection::INPUT, 1},
    {"CSB", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INOUT, 32},
    {"INITB", circt::hw::PortDirection::INOUT, 1},
    {"M", circt::hw::PortDirection::INPUT, 3},
    {"PROGB", circt::hw::PortDirection::INPUT, 1},
    {"RDWRB", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::SRL16E::primitivePortInfos = {
    {"Q", circt::hw::PortDirection::OUTPUT, 1},
    {"A0", circt::hw::PortDirection::INPUT, 1},
    {"A1", circt::hw::PortDirection::INPUT, 1},
    {"A2", circt::hw::PortDirection::INPUT, 1},
    {"A3", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::SRLC16E::primitivePortInfos = {
    {"Q", circt::hw::PortDirection::OUTPUT, 1},
    {"Q15", circt::hw::PortDirection::OUTPUT, 1},
    {"A0", circt::hw::PortDirection::INPUT, 1},
    {"A1", circt::hw::PortDirection::INPUT, 1},
    {"A2", circt::hw::PortDirection::INPUT, 1},
    {"A3", circt::hw::PortDirection::INPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::SRLC32E::primitivePortInfos = {
    {"Q", circt::hw::PortDirection::OUTPUT, 1},
    {"Q31", circt::hw::PortDirection::OUTPUT, 1},
    {"A", circt::hw::PortDirection::INPUT, 5},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"D", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::STARTUPE2::primitivePortInfos = {
    {"CFGCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"EOS", circt::hw::PortDirection::OUTPUT, 1},
    {"PREQ", circt::hw::PortDirection::OUTPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"GSR", circt::hw::PortDirection::INPUT, 1},
    {"GTS", circt::hw::PortDirection::INPUT, 1},
    {"KEYCLEARB", circt::hw::PortDirection::INPUT, 1},
    {"PACK", circt::hw::PortDirection::INPUT, 1},
    {"USRCCLKO", circt::hw::PortDirection::INPUT, 1},
    {"USRCCLKTS", circt::hw::PortDirection::INPUT, 1},
    {"USRDONEO", circt::hw::PortDirection::INPUT, 1},
    {"USRDONETS", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::STARTUPE3::primitivePortInfos = {
    {"CFGCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"CFGMCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"DI", circt::hw::PortDirection::OUTPUT, 4},
    {"EOS", circt::hw::PortDirection::OUTPUT, 1},
    {"PREQ", circt::hw::PortDirection::OUTPUT, 1},
    {"DO", circt::hw::PortDirection::INPUT, 4},
    {"DTS", circt::hw::PortDirection::INPUT, 4},
    {"FCSBO", circt::hw::PortDirection::INPUT, 1},
    {"FCSBTS", circt::hw::PortDirection::INPUT, 1},
    {"GSR", circt::hw::PortDirection::INPUT, 1},
    {"GTS", circt::hw::PortDirection::INPUT, 1},
    {"KEYCLEARB", circt::hw::PortDirection::INPUT, 1},
    {"PACK", circt::hw::PortDirection::INPUT, 1},
    {"USRCCLKO", circt::hw::PortDirection::INPUT, 1},
    {"USRCCLKTS", circt::hw::PortDirection::INPUT, 1},
    {"USRDONEO", circt::hw::PortDirection::INPUT, 1},
    {"USRDONETS", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::SYSMONE1::primitivePortInfos = {
    {"ALM", circt::hw::PortDirection::OUTPUT, 16},
    {"BUSY", circt::hw::PortDirection::OUTPUT, 1},
    {"CHANNEL", circt::hw::PortDirection::OUTPUT, 6},
    {"DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"EOC", circt::hw::PortDirection::OUTPUT, 1},
    {"EOS", circt::hw::PortDirection::OUTPUT, 1},
    {"I2C_SCLK_TS", circt::hw::PortDirection::OUTPUT, 1},
    {"I2C_SDA_TS", circt::hw::PortDirection::OUTPUT, 1},
    {"JTAGBUSY", circt::hw::PortDirection::OUTPUT, 1},
    {"JTAGLOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"JTAGMODIFIED", circt::hw::PortDirection::OUTPUT, 1},
    {"MUXADDR", circt::hw::PortDirection::OUTPUT, 5},
    {"OT", circt::hw::PortDirection::OUTPUT, 1},
    {"CONVST", circt::hw::PortDirection::INPUT, 1},
    {"CONVSTCLK", circt::hw::PortDirection::INPUT, 1},
    {"DADDR", circt::hw::PortDirection::INPUT, 8},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"I2C_SCLK", circt::hw::PortDirection::INPUT, 1},
    {"I2C_SDA", circt::hw::PortDirection::INPUT, 1},
    {"RESET", circt::hw::PortDirection::INPUT, 1},
    {"VAUXN", circt::hw::PortDirection::INPUT, 16},
    {"VAUXP", circt::hw::PortDirection::INPUT, 16},
    {"VN", circt::hw::PortDirection::INPUT, 1},
    {"VP", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::SYSMONE4::primitivePortInfos = {
    {"ADC_DATA", circt::hw::PortDirection::OUTPUT, 16},
    {"ALM", circt::hw::PortDirection::OUTPUT, 16},
    {"BUSY", circt::hw::PortDirection::OUTPUT, 1},
    {"CHANNEL", circt::hw::PortDirection::OUTPUT, 6},
    {"DO", circt::hw::PortDirection::OUTPUT, 16},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"EOC", circt::hw::PortDirection::OUTPUT, 1},
    {"EOS", circt::hw::PortDirection::OUTPUT, 1},
    {"I2C_SCLK_TS", circt::hw::PortDirection::OUTPUT, 1},
    {"I2C_SDA_TS", circt::hw::PortDirection::OUTPUT, 1},
    {"JTAGBUSY", circt::hw::PortDirection::OUTPUT, 1},
    {"JTAGLOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"JTAGMODIFIED", circt::hw::PortDirection::OUTPUT, 1},
    {"MUXADDR", circt::hw::PortDirection::OUTPUT, 5},
    {"OT", circt::hw::PortDirection::OUTPUT, 1},
    {"SMBALERT_TS", circt::hw::PortDirection::OUTPUT, 1},
    {"CONVST", circt::hw::PortDirection::INPUT, 1},
    {"CONVSTCLK", circt::hw::PortDirection::INPUT, 1},
    {"DADDR", circt::hw::PortDirection::INPUT, 8},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"I2C_SCLK", circt::hw::PortDirection::INPUT, 1},
    {"I2C_SDA", circt::hw::PortDirection::INPUT, 1},
    {"RESET", circt::hw::PortDirection::INPUT, 1},
    {"VAUXN", circt::hw::PortDirection::INPUT, 16},
    {"VAUXP", circt::hw::PortDirection::INPUT, 16},
    {"VN", circt::hw::PortDirection::INPUT, 1},
    {"VP", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::TXuBITSLICE::primitivePortInfos = {
    {"CNTVALUEOUT", circt::hw::PortDirection::OUTPUT, 9},
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"RX_BIT_CTRL_OUT", circt::hw::PortDirection::OUTPUT, 40},
    {"TX_BIT_CTRL_OUT", circt::hw::PortDirection::OUTPUT, 40},
    {"T_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CNTVALUEIN", circt::hw::PortDirection::INPUT, 9},
    {"D", circt::hw::PortDirection::INPUT, 8},
    {"EN_VTC", circt::hw::PortDirection::INPUT, 1},
    {"INC", circt::hw::PortDirection::INPUT, 1},
    {"LOAD", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"RST_DLY", circt::hw::PortDirection::INPUT, 1},
    {"RX_BIT_CTRL_IN", circt::hw::PortDirection::INPUT, 40},
    {"T", circt::hw::PortDirection::INPUT, 1},
    {"TBYTE_IN", circt::hw::PortDirection::INPUT, 1},
    {"TX_BIT_CTRL_IN", circt::hw::PortDirection::INPUT, 40},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::TXuBITSLICEuTRI::primitivePortInfos = {
    {"BIT_CTRL_OUT", circt::hw::PortDirection::OUTPUT, 40},
    {"CNTVALUEOUT", circt::hw::PortDirection::OUTPUT, 9},
    {"TRI_OUT", circt::hw::PortDirection::OUTPUT, 1},
    {"BIT_CTRL_IN", circt::hw::PortDirection::INPUT, 40},
    {"CE", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"CNTVALUEIN", circt::hw::PortDirection::INPUT, 9},
    {"EN_VTC", circt::hw::PortDirection::INPUT, 1},
    {"INC", circt::hw::PortDirection::INPUT, 1},
    {"LOAD", circt::hw::PortDirection::INPUT, 1},
    {"RST", circt::hw::PortDirection::INPUT, 1},
    {"RST_DLY", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::URAM288::primitivePortInfos = {
    {"CAS_OUT_ADDR_A", circt::hw::PortDirection::OUTPUT, 23},
    {"CAS_OUT_ADDR_B", circt::hw::PortDirection::OUTPUT, 23},
    {"CAS_OUT_BWE_A", circt::hw::PortDirection::OUTPUT, 9},
    {"CAS_OUT_BWE_B", circt::hw::PortDirection::OUTPUT, 9},
    {"CAS_OUT_DBITERR_A", circt::hw::PortDirection::OUTPUT, 1},
    {"CAS_OUT_DBITERR_B", circt::hw::PortDirection::OUTPUT, 1},
    {"CAS_OUT_DIN_A", circt::hw::PortDirection::OUTPUT, 72},
    {"CAS_OUT_DIN_B", circt::hw::PortDirection::OUTPUT, 72},
    {"CAS_OUT_DOUT_A", circt::hw::PortDirection::OUTPUT, 72},
    {"CAS_OUT_DOUT_B", circt::hw::PortDirection::OUTPUT, 72},
    {"CAS_OUT_EN_A", circt::hw::PortDirection::OUTPUT, 1},
    {"CAS_OUT_EN_B", circt::hw::PortDirection::OUTPUT, 1},
    {"CAS_OUT_RDACCESS_A", circt::hw::PortDirection::OUTPUT, 1},
    {"CAS_OUT_RDACCESS_B", circt::hw::PortDirection::OUTPUT, 1},
    {"CAS_OUT_RDB_WR_A", circt::hw::PortDirection::OUTPUT, 1},
    {"CAS_OUT_RDB_WR_B", circt::hw::PortDirection::OUTPUT, 1},
    {"CAS_OUT_SBITERR_A", circt::hw::PortDirection::OUTPUT, 1},
    {"CAS_OUT_SBITERR_B", circt::hw::PortDirection::OUTPUT, 1},
    {"DBITERR_A", circt::hw::PortDirection::OUTPUT, 1},
    {"DBITERR_B", circt::hw::PortDirection::OUTPUT, 1},
    {"DOUT_A", circt::hw::PortDirection::OUTPUT, 72},
    {"DOUT_B", circt::hw::PortDirection::OUTPUT, 72},
    {"RDACCESS_A", circt::hw::PortDirection::OUTPUT, 1},
    {"RDACCESS_B", circt::hw::PortDirection::OUTPUT, 1},
    {"SBITERR_A", circt::hw::PortDirection::OUTPUT, 1},
    {"SBITERR_B", circt::hw::PortDirection::OUTPUT, 1},
    {"ADDR_A", circt::hw::PortDirection::INPUT, 23},
    {"ADDR_B", circt::hw::PortDirection::INPUT, 23},
    {"BWE_A", circt::hw::PortDirection::INPUT, 9},
    {"BWE_B", circt::hw::PortDirection::INPUT, 9},
    {"CAS_IN_ADDR_A", circt::hw::PortDirection::INPUT, 23},
    {"CAS_IN_ADDR_B", circt::hw::PortDirection::INPUT, 23},
    {"CAS_IN_BWE_A", circt::hw::PortDirection::INPUT, 9},
    {"CAS_IN_BWE_B", circt::hw::PortDirection::INPUT, 9},
    {"CAS_IN_DBITERR_A", circt::hw::PortDirection::INPUT, 1},
    {"CAS_IN_DBITERR_B", circt::hw::PortDirection::INPUT, 1},
    {"CAS_IN_DIN_A", circt::hw::PortDirection::INPUT, 72},
    {"CAS_IN_DIN_B", circt::hw::PortDirection::INPUT, 72},
    {"CAS_IN_DOUT_A", circt::hw::PortDirection::INPUT, 72},
    {"CAS_IN_DOUT_B", circt::hw::PortDirection::INPUT, 72},
    {"CAS_IN_EN_A", circt::hw::PortDirection::INPUT, 1},
    {"CAS_IN_EN_B", circt::hw::PortDirection::INPUT, 1},
    {"CAS_IN_RDACCESS_A", circt::hw::PortDirection::INPUT, 1},
    {"CAS_IN_RDACCESS_B", circt::hw::PortDirection::INPUT, 1},
    {"CAS_IN_RDB_WR_A", circt::hw::PortDirection::INPUT, 1},
    {"CAS_IN_RDB_WR_B", circt::hw::PortDirection::INPUT, 1},
    {"CAS_IN_SBITERR_A", circt::hw::PortDirection::INPUT, 1},
    {"CAS_IN_SBITERR_B", circt::hw::PortDirection::INPUT, 1},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"DIN_A", circt::hw::PortDirection::INPUT, 72},
    {"DIN_B", circt::hw::PortDirection::INPUT, 72},
    {"EN_A", circt::hw::PortDirection::INPUT, 1},
    {"EN_B", circt::hw::PortDirection::INPUT, 1},
    {"INJECT_DBITERR_A", circt::hw::PortDirection::INPUT, 1},
    {"INJECT_DBITERR_B", circt::hw::PortDirection::INPUT, 1},
    {"INJECT_SBITERR_A", circt::hw::PortDirection::INPUT, 1},
    {"INJECT_SBITERR_B", circt::hw::PortDirection::INPUT, 1},
    {"OREG_CE_A", circt::hw::PortDirection::INPUT, 1},
    {"OREG_CE_B", circt::hw::PortDirection::INPUT, 1},
    {"OREG_ECC_CE_A", circt::hw::PortDirection::INPUT, 1},
    {"OREG_ECC_CE_B", circt::hw::PortDirection::INPUT, 1},
    {"RDB_WR_A", circt::hw::PortDirection::INPUT, 1},
    {"RDB_WR_B", circt::hw::PortDirection::INPUT, 1},
    {"RST_A", circt::hw::PortDirection::INPUT, 1},
    {"RST_B", circt::hw::PortDirection::INPUT, 1},
    {"SLEEP", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::URAM288uBASE::primitivePortInfos = {
    {"DBITERR_A", circt::hw::PortDirection::OUTPUT, 1},
    {"DBITERR_B", circt::hw::PortDirection::OUTPUT, 1},
    {"DOUT_A", circt::hw::PortDirection::OUTPUT, 72},
    {"DOUT_B", circt::hw::PortDirection::OUTPUT, 72},
    {"SBITERR_A", circt::hw::PortDirection::OUTPUT, 1},
    {"SBITERR_B", circt::hw::PortDirection::OUTPUT, 1},
    {"ADDR_A", circt::hw::PortDirection::INPUT, 23},
    {"ADDR_B", circt::hw::PortDirection::INPUT, 23},
    {"BWE_A", circt::hw::PortDirection::INPUT, 9},
    {"BWE_B", circt::hw::PortDirection::INPUT, 9},
    {"CLK", circt::hw::PortDirection::INPUT, 1},
    {"DIN_A", circt::hw::PortDirection::INPUT, 72},
    {"DIN_B", circt::hw::PortDirection::INPUT, 72},
    {"EN_A", circt::hw::PortDirection::INPUT, 1},
    {"EN_B", circt::hw::PortDirection::INPUT, 1},
    {"INJECT_DBITERR_A", circt::hw::PortDirection::INPUT, 1},
    {"INJECT_DBITERR_B", circt::hw::PortDirection::INPUT, 1},
    {"INJECT_SBITERR_A", circt::hw::PortDirection::INPUT, 1},
    {"INJECT_SBITERR_B", circt::hw::PortDirection::INPUT, 1},
    {"OREG_CE_A", circt::hw::PortDirection::INPUT, 1},
    {"OREG_CE_B", circt::hw::PortDirection::INPUT, 1},
    {"OREG_ECC_CE_A", circt::hw::PortDirection::INPUT, 1},
    {"OREG_ECC_CE_B", circt::hw::PortDirection::INPUT, 1},
    {"RDB_WR_A", circt::hw::PortDirection::INPUT, 1},
    {"RDB_WR_B", circt::hw::PortDirection::INPUT, 1},
    {"RST_A", circt::hw::PortDirection::INPUT, 1},
    {"RST_B", circt::hw::PortDirection::INPUT, 1},
    {"SLEEP", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::USRuACCESSE2::primitivePortInfos = {
    {"CFGCLK", circt::hw::PortDirection::OUTPUT, 1},
    {"DATAVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"DATA", circt::hw::PortDirection::OUTPUT, 32},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::VCC::primitivePortInfos = {
    {"P", circt::hw::PortDirection::OUTPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::VCU::primitivePortInfos = {
    {"VCUPLARREADYAXILITEAPB", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLAWREADYAXILITEAPB", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLBRESPAXILITEAPB", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLBVALIDAXILITEAPB", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLCORESTATUSCLKPLL", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECARADDR0", circt::hw::PortDirection::OUTPUT, 44},
    {"VCUPLDECARADDR1", circt::hw::PortDirection::OUTPUT, 44},
    {"VCUPLDECARBURST0", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLDECARBURST1", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLDECARCACHE0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECARCACHE1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECARID0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECARID1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECARLEN0", circt::hw::PortDirection::OUTPUT, 8},
    {"VCUPLDECARLEN1", circt::hw::PortDirection::OUTPUT, 8},
    {"VCUPLDECARPROT0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECARPROT1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECARQOS0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECARQOS1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECARSIZE0", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLDECARSIZE1", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLDECARVALID0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECARVALID1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECAWADDR0", circt::hw::PortDirection::OUTPUT, 44},
    {"VCUPLDECAWADDR1", circt::hw::PortDirection::OUTPUT, 44},
    {"VCUPLDECAWBURST0", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLDECAWBURST1", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLDECAWCACHE0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECAWCACHE1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECAWID0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECAWID1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECAWLEN0", circt::hw::PortDirection::OUTPUT, 8},
    {"VCUPLDECAWLEN1", circt::hw::PortDirection::OUTPUT, 8},
    {"VCUPLDECAWPROT0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECAWPROT1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECAWQOS0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECAWQOS1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLDECAWSIZE0", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLDECAWSIZE1", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLDECAWVALID0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECAWVALID1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECBREADY0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECBREADY1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECRREADY0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECRREADY1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECWDATA0", circt::hw::PortDirection::OUTPUT, 128},
    {"VCUPLDECWDATA1", circt::hw::PortDirection::OUTPUT, 128},
    {"VCUPLDECWLAST0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECWLAST1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECWVALID0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLDECWVALID1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCALL2CADDR", circt::hw::PortDirection::OUTPUT, 17},
    {"VCUPLENCALL2CRVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCALL2CWDATA", circt::hw::PortDirection::OUTPUT, 320},
    {"VCUPLENCALL2CWVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCARADDR0", circt::hw::PortDirection::OUTPUT, 44},
    {"VCUPLENCARADDR1", circt::hw::PortDirection::OUTPUT, 44},
    {"VCUPLENCARBURST0", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLENCARBURST1", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLENCARCACHE0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCARCACHE1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCARID0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCARID1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCARLEN0", circt::hw::PortDirection::OUTPUT, 8},
    {"VCUPLENCARLEN1", circt::hw::PortDirection::OUTPUT, 8},
    {"VCUPLENCARPROT0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCARPROT1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCARQOS0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCARQOS1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCARSIZE0", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLENCARSIZE1", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLENCARVALID0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCARVALID1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCAWADDR0", circt::hw::PortDirection::OUTPUT, 44},
    {"VCUPLENCAWADDR1", circt::hw::PortDirection::OUTPUT, 44},
    {"VCUPLENCAWBURST0", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLENCAWBURST1", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLENCAWCACHE0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCAWCACHE1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCAWID0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCAWID1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCAWLEN0", circt::hw::PortDirection::OUTPUT, 8},
    {"VCUPLENCAWLEN1", circt::hw::PortDirection::OUTPUT, 8},
    {"VCUPLENCAWPROT0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCAWPROT1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCAWQOS0", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCAWQOS1", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLENCAWSIZE0", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLENCAWSIZE1", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLENCAWVALID0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCAWVALID1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCBREADY0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCBREADY1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCRREADY0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCRREADY1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCWDATA0", circt::hw::PortDirection::OUTPUT, 128},
    {"VCUPLENCWDATA1", circt::hw::PortDirection::OUTPUT, 128},
    {"VCUPLENCWLAST0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCWLAST1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCWVALID0", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLENCWVALID1", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLMCUMAXIICDCARADDR", circt::hw::PortDirection::OUTPUT, 44},
    {"VCUPLMCUMAXIICDCARBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLMCUMAXIICDCARCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLMCUMAXIICDCARID", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLMCUMAXIICDCARLEN", circt::hw::PortDirection::OUTPUT, 8},
    {"VCUPLMCUMAXIICDCARLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLMCUMAXIICDCARPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLMCUMAXIICDCARQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLMCUMAXIICDCARSIZE", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLMCUMAXIICDCARVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLMCUMAXIICDCAWADDR", circt::hw::PortDirection::OUTPUT, 44},
    {"VCUPLMCUMAXIICDCAWBURST", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLMCUMAXIICDCAWCACHE", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLMCUMAXIICDCAWID", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLMCUMAXIICDCAWLEN", circt::hw::PortDirection::OUTPUT, 8},
    {"VCUPLMCUMAXIICDCAWLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLMCUMAXIICDCAWPROT", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLMCUMAXIICDCAWQOS", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLMCUMAXIICDCAWSIZE", circt::hw::PortDirection::OUTPUT, 3},
    {"VCUPLMCUMAXIICDCAWVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLMCUMAXIICDCBREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLMCUMAXIICDCRREADY", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLMCUMAXIICDCWDATA", circt::hw::PortDirection::OUTPUT, 32},
    {"VCUPLMCUMAXIICDCWLAST", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLMCUMAXIICDCWSTRB", circt::hw::PortDirection::OUTPUT, 4},
    {"VCUPLMCUMAXIICDCWVALID", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLMCUSTATUSCLKPLL", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLPINTREQ", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLPLLSTATUSPLLLOCK", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLPWRSUPPLYSTATUSVCCAUX", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLPWRSUPPLYSTATUSVCUINT", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLRDATAAXILITEAPB", circt::hw::PortDirection::OUTPUT, 32},
    {"VCUPLRRESPAXILITEAPB", circt::hw::PortDirection::OUTPUT, 2},
    {"VCUPLRVALIDAXILITEAPB", circt::hw::PortDirection::OUTPUT, 1},
    {"VCUPLWREADYAXILITEAPB", circt::hw::PortDirection::OUTPUT, 1},
    {"INITPLVCUGASKETCLAMPCONTROLLVLSHVCCINTD", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUARADDRAXILITEAPB", circt::hw::PortDirection::INPUT, 20},
    {"PLVCUARPROTAXILITEAPB", circt::hw::PortDirection::INPUT, 3},
    {"PLVCUARVALIDAXILITEAPB", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUAWADDRAXILITEAPB", circt::hw::PortDirection::INPUT, 20},
    {"PLVCUAWPROTAXILITEAPB", circt::hw::PortDirection::INPUT, 3},
    {"PLVCUAWVALIDAXILITEAPB", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUAXIDECCLK", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUAXIENCCLK", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUAXILITECLK", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUAXIMCUCLK", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUBREADYAXILITEAPB", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUCORECLK", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECARREADY0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECARREADY1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECAWREADY0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECAWREADY1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECBID0", circt::hw::PortDirection::INPUT, 4},
    {"PLVCUDECBID1", circt::hw::PortDirection::INPUT, 4},
    {"PLVCUDECBRESP0", circt::hw::PortDirection::INPUT, 2},
    {"PLVCUDECBRESP1", circt::hw::PortDirection::INPUT, 2},
    {"PLVCUDECBVALID0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECBVALID1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECRDATA0", circt::hw::PortDirection::INPUT, 128},
    {"PLVCUDECRDATA1", circt::hw::PortDirection::INPUT, 128},
    {"PLVCUDECRID0", circt::hw::PortDirection::INPUT, 4},
    {"PLVCUDECRID1", circt::hw::PortDirection::INPUT, 4},
    {"PLVCUDECRLAST0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECRLAST1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECRRESP0", circt::hw::PortDirection::INPUT, 2},
    {"PLVCUDECRRESP1", circt::hw::PortDirection::INPUT, 2},
    {"PLVCUDECRVALID0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECRVALID1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECWREADY0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUDECWREADY1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCALL2CRDATA", circt::hw::PortDirection::INPUT, 320},
    {"PLVCUENCALL2CRREADY", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCARREADY0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCARREADY1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCAWREADY0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCAWREADY1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCBID0", circt::hw::PortDirection::INPUT, 4},
    {"PLVCUENCBID1", circt::hw::PortDirection::INPUT, 4},
    {"PLVCUENCBRESP0", circt::hw::PortDirection::INPUT, 2},
    {"PLVCUENCBRESP1", circt::hw::PortDirection::INPUT, 2},
    {"PLVCUENCBVALID0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCBVALID1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCL2CCLK", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCRDATA0", circt::hw::PortDirection::INPUT, 128},
    {"PLVCUENCRDATA1", circt::hw::PortDirection::INPUT, 128},
    {"PLVCUENCRID0", circt::hw::PortDirection::INPUT, 4},
    {"PLVCUENCRID1", circt::hw::PortDirection::INPUT, 4},
    {"PLVCUENCRLAST0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCRLAST1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCRRESP0", circt::hw::PortDirection::INPUT, 2},
    {"PLVCUENCRRESP1", circt::hw::PortDirection::INPUT, 2},
    {"PLVCUENCRVALID0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCRVALID1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCWREADY0", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUENCWREADY1", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUMCUCLK", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUMCUMAXIICDCARREADY", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUMCUMAXIICDCAWREADY", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUMCUMAXIICDCBID", circt::hw::PortDirection::INPUT, 3},
    {"PLVCUMCUMAXIICDCBRESP", circt::hw::PortDirection::INPUT, 2},
    {"PLVCUMCUMAXIICDCBVALID", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUMCUMAXIICDCRDATA", circt::hw::PortDirection::INPUT, 32},
    {"PLVCUMCUMAXIICDCRID", circt::hw::PortDirection::INPUT, 3},
    {"PLVCUMCUMAXIICDCRLAST", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUMCUMAXIICDCRRESP", circt::hw::PortDirection::INPUT, 2},
    {"PLVCUMCUMAXIICDCRVALID", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUMCUMAXIICDCWREADY", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUPLLREFCLKPL", circt::hw::PortDirection::INPUT, 1},
    {"PLVCURAWRSTN", circt::hw::PortDirection::INPUT, 1},
    {"PLVCURREADYAXILITEAPB", circt::hw::PortDirection::INPUT, 1},
    {"PLVCUWDATAAXILITEAPB", circt::hw::PortDirection::INPUT, 32},
    {"PLVCUWSTRBAXILITEAPB", circt::hw::PortDirection::INPUT, 4},
    {"PLVCUWVALIDAXILITEAPB", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::XADC::primitivePortInfos = {
    {"BUSY", circt::hw::PortDirection::OUTPUT, 1},
    {"DRDY", circt::hw::PortDirection::OUTPUT, 1},
    {"EOC", circt::hw::PortDirection::OUTPUT, 1},
    {"EOS", circt::hw::PortDirection::OUTPUT, 1},
    {"JTAGBUSY", circt::hw::PortDirection::OUTPUT, 1},
    {"JTAGLOCKED", circt::hw::PortDirection::OUTPUT, 1},
    {"JTAGMODIFIED", circt::hw::PortDirection::OUTPUT, 1},
    {"OT", circt::hw::PortDirection::OUTPUT, 1},
    {"DO", circt::hw::PortDirection::OUTPUT, 16},
    {"ALM", circt::hw::PortDirection::OUTPUT, 8},
    {"CHANNEL", circt::hw::PortDirection::OUTPUT, 5},
    {"MUXADDR", circt::hw::PortDirection::OUTPUT, 5},
    {"CONVST", circt::hw::PortDirection::INPUT, 1},
    {"CONVSTCLK", circt::hw::PortDirection::INPUT, 1},
    {"DCLK", circt::hw::PortDirection::INPUT, 1},
    {"DEN", circt::hw::PortDirection::INPUT, 1},
    {"DWE", circt::hw::PortDirection::INPUT, 1},
    {"RESET", circt::hw::PortDirection::INPUT, 1},
    {"VN", circt::hw::PortDirection::INPUT, 1},
    {"VP", circt::hw::PortDirection::INPUT, 1},
    {"DI", circt::hw::PortDirection::INPUT, 16},
    {"VAUXN", circt::hw::PortDirection::INPUT, 16},
    {"VAUXP", circt::hw::PortDirection::INPUT, 16},
    {"DADDR", circt::hw::PortDirection::INPUT, 7},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::XORCY::primitivePortInfos = {
    {"O", circt::hw::PortDirection::OUTPUT, 1},
    {"CI", circt::hw::PortDirection::INPUT, 1},
    {"LI", circt::hw::PortDirection::INPUT, 1},
};

llvm::SmallVector<std::tuple<const char*, circt::hw::PortDirection, uint64_t>> circt::xilinxPrimitives::ZHOLDuDELAY::primitivePortInfos = {
    {"DLYFABRIC", circt::hw::PortDirection::OUTPUT, 1},
    {"DLYIFF", circt::hw::PortDirection::OUTPUT, 1},
    {"DLYIN", circt::hw::PortDirection::INPUT, 1},
};

