#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 24 11:03:43 2025
# Process ID         : 17200
# Current directory  : D:/coding/computer_organization/exp/exp10
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent15908 D:\coding\computer_organization\exp\exp10\exp10.xpr
# Log file           : D:/coding/computer_organization/exp/exp10/vivado.log
# Journal file       : D:/coding/computer_organization/exp/exp10\vivado.jou
# Running On         : Celore
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735H with Radeon Graphics
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16368 MB
# Swap memory        : 15569 MB
# Total Virtual      : 31937 MB
# Available Virtual  : 16378 MB
#-----------------------------------------------------------
start_gui
open_project D:/coding/computer_organization/exp/exp10/exp10.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/coding/computer_organization/exp/ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/coding/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1262.332 ; gain = 107.590
update_compile_order -fileset sources_1
open_bd_design {D:/coding/computer_organization/exp/exp10/exp10.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/coding/computer_organization/exp/exp10/exp10.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:dff6:1.0 - dff6_0
Adding component instance block -- xilinx.com:module_ref:adpt_out:1.0 - adpt_out_0
Adding component instance block -- xilinx.com:module_ref:rom0_64x24:1.0 - rom0_64x24_0
Successfully read diagram <design_1> from block design file <D:/coding/computer_organization/exp/exp10/exp10.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.453 ; gain = 112.570
disconnect_bd_net /adpt_in_0_addr [get_bd_pins rom0_64x24_0/address]
startgroup
connect_bd_net [get_bd_pins dff6_0/q] [get_bd_pins rom0_64x24_0/address]
endgroup
set_property location {4 1019 281} [get_bd_cells rom0_64x24_0]
set_property location {2.5 834 413} [get_bd_cells dff6_0]
set_property location {3 822 424} [get_bd_cells dff6_0]
set_property location {3 823 434} [get_bd_cells dff6_0]
set_property location {4 1064 453} [get_bd_cells rom0_64x24_0]
set_property location {4 1075 456} [get_bd_cells rom0_64x24_0]
save_bd_design
Wrote  : <D:\coding\computer_organization\exp\exp10\exp10.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/coding/computer_organization/exp/exp10/exp10.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/coding/computer_organization/exp/exp10/exp10.srcs/utils_1/imports/synth_1/rom0_64x24.dcp with file D:/coding/computer_organization/exp/exp10/exp10.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/coding/computer_organization/exp/exp10/exp10.srcs/sources_1/ip/rom0/rom0.xci' is already up-to-date
Wrote  : <D:\coding\computer_organization\exp\exp10\exp10.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/coding/computer_organization/exp/exp10/exp10.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp10/exp10.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp10/exp10.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file d:/coding/computer_organization/exp/exp10/exp10.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/coding/computer_organization/exp/exp10/exp10.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr 24 11:09:05 2025] Launched synth_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp10/exp10.runs/synth_1/runme.log
[Thu Apr 24 11:09:05 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp10/exp10.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1453.266 ; gain = 27.789
set_property location {3 915 245} [get_bd_cells rom0_64x24_0]
set_property location {3 825 428} [get_bd_cells dff6_0]
disconnect_bd_net /dff6_0_q [get_bd_pins rom0_64x24_0/address]
connect_bd_net [get_bd_pins rom0_64x24_0/address] [get_bd_pins adpt_in_0/addr]
save_bd_design
Wrote  : <D:\coding\computer_organization\exp\exp10\exp10.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/coding/computer_organization/exp/exp10/exp10.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/coding/computer_organization/exp/exp10/exp10.srcs/utils_1/imports/synth_1/rom0_64x24.dcp with file D:/coding/computer_organization/exp/exp10/exp10.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/coding/computer_organization/exp/exp10/exp10.srcs/sources_1/ip/rom0/rom0.xci' is already up-to-date
Wrote  : <D:\coding\computer_organization\exp\exp10\exp10.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/coding/computer_organization/exp/exp10/exp10.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp10/exp10.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp10/exp10.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file d:/coding/computer_organization/exp/exp10/exp10.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/coding/computer_organization/exp/exp10/exp10.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr 24 11:15:47 2025] Launched synth_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp10/exp10.runs/synth_1/runme.log
[Thu Apr 24 11:15:47 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp10/exp10.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 24 11:25:02 2025...
