Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <iobuf8bit>.
Module <iobuf8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <iobuf8bit>.
    Related source file is iobuf8bit.v.
    Found 8-bit tristate buffer for signal <dataLCD>.
    Found 8-bit tristate buffer for signal <datauC>.
    Summary:
	inferred  16 Tristate(s).
Unit <iobuf8bit> synthesized.


Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <Port2> is never used.
WARNING:Xst:647 - Input <Port3> is never used.
WARNING:Xst:647 - Input <KeyIntr> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
WARNING:Xst:647 - Input <Key> is never used.
    Found 9-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  9-bit up counter                 : 1
# Tristates                        : 2
  8-bit tristate buffer            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       1  out of   2352     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.957ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 4 in 'pins.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'pins.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port3<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port3<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port3<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'pins.ucf': Could not find net(s) 'Port3<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'pins.ucf': Could not find net(s) 'Port3<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'pins.ucf': Could not find net(s) 'Port3<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pins.ucf': Could not find net(s) 'Port3<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'pins.ucf': Could not find net(s) 'Port3<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'pins.ucf': Could not find net(s) 'Port2<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'pins.ucf': Could not find net(s) 'Port2<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'pins.ucf': Could not find net(s) 'Port2<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'pins.ucf': Could not find net(s) 'Port2<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'pins.ucf': Could not find net(s) 'Port2<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'pins.ucf': Could not find net(s) 'Port2<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 29 in 'pins.ucf': Could not find net(s) 'Port2<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 30 in 'pins.ucf': Could not find net(s) 'Port2<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pins.ucf': Could not find net(s) 'Key<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pins.ucf': Could not find net(s) 'Key<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 43 in 'pins.ucf': Could not find net(s) 'Key<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 44 in 'pins.ucf': Could not find net(s) 'Key<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 45 in 'pins.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 69 in 'pins.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
No errors in compilation
Analysis of file <iobuf8bit.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <iobuf8bit>.
Module <iobuf8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <iobuf8bit>.
    Related source file is iobuf8bit.v.
    Found 8-bit tristate buffer for signal <dataLCD>.
    Found 8-bit tristate buffer for signal <datauC>.
    Summary:
	inferred  16 Tristate(s).
Unit <iobuf8bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 2
  8-bit tristate buffer            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <iobuf8bit> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block iobuf8bit, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       1  out of   2352     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.885ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <iobuf8bit>.
Module <iobuf8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <iobuf8bit>.
    Related source file is iobuf8bit.v.
    Found 8-bit tristate buffer for signal <dataLCD>.
    Found 8-bit tristate buffer for signal <datauC>.
    Summary:
	inferred  16 Tristate(s).
Unit <iobuf8bit> synthesized.


Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <Port2> is never used.
WARNING:Xst:647 - Input <Port3> is never used.
WARNING:Xst:647 - Input <KeyIntr> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
WARNING:Xst:647 - Input <Key> is never used.
    Found 9-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  9-bit up counter                 : 1
# Tristates                        : 2
  8-bit tristate buffer            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       1  out of   2352     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.957ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 4 in 'pins.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'pins.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port3<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port3<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port3<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'pins.ucf': Could not find net(s) 'Port3<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'pins.ucf': Could not find net(s) 'Port3<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'pins.ucf': Could not find net(s) 'Port3<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pins.ucf': Could not find net(s) 'Port3<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'pins.ucf': Could not find net(s) 'Port3<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'pins.ucf': Could not find net(s) 'Port2<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'pins.ucf': Could not find net(s) 'Port2<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'pins.ucf': Could not find net(s) 'Port2<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'pins.ucf': Could not find net(s) 'Port2<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'pins.ucf': Could not find net(s) 'Port2<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'pins.ucf': Could not find net(s) 'Port2<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 29 in 'pins.ucf': Could not find net(s) 'Port2<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 30 in 'pins.ucf': Could not find net(s) 'Port2<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pins.ucf': Could not find net(s) 'Key<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pins.ucf': Could not find net(s) 'Key<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 43 in 'pins.ucf': Could not find net(s) 'Key<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 44 in 'pins.ucf': Could not find net(s) 'Key<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 45 in 'pins.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 69 in 'pins.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 4 in 'pins.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'pins.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port3<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port3<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port3<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'pins.ucf': Could not find net(s) 'Port3<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'pins.ucf': Could not find net(s) 'Port3<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'pins.ucf': Could not find net(s) 'Port3<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pins.ucf': Could not find net(s) 'Port3<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'pins.ucf': Could not find net(s) 'Port3<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'pins.ucf': Could not find net(s) 'Port2<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'pins.ucf': Could not find net(s) 'Port2<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'pins.ucf': Could not find net(s) 'Port2<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'pins.ucf': Could not find net(s) 'Port2<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'pins.ucf': Could not find net(s) 'Port2<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'pins.ucf': Could not find net(s) 'Port2<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 29 in 'pins.ucf': Could not find net(s) 'Port2<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 30 in 'pins.ucf': Could not find net(s) 'Port2<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pins.ucf': Could not find net(s) 'Key<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pins.ucf': Could not find net(s) 'Key<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 43 in 'pins.ucf': Could not find net(s) 'Key<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 44 in 'pins.ucf': Could not find net(s) 'Key<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 45 in 'pins.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 69 in 'pins.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 4 in 'pins.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'pins.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port3<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port3<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port3<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'pins.ucf': Could not find net(s) 'Port3<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'pins.ucf': Could not find net(s) 'Port3<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'pins.ucf': Could not find net(s) 'Port3<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pins.ucf': Could not find net(s) 'Port3<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'pins.ucf': Could not find net(s) 'Port3<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'pins.ucf': Could not find net(s) 'Port2<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'pins.ucf': Could not find net(s) 'Port2<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'pins.ucf': Could not find net(s) 'Port2<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'pins.ucf': Could not find net(s) 'Port2<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'pins.ucf': Could not find net(s) 'Port2<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'pins.ucf': Could not find net(s) 'Port2<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 29 in 'pins.ucf': Could not find net(s) 'Port2<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 30 in 'pins.ucf': Could not find net(s) 'Port2<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pins.ucf': Could not find net(s) 'Key<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pins.ucf': Could not find net(s) 'Key<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 43 in 'pins.ucf': Could not find net(s) 'Key<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 44 in 'pins.ucf': Could not find net(s) 'Key<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 45 in 'pins.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 69 in 'pins.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'pins.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'pins.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'pins.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'pins.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port3<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port3<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'pins.ucf': Could not find net(s) 'Port3<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port3<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port3<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port3<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'pins.ucf': Could not find net(s) 'Port3<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'pins.ucf': Could not find net(s) 'Port3<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pins.ucf': Could not find net(s) 'Port2<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'pins.ucf': Could not find net(s) 'Port2<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'pins.ucf': Could not find net(s) 'Port2<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'pins.ucf': Could not find net(s) 'Port2<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'pins.ucf': Could not find net(s) 'Port2<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'pins.ucf': Could not find net(s) 'Port2<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'pins.ucf': Could not find net(s) 'Port2<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'pins.ucf': Could not find net(s) 'Port2<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 38 in 'pins.ucf': Could not find net(s) 'Key<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 39 in 'pins.ucf': Could not find net(s) 'Key<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 40 in 'pins.ucf': Could not find net(s) 'Key<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pins.ucf': Could not find net(s) 'Key<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pins.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'pins.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pin.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pin.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'pin.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'pin.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'pin.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'pin.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pin.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pin.ucf': Could not find net(s) 'Port3<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pin.ucf': Could not find net(s) 'Port3<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'pin.ucf': Could not find net(s) 'Port3<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pin.ucf': Could not find net(s) 'Port3<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pin.ucf': Could not find net(s) 'Port3<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pin.ucf': Could not find net(s) 'Port3<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'pin.ucf': Could not find net(s) 'Port3<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'pin.ucf': Could not find net(s) 'Port3<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pin.ucf': Could not find net(s) 'Port2<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'pin.ucf': Could not find net(s) 'Port2<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'pin.ucf': Could not find net(s) 'Port2<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'pin.ucf': Could not find net(s) 'Port2<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'pin.ucf': Could not find net(s) 'Port2<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'pin.ucf': Could not find net(s) 'Port2<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'pin.ucf': Could not find net(s) 'Port2<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'pin.ucf': Could not find net(s) 'Port2<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 38 in 'pin.ucf': Could not find net(s) 'Key<0>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 39 in 'pin.ucf': Could not find net(s) 'Key<1>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 40 in 'pin.ucf': Could not find net(s) 'Key<2>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pin.ucf': Could not find net(s) 'Key<3>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pin.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'pin.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pin.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pin.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pin.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'pin.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pin.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pin.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pin.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'pin.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pin.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pin.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pin.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'pin.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pin.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pin.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pin.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38240 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            33 out of    140   23%

Total equivalent gate count for design:  48
Additional JTAG gate count for IOBs:  1,584
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            33 out of 140    23%
      Number of LOCed External IOBs    0 out of 33      0%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896a0) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:98cf0a) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 36 unrouted;       REAL time: 0 secs 

Phase 2: 36 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 30 10:11:04 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <iobuf8bit>.
Module <iobuf8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <iobuf8bit>.
    Related source file is iobuf8bit.v.
    Found 8-bit tristate buffer for signal <dataLCD>.
    Found 8-bit tristate buffer for signal <datauC>.
    Summary:
	inferred  16 Tristate(s).
Unit <iobuf8bit> synthesized.


Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <Port2> is never used.
WARNING:Xst:647 - Input <Port3> is never used.
WARNING:Xst:647 - Input <KeyIntr> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
WARNING:Xst:647 - Input <Key> is never used.
    Found 9-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  9-bit up counter                 : 1
# Tristates                        : 2
  8-bit tristate buffer            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       1  out of   2352     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.957ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "f:/fpga_micro_board/prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38240 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "f:/fpga_micro_board/prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'pins.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'pins.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'pins.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'pins.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port3<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port3<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'pins.ucf': Could not find net(s) 'Port3<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port3<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port3<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port3<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'pins.ucf': Could not find net(s) 'Port3<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'pins.ucf': Could not find net(s) 'Port3<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pins.ucf': Could not find net(s) 'Port2<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'pins.ucf': Could not find net(s) 'Port2<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'pins.ucf': Could not find net(s) 'Port2<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'pins.ucf': Could not find net(s) 'Port2<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'pins.ucf': Could not find net(s) 'Port2<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'pins.ucf': Could not find net(s) 'Port2<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'pins.ucf': Could not find net(s) 'Port2<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'pins.ucf': Could not find net(s) 'Port2<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 38 in 'pins.ucf': Could not find net(s) 'Key<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 39 in 'pins.ucf': Could not find net(s) 'Key<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 40 in 'pins.ucf': Could not find net(s) 'Key<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pins.ucf': Could not find net(s) 'Key<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pins.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'pins.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <iobuf8bit>.
Module <iobuf8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <iobuf8bit>.
    Related source file is iobuf8bit.v.
    Found 8-bit tristate buffer for signal <dataLCD>.
    Found 8-bit tristate buffer for signal <datauC>.
    Summary:
	inferred  16 Tristate(s).
Unit <iobuf8bit> synthesized.


Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <Port2> is never used.
WARNING:Xst:647 - Input <Port3> is never used.
WARNING:Xst:647 - Input <KeyIntr> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
WARNING:Xst:647 - Input <Key> is never used.
    Found 9-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  9-bit up counter                 : 1
# Tristates                        : 2
  8-bit tristate buffer            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       1  out of   2352     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.957ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "f:/fpga_micro_board/prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'pins.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'pins.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'pins.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'pins.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port3<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port3<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'pins.ucf': Could not find net(s) 'Port3<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port3<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port3<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port3<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'pins.ucf': Could not find net(s) 'Port3<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'pins.ucf': Could not find net(s) 'Port3<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pins.ucf': Could not find net(s) 'Port2<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'pins.ucf': Could not find net(s) 'Port2<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'pins.ucf': Could not find net(s) 'Port2<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'pins.ucf': Could not find net(s) 'Port2<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'pins.ucf': Could not find net(s) 'Port2<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'pins.ucf': Could not find net(s) 'Port2<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'pins.ucf': Could not find net(s) 'Port2<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'pins.ucf': Could not find net(s) 'Port2<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 38 in 'pins.ucf': Could not find net(s) 'Key<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 39 in 'pins.ucf': Could not find net(s) 'Key<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 40 in 'pins.ucf': Could not find net(s) 'Key<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pins.ucf': Could not find net(s) 'Key<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pins.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'pins.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "f:/fpga_micro_board/prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'pins.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'pins.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'pins.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'pins.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port3<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port3<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'pins.ucf': Could not find net(s) 'Port3<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port3<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port3<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port3<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'pins.ucf': Could not find net(s) 'Port3<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'pins.ucf': Could not find net(s) 'Port3<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pins.ucf': Could not find net(s) 'Port2<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'pins.ucf': Could not find net(s) 'Port2<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'pins.ucf': Could not find net(s) 'Port2<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'pins.ucf': Could not find net(s) 'Port2<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'pins.ucf': Could not find net(s) 'Port2<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'pins.ucf': Could not find net(s) 'Port2<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'pins.ucf': Could not find net(s) 'Port2<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'pins.ucf': Could not find net(s) 'Port2<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 38 in 'pins.ucf': Could not find net(s) 'Key<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 39 in 'pins.ucf': Could not find net(s) 'Key<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 40 in 'pins.ucf': Could not find net(s) 'Key<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pins.ucf': Could not find net(s) 'Key<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pins.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'pins.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <iobuf8bit>.
Module <iobuf8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <iobuf8bit>.
    Related source file is iobuf8bit.v.
    Found 8-bit tristate buffer for signal <dataLCD>.
    Found 8-bit tristate buffer for signal <datauC>.
    Summary:
	inferred  16 Tristate(s).
Unit <iobuf8bit> synthesized.


Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <Port2> is never used.
WARNING:Xst:647 - Input <Port3> is never used.
WARNING:Xst:647 - Input <KeyIntr> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
WARNING:Xst:647 - Input <Key> is never used.
    Found 9-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  9-bit up counter                 : 1
# Tristates                        : 2
  8-bit tristate buffer            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       1  out of   2352     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.957ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "f:/fpga_micro_board/prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'pins.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'pins.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'pins.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'pins.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port3<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port3<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'pins.ucf': Could not find net(s) 'Port3<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port3<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port3<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port3<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'pins.ucf': Could not find net(s) 'Port3<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'pins.ucf': Could not find net(s) 'Port3<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pins.ucf': Could not find net(s) 'Port2<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'pins.ucf': Could not find net(s) 'Port2<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'pins.ucf': Could not find net(s) 'Port2<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'pins.ucf': Could not find net(s) 'Port2<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'pins.ucf': Could not find net(s) 'Port2<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'pins.ucf': Could not find net(s) 'Port2<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'pins.ucf': Could not find net(s) 'Port2<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'pins.ucf': Could not find net(s) 'Port2<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 38 in 'pins.ucf': Could not find net(s) 'Key<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 39 in 'pins.ucf': Could not find net(s) 'Key<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 40 in 'pins.ucf': Could not find net(s) 'Key<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pins.ucf': Could not find net(s) 'Key<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pins.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'pins.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
ERROR:Xst:871 - mapping.v line 54: Invalid use of input signal <Port3> as target.
 
 
Found 1 error(s). Aborting synthesis.
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "View RTL Schematic" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <iobuf8bit>.
Module <iobuf8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <iobuf8bit>.
    Related source file is iobuf8bit.v.
    Found 8-bit tristate buffer for signal <dataLCD>.
    Found 8-bit tristate buffer for signal <datauC>.
    Summary:
	inferred  16 Tristate(s).
Unit <iobuf8bit> synthesized.


Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <Port2> is never used.
WARNING:Xst:647 - Input <KeyIntr> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
WARNING:Xst:647 - Input <Key> is never used.
    Found 9-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  9-bit up counter                 : 1
# Tristates                        : 2
  8-bit tristate buffer            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <iobuf8bit>.
Module <iobuf8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <iobuf8bit>.
    Related source file is iobuf8bit.v.
    Found 8-bit tristate buffer for signal <dataLCD>.
    Found 8-bit tristate buffer for signal <datauC>.
    Summary:
	inferred  16 Tristate(s).
Unit <iobuf8bit> synthesized.


Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <Port2> is never used.
WARNING:Xst:647 - Input <KeyIntr> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
WARNING:Xst:647 - Input <Key> is never used.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  8-bit up counter                 : 1
# Tristates                        : 2
  8-bit tristate buffer            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       6  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 9  out of   4704     0%  
 Number of bonded IOBs:                 42  out of    144    29%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.880ns (Maximum Frequency: 204.918MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: 9.957ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "f:/fpga_micro_board/prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 6 in 'pins.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'pins.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'pins.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pins.ucf': Could not find net(s) 'Port2<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'pins.ucf': Could not find net(s) 'Port2<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'pins.ucf': Could not find net(s) 'Port2<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'pins.ucf': Could not find net(s) 'Port2<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'pins.ucf': Could not find net(s) 'Port2<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'pins.ucf': Could not find net(s) 'Port2<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'pins.ucf': Could not find net(s) 'Port2<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'pins.ucf': Could not find net(s) 'Port2<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 38 in 'pins.ucf': Could not find net(s) 'Key<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 39 in 'pins.ucf': Could not find net(s) 'Key<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 40 in 'pins.ucf': Could not find net(s) 'Key<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pins.ucf': Could not find net(s) 'Key<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pins.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'pins.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
ERROR:HDLCompilers:26 - mapping.v line 56 expecting '=', found ';'
ERROR:HDLCompilers:26 - mapping.v line 61 unexpected token: '.'
ERROR:HDLCompilers:26 - mapping.v line 61 expecting '=', found ','
Module <mapping> compiled
Analysis of file <mapping.prj> failed.
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
ERROR:Xst:871 - mapping.v line 56: Invalid use of input signal <Key> as target.
 
 
Found 1 error(s). Aborting synthesis.
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
ERROR:Xst:871 - mapping.v line 56: Invalid use of input signal <Port1> as target.
 
 
Found 1 error(s). Aborting synthesis.
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
WARNING:HDLCompilers:301 - mapping.v line 56 Too many digits specified in hex constant
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
ERROR:Xst:871 - mapping.v line 56: Invalid use of input signal <Port1> as target.
 
 
Found 1 error(s). Aborting synthesis.
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <iobuf8bit>.
Module <iobuf8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <iobuf8bit>.
    Related source file is iobuf8bit.v.
    Found 8-bit tristate buffer for signal <dataLCD>.
    Found 8-bit tristate buffer for signal <datauC>.
    Summary:
	inferred  16 Tristate(s).
Unit <iobuf8bit> synthesized.


Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  8-bit up counter                 : 1
# Tristates                        : 2
  8-bit tristate buffer            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       6  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 9  out of   4704     0%  
 Number of bonded IOBs:                 55  out of    144    38%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.880ns (Maximum Frequency: 204.918MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: 9.957ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "f:/fpga_micro_board/prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 6 in 'pins.ucf': Could not find net(s) 'Port1<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'pins.ucf': Could not find net(s) 'Port1<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'pins.ucf': Could not find net(s) 'Port1<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port1<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'pins.ucf': Could not find net(s) 'MAX9' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <iobuf8bit>.
Module <iobuf8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <iobuf8bit>.
    Related source file is iobuf8bit.v.
    Found 8-bit tristate buffer for signal <dataLCD>.
    Found 8-bit tristate buffer for signal <datauC>.
    Summary:
	inferred  16 Tristate(s).
Unit <iobuf8bit> synthesized.


Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  8-bit up counter                 : 1
# Tristates                        : 2
  8-bit tristate buffer            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       6  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 9  out of   4704     0%  
 Number of bonded IOBs:                 55  out of    144    38%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.880ns (Maximum Frequency: 204.918MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: 9.957ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "f:/fpga_micro_board/prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40288 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         8 out of  4,704    1%
  Number of 4 input LUTs:             1 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                           4 out of  2,352    1%
    Number of Slices containing only related logic:      4 out of      4  100%
    Number of Slices containing unrelated logic:         0 out of      4    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            8 out of  4,704    1%
      Number used as logic:                         1
      Number used as a route-thru:                  7
   Number of bonded IOBs:            55 out of    140   39%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  160
Additional JTAG gate count for IOBs:  2,688
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 140    39%
      Number of LOCed External IOBs   54 out of 55     98%

   Number of SLICEs                    4 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989767) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9adc0a) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 71 unrouted;       REAL time: 0 secs 

Phase 2: 67 unrouted;       REAL time: 0 secs 

Phase 3: 5 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |    4   |  0.000     |  0.542      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 30 10:52:44 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "iobuf8bit.v"
Module <iobuf8bit> compiled
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <iobuf8bit>.
Module <iobuf8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <iobuf8bit>.
    Related source file is iobuf8bit.v.
    Found 8-bit tristate buffer for signal <dataLCD>.
    Found 8-bit tristate buffer for signal <datauC>.
    Summary:
	inferred  16 Tristate(s).
Unit <iobuf8bit> synthesized.


Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  8-bit up counter                 : 1
# Tristates                        : 2
  8-bit tristate buffer            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       6  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 9  out of   4704     0%  
 Number of bonded IOBs:                 55  out of    144    38%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.880ns (Maximum Frequency: 204.918MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: 9.957ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\prototype/_ngo -uc
pins.ucf -p xc2s200-pq208-6 mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40288 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         8 out of  4,704    1%
  Number of 4 input LUTs:             1 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                           4 out of  2,352    1%
    Number of Slices containing only related logic:      4 out of      4  100%
    Number of Slices containing unrelated logic:         0 out of      4    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            8 out of  4,704    1%
      Number used as logic:                         1
      Number used as a route-thru:                  7
   Number of bonded IOBs:            55 out of    140   39%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  160
Additional JTAG gate count for IOBs:  2,688
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 140    39%
      Number of LOCed External IOBs   54 out of 55     98%

   Number of SLICEs                    4 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989767) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9adc0a) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 71 unrouted;       REAL time: 0 secs 

Phase 2: 67 unrouted;       REAL time: 0 secs 

Phase 3: 5 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |    4   |  0.000     |  0.542      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 30 12:29:26 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  8-bit up counter                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 8  out of   4704     0%  
 Number of bonded IOBs:                 55  out of    144    38%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.880ns (Maximum Frequency: 204.918MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40288 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         8 out of  4,704    1%
  Number of 4 input LUTs:             1 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                           4 out of  2,352    1%
    Number of Slices containing only related logic:      4 out of      4  100%
    Number of Slices containing unrelated logic:         0 out of      4    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            8 out of  4,704    1%
      Number used as logic:                         1
      Number used as a route-thru:                  7
   Number of bonded IOBs:            55 out of    140   39%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  112
Additional JTAG gate count for IOBs:  2,688
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 140    39%
      Number of LOCed External IOBs   54 out of 55     98%

   Number of SLICEs                    4 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989767) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99fd17) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 47 unrouted;       REAL time: 0 secs 

Phase 2: 43 unrouted;       REAL time: 0 secs 

Phase 3: 2 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |    4   |  0.000     |  0.542      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 30 16:31:24 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <KeyIntr> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
WARNING:Xst:647 - Input <Key> is never used.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  8-bit up counter                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 8  out of   4704     0%  
 Number of bonded IOBs:                 50  out of    144    34%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.880ns (Maximum Frequency: 204.918MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 39 in 'pins.ucf': Could not find net(s) 'Key<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 40 in 'pins.ucf': Could not find net(s) 'Key<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'pins.ucf': Could not find net(s) 'Key<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'pins.ucf': Could not find net(s) 'Key<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 43 in 'pins.ucf': Could not find net(s) 'KeyIntr' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40288 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         8 out of  4,704    1%
  Number of 4 input LUTs:             1 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                           4 out of  2,352    1%
    Number of Slices containing only related logic:      4 out of      4  100%
    Number of Slices containing unrelated logic:         0 out of      4    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            8 out of  4,704    1%
      Number used as logic:                         1
      Number used as a route-thru:                  7
   Number of bonded IOBs:            50 out of    140   35%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  112
Additional JTAG gate count for IOBs:  2,448
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            50 out of 140    35%
      Number of LOCed External IOBs   49 out of 50     98%

   Number of SLICEs                    4 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989753) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99a1af) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 42 unrouted;       REAL time: 0 secs 

Phase 2: 38 unrouted;       REAL time: 0 secs 

Phase 3: 2 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |    4   |  0.000     |  0.542      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 30 16:40:24 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
ERROR:HDLCompilers:26 - mapping.v line 54 expecting ';', found ':'
Module <mapping> compiled
ERROR:HDLCompilers:26 - mapping.v line 54 expecting 'endmodule', found '8'
Analysis of file <mapping.prj> failed.
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
WARNING:Xst:647 - Input <KeyIntr> is never used.
WARNING:Xst:647 - Input <MAX9> is never used.
WARNING:Xst:647 - Input <Key> is never used.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
  8-bit up counter                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       7  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                11  out of   4704     0%  
 Number of bonded IOBs:                 50  out of    144    34%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.880ns (Maximum Frequency: 204.918MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.532ns
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40288 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         8 out of  4,704    1%
  Number of 4 input LUTs:             4 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                           6 out of  2,352    1%
    Number of Slices containing only related logic:      6 out of      6  100%
    Number of Slices containing unrelated logic:         0 out of      6    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           11 out of  4,704    1%
      Number used as logic:                         4
      Number used as a route-thru:                  7
   Number of bonded IOBs:            50 out of    140   35%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  130
Additional JTAG gate count for IOBs:  2,448
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            50 out of 140    35%
      Number of LOCed External IOBs   49 out of 50     98%

   Number of SLICEs                    6 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989792) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99acd1) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 48 unrouted;       REAL time: 0 secs 

Phase 2: 44 unrouted;       REAL time: 0 secs 

Phase 3: 3 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |    4   |  0.000     |  0.530      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 09:26:55 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40288 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         8 out of  4,704    1%
  Number of 4 input LUTs:             4 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                           6 out of  2,352    1%
    Number of Slices containing only related logic:      6 out of      6  100%
    Number of Slices containing unrelated logic:         0 out of      6    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           11 out of  4,704    1%
      Number used as logic:                         4
      Number used as a route-thru:                  7
   Number of bonded IOBs:            50 out of    140   35%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  130
Additional JTAG gate count for IOBs:  2,448
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            50 out of 140    35%
      Number of LOCed External IOBs   41 out of 50     82%

   Number of SLICEs                    6 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989792) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99aba5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 48 unrouted;       REAL time: 0 secs 

Phase 2: 44 unrouted;       REAL time: 0 secs 

Phase 3: 3 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |    4   |  0.000     |  0.530      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 09:30:01 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <rst> is never used.
WARNING:Xst:647 - Input <Port1<7:4>> is never used.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 20  out of    144    13%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'pins.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'pins.ucf': Could not find net(s) 'rst' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port0<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'pins.ucf': Could not find net(s) 'Port0<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port0<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port0<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port0<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'pins.ucf': Could not find net(s) 'Port0<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port0<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port0<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <rst> is never used.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 24  out of    144    16%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39264 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            24 out of    140   17%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            24 out of 140    17%
      Number of LOCed External IOBs   24 out of 24    100%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989697) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:998049) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 12 unrouted;       REAL time: 0 secs 

Phase 2: 12 unrouted;       REAL time: 0 secs 

Phase 3: 1 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  52 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 09:38:29 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <rst> is never used.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 24  out of    144    16%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'pins.ucf': Could not find net(s) 'clk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'pins.ucf': Could not find net(s) 'rst' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <rst> is never used.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 24  out of    144    16%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39264 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            24 out of    140   17%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            24 out of 140    17%
      Number of LOCed External IOBs   24 out of 24    100%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989697) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:998049) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 12 unrouted;       REAL time: 0 secs 

Phase 2: 12 unrouted;       REAL time: 0 secs 

Phase 3: 1 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  52 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 09:39:32 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <rst> is never used.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 24  out of    144    16%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39264 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            24 out of    140   17%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            24 out of 140    17%
      Number of LOCed External IOBs   24 out of 24    100%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989697) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:998049) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 12 unrouted;       REAL time: 0 secs 

Phase 2: 12 unrouted;       REAL time: 0 secs 

Phase 3: 1 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  52 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 13:05:37 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 24  out of    144    16%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39264 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            24 out of    140   17%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            24 out of 140    17%
      Number of LOCed External IOBs   24 out of 24    100%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989697) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:998049) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 12 unrouted;       REAL time: 0 secs 

Phase 2: 12 unrouted;       REAL time: 0 secs 

Phase 3: 1 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  52 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 13:09:50 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 24  out of    144    16%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39264 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            24 out of    140   17%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 24  out of    144    16%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<0>> is never used.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 23  out of    144    15%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.650ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 4 in 'pins.ucf': Could not find net(s) 'Port1<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39264 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            23 out of    140   16%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            23 out of 140    16%
      Number of LOCed External IOBs   23 out of 23    100%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989696) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:997cc5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 12 unrouted;       REAL time: 0 secs 

Phase 2: 12 unrouted;       REAL time: 0 secs 

Phase 3: 1 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  52 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 14:28:46 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:87 - mapping.v line 21 Could not find module/primitive 'obuf'
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:87 - mapping.v line 21 Could not find module/primitive 'OBuf'
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:87 - mapping.v line 21 Could not find module/primitive 'obuf'
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:87 - mapping.v line 21 Could not find module/primitive 'obuf'
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:87 - mapping.v line 21 Could not find module/primitive 'obuf'
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
WARNING:Xst:863 - mapping.v line 18: Name conflict (<LCDEN> and <LcdEN>, renaming LCDEN as lcden_rnm0).
Module <mapping> is correct for synthesis.
 
Analyzing module <OBUF>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port0> is never used.
WARNING:Xst:647 - Input <Port1<0>> is never used.
WARNING:Xst:1306 - Output <LcdEN> is never assigned.
WARNING:Xst:653 - Signal <Port0Buf> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <lcden_rnm0> is assigned but never used.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 15  out of    144    10%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.650ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port0<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'pins.ucf': Could not find net(s) 'Port0<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port0<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port0<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'pins.ucf': Could not find net(s) 'Port0<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port0<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port0<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port0<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'pins.ucf': Could not find net(s) 'LcdEN' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <OBUF>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port0> is never used.
WARNING:Xst:647 - Input <Port1<0>> is never used.
WARNING:Xst:653 - Signal <Port0Buf> is used but never assigned. Tied to value 00000000.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 15  out of    144    10%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.650ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port0<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'pins.ucf': Could not find net(s) 'Port0<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port0<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port0<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'pins.ucf': Could not find net(s) 'Port0<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port0<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port0<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port0<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...
ERROR:NgdBuild:755 - Line 9 in 'pins.ucf': Could not find net(s) 'Port0<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'pins.ucf': Could not find net(s) 'Port0<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'pins.ucf': Could not find net(s) 'Port0<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'pins.ucf': Could not find net(s) 'Port0<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'pins.ucf': Could not find net(s) 'Port0<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'pins.ucf': Could not find net(s) 'Port0<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'pins.ucf': Could not find net(s) 'Port0<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'pins.ucf': Could not find net(s) 'Port0<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "pins.ucf".

Writing NGDBUILD log file "mapping.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <OBUF>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<0>> is never used.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 23  out of    144    15%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.650ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39264 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            23 out of    140   16%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            23 out of 140    16%
      Number of LOCed External IOBs   23 out of 23    100%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989696) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:997cc5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 12 unrouted;       REAL time: 0 secs 

Phase 2: 12 unrouted;       REAL time: 0 secs 

Phase 3: 1 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  52 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 14:44:40 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Programming File Generation Report".

Completed process "Programming File Generation Report".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 
Analyzing module <OBUF>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
WARNING:Xst:647 - Input <Port1<0>> is never used.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
ERROR:HDLCompilers:26 - mapping.v line 49 Unterminated comment
Analysis of file <mapping.prj> failed.
--> 

Total memory usage is 47240 kilobytes


ERROR: XST failed
Process "View RTL Schematic" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 24  out of    144    16%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39264 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39264 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            24 out of    140   17%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            24 out of 140    17%
      Number of LOCed External IOBs   23 out of 24     95%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989697) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:997941) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 12 unrouted;       REAL time: 0 secs 

Phase 2: 12 unrouted;       REAL time: 0 secs 

Phase 3: 1 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  52 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 14:56:58 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:10 - Net "Port1(3)" is a bit bus member name, but there is no
   corresponding bit bus.
Error: 
Process "View Verilog Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "aa.vf"
Module <aa> compiled
No errors in compilation
Analysis of file <aa.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <aa>.
Module <aa> is correct for synthesis.
 
    Set user-defined property "LOC =  p162" for signal <Port1> in unit <aa>.
    Set user-defined property "LOC =  p149" for signal <LcdEN> in unit <aa>.
Analyzing module <OBUF>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <aa>.
    Related source file is aa.vf.
Unit <aa> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <aa> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block aa, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                  2  out of    144     1%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -i -p xc2s200-pq208-6 aa.ngc
aa.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/aa.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38240 kilobytes

Writing NGD file "aa.ngd" ...

Writing NGDBUILD log file "aa.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:             2 out of    140    1%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  96
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "aa_map.mrp" for details.
Completed process "Map".

Mapping Module aa . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o aa_map.ncd aa.ngd aa.pcf
Mapping Module aa: DONE



Started process "Place & Route".





Constraints file: aa.pcf

Loading device database for application Par from file "aa_map.ncd".
   "aa" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             2 out of 140     1%
      Number of LOCed External IOBs    2 out of 2     100%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989681) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:989bc5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file aa.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1 unrouted;       REAL time: 0 secs 

Phase 2: 1 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file aa.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 15:04:01 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module aa . . .
PAR command line: par -w -intstyle ise -ol std -t 1 aa_map.ncd aa.ncd aa.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "aa.vf"
Module <aa> compiled
No errors in compilation
Analysis of file <aa.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <aa>.
Module <aa> is correct for synthesis.
 
    Set user-defined property "LOC =  p162" for signal <Port1> in unit <aa>.
    Set user-defined property "LOC =  p151" for signal <LcdEN> in unit <aa>.
Analyzing module <OBUF>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <aa>.
    Related source file is aa.vf.
Unit <aa> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <aa> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block aa, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                  2  out of    144     1%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -i -p xc2s200-pq208-6 aa.ngc
aa.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/aa.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38240 kilobytes

Writing NGD file "aa.ngd" ...

Writing NGDBUILD log file "aa.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:             2 out of    140    1%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  96
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "aa_map.mrp" for details.
Completed process "Map".

Mapping Module aa . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o aa_map.ncd aa.ngd aa.pcf
Mapping Module aa: DONE



Started process "Place & Route".





Constraints file: aa.pcf

Loading device database for application Par from file "aa_map.ncd".
   "aa" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             2 out of 140     1%
      Number of LOCed External IOBs    2 out of 2     100%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989681) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:989b2f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file aa.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1 unrouted;       REAL time: 0 secs 

Phase 2: 1 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file aa.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 15:10:06 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module aa . . .
PAR command line: par -w -intstyle ise -ol std -t 1 aa_map.ncd aa.ncd aa.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "mapping.v"
Module <mapping> compiled
No errors in compilation
Analysis of file <mapping.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mapping>.
Module <mapping> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mapping>.
    Related source file is mapping.v.
Unit <mapping> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mapping> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mapping, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                 24  out of    144    16%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.479ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo -uc pins.ucf -p xc2s200-pq208-6
mapping.ngc mapping.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/MIC_FPGA_LCD2/Prototype/mapping.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "pins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39264 kilobytes

Writing NGD file "mapping.ngd" ...

Writing NGDBUILD log file "mapping.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            24 out of    140   17%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "mapping_map.mrp" for details.
Completed process "Map".

Mapping Module mapping . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o mapping_map.ncd mapping.ngd mapping.pcf
Mapping Module mapping: DONE



Started process "Place & Route".





Constraints file: mapping.pcf

Loading device database for application Par from file "mapping_map.ncd".
   "mapping" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            24 out of 140    17%
      Number of LOCed External IOBs   24 out of 24    100%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989697) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:998049) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file mapping.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 12 unrouted;       REAL time: 0 secs 

Phase 2: 12 unrouted;       REAL time: 0 secs 

Phase 3: 1 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  52 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file mapping.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 31 15:21:34 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module mapping . . .
PAR command line: par -w -intstyle ise -ol std -t 1 mapping_map.ncd mapping.ncd mapping.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting iobuf8bit.lso
deleting iobuf8bit.syr
deleting iobuf8bit.prj
deleting iobuf8bit.sprj
deleting iobuf8bit.ana
deleting iobuf8bit.stx
deleting iobuf8bit.cmd_log
deleting iobuf8bit.ngc
deleting iobuf8bit.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pin.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pin.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pin.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pin.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pin.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting mapping.ngr
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting iobuf8bit.ngc
deleting mapping.ngc
deleting iobuf8bit.ngr
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting mapping.ngr
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/aa_jhdparse_tcl.rsp
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting mapping.ngr
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.ngr
deleting __projnav/aa_jhdparse_tcl.rsp
deleting aa.vf
deleting __projnav/aa_jhdparse_tcl.rsp
deleting aa.vf
deleting aa.lso
deleting aa.syr
deleting aa.prj
deleting aa.sprj
deleting aa.ana
deleting aa.stx
deleting aa.cmd_log
deleting aa.ngc
deleting aa.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting aa.ngd
deleting aa_ngdbuild.nav
deleting aa.bld
deleting .untf
deleting aa.cmd_log
deleting aa_map.ncd
deleting aa.ngm
deleting aa.pcf
deleting aa.nc1
deleting aa.mrp
deleting aa_map.mrp
deleting aa.mdf
deleting __projnav/map.log
deleting aa.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting aa.twr
deleting aa.twx
deleting aa.tsi
deleting aa.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting aa.ncd
deleting aa.par
deleting aa.pad
deleting aa_pad.txt
deleting aa_pad.csv
deleting aa.pad_txt
deleting aa.dly
deleting reportgen.log
deleting aa.xpi
deleting aa.grf
deleting aa.itr
deleting aa_last_par.ncd
deleting __projnav/par.log
deleting aa.placed_ncd_tracker
deleting aa.routed_ncd_tracker
deleting aa.cmd_log
deleting __projnav/aa_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting aa.ut
deleting aa.bgn
deleting aa.rbt
deleting aa.ll
deleting aa.msk
deleting aa.drc
deleting aa.nky
deleting aa.bit
deleting aa.bin
deleting aa.isc
deleting aa.cmd_log
deleting aa.ace
deleting xilinx.sys
deleting aa.mpm
deleting aa.mcs
deleting aa.prm
deleting aa.dst
deleting aa.exo
deleting aa.tek
deleting aa.hex
deleting aa.svf
deleting aa.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting __projnav/aa_jhdparse_tcl.rsp
deleting aa.vf
deleting aa.lso
deleting aa.syr
deleting aa.prj
deleting aa.sprj
deleting aa.ana
deleting aa.stx
deleting aa.cmd_log
deleting aa.ngc
deleting aa.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting aa.ngd
deleting aa_ngdbuild.nav
deleting aa.bld
deleting .untf
deleting aa.cmd_log
deleting aa_map.ncd
deleting aa.ngm
deleting aa.pcf
deleting aa.nc1
deleting aa.mrp
deleting aa_map.mrp
deleting aa.mdf
deleting __projnav/map.log
deleting aa.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting aa.twr
deleting aa.twx
deleting aa.tsi
deleting aa.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting aa.ncd
deleting aa.par
deleting aa.pad
deleting aa_pad.txt
deleting aa_pad.csv
deleting aa.pad_txt
deleting aa.dly
deleting reportgen.log
deleting aa.xpi
deleting aa.grf
deleting aa.itr
deleting aa_last_par.ncd
deleting __projnav/par.log
deleting aa.placed_ncd_tracker
deleting aa.routed_ncd_tracker
deleting aa.cmd_log
deleting __projnav/aa_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting aa.ut
deleting aa.bgn
deleting aa.rbt
deleting aa.ll
deleting aa.msk
deleting aa.drc
deleting aa.nky
deleting aa.bit
deleting aa.bin
deleting aa.isc
deleting aa.cmd_log
deleting aa.ace
deleting xilinx.sys
deleting aa.mpm
deleting aa.mcs
deleting aa.prm
deleting aa.dst
deleting aa.exo
deleting aa.tek
deleting aa.hex
deleting aa.svf
deleting aa.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.lso
deleting mapping.syr
deleting mapping.prj
deleting mapping.sprj
deleting mapping.ana
deleting mapping.stx
deleting mapping.cmd_log
deleting mapping.ngc
deleting mapping.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\mic_fpga_lcd2\prototype/_ngo
deleting mapping.ngd
deleting mapping_ngdbuild.nav
deleting mapping.bld
deleting pins.ucf.untf
deleting mapping.cmd_log
deleting mapping_map.ncd
deleting mapping.ngm
deleting mapping.pcf
deleting mapping.nc1
deleting mapping.mrp
deleting mapping_map.mrp
deleting mapping.mdf
deleting __projnav/map.log
deleting mapping.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting mapping.twr
deleting mapping.twx
deleting mapping.tsi
deleting mapping.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting mapping.ncd
deleting mapping.par
deleting mapping.pad
deleting mapping_pad.txt
deleting mapping_pad.csv
deleting mapping.pad_txt
deleting mapping.dly
deleting reportgen.log
deleting mapping.xpi
deleting mapping.grf
deleting mapping.itr
deleting mapping_last_par.ncd
deleting __projnav/par.log
deleting mapping.placed_ncd_tracker
deleting mapping.routed_ncd_tracker
deleting mapping.cmd_log
deleting __projnav/mapping_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting mapping.ut
deleting mapping.bgn
deleting mapping.rbt
deleting mapping.ll
deleting mapping.msk
deleting mapping.drc
deleting mapping.nky
deleting mapping.bit
deleting mapping.bin
deleting mapping.isc
deleting mapping.cmd_log
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.ace
deleting xilinx.sys
deleting mapping.mpm
deleting mapping.mcs
deleting mapping.prm
deleting mapping.dst
deleting mapping.exo
deleting mapping.tek
deleting mapping.hex
deleting mapping.svf
deleting mapping.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting iobuf8bit.prj
deleting iobuf8bit.prj
deleting __projnav/iobuf8bit.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting aa.prj
deleting aa.prj
deleting __projnav/aa.xst
deleting ./xst
deleting aa.prj
deleting aa.prj
deleting __projnav/aa.xst
deleting ./xst
deleting mapping.prj
deleting mapping.prj
deleting __projnav/mapping.xst
deleting ./xst
deleting __projnav/Prototype.gfl
deleting __projnav/Prototype_flowplus.gfl
Finished cleaning up project

