Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 15:20:24 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.227       -0.946                     14                 1128        0.099        0.000                      0                 1128        4.500        0.000                       0                   450  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.227       -0.946                     14                 1128        0.099        0.000                      0                 1128        4.500        0.000                       0                   450  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           14  Failing Endpoints,  Worst Slack       -0.227ns,  Total Violation       -0.946ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.634ns  (logic 2.810ns (29.167%)  route 6.824ns (70.833%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  sm/D_states_q_reg[6]/Q
                         net (fo=139, routed)         1.213     6.794    sm/D_states_q[6]
    SLICE_X36Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  sm/D_debug_dff_q[4]_i_10/O
                         net (fo=6, routed)           0.633     7.551    sm/D_debug_dff_q[4]_i_10_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  sm/ram_reg_i_132/O
                         net (fo=2, routed)           0.407     8.082    sm/ram_reg_i_132_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.750     8.957    sm/out_sig0_carry_i_21_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.081 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.778     9.859    L_reg/M_sm_ra1[2]
    SLICE_X43Y76         MUXF7 (Prop_muxf7_S_O)       0.276    10.135 f  L_reg/ram_reg_i_29/O
                         net (fo=12, routed)          0.410    10.545    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X42Y75         LUT1 (Prop_lut1_I0_O)        0.299    10.844 r  L_reg/out_sig0_carry__0_i_2/O
                         net (fo=1, routed)           0.788    11.632    alum/ram_reg_i_32[2]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.030 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.039    alum/out_sig0_carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.373 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.561    12.934    sm/ram_reg_i_22_1[4]
    SLICE_X44Y77         LUT4 (Prop_lut4_I3_O)        0.303    13.237 r  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.295    13.532    sm/ram_reg_i_68_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.656 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.532    14.188    sm/D_ddr_q_reg_5
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.124    14.312 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.447    14.759    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.759    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.071ns  (logic 2.788ns (27.684%)  route 7.283ns (72.316%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT6=9)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.536     5.120    sm/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=110, routed)         1.061     6.699    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.823 r  sm/D_debug_dff_q[5]_i_13/O
                         net (fo=12, routed)          0.557     7.380    sm/D_debug_dff_q[5]_i_13_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.504 r  sm/out_sig0_carry_i_30/O
                         net (fo=2, routed)           0.857     8.361    sm/out_sig0_carry_i_30_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=28, routed)          1.261     9.746    sm/out_sig0_carry__1_i_23_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.870 f  sm/D_states_q[3]_i_45/O
                         net (fo=1, routed)           0.570    10.440    sm/D_states_q[3]_i_45_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.564 r  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.807    11.372    sm/D_states_q[3]_i_34_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.496 r  sm/D_states_q[2]_i_65/O
                         net (fo=1, routed)           0.000    11.496    L_reg/S[0]
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.029 r  L_reg/D_states_q_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.029    L_reg/D_states_q_reg[2]_i_60_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.283 r  L_reg/D_states_q_reg[2]_i_49/CO[0]
                         net (fo=2, routed)           0.610    12.892    sm/CO[0]
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.367    13.259 r  sm/D_states_q[3]_i_31/O
                         net (fo=1, routed)           0.303    13.562    sm/D_states_q[3]_i_31_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.124    13.686 r  sm/D_states_q[3]_i_14/O
                         net (fo=1, routed)           0.304    13.990    sm/D_states_q[3]_i_14_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.114 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.479    14.593    sm/D_states_q[3]_i_4_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    14.717 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.474    15.191    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.422    14.826    sm/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.294    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X42Y73         FDRE (Setup_fdre_C_D)       -0.045    15.040    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -15.191    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.529ns  (logic 2.714ns (28.481%)  route 6.815ns (71.519%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  sm/D_states_q_reg[6]/Q
                         net (fo=139, routed)         1.213     6.794    sm/D_states_q[6]
    SLICE_X36Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  sm/D_debug_dff_q[4]_i_10/O
                         net (fo=6, routed)           0.633     7.551    sm/D_debug_dff_q[4]_i_10_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  sm/ram_reg_i_132/O
                         net (fo=2, routed)           0.407     8.082    sm/ram_reg_i_132_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.750     8.957    sm/out_sig0_carry_i_21_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.081 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.778     9.859    L_reg/M_sm_ra1[2]
    SLICE_X43Y76         MUXF7 (Prop_muxf7_S_O)       0.276    10.135 f  L_reg/ram_reg_i_29/O
                         net (fo=12, routed)          0.410    10.545    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X42Y75         LUT1 (Prop_lut1_I0_O)        0.299    10.844 r  L_reg/out_sig0_carry__0_i_2/O
                         net (fo=1, routed)           0.788    11.632    alum/ram_reg_i_32[2]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.030 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.039    alum/out_sig0_carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.278 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.578    12.856    sm/ram_reg_i_22_1[5]
    SLICE_X45Y78         LUT4 (Prop_lut4_I3_O)        0.302    13.158 r  sm/ram_reg_i_65/O
                         net (fo=1, routed)           0.298    13.456    sm/ram_reg_i_65_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.580 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.424    14.004    sm/ram_reg_i_22_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.124    14.128 r  sm/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.526    14.654    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.654    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 1.634ns (16.654%)  route 8.177ns (83.346%))
  Logic Levels:           9  (LUT4=1 LUT6=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.536     5.120    sm/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=110, routed)         1.061     6.699    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.823 r  sm/D_debug_dff_q[5]_i_13/O
                         net (fo=12, routed)          0.557     7.380    sm/D_debug_dff_q[5]_i_13_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.504 r  sm/out_sig0_carry_i_30/O
                         net (fo=2, routed)           0.857     8.361    sm/out_sig0_carry_i_30_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=28, routed)          1.141     9.626    sm/out_sig0_carry__1_i_23_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.750 f  sm/out_sig0_carry__1_i_13/O
                         net (fo=1, routed)           0.814    10.565    sm/out_sig0_carry__1_i_13_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.689 f  sm/out_sig0_carry__1_i_2/O
                         net (fo=7, routed)           0.885    11.573    L_reg/M_alum_a[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.697 f  L_reg/D_states_q[7]_i_70/O
                         net (fo=2, routed)           1.037    12.734    L_reg/D_states_q[7]_i_70_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.858 f  L_reg/D_states_q[7]_i_25/O
                         net (fo=3, routed)           0.445    13.304    sm/D_states_q_reg[0]_4
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.428 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.436    13.864    sm/D_states_q[7]_i_5_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.988 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.943    14.931    sm/D_states_q[7]_i_1_n_0
    SLICE_X40Y72         FDSE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.423    14.827    sm/clk_IBUF_BUFG
    SLICE_X40Y72         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.272    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X40Y72         FDSE (Setup_fdse_C_CE)      -0.205    14.859    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -14.931    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 1.634ns (16.654%)  route 8.177ns (83.346%))
  Logic Levels:           9  (LUT4=1 LUT6=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.536     5.120    sm/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=110, routed)         1.061     6.699    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.823 r  sm/D_debug_dff_q[5]_i_13/O
                         net (fo=12, routed)          0.557     7.380    sm/D_debug_dff_q[5]_i_13_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.504 r  sm/out_sig0_carry_i_30/O
                         net (fo=2, routed)           0.857     8.361    sm/out_sig0_carry_i_30_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=28, routed)          1.141     9.626    sm/out_sig0_carry__1_i_23_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.750 f  sm/out_sig0_carry__1_i_13/O
                         net (fo=1, routed)           0.814    10.565    sm/out_sig0_carry__1_i_13_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.689 f  sm/out_sig0_carry__1_i_2/O
                         net (fo=7, routed)           0.885    11.573    L_reg/M_alum_a[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.697 f  L_reg/D_states_q[7]_i_70/O
                         net (fo=2, routed)           1.037    12.734    L_reg/D_states_q[7]_i_70_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.858 f  L_reg/D_states_q[7]_i_25/O
                         net (fo=3, routed)           0.445    13.304    sm/D_states_q_reg[0]_4
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.428 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.436    13.864    sm/D_states_q[7]_i_5_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.988 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.943    14.931    sm/D_states_q[7]_i_1_n_0
    SLICE_X40Y72         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.423    14.827    sm/clk_IBUF_BUFG
    SLICE_X40Y72         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.272    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X40Y72         FDSE (Setup_fdse_C_CE)      -0.205    14.859    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -14.931    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 2.679ns (28.268%)  route 6.798ns (71.732%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.536     5.120    sm/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=110, routed)         1.061     6.699    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.823 r  sm/D_debug_dff_q[5]_i_13/O
                         net (fo=12, routed)          0.557     7.380    sm/D_debug_dff_q[5]_i_13_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.504 r  sm/out_sig0_carry_i_30/O
                         net (fo=2, routed)           0.857     8.361    sm/out_sig0_carry_i_30_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=28, routed)          0.779     9.264    sm/out_sig0_carry__1_i_23_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.388 r  sm/ram_reg_i_91/O
                         net (fo=1, routed)           0.655    10.043    sm/ram_reg_i_91_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.167 r  sm/ram_reg_i_37/O
                         net (fo=23, routed)          0.829    10.996    sm/ram_reg_i_35_1[0]
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.124    11.120 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.120    alum/S[0]
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.652 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.652    alum/out_sig0_carry_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.986 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.732    12.718    alum/data0[5]
    SLICE_X44Y77         LUT3 (Prop_lut3_I0_O)        0.303    13.021 r  alum/ram_reg_i_81/O
                         net (fo=1, routed)           0.283    13.304    sm/ram_reg_8
    SLICE_X47Y77         LUT6 (Prop_lut6_I4_O)        0.124    13.428 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.406    13.834    display/ram_reg
    SLICE_X49Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.958 r  display/ram_reg_i_8/O
                         net (fo=1, routed)           0.639    14.597    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.597    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.460ns  (logic 2.694ns (28.478%)  route 6.766ns (71.522%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  sm/D_states_q_reg[6]/Q
                         net (fo=139, routed)         1.213     6.794    sm/D_states_q[6]
    SLICE_X36Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  sm/D_debug_dff_q[4]_i_10/O
                         net (fo=6, routed)           0.633     7.551    sm/D_debug_dff_q[4]_i_10_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  sm/ram_reg_i_132/O
                         net (fo=2, routed)           0.407     8.082    sm/ram_reg_i_132_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.750     8.957    sm/out_sig0_carry_i_21_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.081 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.778     9.859    L_reg/M_sm_ra1[2]
    SLICE_X43Y76         MUXF7 (Prop_muxf7_S_O)       0.276    10.135 f  L_reg/ram_reg_i_29/O
                         net (fo=12, routed)          0.410    10.545    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X42Y75         LUT1 (Prop_lut1_I0_O)        0.299    10.844 r  L_reg/out_sig0_carry__0_i_2/O
                         net (fo=1, routed)           0.788    11.632    alum/ram_reg_i_32[2]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.030 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.039    alum/out_sig0_carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.261 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.622    12.883    sm/ram_reg_i_22_1[3]
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.299    13.182 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.263    13.445    sm/ram_reg_i_71_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.124    13.569 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.316    13.885    sm/D_ddr_q_reg_6
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.009 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.576    14.585    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.585    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 2.694ns (28.489%)  route 6.762ns (71.511%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  sm/D_states_q_reg[6]/Q
                         net (fo=139, routed)         1.213     6.794    sm/D_states_q[6]
    SLICE_X36Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  sm/D_debug_dff_q[4]_i_10/O
                         net (fo=6, routed)           0.633     7.551    sm/D_debug_dff_q[4]_i_10_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  sm/ram_reg_i_132/O
                         net (fo=2, routed)           0.407     8.082    sm/ram_reg_i_132_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.750     8.957    sm/out_sig0_carry_i_21_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.081 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.778     9.859    L_reg/M_sm_ra1[2]
    SLICE_X43Y76         MUXF7 (Prop_muxf7_S_O)       0.276    10.135 f  L_reg/ram_reg_i_29/O
                         net (fo=12, routed)          0.410    10.545    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X42Y75         LUT1 (Prop_lut1_I0_O)        0.299    10.844 r  L_reg/out_sig0_carry__0_i_2/O
                         net (fo=1, routed)           0.788    11.632    alum/ram_reg_i_32[2]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.030 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.039    alum/out_sig0_carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.261 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.622    12.883    sm/ram_reg_i_22_1[3]
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.299    13.182 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.263    13.445    sm/ram_reg_i_71_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.124    13.569 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.312    13.881    display/ram_reg_9
    SLICE_X48Y76         LUT5 (Prop_lut5_I3_O)        0.124    14.005 r  display/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.576    14.581    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 2.519ns (26.678%)  route 6.923ns (73.322%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  sm/D_states_q_reg[6]/Q
                         net (fo=139, routed)         1.213     6.794    sm/D_states_q[6]
    SLICE_X36Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.918 r  sm/D_debug_dff_q[4]_i_10/O
                         net (fo=6, routed)           0.633     7.551    sm/D_debug_dff_q[4]_i_10_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  sm/ram_reg_i_132/O
                         net (fo=2, routed)           0.407     8.082    sm/ram_reg_i_132_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.206 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.750     8.957    sm/out_sig0_carry_i_21_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.081 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.778     9.859    L_reg/M_sm_ra1[2]
    SLICE_X43Y76         MUXF7 (Prop_muxf7_S_O)       0.276    10.135 f  L_reg/ram_reg_i_29/O
                         net (fo=12, routed)          0.410    10.545    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X42Y75         LUT1 (Prop_lut1_I0_O)        0.299    10.844 r  L_reg/out_sig0_carry__0_i_2/O
                         net (fo=1, routed)           0.788    11.632    alum/ram_reg_i_32[2]
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    12.070 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.651    12.721    alum/data0[7]
    SLICE_X45Y77         LUT3 (Prop_lut3_I0_O)        0.306    13.027 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.299    13.326    sm/ram_reg_6
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.124    13.450 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.324    13.775    display/ram_reg_11
    SLICE_X47Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.668    14.567    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.771ns  (logic 1.634ns (16.723%)  route 8.137ns (83.277%))
  Logic Levels:           9  (LUT4=1 LUT6=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.536     5.120    sm/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=110, routed)         1.061     6.699    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.823 r  sm/D_debug_dff_q[5]_i_13/O
                         net (fo=12, routed)          0.557     7.380    sm/D_debug_dff_q[5]_i_13_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.504 r  sm/out_sig0_carry_i_30/O
                         net (fo=2, routed)           0.857     8.361    sm/out_sig0_carry_i_30_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  sm/out_sig0_carry__1_i_23/O
                         net (fo=28, routed)          1.141     9.626    sm/out_sig0_carry__1_i_23_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.750 f  sm/out_sig0_carry__1_i_13/O
                         net (fo=1, routed)           0.814    10.565    sm/out_sig0_carry__1_i_13_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.689 f  sm/out_sig0_carry__1_i_2/O
                         net (fo=7, routed)           0.885    11.573    L_reg/M_alum_a[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.697 f  L_reg/D_states_q[7]_i_70/O
                         net (fo=2, routed)           1.037    12.734    L_reg/D_states_q[7]_i_70_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.858 f  L_reg/D_states_q[7]_i_25/O
                         net (fo=3, routed)           0.445    13.304    sm/D_states_q_reg[0]_4
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.428 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.436    13.864    sm/D_states_q[7]_i_5_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.988 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.903    14.891    sm/D_states_q[7]_i_1_n_0
    SLICE_X40Y73         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.422    14.826    sm/clk_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.272    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X40Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.858    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.891    
  -------------------------------------------------------------------
                         slack                                 -0.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.564     1.508    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  timerseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.798    timerseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     1.955    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.008 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     2.008    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_7
    SLICE_X38Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.830     2.020    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    timerseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.564     1.508    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  timerseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.798    timerseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     1.955    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.021 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     2.021    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_5
    SLICE_X38Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.830     2.020    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    timerseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.592     1.536    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.733    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.075     1.611    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.589     1.533    forLoop_idx_0_680795833[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.732    forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.857     2.047    forLoop_idx_0_680795833[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.071     1.604    forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.587     1.531    forLoop_idx_0_680795833[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.730    forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.855     2.045    forLoop_idx_0_680795833[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.071     1.602    forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.537    forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.736    forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.863     2.053    forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.071     1.608    forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.587     1.531    forLoop_idx_0_680795833[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.737    forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.855     2.045    forLoop_idx_0_680795833[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.075     1.606    forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.589     1.533    forLoop_idx_0_680795833[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.739    forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.857     2.047    forLoop_idx_0_680795833[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.075     1.608    forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.537    forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.743    forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.863     2.053    forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.075     1.612    forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.564     1.508    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  timerseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.798    timerseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     1.955    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.044 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[1]
                         net (fo=1, routed)           0.000     2.044    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_6
    SLICE_X38Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.830     2.020    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    timerseg_driver/ctr/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y50   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y52   D_gamecounter_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y52   D_gamecounter_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y50   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y50   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y50   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y50   D_gamecounter_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.993ns  (logic 11.227ns (32.083%)  route 23.766ns (67.917%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT4=6 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.524     8.101    L_reg/D_registers_q_reg[4][10]_0[6]
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.124     8.225 r  L_reg/L_6b795ca5_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.891     9.117    L_reg/L_6b795ca5_remainder0__0_carry_i_21__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.241 r  L_reg/L_6b795ca5_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.803    10.044    L_reg/L_6b795ca5_remainder0__0_carry_i_14__1_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.124    10.168 f  L_reg/L_6b795ca5_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.862    L_reg/L_6b795ca5_remainder0__0_carry_i_12__1_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  L_reg/L_6b795ca5_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.017    12.003    L_reg/L_6b795ca5_remainder0__0_carry_i_10__1_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.127 r  L_reg/L_6b795ca5_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.127    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.677 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 f  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.945    14.071    L_reg/L_6b795ca5_remainder0_3[9]
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.303    14.374 f  L_reg/i__carry__0_i_22__1/O
                         net (fo=9, routed)           0.627    15.001    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.116    15.117 r  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.027    16.144    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.328    16.472 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.885    17.357    L_reg/i__carry_i_21__3_n_0
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.148    17.505 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.868    18.373    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.356    18.729 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.967    19.696    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.332    20.028 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.332    20.360    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X36Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.867 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.867    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.981    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.294 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.963    22.257    L_reg/L_6b795ca5_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I2_O)        0.306    22.563 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.178    23.740    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.150    23.890 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.440    24.330    L_reg/i__carry_i_9__4_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.658 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           1.099    25.757    L_reg/i__carry_i_14__1_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.881 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.816    26.698    L_reg/i__carry_i_9__4_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.124    26.822 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.520    27.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X33Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.727 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.727    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.841 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.175 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    28.977    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y55         LUT6 (Prop_lut6_I5_O)        0.303    29.280 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.588    29.868    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    29.992 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.496    30.488    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X32Y54         LUT4 (Prop_lut4_I2_O)        0.118    30.606 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.977    31.583    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.326    31.909 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.659    32.568    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I3_O)        0.153    32.721 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.646    36.367    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    40.114 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.114    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.725ns  (logic 10.977ns (31.611%)  route 23.748ns (68.389%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT4=6 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.524     8.101    L_reg/D_registers_q_reg[4][10]_0[6]
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.124     8.225 r  L_reg/L_6b795ca5_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.891     9.117    L_reg/L_6b795ca5_remainder0__0_carry_i_21__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.241 r  L_reg/L_6b795ca5_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.803    10.044    L_reg/L_6b795ca5_remainder0__0_carry_i_14__1_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.124    10.168 f  L_reg/L_6b795ca5_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.862    L_reg/L_6b795ca5_remainder0__0_carry_i_12__1_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  L_reg/L_6b795ca5_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.017    12.003    L_reg/L_6b795ca5_remainder0__0_carry_i_10__1_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.127 r  L_reg/L_6b795ca5_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.127    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.677 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 f  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.945    14.071    L_reg/L_6b795ca5_remainder0_3[9]
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.303    14.374 f  L_reg/i__carry__0_i_22__1/O
                         net (fo=9, routed)           0.627    15.001    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.116    15.117 r  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.027    16.144    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.328    16.472 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.885    17.357    L_reg/i__carry_i_21__3_n_0
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.148    17.505 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.868    18.373    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.356    18.729 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.967    19.696    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.332    20.028 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.332    20.360    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X36Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.867 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.867    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.981    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.294 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.963    22.257    L_reg/L_6b795ca5_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I2_O)        0.306    22.563 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.178    23.740    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.150    23.890 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.440    24.330    L_reg/i__carry_i_9__4_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.658 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           1.099    25.757    L_reg/i__carry_i_14__1_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.881 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.816    26.698    L_reg/i__carry_i_9__4_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.124    26.822 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.520    27.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X33Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.727 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.727    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.841 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.175 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    28.977    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y55         LUT6 (Prop_lut6_I5_O)        0.303    29.280 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.588    29.868    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    29.992 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.496    30.488    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X32Y54         LUT4 (Prop_lut4_I2_O)        0.118    30.606 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.977    31.583    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.326    31.909 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.826    32.735    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I3_O)        0.124    32.859 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.461    36.320    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.846 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.846    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.672ns  (logic 11.025ns (31.797%)  route 23.647ns (68.203%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT4=6 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.524     8.101    L_reg/D_registers_q_reg[4][10]_0[6]
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.124     8.225 r  L_reg/L_6b795ca5_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.891     9.117    L_reg/L_6b795ca5_remainder0__0_carry_i_21__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.241 r  L_reg/L_6b795ca5_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.803    10.044    L_reg/L_6b795ca5_remainder0__0_carry_i_14__1_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.124    10.168 f  L_reg/L_6b795ca5_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.862    L_reg/L_6b795ca5_remainder0__0_carry_i_12__1_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  L_reg/L_6b795ca5_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.017    12.003    L_reg/L_6b795ca5_remainder0__0_carry_i_10__1_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.127 r  L_reg/L_6b795ca5_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.127    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.677 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 f  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.945    14.071    L_reg/L_6b795ca5_remainder0_3[9]
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.303    14.374 f  L_reg/i__carry__0_i_22__1/O
                         net (fo=9, routed)           0.627    15.001    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.116    15.117 r  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.027    16.144    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.328    16.472 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.885    17.357    L_reg/i__carry_i_21__3_n_0
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.148    17.505 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.868    18.373    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.356    18.729 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.967    19.696    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.332    20.028 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.332    20.360    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X36Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.867 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.867    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.981    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.294 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.963    22.257    L_reg/L_6b795ca5_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I2_O)        0.306    22.563 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.178    23.740    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.150    23.890 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.440    24.330    L_reg/i__carry_i_9__4_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.658 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           1.099    25.757    L_reg/i__carry_i_14__1_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.881 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.816    26.698    L_reg/i__carry_i_9__4_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.124    26.822 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.520    27.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X33Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.727 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.727    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.841 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.175 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    28.977    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y55         LUT6 (Prop_lut6_I5_O)        0.303    29.280 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.588    29.868    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    29.992 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.496    30.488    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X32Y54         LUT4 (Prop_lut4_I2_O)        0.118    30.606 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.977    31.583    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.326    31.909 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.824    32.733    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I1_O)        0.124    32.857 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.362    36.219    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.793 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.793    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.629ns  (logic 11.266ns (32.534%)  route 23.363ns (67.466%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT4=6 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.524     8.101    L_reg/D_registers_q_reg[4][10]_0[6]
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.124     8.225 r  L_reg/L_6b795ca5_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.891     9.117    L_reg/L_6b795ca5_remainder0__0_carry_i_21__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.241 r  L_reg/L_6b795ca5_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.803    10.044    L_reg/L_6b795ca5_remainder0__0_carry_i_14__1_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.124    10.168 f  L_reg/L_6b795ca5_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.862    L_reg/L_6b795ca5_remainder0__0_carry_i_12__1_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  L_reg/L_6b795ca5_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.017    12.003    L_reg/L_6b795ca5_remainder0__0_carry_i_10__1_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.127 r  L_reg/L_6b795ca5_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.127    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.677 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 f  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.945    14.071    L_reg/L_6b795ca5_remainder0_3[9]
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.303    14.374 f  L_reg/i__carry__0_i_22__1/O
                         net (fo=9, routed)           0.627    15.001    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.116    15.117 r  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.027    16.144    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.328    16.472 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.885    17.357    L_reg/i__carry_i_21__3_n_0
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.148    17.505 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.868    18.373    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.356    18.729 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.967    19.696    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.332    20.028 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.332    20.360    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X36Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.867 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.867    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.981    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.294 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.963    22.257    L_reg/L_6b795ca5_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I2_O)        0.306    22.563 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.178    23.740    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.150    23.890 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.440    24.330    L_reg/i__carry_i_9__4_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.658 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           1.099    25.757    L_reg/i__carry_i_14__1_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.881 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.816    26.698    L_reg/i__carry_i_9__4_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.124    26.822 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.520    27.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X33Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.727 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.727    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.841 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.175 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    28.977    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y55         LUT6 (Prop_lut6_I5_O)        0.303    29.280 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.588    29.868    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    29.992 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.496    30.488    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X32Y54         LUT4 (Prop_lut4_I2_O)        0.118    30.606 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.977    31.583    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.326    31.909 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.826    32.735    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.152    32.887 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.076    35.963    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    39.750 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.750    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.604ns  (logic 10.774ns (31.136%)  route 23.830ns (68.864%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT4=6 LUT5=8 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  L_reg/D_registers_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[1][4]/Q
                         net (fo=19, routed)          2.708     8.285    L_reg/D_registers_q_reg[1][10]_0[4]
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.153     8.438 r  L_reg/L_6b795ca5_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.818     9.255    L_reg/L_6b795ca5_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.327     9.582 r  L_reg/L_6b795ca5_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           0.670    10.252    L_reg/L_6b795ca5_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.376 f  L_reg/L_6b795ca5_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.052    11.428    L_reg/L_6b795ca5_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.152    11.580 r  L_reg/L_6b795ca5_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.818    12.398    L_reg/L_6b795ca5_remainder0__0_carry_i_8__0_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.326    12.724 r  L_reg/L_6b795ca5_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.724    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[3]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.125 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.125    bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.438 f  bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.829    14.267    L_reg/L_6b795ca5_remainder0_1[7]
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.306    14.573 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.511    16.084    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.152    16.236 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           0.855    17.092    L_reg/i__carry_i_20__1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.326    17.418 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           1.129    18.547    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.671 f  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.620    19.290    L_reg/i__carry_i_25__0_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.414 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.812    20.226    L_reg/i__carry_i_11__4_n_0
    SLICE_X37Y42         LUT2 (Prop_lut2_I1_O)        0.124    20.350 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.673    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X39Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.210 f  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry/O[2]
                         net (fo=4, routed)           0.960    22.170    L_reg/i__carry_i_17__1_0[2]
    SLICE_X40Y42         LUT5 (Prop_lut5_I4_O)        0.330    22.500 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=3, routed)           1.179    23.679    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I3_O)        0.326    24.005 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           0.969    24.974    L_reg/i__carry_i_14__0_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    25.098 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.995    26.093    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I1_O)        0.124    26.217 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.892    27.109    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.233 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.233    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.766 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.766    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.883 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.883    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.000 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.000    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.219 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    29.031    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.295    29.326 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.160    29.486    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.124    29.610 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.117    30.726    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.152    30.878 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.844    31.722    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.326    32.048 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.015    33.063    L_reg/bseg[6]_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.150    33.213 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.743    35.957    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.768    39.725 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.725    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.601ns  (logic 11.204ns (32.380%)  route 23.397ns (67.620%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT4=6 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.524     8.101    L_reg/D_registers_q_reg[4][10]_0[6]
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.124     8.225 r  L_reg/L_6b795ca5_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.891     9.117    L_reg/L_6b795ca5_remainder0__0_carry_i_21__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.241 r  L_reg/L_6b795ca5_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.803    10.044    L_reg/L_6b795ca5_remainder0__0_carry_i_14__1_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.124    10.168 f  L_reg/L_6b795ca5_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.862    L_reg/L_6b795ca5_remainder0__0_carry_i_12__1_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  L_reg/L_6b795ca5_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.017    12.003    L_reg/L_6b795ca5_remainder0__0_carry_i_10__1_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.127 r  L_reg/L_6b795ca5_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.127    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.677 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 f  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.945    14.071    L_reg/L_6b795ca5_remainder0_3[9]
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.303    14.374 f  L_reg/i__carry__0_i_22__1/O
                         net (fo=9, routed)           0.627    15.001    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.116    15.117 r  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.027    16.144    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.328    16.472 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.885    17.357    L_reg/i__carry_i_21__3_n_0
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.148    17.505 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.868    18.373    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.356    18.729 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.967    19.696    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.332    20.028 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.332    20.360    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X36Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.867 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.867    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.981    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.294 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.963    22.257    L_reg/L_6b795ca5_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I2_O)        0.306    22.563 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.178    23.740    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.150    23.890 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.440    24.330    L_reg/i__carry_i_9__4_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.658 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           1.099    25.757    L_reg/i__carry_i_14__1_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.881 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.816    26.698    L_reg/i__carry_i_9__4_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.124    26.822 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.520    27.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X33Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.727 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.727    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.841 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.175 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    28.977    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y55         LUT6 (Prop_lut6_I5_O)        0.303    29.280 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.588    29.868    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    29.992 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.496    30.488    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X32Y54         LUT4 (Prop_lut4_I2_O)        0.118    30.606 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.977    31.583    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.326    31.909 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.824    32.733    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.152    32.885 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.112    35.997    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.725    39.722 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.722    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.405ns  (logic 10.802ns (31.396%)  route 23.604ns (68.604%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT3=1 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.524     8.101    L_reg/D_registers_q_reg[4][10]_0[6]
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.124     8.225 r  L_reg/L_6b795ca5_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.891     9.117    L_reg/L_6b795ca5_remainder0__0_carry_i_21__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.241 r  L_reg/L_6b795ca5_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.803    10.044    L_reg/L_6b795ca5_remainder0__0_carry_i_14__1_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.124    10.168 f  L_reg/L_6b795ca5_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.862    L_reg/L_6b795ca5_remainder0__0_carry_i_12__1_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  L_reg/L_6b795ca5_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.017    12.003    L_reg/L_6b795ca5_remainder0__0_carry_i_10__1_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.127 r  L_reg/L_6b795ca5_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.127    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.677 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.677    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.791    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 f  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.945    14.071    L_reg/L_6b795ca5_remainder0_3[9]
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.303    14.374 f  L_reg/i__carry__0_i_22__1/O
                         net (fo=9, routed)           0.627    15.001    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.116    15.117 r  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.027    16.144    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.328    16.472 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.885    17.357    L_reg/i__carry_i_21__3_n_0
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.148    17.505 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.868    18.373    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.356    18.729 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.967    19.696    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.332    20.028 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.332    20.360    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X36Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.867 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.867    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.981    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.294 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.963    22.257    L_reg/L_6b795ca5_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I2_O)        0.306    22.563 r  L_reg/i__carry_i_24__0/O
                         net (fo=14, routed)          1.178    23.740    timerseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.150    23.890 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=1, routed)           0.440    24.330    L_reg/i__carry_i_9__4_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.328    24.658 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           1.099    25.757    L_reg/i__carry_i_14__1_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.881 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.816    26.698    L_reg/i__carry_i_9__4_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.124    26.822 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.520    27.342    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X33Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.727 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.727    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.841 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.175 r  timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    28.977    timerseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y55         LUT6 (Prop_lut6_I5_O)        0.303    29.280 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.588    29.868    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.124    29.992 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.574    30.566    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X34Y55         LUT6 (Prop_lut6_I4_O)        0.124    30.690 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.573    31.263    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124    31.387 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.841    32.228    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124    32.352 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.628    35.980    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.526 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.526    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.360ns  (logic 10.750ns (31.286%)  route 23.610ns (68.714%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT4=6 LUT5=9 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  L_reg/D_registers_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[1][4]/Q
                         net (fo=19, routed)          2.708     8.285    L_reg/D_registers_q_reg[1][10]_0[4]
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.153     8.438 r  L_reg/L_6b795ca5_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.818     9.255    L_reg/L_6b795ca5_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.327     9.582 r  L_reg/L_6b795ca5_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           0.670    10.252    L_reg/L_6b795ca5_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.376 f  L_reg/L_6b795ca5_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.052    11.428    L_reg/L_6b795ca5_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.152    11.580 r  L_reg/L_6b795ca5_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.818    12.398    L_reg/L_6b795ca5_remainder0__0_carry_i_8__0_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.326    12.724 r  L_reg/L_6b795ca5_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.724    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[3]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.125 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.125    bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.438 f  bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.829    14.267    L_reg/L_6b795ca5_remainder0_1[7]
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.306    14.573 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.511    16.084    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.152    16.236 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           0.855    17.092    L_reg/i__carry_i_20__1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.326    17.418 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           1.129    18.547    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.671 f  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.620    19.290    L_reg/i__carry_i_25__0_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.414 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.812    20.226    L_reg/i__carry_i_11__4_n_0
    SLICE_X37Y42         LUT2 (Prop_lut2_I1_O)        0.124    20.350 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.673    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X39Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.210 f  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry/O[2]
                         net (fo=4, routed)           0.960    22.170    L_reg/i__carry_i_17__1_0[2]
    SLICE_X40Y42         LUT5 (Prop_lut5_I4_O)        0.330    22.500 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=3, routed)           1.179    23.679    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I3_O)        0.326    24.005 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           0.969    24.974    L_reg/i__carry_i_14__0_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    25.098 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.995    26.093    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I1_O)        0.124    26.217 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.892    27.109    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.233 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.233    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.766 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.766    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.883 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.883    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.000 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.000    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.219 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    29.031    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.295    29.326 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.160    29.486    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.124    29.610 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.117    30.726    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.152    30.878 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.823    31.701    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X41Y40         LUT5 (Prop_lut5_I4_O)        0.326    32.027 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.185    33.212    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.153    33.365 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.376    35.740    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    39.481 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.481    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.313ns  (logic 10.518ns (30.654%)  route 23.795ns (69.346%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT4=6 LUT5=9 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  L_reg/D_registers_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[1][4]/Q
                         net (fo=19, routed)          2.708     8.285    L_reg/D_registers_q_reg[1][10]_0[4]
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.153     8.438 r  L_reg/L_6b795ca5_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.818     9.255    L_reg/L_6b795ca5_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.327     9.582 r  L_reg/L_6b795ca5_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           0.670    10.252    L_reg/L_6b795ca5_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.376 f  L_reg/L_6b795ca5_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.052    11.428    L_reg/L_6b795ca5_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.152    11.580 r  L_reg/L_6b795ca5_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.818    12.398    L_reg/L_6b795ca5_remainder0__0_carry_i_8__0_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.326    12.724 r  L_reg/L_6b795ca5_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.724    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[3]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.125 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.125    bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.438 f  bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.829    14.267    L_reg/L_6b795ca5_remainder0_1[7]
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.306    14.573 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.511    16.084    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.152    16.236 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           0.855    17.092    L_reg/i__carry_i_20__1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.326    17.418 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           1.129    18.547    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.671 f  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.620    19.290    L_reg/i__carry_i_25__0_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.414 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.812    20.226    L_reg/i__carry_i_11__4_n_0
    SLICE_X37Y42         LUT2 (Prop_lut2_I1_O)        0.124    20.350 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.673    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X39Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.210 f  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry/O[2]
                         net (fo=4, routed)           0.960    22.170    L_reg/i__carry_i_17__1_0[2]
    SLICE_X40Y42         LUT5 (Prop_lut5_I4_O)        0.330    22.500 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=3, routed)           1.179    23.679    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I3_O)        0.326    24.005 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           0.969    24.974    L_reg/i__carry_i_14__0_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    25.098 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.995    26.093    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I1_O)        0.124    26.217 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.892    27.109    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.233 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.233    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.766 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.766    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.883 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.883    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.000 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.000    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.219 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    29.031    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.295    29.326 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.160    29.486    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.124    29.610 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.117    30.726    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.152    30.878 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.823    31.701    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X41Y40         LUT5 (Prop_lut5_I4_O)        0.326    32.027 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.185    33.212    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I1_O)        0.124    33.336 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.560    35.896    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    39.434 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.434    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.264ns  (logic 10.740ns (31.345%)  route 23.524ns (68.655%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT4=6 LUT5=8 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  L_reg/D_registers_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[1][4]/Q
                         net (fo=19, routed)          2.708     8.285    L_reg/D_registers_q_reg[1][10]_0[4]
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.153     8.438 r  L_reg/L_6b795ca5_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.818     9.255    L_reg/L_6b795ca5_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.327     9.582 r  L_reg/L_6b795ca5_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           0.670    10.252    L_reg/L_6b795ca5_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.376 f  L_reg/L_6b795ca5_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.052    11.428    L_reg/L_6b795ca5_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.152    11.580 r  L_reg/L_6b795ca5_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.818    12.398    L_reg/L_6b795ca5_remainder0__0_carry_i_8__0_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.326    12.724 r  L_reg/L_6b795ca5_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.724    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[3]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.125 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.125    bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.438 f  bseg_driver/decimal_renderer/L_6b795ca5_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.829    14.267    L_reg/L_6b795ca5_remainder0_1[7]
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.306    14.573 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.511    16.084    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.152    16.236 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           0.855    17.092    L_reg/i__carry_i_20__1_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.326    17.418 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           1.129    18.547    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.671 f  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.620    19.290    L_reg/i__carry_i_25__0_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.414 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.812    20.226    L_reg/i__carry_i_11__4_n_0
    SLICE_X37Y42         LUT2 (Prop_lut2_I1_O)        0.124    20.350 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.673    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X39Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.210 f  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__0/i__carry/O[2]
                         net (fo=4, routed)           0.960    22.170    L_reg/i__carry_i_17__1_0[2]
    SLICE_X40Y42         LUT5 (Prop_lut5_I4_O)        0.330    22.500 r  L_reg/i__carry__0_i_12__1/O
                         net (fo=3, routed)           1.179    23.679    L_reg/i__carry__0_i_12__1_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I3_O)        0.326    24.005 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           0.969    24.974    L_reg/i__carry_i_14__0_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    25.098 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.995    26.093    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I1_O)        0.124    26.217 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.892    27.109    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.233 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.233    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.766 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.766    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.883 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.883    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.000 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.000    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.219 r  bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    29.031    bseg_driver/decimal_renderer/L_6b795ca5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.295    29.326 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.160    29.486    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.124    29.610 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.117    30.726    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.152    30.878 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.844    31.722    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.326    32.048 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.017    33.065    L_reg/bseg[6]_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I1_O)        0.148    33.213 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.436    35.649    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.736    39.385 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.385    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.409ns (80.464%)  route 0.342ns (19.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.342     2.003    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.283 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.283    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.363ns (76.596%)  route 0.417ns (23.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.417     2.090    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.313 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.313    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.367ns (76.752%)  route 0.414ns (23.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.414     2.088    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.313 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.313    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.404ns (76.453%)  route 0.432ns (23.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.432     2.093    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.369 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.369    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.414ns (77.006%)  route 0.422ns (22.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDPE (Prop_fdpe_C_Q)         0.128     1.664 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.422     2.086    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.372 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1959137303[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.460ns (71.887%)  route 0.571ns (28.113%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.592     1.536    forLoop_idx_0_1959137303[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_1959137303[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1959137303[1].cond_butt_sel_desel/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.066     1.743    forLoop_idx_0_1959137303[1].cond_butt_sel_desel/D_ctr_q_reg[5]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.788 f  forLoop_idx_0_1959137303[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.144     1.932    forLoop_idx_0_1959137303[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.977 r  forLoop_idx_0_1959137303[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.361     2.338    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.567 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.567    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.386ns (67.037%)  route 0.681ns (32.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.681     2.324    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.569 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.569    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.369ns (66.122%)  route 0.701ns (33.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.701     2.344    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.572 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.572    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.461ns (70.394%)  route 0.614ns (29.606%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.120     1.798    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X64Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.843 f  cond_butt_next_play/io_led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.056     1.899    cond_butt_next_play/io_led_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.944 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.438     2.382    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.612 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.612    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1959137303[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.466ns (68.208%)  route 0.683ns (31.792%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.591     1.535    forLoop_idx_0_1959137303[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  forLoop_idx_0_1959137303[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1959137303[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.131     1.807    forLoop_idx_0_1959137303[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X58Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.852 f  forLoop_idx_0_1959137303[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.910    forLoop_idx_0_1959137303[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.955 r  forLoop_idx_0_1959137303[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=15, routed)          0.494     2.449    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.683 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.683    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 1.628ns (38.317%)  route 2.620ns (61.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.644     3.148    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.976     4.248    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 1.628ns (38.317%)  route 2.620ns (61.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.644     3.148    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.976     4.248    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 1.628ns (38.317%)  route 2.620ns (61.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.644     3.148    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.976     4.248    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 1.628ns (38.317%)  route 2.620ns (61.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.644     3.148    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.976     4.248    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 1.628ns (38.317%)  route 2.620ns (61.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.644     3.148    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.976     4.248    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.733ns  (logic 1.619ns (43.360%)  route 2.114ns (56.640%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.114     3.609    forLoop_idx_0_680795833[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.733 r  forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.733    forLoop_idx_0_680795833[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.503     4.907    forLoop_idx_0_680795833[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.686ns  (logic 1.617ns (43.877%)  route 2.069ns (56.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.069     3.562    forLoop_idx_0_680795833[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.686 r  forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.686    forLoop_idx_0_680795833[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.501     4.905    forLoop_idx_0_680795833[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.625ns (44.443%)  route 2.031ns (55.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.031     3.532    forLoop_idx_0_680795833[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.656 r  forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.656    forLoop_idx_0_680795833[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.501     4.905    forLoop_idx_0_680795833[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.615ns (44.293%)  route 2.031ns (55.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.031     3.522    forLoop_idx_0_680795833[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.646 r  forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.646    forLoop_idx_0_680795833[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.503     4.907    forLoop_idx_0_680795833[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.526ns  (logic 1.622ns (46.017%)  route 1.903ns (53.983%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.903     3.402    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.526    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.300ns (31.347%)  route 0.656ns (68.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.656     0.911    forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.956 r  forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.956    forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.863     2.053    forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1959137303[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.307ns (31.256%)  route 0.675ns (68.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.675     0.937    forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.982 r  forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.982    forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.863     2.053    forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1959137303[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.311ns (28.823%)  route 0.768ns (71.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.768     1.035    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.080 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.080    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.306ns (26.806%)  route 0.836ns (73.194%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.836     1.097    forLoop_idx_0_680795833[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.142 r  forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.142    forLoop_idx_0_680795833[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.855     2.045    forLoop_idx_0_680795833[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.304ns (26.575%)  route 0.839ns (73.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.839     1.098    forLoop_idx_0_680795833[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.143 r  forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.143    forLoop_idx_0_680795833[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.857     2.047    forLoop_idx_0_680795833[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.313ns (27.193%)  route 0.839ns (72.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.839     1.107    forLoop_idx_0_680795833[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.152 r  forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.152    forLoop_idx_0_680795833[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.855     2.045    forLoop_idx_0_680795833[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_680795833[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.307ns (26.411%)  route 0.856ns (73.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.856     1.119    forLoop_idx_0_680795833[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.164 r  forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.164    forLoop_idx_0_680795833[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.857     2.047    forLoop_idx_0_680795833[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_680795833[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.316ns (22.066%)  route 1.117ns (77.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.661     0.933    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.978 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.456     1.434    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.316ns (22.066%)  route 1.117ns (77.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.661     0.933    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.978 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.456     1.434    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.316ns (22.066%)  route 1.117ns (77.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.661     0.933    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.978 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.456     1.434    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





