vendor_name = ModelSim
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/decoder7seg.vhd
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/clk_div.vhd
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/vga_tb.vhd
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/vga_sync_gen.vhd
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/vga_lib.vhd
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/vga_basic_tb.vhd
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/vga.vhd
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/DE10_LITE_Golden_Top.v
source_file = 1, /home/crott/intelFPGA_lite/23.1std/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/crott/intelFPGA_lite/23.1std/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/crott/intelFPGA_lite/23.1std/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/crott/intelFPGA_lite/23.1std/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/crott/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, /home/crott/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, /home/crott/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, /home/crott/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc
source_file = 1, /home/crott/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/db/lpm_divide_htl.tdf
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/db/sign_div_unsign_jlh.tdf
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/db/alt_u_div_ghe.tdf
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/db/add_sub_t3c.tdf
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/db/add_sub_u3c.tdf
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/db/lpm_divide_gtl.tdf
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/db/sign_div_unsign_ilh.tdf
source_file = 1, /home/crott/Documents/spring24/dd/lab5/pong/db/alt_u_div_ehe.tdf
design_name = hard_block
design_name = top_level
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, top_level, 1
instance = comp, \red[0]~output\, red[0]~output, top_level, 1
instance = comp, \red[1]~output\, red[1]~output, top_level, 1
instance = comp, \red[2]~output\, red[2]~output, top_level, 1
instance = comp, \red[3]~output\, red[3]~output, top_level, 1
instance = comp, \green[0]~output\, green[0]~output, top_level, 1
instance = comp, \green[1]~output\, green[1]~output, top_level, 1
instance = comp, \green[2]~output\, green[2]~output, top_level, 1
instance = comp, \green[3]~output\, green[3]~output, top_level, 1
instance = comp, \blue[0]~output\, blue[0]~output, top_level, 1
instance = comp, \blue[1]~output\, blue[1]~output, top_level, 1
instance = comp, \blue[2]~output\, blue[2]~output, top_level, 1
instance = comp, \blue[3]~output\, blue[3]~output, top_level, 1
instance = comp, \h_sync~output\, h_sync~output, top_level, 1
instance = comp, \v_sync~output\, v_sync~output, top_level, 1
instance = comp, \led0[0]~output\, led0[0]~output, top_level, 1
instance = comp, \led0[1]~output\, led0[1]~output, top_level, 1
instance = comp, \led0[2]~output\, led0[2]~output, top_level, 1
instance = comp, \led0[3]~output\, led0[3]~output, top_level, 1
instance = comp, \led0[4]~output\, led0[4]~output, top_level, 1
instance = comp, \led0[5]~output\, led0[5]~output, top_level, 1
instance = comp, \led0[6]~output\, led0[6]~output, top_level, 1
instance = comp, \led0_dp~output\, led0_dp~output, top_level, 1
instance = comp, \led1[0]~output\, led1[0]~output, top_level, 1
instance = comp, \led1[1]~output\, led1[1]~output, top_level, 1
instance = comp, \led1[2]~output\, led1[2]~output, top_level, 1
instance = comp, \led1[3]~output\, led1[3]~output, top_level, 1
instance = comp, \led1[4]~output\, led1[4]~output, top_level, 1
instance = comp, \led1[5]~output\, led1[5]~output, top_level, 1
instance = comp, \led1[6]~output\, led1[6]~output, top_level, 1
instance = comp, \led1_dp~output\, led1_dp~output, top_level, 1
instance = comp, \led2[0]~output\, led2[0]~output, top_level, 1
instance = comp, \led2[1]~output\, led2[1]~output, top_level, 1
instance = comp, \led2[2]~output\, led2[2]~output, top_level, 1
instance = comp, \led2[3]~output\, led2[3]~output, top_level, 1
instance = comp, \led2[4]~output\, led2[4]~output, top_level, 1
instance = comp, \led2[5]~output\, led2[5]~output, top_level, 1
instance = comp, \led2[6]~output\, led2[6]~output, top_level, 1
instance = comp, \led2_dp~output\, led2_dp~output, top_level, 1
instance = comp, \led3[0]~output\, led3[0]~output, top_level, 1
instance = comp, \led3[1]~output\, led3[1]~output, top_level, 1
instance = comp, \led3[2]~output\, led3[2]~output, top_level, 1
instance = comp, \led3[3]~output\, led3[3]~output, top_level, 1
instance = comp, \led3[4]~output\, led3[4]~output, top_level, 1
instance = comp, \led3[5]~output\, led3[5]~output, top_level, 1
instance = comp, \led3[6]~output\, led3[6]~output, top_level, 1
instance = comp, \led3_dp~output\, led3_dp~output, top_level, 1
instance = comp, \led4[0]~output\, led4[0]~output, top_level, 1
instance = comp, \led4[1]~output\, led4[1]~output, top_level, 1
instance = comp, \led4[2]~output\, led4[2]~output, top_level, 1
instance = comp, \led4[3]~output\, led4[3]~output, top_level, 1
instance = comp, \led4[4]~output\, led4[4]~output, top_level, 1
instance = comp, \led4[5]~output\, led4[5]~output, top_level, 1
instance = comp, \led4[6]~output\, led4[6]~output, top_level, 1
instance = comp, \led4_dp~output\, led4_dp~output, top_level, 1
instance = comp, \led5[0]~output\, led5[0]~output, top_level, 1
instance = comp, \led5[1]~output\, led5[1]~output, top_level, 1
instance = comp, \led5[2]~output\, led5[2]~output, top_level, 1
instance = comp, \led5[3]~output\, led5[3]~output, top_level, 1
instance = comp, \led5[4]~output\, led5[4]~output, top_level, 1
instance = comp, \led5[5]~output\, led5[5]~output, top_level, 1
instance = comp, \led5[6]~output\, led5[6]~output, top_level, 1
instance = comp, \led5_dp~output\, led5_dp~output, top_level, 1
instance = comp, \clk50MHz~input\, clk50MHz~input, top_level, 1
instance = comp, \U_CLK_DIV|temp_clk~0\, U_CLK_DIV|temp_clk~0, top_level, 1
instance = comp, \U_CLK_DIV|temp_clk~feeder\, U_CLK_DIV|temp_clk~feeder, top_level, 1
instance = comp, \button_n[0]~input\, button_n[0]~input, top_level, 1
instance = comp, \U_CLK_DIV|temp_clk\, U_CLK_DIV|temp_clk, top_level, 1
instance = comp, \U_CLK_DIV|temp_clk~clkctrl\, U_CLK_DIV|temp_clk~clkctrl, top_level, 1
instance = comp, \U_VGA|sync|Add1~0\, U_VGA|sync|Add1~0, top_level, 1
instance = comp, \U_VGA|sync|h_counter[0]\, U_VGA|sync|h_counter[0], top_level, 1
instance = comp, \U_VGA|sync|Add1~2\, U_VGA|sync|Add1~2, top_level, 1
instance = comp, \U_VGA|sync|h_counter~1\, U_VGA|sync|h_counter~1, top_level, 1
instance = comp, \U_VGA|sync|h_counter[1]\, U_VGA|sync|h_counter[1], top_level, 1
instance = comp, \U_VGA|sync|Add1~4\, U_VGA|sync|Add1~4, top_level, 1
instance = comp, \U_VGA|sync|h_counter[2]\, U_VGA|sync|h_counter[2], top_level, 1
instance = comp, \U_VGA|sync|Add1~6\, U_VGA|sync|Add1~6, top_level, 1
instance = comp, \U_VGA|sync|h_counter[3]\, U_VGA|sync|h_counter[3], top_level, 1
instance = comp, \U_VGA|sync|Add1~8\, U_VGA|sync|Add1~8, top_level, 1
instance = comp, \U_VGA|sync|h_counter[4]\, U_VGA|sync|h_counter[4], top_level, 1
instance = comp, \U_VGA|sync|Equal0~2\, U_VGA|sync|Equal0~2, top_level, 1
instance = comp, \U_VGA|sync|Add1~10\, U_VGA|sync|Add1~10, top_level, 1
instance = comp, \U_VGA|sync|h_counter~0\, U_VGA|sync|h_counter~0, top_level, 1
instance = comp, \U_VGA|sync|h_counter[5]\, U_VGA|sync|h_counter[5], top_level, 1
instance = comp, \U_VGA|sync|Add1~12\, U_VGA|sync|Add1~12, top_level, 1
instance = comp, \U_VGA|sync|h_counter[6]\, U_VGA|sync|h_counter[6], top_level, 1
instance = comp, \U_VGA|sync|Add1~14\, U_VGA|sync|Add1~14, top_level, 1
instance = comp, \U_VGA|sync|h_counter[7]\, U_VGA|sync|h_counter[7], top_level, 1
instance = comp, \U_VGA|sync|Add1~16\, U_VGA|sync|Add1~16, top_level, 1
instance = comp, \U_VGA|sync|Add1~18\, U_VGA|sync|Add1~18, top_level, 1
instance = comp, \U_VGA|sync|h_counter~3\, U_VGA|sync|h_counter~3, top_level, 1
instance = comp, \U_VGA|sync|h_counter[9]\, U_VGA|sync|h_counter[9], top_level, 1
instance = comp, \U_VGA|sync|Equal0~0\, U_VGA|sync|Equal0~0, top_level, 1
instance = comp, \U_VGA|sync|Equal0~3\, U_VGA|sync|Equal0~3, top_level, 1
instance = comp, \U_VGA|sync|h_counter~2\, U_VGA|sync|h_counter~2, top_level, 1
instance = comp, \U_VGA|sync|h_counter[8]\, U_VGA|sync|h_counter[8], top_level, 1
instance = comp, \U_VGA|sync|Equal0~1\, U_VGA|sync|Equal0~1, top_level, 1
instance = comp, \U_VGA|draw~61\, U_VGA|draw~61, top_level, 1
instance = comp, \U_VGA|draw~62\, U_VGA|draw~62, top_level, 1
instance = comp, \U_VGA|sync|LessThan1~0\, U_VGA|sync|LessThan1~0, top_level, 1
instance = comp, \U_VGA|draw~63\, U_VGA|draw~63, top_level, 1
instance = comp, \U_VGA|sync|Add0~0\, U_VGA|sync|Add0~0, top_level, 1
instance = comp, \U_VGA|sync|v_counter~1\, U_VGA|sync|v_counter~1, top_level, 1
instance = comp, \U_VGA|sync|v_counter[0]\, U_VGA|sync|v_counter[0], top_level, 1
instance = comp, \U_VGA|sync|Add0~2\, U_VGA|sync|Add0~2, top_level, 1
instance = comp, \U_VGA|sync|v_counter~0\, U_VGA|sync|v_counter~0, top_level, 1
instance = comp, \U_VGA|sync|v_counter[1]\, U_VGA|sync|v_counter[1], top_level, 1
instance = comp, \U_VGA|sync|Add0~4\, U_VGA|sync|Add0~4, top_level, 1
instance = comp, \U_VGA|sync|v_counter~2\, U_VGA|sync|v_counter~2, top_level, 1
instance = comp, \U_VGA|sync|v_counter[2]\, U_VGA|sync|v_counter[2], top_level, 1
instance = comp, \U_VGA|sync|Equal1~0\, U_VGA|sync|Equal1~0, top_level, 1
instance = comp, \U_VGA|sync|Equal1~1\, U_VGA|sync|Equal1~1, top_level, 1
instance = comp, \U_VGA|sync|Add0~14\, U_VGA|sync|Add0~14, top_level, 1
instance = comp, \U_VGA|sync|Add0~16\, U_VGA|sync|Add0~16, top_level, 1
instance = comp, \U_VGA|sync|v_counter[8]\, U_VGA|sync|v_counter[8], top_level, 1
instance = comp, \U_VGA|sync|Add0~18\, U_VGA|sync|Add0~18, top_level, 1
instance = comp, \U_VGA|sync|v_counter~4\, U_VGA|sync|v_counter~4, top_level, 1
instance = comp, \U_VGA|sync|v_counter[9]\, U_VGA|sync|v_counter[9], top_level, 1
instance = comp, \U_VGA|sync|Equal1~2\, U_VGA|sync|Equal1~2, top_level, 1
instance = comp, \U_VGA|sync|Add0~6\, U_VGA|sync|Add0~6, top_level, 1
instance = comp, \U_VGA|sync|v_counter~3\, U_VGA|sync|v_counter~3, top_level, 1
instance = comp, \U_VGA|sync|v_counter[3]\, U_VGA|sync|v_counter[3], top_level, 1
instance = comp, \U_VGA|sync|Add0~8\, U_VGA|sync|Add0~8, top_level, 1
instance = comp, \U_VGA|sync|v_counter[4]\, U_VGA|sync|v_counter[4], top_level, 1
instance = comp, \U_VGA|sync|Add0~10\, U_VGA|sync|Add0~10, top_level, 1
instance = comp, \U_VGA|sync|v_counter[5]\, U_VGA|sync|v_counter[5], top_level, 1
instance = comp, \U_VGA|sync|Add0~12\, U_VGA|sync|Add0~12, top_level, 1
instance = comp, \U_VGA|sync|v_counter[6]\, U_VGA|sync|v_counter[6], top_level, 1
instance = comp, \U_VGA|sync|v_counter[7]\, U_VGA|sync|v_counter[7], top_level, 1
instance = comp, \U_VGA|draw~20\, U_VGA|draw~20, top_level, 1
instance = comp, \U_VGA|draw~17\, U_VGA|draw~17, top_level, 1
instance = comp, \U_VGA|draw~66\, U_VGA|draw~66, top_level, 1
instance = comp, \U_VGA|clk_div|Add0~0\, U_VGA|clk_div|Add0~0, top_level, 1
instance = comp, \U_VGA|clk_div|counter[0]\, U_VGA|clk_div|counter[0], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~2\, U_VGA|clk_div|Add0~2, top_level, 1
instance = comp, \U_VGA|clk_div|counter[1]\, U_VGA|clk_div|counter[1], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~4\, U_VGA|clk_div|Add0~4, top_level, 1
instance = comp, \U_VGA|clk_div|counter[2]\, U_VGA|clk_div|counter[2], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~6\, U_VGA|clk_div|Add0~6, top_level, 1
instance = comp, \U_VGA|clk_div|counter[3]\, U_VGA|clk_div|counter[3], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~8\, U_VGA|clk_div|Add0~8, top_level, 1
instance = comp, \U_VGA|clk_div|counter[4]\, U_VGA|clk_div|counter[4], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~10\, U_VGA|clk_div|Add0~10, top_level, 1
instance = comp, \U_VGA|clk_div|counter~6\, U_VGA|clk_div|counter~6, top_level, 1
instance = comp, \U_VGA|clk_div|counter[5]\, U_VGA|clk_div|counter[5], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~12\, U_VGA|clk_div|Add0~12, top_level, 1
instance = comp, \U_VGA|clk_div|counter[6]\, U_VGA|clk_div|counter[6], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~14\, U_VGA|clk_div|Add0~14, top_level, 1
instance = comp, \U_VGA|clk_div|counter[7]\, U_VGA|clk_div|counter[7], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~16\, U_VGA|clk_div|Add0~16, top_level, 1
instance = comp, \U_VGA|clk_div|counter~5\, U_VGA|clk_div|counter~5, top_level, 1
instance = comp, \U_VGA|clk_div|counter[8]\, U_VGA|clk_div|counter[8], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~18\, U_VGA|clk_div|Add0~18, top_level, 1
instance = comp, \U_VGA|clk_div|counter[9]\, U_VGA|clk_div|counter[9], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~20\, U_VGA|clk_div|Add0~20, top_level, 1
instance = comp, \U_VGA|clk_div|counter[10]\, U_VGA|clk_div|counter[10], top_level, 1
instance = comp, \U_VGA|clk_div|Equal0~2\, U_VGA|clk_div|Equal0~2, top_level, 1
instance = comp, \U_VGA|clk_div|Add0~22\, U_VGA|clk_div|Add0~22, top_level, 1
instance = comp, \U_VGA|clk_div|counter[11]\, U_VGA|clk_div|counter[11], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~24\, U_VGA|clk_div|Add0~24, top_level, 1
instance = comp, \U_VGA|clk_div|counter[12]\, U_VGA|clk_div|counter[12], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~26\, U_VGA|clk_div|Add0~26, top_level, 1
instance = comp, \U_VGA|clk_div|counter~4\, U_VGA|clk_div|counter~4, top_level, 1
instance = comp, \U_VGA|clk_div|counter[13]\, U_VGA|clk_div|counter[13], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~28\, U_VGA|clk_div|Add0~28, top_level, 1
instance = comp, \U_VGA|clk_div|counter[14]\, U_VGA|clk_div|counter[14], top_level, 1
instance = comp, \U_VGA|clk_div|Equal0~1\, U_VGA|clk_div|Equal0~1, top_level, 1
instance = comp, \U_VGA|clk_div|Equal0~3\, U_VGA|clk_div|Equal0~3, top_level, 1
instance = comp, \U_VGA|clk_div|Add0~30\, U_VGA|clk_div|Add0~30, top_level, 1
instance = comp, \U_VGA|clk_div|counter~3\, U_VGA|clk_div|counter~3, top_level, 1
instance = comp, \U_VGA|clk_div|counter[15]\, U_VGA|clk_div|counter[15], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~32\, U_VGA|clk_div|Add0~32, top_level, 1
instance = comp, \U_VGA|clk_div|counter~2\, U_VGA|clk_div|counter~2, top_level, 1
instance = comp, \U_VGA|clk_div|counter[16]\, U_VGA|clk_div|counter[16], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~34\, U_VGA|clk_div|Add0~34, top_level, 1
instance = comp, \U_VGA|clk_div|counter~1\, U_VGA|clk_div|counter~1, top_level, 1
instance = comp, \U_VGA|clk_div|counter[17]\, U_VGA|clk_div|counter[17], top_level, 1
instance = comp, \U_VGA|clk_div|Add0~36\, U_VGA|clk_div|Add0~36, top_level, 1
instance = comp, \U_VGA|clk_div|counter~0\, U_VGA|clk_div|counter~0, top_level, 1
instance = comp, \U_VGA|clk_div|counter[18]\, U_VGA|clk_div|counter[18], top_level, 1
instance = comp, \U_VGA|clk_div|Equal0~0\, U_VGA|clk_div|Equal0~0, top_level, 1
instance = comp, \U_VGA|clk_div|Equal0~4\, U_VGA|clk_div|Equal0~4, top_level, 1
instance = comp, \U_VGA|clk_div|Equal0~5\, U_VGA|clk_div|Equal0~5, top_level, 1
instance = comp, \U_VGA|clk_div|temp_clk~0\, U_VGA|clk_div|temp_clk~0, top_level, 1
instance = comp, \U_VGA|clk_div|temp_clk~feeder\, U_VGA|clk_div|temp_clk~feeder, top_level, 1
instance = comp, \U_VGA|clk_div|temp_clk\, U_VGA|clk_div|temp_clk, top_level, 1
instance = comp, \U_VGA|clk_div|temp_clk~clkctrl\, U_VGA|clk_div|temp_clk~clkctrl, top_level, 1
instance = comp, \button_n[1]~input\, button_n[1]~input, top_level, 1
instance = comp, \U_VGA|temp_y_pos~9\, U_VGA|temp_y_pos~9, top_level, 1
instance = comp, \U_VGA|mov_y~71\, U_VGA|mov_y~71, top_level, 1
instance = comp, \U_VGA|mov_y[30]\, U_VGA|mov_y[30], top_level, 1
instance = comp, \U_VGA|Add2~1\, U_VGA|Add2~1, top_level, 1
instance = comp, \U_VGA|mov_y~70\, U_VGA|mov_y~70, top_level, 1
instance = comp, \U_VGA|mov_y[0]\, U_VGA|mov_y[0], top_level, 1
instance = comp, \U_VGA|Add2~0\, U_VGA|Add2~0, top_level, 1
instance = comp, \U_VGA|Add2~3\, U_VGA|Add2~3, top_level, 1
instance = comp, \U_VGA|mov_y~69\, U_VGA|mov_y~69, top_level, 1
instance = comp, \U_VGA|mov_y[1]\, U_VGA|mov_y[1], top_level, 1
instance = comp, \U_VGA|Add2~5\, U_VGA|Add2~5, top_level, 1
instance = comp, \U_VGA|mov_y~68\, U_VGA|mov_y~68, top_level, 1
instance = comp, \U_VGA|mov_y[2]\, U_VGA|mov_y[2], top_level, 1
instance = comp, \U_VGA|Add2~7\, U_VGA|Add2~7, top_level, 1
instance = comp, \U_VGA|mov_y~67\, U_VGA|mov_y~67, top_level, 1
instance = comp, \U_VGA|mov_y[3]\, U_VGA|mov_y[3], top_level, 1
instance = comp, \U_VGA|Add2~9\, U_VGA|Add2~9, top_level, 1
instance = comp, \U_VGA|mov_y~66\, U_VGA|mov_y~66, top_level, 1
instance = comp, \U_VGA|mov_y[4]\, U_VGA|mov_y[4], top_level, 1
instance = comp, \U_VGA|Add2~11\, U_VGA|Add2~11, top_level, 1
instance = comp, \U_VGA|mov_y~65\, U_VGA|mov_y~65, top_level, 1
instance = comp, \U_VGA|mov_y[5]\, U_VGA|mov_y[5], top_level, 1
instance = comp, \U_VGA|Add2~13\, U_VGA|Add2~13, top_level, 1
instance = comp, \U_VGA|mov_y~64\, U_VGA|mov_y~64, top_level, 1
instance = comp, \U_VGA|mov_y[6]\, U_VGA|mov_y[6], top_level, 1
instance = comp, \U_VGA|Add2~15\, U_VGA|Add2~15, top_level, 1
instance = comp, \U_VGA|mov_y~63\, U_VGA|mov_y~63, top_level, 1
instance = comp, \U_VGA|mov_y[7]\, U_VGA|mov_y[7], top_level, 1
instance = comp, \U_VGA|Add2~17\, U_VGA|Add2~17, top_level, 1
instance = comp, \U_VGA|mov_y~62\, U_VGA|mov_y~62, top_level, 1
instance = comp, \U_VGA|mov_y[8]\, U_VGA|mov_y[8], top_level, 1
instance = comp, \U_VGA|Add2~19\, U_VGA|Add2~19, top_level, 1
instance = comp, \U_VGA|mov_y~92\, U_VGA|mov_y~92, top_level, 1
instance = comp, \U_VGA|mov_y[9]\, U_VGA|mov_y[9], top_level, 1
instance = comp, \U_VGA|Add2~21\, U_VGA|Add2~21, top_level, 1
instance = comp, \U_VGA|mov_y~91\, U_VGA|mov_y~91, top_level, 1
instance = comp, \U_VGA|mov_y[10]\, U_VGA|mov_y[10], top_level, 1
instance = comp, \U_VGA|Add2~23\, U_VGA|Add2~23, top_level, 1
instance = comp, \U_VGA|mov_y~90\, U_VGA|mov_y~90, top_level, 1
instance = comp, \U_VGA|mov_y[11]\, U_VGA|mov_y[11], top_level, 1
instance = comp, \U_VGA|Add2~25\, U_VGA|Add2~25, top_level, 1
instance = comp, \U_VGA|mov_y~89\, U_VGA|mov_y~89, top_level, 1
instance = comp, \U_VGA|mov_y[12]\, U_VGA|mov_y[12], top_level, 1
instance = comp, \U_VGA|Add2~27\, U_VGA|Add2~27, top_level, 1
instance = comp, \U_VGA|mov_y~88\, U_VGA|mov_y~88, top_level, 1
instance = comp, \U_VGA|mov_y[13]\, U_VGA|mov_y[13], top_level, 1
instance = comp, \U_VGA|Add2~29\, U_VGA|Add2~29, top_level, 1
instance = comp, \U_VGA|mov_y~87\, U_VGA|mov_y~87, top_level, 1
instance = comp, \U_VGA|mov_y[14]\, U_VGA|mov_y[14], top_level, 1
instance = comp, \U_VGA|Add2~31\, U_VGA|Add2~31, top_level, 1
instance = comp, \U_VGA|mov_y~86\, U_VGA|mov_y~86, top_level, 1
instance = comp, \U_VGA|mov_y[15]\, U_VGA|mov_y[15], top_level, 1
instance = comp, \U_VGA|Add2~33\, U_VGA|Add2~33, top_level, 1
instance = comp, \U_VGA|mov_y~85\, U_VGA|mov_y~85, top_level, 1
instance = comp, \U_VGA|mov_y[16]\, U_VGA|mov_y[16], top_level, 1
instance = comp, \U_VGA|Add2~35\, U_VGA|Add2~35, top_level, 1
instance = comp, \U_VGA|mov_y~84\, U_VGA|mov_y~84, top_level, 1
instance = comp, \U_VGA|mov_y[17]\, U_VGA|mov_y[17], top_level, 1
instance = comp, \U_VGA|Add2~37\, U_VGA|Add2~37, top_level, 1
instance = comp, \U_VGA|mov_y~83\, U_VGA|mov_y~83, top_level, 1
instance = comp, \U_VGA|mov_y[18]\, U_VGA|mov_y[18], top_level, 1
instance = comp, \U_VGA|Add2~39\, U_VGA|Add2~39, top_level, 1
instance = comp, \U_VGA|mov_y~82\, U_VGA|mov_y~82, top_level, 1
instance = comp, \U_VGA|mov_y[19]\, U_VGA|mov_y[19], top_level, 1
instance = comp, \U_VGA|Add2~41\, U_VGA|Add2~41, top_level, 1
instance = comp, \U_VGA|mov_y~81\, U_VGA|mov_y~81, top_level, 1
instance = comp, \U_VGA|mov_y[20]\, U_VGA|mov_y[20], top_level, 1
instance = comp, \U_VGA|Add2~43\, U_VGA|Add2~43, top_level, 1
instance = comp, \U_VGA|mov_y~80\, U_VGA|mov_y~80, top_level, 1
instance = comp, \U_VGA|mov_y[21]\, U_VGA|mov_y[21], top_level, 1
instance = comp, \U_VGA|Add2~45\, U_VGA|Add2~45, top_level, 1
instance = comp, \U_VGA|mov_y~79\, U_VGA|mov_y~79, top_level, 1
instance = comp, \U_VGA|mov_y[22]\, U_VGA|mov_y[22], top_level, 1
instance = comp, \U_VGA|Add2~47\, U_VGA|Add2~47, top_level, 1
instance = comp, \U_VGA|mov_y~78\, U_VGA|mov_y~78, top_level, 1
instance = comp, \U_VGA|mov_y[23]\, U_VGA|mov_y[23], top_level, 1
instance = comp, \U_VGA|Add2~49\, U_VGA|Add2~49, top_level, 1
instance = comp, \U_VGA|mov_y~77\, U_VGA|mov_y~77, top_level, 1
instance = comp, \U_VGA|mov_y[24]\, U_VGA|mov_y[24], top_level, 1
instance = comp, \U_VGA|Add2~51\, U_VGA|Add2~51, top_level, 1
instance = comp, \U_VGA|mov_y~76\, U_VGA|mov_y~76, top_level, 1
instance = comp, \U_VGA|mov_y[25]\, U_VGA|mov_y[25], top_level, 1
instance = comp, \U_VGA|Add2~53\, U_VGA|Add2~53, top_level, 1
instance = comp, \U_VGA|mov_y~75\, U_VGA|mov_y~75, top_level, 1
instance = comp, \U_VGA|mov_y[26]\, U_VGA|mov_y[26], top_level, 1
instance = comp, \U_VGA|Add2~55\, U_VGA|Add2~55, top_level, 1
instance = comp, \U_VGA|mov_y~74\, U_VGA|mov_y~74, top_level, 1
instance = comp, \U_VGA|mov_y[27]\, U_VGA|mov_y[27], top_level, 1
instance = comp, \U_VGA|Add2~57\, U_VGA|Add2~57, top_level, 1
instance = comp, \U_VGA|mov_y~73\, U_VGA|mov_y~73, top_level, 1
instance = comp, \U_VGA|mov_y[28]\, U_VGA|mov_y[28], top_level, 1
instance = comp, \U_VGA|Add2~59\, U_VGA|Add2~59, top_level, 1
instance = comp, \U_VGA|mov_y~72\, U_VGA|mov_y~72, top_level, 1
instance = comp, \U_VGA|mov_y[29]\, U_VGA|mov_y[29], top_level, 1
instance = comp, \U_VGA|Add2~61\, U_VGA|Add2~61, top_level, 1
instance = comp, \U_VGA|temp_mov_y~9\, U_VGA|temp_mov_y~9, top_level, 1
instance = comp, \U_VGA|temp_mov_y~10\, U_VGA|temp_mov_y~10, top_level, 1
instance = comp, \U_VGA|temp_mov_y~11\, U_VGA|temp_mov_y~11, top_level, 1
instance = comp, \U_VGA|temp_mov_y~12\, U_VGA|temp_mov_y~12, top_level, 1
instance = comp, \U_VGA|temp_mov_y~13\, U_VGA|temp_mov_y~13, top_level, 1
instance = comp, \U_VGA|temp_mov_y~14\, U_VGA|temp_mov_y~14, top_level, 1
instance = comp, \U_VGA|temp_mov_y~15\, U_VGA|temp_mov_y~15, top_level, 1
instance = comp, \U_VGA|temp_mov_y~16\, U_VGA|temp_mov_y~16, top_level, 1
instance = comp, \U_VGA|temp_mov_y~17\, U_VGA|temp_mov_y~17, top_level, 1
instance = comp, \U_VGA|temp_mov_y~18\, U_VGA|temp_mov_y~18, top_level, 1
instance = comp, \U_VGA|temp_mov_y~19\, U_VGA|temp_mov_y~19, top_level, 1
instance = comp, \U_VGA|temp_mov_y~20\, U_VGA|temp_mov_y~20, top_level, 1
instance = comp, \U_VGA|temp_mov_y~21\, U_VGA|temp_mov_y~21, top_level, 1
instance = comp, \U_VGA|temp_mov_y~22\, U_VGA|temp_mov_y~22, top_level, 1
instance = comp, \U_VGA|temp_mov_y~23\, U_VGA|temp_mov_y~23, top_level, 1
instance = comp, \U_VGA|temp_mov_y~24\, U_VGA|temp_mov_y~24, top_level, 1
instance = comp, \U_VGA|temp_mov_y~25\, U_VGA|temp_mov_y~25, top_level, 1
instance = comp, \U_VGA|temp_mov_y~26\, U_VGA|temp_mov_y~26, top_level, 1
instance = comp, \U_VGA|temp_mov_y~27\, U_VGA|temp_mov_y~27, top_level, 1
instance = comp, \U_VGA|temp_mov_y~28\, U_VGA|temp_mov_y~28, top_level, 1
instance = comp, \U_VGA|temp_mov_y~29\, U_VGA|temp_mov_y~29, top_level, 1
instance = comp, \U_VGA|temp_mov_y~30\, U_VGA|temp_mov_y~30, top_level, 1
instance = comp, \U_VGA|temp_mov_y~0\, U_VGA|temp_mov_y~0, top_level, 1
instance = comp, \U_VGA|temp_mov_y~1\, U_VGA|temp_mov_y~1, top_level, 1
instance = comp, \U_VGA|temp_mov_y~2\, U_VGA|temp_mov_y~2, top_level, 1
instance = comp, \U_VGA|temp_mov_y~3\, U_VGA|temp_mov_y~3, top_level, 1
instance = comp, \U_VGA|temp_mov_y~4\, U_VGA|temp_mov_y~4, top_level, 1
instance = comp, \U_VGA|temp_mov_y~5\, U_VGA|temp_mov_y~5, top_level, 1
instance = comp, \U_VGA|temp_mov_y~6\, U_VGA|temp_mov_y~6, top_level, 1
instance = comp, \U_VGA|temp_mov_y~7\, U_VGA|temp_mov_y~7, top_level, 1
instance = comp, \U_VGA|temp_mov_y~8\, U_VGA|temp_mov_y~8, top_level, 1
instance = comp, \U_VGA|Add5~0\, U_VGA|Add5~0, top_level, 1
instance = comp, \U_VGA|Add5~26\, U_VGA|Add5~26, top_level, 1
instance = comp, \U_VGA|y_pos[1]\, U_VGA|y_pos[1], top_level, 1
instance = comp, \U_VGA|temp_y_pos~8\, U_VGA|temp_y_pos~8, top_level, 1
instance = comp, \U_VGA|Add5~2\, U_VGA|Add5~2, top_level, 1
instance = comp, \U_VGA|Add5~25\, U_VGA|Add5~25, top_level, 1
instance = comp, \U_VGA|y_pos[2]\, U_VGA|y_pos[2], top_level, 1
instance = comp, \U_VGA|temp_y_pos~7\, U_VGA|temp_y_pos~7, top_level, 1
instance = comp, \U_VGA|Add5~4\, U_VGA|Add5~4, top_level, 1
instance = comp, \U_VGA|Add5~24\, U_VGA|Add5~24, top_level, 1
instance = comp, \U_VGA|y_pos[3]\, U_VGA|y_pos[3], top_level, 1
instance = comp, \U_VGA|temp_y_pos~6\, U_VGA|temp_y_pos~6, top_level, 1
instance = comp, \U_VGA|Add5~6\, U_VGA|Add5~6, top_level, 1
instance = comp, \U_VGA|Add5~23\, U_VGA|Add5~23, top_level, 1
instance = comp, \U_VGA|y_pos[4]\, U_VGA|y_pos[4], top_level, 1
instance = comp, \U_VGA|temp_y_pos~5\, U_VGA|temp_y_pos~5, top_level, 1
instance = comp, \U_VGA|Add5~8\, U_VGA|Add5~8, top_level, 1
instance = comp, \U_VGA|Add5~22\, U_VGA|Add5~22, top_level, 1
instance = comp, \U_VGA|y_pos[5]\, U_VGA|y_pos[5], top_level, 1
instance = comp, \U_VGA|temp_y_pos~4\, U_VGA|temp_y_pos~4, top_level, 1
instance = comp, \U_VGA|Add5~10\, U_VGA|Add5~10, top_level, 1
instance = comp, \U_VGA|Add5~21\, U_VGA|Add5~21, top_level, 1
instance = comp, \U_VGA|y_pos[6]\, U_VGA|y_pos[6], top_level, 1
instance = comp, \U_VGA|temp_y_pos~3\, U_VGA|temp_y_pos~3, top_level, 1
instance = comp, \U_VGA|Add5~12\, U_VGA|Add5~12, top_level, 1
instance = comp, \U_VGA|Add5~20\, U_VGA|Add5~20, top_level, 1
instance = comp, \U_VGA|y_pos[7]\, U_VGA|y_pos[7], top_level, 1
instance = comp, \U_VGA|temp_y_pos~2\, U_VGA|temp_y_pos~2, top_level, 1
instance = comp, \U_VGA|Add5~14\, U_VGA|Add5~14, top_level, 1
instance = comp, \U_VGA|Add5~19\, U_VGA|Add5~19, top_level, 1
instance = comp, \U_VGA|y_pos[8]\, U_VGA|y_pos[8], top_level, 1
instance = comp, \U_VGA|temp_y_pos~1\, U_VGA|temp_y_pos~1, top_level, 1
instance = comp, \U_VGA|Add5~16\, U_VGA|Add5~16, top_level, 1
instance = comp, \U_VGA|Add5~18\, U_VGA|Add5~18, top_level, 1
instance = comp, \U_VGA|y_pos[9]\, U_VGA|y_pos[9], top_level, 1
instance = comp, \U_VGA|temp_y_pos~0\, U_VGA|temp_y_pos~0, top_level, 1
instance = comp, \U_VGA|Add5~27\, U_VGA|Add5~27, top_level, 1
instance = comp, \U_VGA|Add5~92\, U_VGA|Add5~92, top_level, 1
instance = comp, \U_VGA|y_pos[10]\, U_VGA|y_pos[10], top_level, 1
instance = comp, \U_VGA|temp_y_pos~30\, U_VGA|temp_y_pos~30, top_level, 1
instance = comp, \U_VGA|Add5~29\, U_VGA|Add5~29, top_level, 1
instance = comp, \U_VGA|Add5~91\, U_VGA|Add5~91, top_level, 1
instance = comp, \U_VGA|y_pos[11]\, U_VGA|y_pos[11], top_level, 1
instance = comp, \U_VGA|temp_y_pos~29\, U_VGA|temp_y_pos~29, top_level, 1
instance = comp, \U_VGA|Add5~31\, U_VGA|Add5~31, top_level, 1
instance = comp, \U_VGA|Add5~90\, U_VGA|Add5~90, top_level, 1
instance = comp, \U_VGA|y_pos[12]\, U_VGA|y_pos[12], top_level, 1
instance = comp, \U_VGA|temp_y_pos~28\, U_VGA|temp_y_pos~28, top_level, 1
instance = comp, \U_VGA|Add5~33\, U_VGA|Add5~33, top_level, 1
instance = comp, \U_VGA|Add5~89\, U_VGA|Add5~89, top_level, 1
instance = comp, \U_VGA|y_pos[13]\, U_VGA|y_pos[13], top_level, 1
instance = comp, \U_VGA|temp_y_pos~27\, U_VGA|temp_y_pos~27, top_level, 1
instance = comp, \U_VGA|Add5~35\, U_VGA|Add5~35, top_level, 1
instance = comp, \U_VGA|Add5~88\, U_VGA|Add5~88, top_level, 1
instance = comp, \U_VGA|y_pos[14]\, U_VGA|y_pos[14], top_level, 1
instance = comp, \U_VGA|temp_y_pos~26\, U_VGA|temp_y_pos~26, top_level, 1
instance = comp, \U_VGA|Add5~37\, U_VGA|Add5~37, top_level, 1
instance = comp, \U_VGA|Add5~87\, U_VGA|Add5~87, top_level, 1
instance = comp, \U_VGA|y_pos[15]\, U_VGA|y_pos[15], top_level, 1
instance = comp, \U_VGA|temp_y_pos~25\, U_VGA|temp_y_pos~25, top_level, 1
instance = comp, \U_VGA|Add5~39\, U_VGA|Add5~39, top_level, 1
instance = comp, \U_VGA|Add5~86\, U_VGA|Add5~86, top_level, 1
instance = comp, \U_VGA|y_pos[16]\, U_VGA|y_pos[16], top_level, 1
instance = comp, \U_VGA|temp_y_pos~24\, U_VGA|temp_y_pos~24, top_level, 1
instance = comp, \U_VGA|Add5~41\, U_VGA|Add5~41, top_level, 1
instance = comp, \U_VGA|Add5~85\, U_VGA|Add5~85, top_level, 1
instance = comp, \U_VGA|y_pos[17]\, U_VGA|y_pos[17], top_level, 1
instance = comp, \U_VGA|temp_y_pos~23\, U_VGA|temp_y_pos~23, top_level, 1
instance = comp, \U_VGA|Add5~43\, U_VGA|Add5~43, top_level, 1
instance = comp, \U_VGA|Add5~84\, U_VGA|Add5~84, top_level, 1
instance = comp, \U_VGA|y_pos[18]\, U_VGA|y_pos[18], top_level, 1
instance = comp, \U_VGA|temp_y_pos~22\, U_VGA|temp_y_pos~22, top_level, 1
instance = comp, \U_VGA|Add5~45\, U_VGA|Add5~45, top_level, 1
instance = comp, \U_VGA|Add5~83\, U_VGA|Add5~83, top_level, 1
instance = comp, \U_VGA|y_pos[19]\, U_VGA|y_pos[19], top_level, 1
instance = comp, \U_VGA|temp_y_pos~21\, U_VGA|temp_y_pos~21, top_level, 1
instance = comp, \U_VGA|Add5~47\, U_VGA|Add5~47, top_level, 1
instance = comp, \U_VGA|Add5~82\, U_VGA|Add5~82, top_level, 1
instance = comp, \U_VGA|y_pos[20]\, U_VGA|y_pos[20], top_level, 1
instance = comp, \U_VGA|temp_y_pos~20\, U_VGA|temp_y_pos~20, top_level, 1
instance = comp, \U_VGA|Add5~49\, U_VGA|Add5~49, top_level, 1
instance = comp, \U_VGA|Add5~81\, U_VGA|Add5~81, top_level, 1
instance = comp, \U_VGA|y_pos[21]\, U_VGA|y_pos[21], top_level, 1
instance = comp, \U_VGA|temp_y_pos~19\, U_VGA|temp_y_pos~19, top_level, 1
instance = comp, \U_VGA|Add5~51\, U_VGA|Add5~51, top_level, 1
instance = comp, \U_VGA|Add5~80\, U_VGA|Add5~80, top_level, 1
instance = comp, \U_VGA|y_pos[22]\, U_VGA|y_pos[22], top_level, 1
instance = comp, \U_VGA|temp_y_pos~18\, U_VGA|temp_y_pos~18, top_level, 1
instance = comp, \U_VGA|Add5~53\, U_VGA|Add5~53, top_level, 1
instance = comp, \U_VGA|Add5~79\, U_VGA|Add5~79, top_level, 1
instance = comp, \U_VGA|y_pos[23]\, U_VGA|y_pos[23], top_level, 1
instance = comp, \U_VGA|temp_y_pos~17\, U_VGA|temp_y_pos~17, top_level, 1
instance = comp, \U_VGA|Add5~55\, U_VGA|Add5~55, top_level, 1
instance = comp, \U_VGA|Add5~78\, U_VGA|Add5~78, top_level, 1
instance = comp, \U_VGA|y_pos[24]\, U_VGA|y_pos[24], top_level, 1
instance = comp, \U_VGA|temp_y_pos~16\, U_VGA|temp_y_pos~16, top_level, 1
instance = comp, \U_VGA|Add5~57\, U_VGA|Add5~57, top_level, 1
instance = comp, \U_VGA|Add5~77\, U_VGA|Add5~77, top_level, 1
instance = comp, \U_VGA|y_pos[25]\, U_VGA|y_pos[25], top_level, 1
instance = comp, \U_VGA|temp_y_pos~15\, U_VGA|temp_y_pos~15, top_level, 1
instance = comp, \U_VGA|Add5~59\, U_VGA|Add5~59, top_level, 1
instance = comp, \U_VGA|Add5~76\, U_VGA|Add5~76, top_level, 1
instance = comp, \U_VGA|y_pos[26]\, U_VGA|y_pos[26], top_level, 1
instance = comp, \U_VGA|temp_y_pos~14\, U_VGA|temp_y_pos~14, top_level, 1
instance = comp, \U_VGA|Add5~61\, U_VGA|Add5~61, top_level, 1
instance = comp, \U_VGA|Add5~75\, U_VGA|Add5~75, top_level, 1
instance = comp, \U_VGA|y_pos[27]\, U_VGA|y_pos[27], top_level, 1
instance = comp, \U_VGA|temp_y_pos~13\, U_VGA|temp_y_pos~13, top_level, 1
instance = comp, \U_VGA|Add5~63\, U_VGA|Add5~63, top_level, 1
instance = comp, \U_VGA|Add5~74\, U_VGA|Add5~74, top_level, 1
instance = comp, \U_VGA|y_pos[28]\, U_VGA|y_pos[28], top_level, 1
instance = comp, \U_VGA|temp_y_pos~12\, U_VGA|temp_y_pos~12, top_level, 1
instance = comp, \U_VGA|Add5~65\, U_VGA|Add5~65, top_level, 1
instance = comp, \U_VGA|Add5~73\, U_VGA|Add5~73, top_level, 1
instance = comp, \U_VGA|y_pos[29]\, U_VGA|y_pos[29], top_level, 1
instance = comp, \U_VGA|temp_y_pos~11\, U_VGA|temp_y_pos~11, top_level, 1
instance = comp, \U_VGA|Add5~67\, U_VGA|Add5~67, top_level, 1
instance = comp, \U_VGA|Add5~72\, U_VGA|Add5~72, top_level, 1
instance = comp, \U_VGA|y_pos[30]\, U_VGA|y_pos[30], top_level, 1
instance = comp, \U_VGA|temp_y_pos~10\, U_VGA|temp_y_pos~10, top_level, 1
instance = comp, \U_VGA|Add5~69\, U_VGA|Add5~69, top_level, 1
instance = comp, \U_VGA|Add5~71\, U_VGA|Add5~71, top_level, 1
instance = comp, \U_VGA|y_pos[31]\, U_VGA|y_pos[31], top_level, 1
instance = comp, \U_VGA|Add17~0\, U_VGA|Add17~0, top_level, 1
instance = comp, \U_VGA|Add17~2\, U_VGA|Add17~2, top_level, 1
instance = comp, \U_VGA|Add17~4\, U_VGA|Add17~4, top_level, 1
instance = comp, \U_VGA|Add17~6\, U_VGA|Add17~6, top_level, 1
instance = comp, \U_VGA|Add17~8\, U_VGA|Add17~8, top_level, 1
instance = comp, \U_VGA|Add17~10\, U_VGA|Add17~10, top_level, 1
instance = comp, \U_VGA|Add17~12\, U_VGA|Add17~12, top_level, 1
instance = comp, \U_VGA|Add17~14\, U_VGA|Add17~14, top_level, 1
instance = comp, \U_VGA|Add17~16\, U_VGA|Add17~16, top_level, 1
instance = comp, \U_VGA|Add17~18\, U_VGA|Add17~18, top_level, 1
instance = comp, \U_VGA|Add17~20\, U_VGA|Add17~20, top_level, 1
instance = comp, \U_VGA|Add17~22\, U_VGA|Add17~22, top_level, 1
instance = comp, \U_VGA|Add17~24\, U_VGA|Add17~24, top_level, 1
instance = comp, \U_VGA|Add17~26\, U_VGA|Add17~26, top_level, 1
instance = comp, \U_VGA|Add17~28\, U_VGA|Add17~28, top_level, 1
instance = comp, \U_VGA|Add17~30\, U_VGA|Add17~30, top_level, 1
instance = comp, \U_VGA|Add17~32\, U_VGA|Add17~32, top_level, 1
instance = comp, \U_VGA|Add17~34\, U_VGA|Add17~34, top_level, 1
instance = comp, \U_VGA|Add17~36\, U_VGA|Add17~36, top_level, 1
instance = comp, \U_VGA|Add17~38\, U_VGA|Add17~38, top_level, 1
instance = comp, \U_VGA|Add17~40\, U_VGA|Add17~40, top_level, 1
instance = comp, \U_VGA|Add17~42\, U_VGA|Add17~42, top_level, 1
instance = comp, \U_VGA|Add17~44\, U_VGA|Add17~44, top_level, 1
instance = comp, \U_VGA|Add17~46\, U_VGA|Add17~46, top_level, 1
instance = comp, \U_VGA|Add17~48\, U_VGA|Add17~48, top_level, 1
instance = comp, \U_VGA|Add17~50\, U_VGA|Add17~50, top_level, 1
instance = comp, \U_VGA|LessThan3~5\, U_VGA|LessThan3~5, top_level, 1
instance = comp, \U_VGA|LessThan3~1\, U_VGA|LessThan3~1, top_level, 1
instance = comp, \U_VGA|LessThan3~0\, U_VGA|LessThan3~0, top_level, 1
instance = comp, \U_VGA|LessThan3~2\, U_VGA|LessThan3~2, top_level, 1
instance = comp, \U_VGA|LessThan3~3\, U_VGA|LessThan3~3, top_level, 1
instance = comp, \U_VGA|LessThan3~4\, U_VGA|LessThan3~4, top_level, 1
instance = comp, \U_VGA|LessThan3~6\, U_VGA|LessThan3~6, top_level, 1
instance = comp, \U_VGA|LessThan3~7\, U_VGA|LessThan3~7, top_level, 1
instance = comp, \U_VGA|LessThan3~8\, U_VGA|LessThan3~8, top_level, 1
instance = comp, \U_VGA|LessThan3~9\, U_VGA|LessThan3~9, top_level, 1
instance = comp, \U_VGA|LessThan2~2\, U_VGA|LessThan2~2, top_level, 1
instance = comp, \U_VGA|LessThan2~0\, U_VGA|LessThan2~0, top_level, 1
instance = comp, \U_VGA|LessThan2~1\, U_VGA|LessThan2~1, top_level, 1
instance = comp, \U_VGA|LessThan2~3\, U_VGA|LessThan2~3, top_level, 1
instance = comp, \U_VGA|LessThan2~4\, U_VGA|LessThan2~4, top_level, 1
instance = comp, \U_VGA|LessThan2~5\, U_VGA|LessThan2~5, top_level, 1
instance = comp, \U_VGA|LessThan2~7\, U_VGA|LessThan2~7, top_level, 1
instance = comp, \U_VGA|LessThan2~6\, U_VGA|LessThan2~6, top_level, 1
instance = comp, \U_VGA|LessThan2~8\, U_VGA|LessThan2~8, top_level, 1
instance = comp, \U_VGA|LessThan2~9\, U_VGA|LessThan2~9, top_level, 1
instance = comp, \U_VGA|ball_move~2\, U_VGA|ball_move~2, top_level, 1
instance = comp, \U_VGA|temp_x_pos~7\, U_VGA|temp_x_pos~7, top_level, 1
instance = comp, \U_VGA|Add3~1\, U_VGA|Add3~1, top_level, 1
instance = comp, \U_VGA|mov_x~85\, U_VGA|mov_x~85, top_level, 1
instance = comp, \U_VGA|mov_x[0]\, U_VGA|mov_x[0], top_level, 1
instance = comp, \U_VGA|paddle2_move~1\, U_VGA|paddle2_move~1, top_level, 1
instance = comp, \switch[2]~input\, switch[2]~input, top_level, 1
instance = comp, \U_VGA|paddle2_move~0\, U_VGA|paddle2_move~0, top_level, 1
instance = comp, \U_VGA|Add9~0\, U_VGA|Add9~0, top_level, 1
instance = comp, \U_VGA|Add8~0\, U_VGA|Add8~0, top_level, 1
instance = comp, \U_VGA|y_pos_p2~10\, U_VGA|y_pos_p2~10, top_level, 1
instance = comp, \switch[3]~input\, switch[3]~input, top_level, 1
instance = comp, \U_VGA|Add9~58\, U_VGA|Add9~58, top_level, 1
instance = comp, \U_VGA|Add9~60\, U_VGA|Add9~60, top_level, 1
instance = comp, \U_VGA|game_state[1]~0\, U_VGA|game_state[1]~0, top_level, 1
instance = comp, \U_VGA|y_pos_p2~1\, U_VGA|y_pos_p2~1, top_level, 1
instance = comp, \U_VGA|Add9~8\, U_VGA|Add9~8, top_level, 1
instance = comp, \U_VGA|Add9~10\, U_VGA|Add9~10, top_level, 1
instance = comp, \U_VGA|Add9~12\, U_VGA|Add9~12, top_level, 1
instance = comp, \U_VGA|Add9~2\, U_VGA|Add9~2, top_level, 1
instance = comp, \U_VGA|Add9~4\, U_VGA|Add9~4, top_level, 1
instance = comp, \U_VGA|LessThan13~7\, U_VGA|LessThan13~7, top_level, 1
instance = comp, \U_VGA|LessThan13~8\, U_VGA|LessThan13~8, top_level, 1
instance = comp, \U_VGA|Add9~44\, U_VGA|Add9~44, top_level, 1
instance = comp, \U_VGA|Add9~46\, U_VGA|Add9~46, top_level, 1
instance = comp, \U_VGA|Add9~48\, U_VGA|Add9~48, top_level, 1
instance = comp, \U_VGA|Add9~50\, U_VGA|Add9~50, top_level, 1
instance = comp, \U_VGA|Add9~52\, U_VGA|Add9~52, top_level, 1
instance = comp, \U_VGA|Add9~54\, U_VGA|Add9~54, top_level, 1
instance = comp, \U_VGA|LessThan13~5\, U_VGA|LessThan13~5, top_level, 1
instance = comp, \U_VGA|Add9~56\, U_VGA|Add9~56, top_level, 1
instance = comp, \U_VGA|LessThan13~0\, U_VGA|LessThan13~0, top_level, 1
instance = comp, \U_VGA|LessThan13~3\, U_VGA|LessThan13~3, top_level, 1
instance = comp, \U_VGA|Add9~28\, U_VGA|Add9~28, top_level, 1
instance = comp, \U_VGA|Add9~30\, U_VGA|Add9~30, top_level, 1
instance = comp, \U_VGA|Add9~22\, U_VGA|Add9~22, top_level, 1
instance = comp, \U_VGA|Add9~24\, U_VGA|Add9~24, top_level, 1
instance = comp, \U_VGA|LessThan13~1\, U_VGA|LessThan13~1, top_level, 1
instance = comp, \U_VGA|Add9~32\, U_VGA|Add9~32, top_level, 1
instance = comp, \U_VGA|Add9~34\, U_VGA|Add9~34, top_level, 1
instance = comp, \U_VGA|LessThan13~2\, U_VGA|LessThan13~2, top_level, 1
instance = comp, \U_VGA|LessThan13~4\, U_VGA|LessThan13~4, top_level, 1
instance = comp, \U_VGA|LessThan13~6\, U_VGA|LessThan13~6, top_level, 1
instance = comp, \U_VGA|LessThan13~9\, U_VGA|LessThan13~9, top_level, 1
instance = comp, \U_VGA|y_pos_p2[9]~2\, U_VGA|y_pos_p2[9]~2, top_level, 1
instance = comp, \U_VGA|y_pos_p2[1]\, U_VGA|y_pos_p2[1], top_level, 1
instance = comp, \U_VGA|Add8~2\, U_VGA|Add8~2, top_level, 1
instance = comp, \U_VGA|y_pos_p2~9\, U_VGA|y_pos_p2~9, top_level, 1
instance = comp, \U_VGA|y_pos_p2[2]\, U_VGA|y_pos_p2[2], top_level, 1
instance = comp, \U_VGA|Add8~4\, U_VGA|Add8~4, top_level, 1
instance = comp, \U_VGA|y_pos_p2~8\, U_VGA|y_pos_p2~8, top_level, 1
instance = comp, \U_VGA|y_pos_p2[3]\, U_VGA|y_pos_p2[3], top_level, 1
instance = comp, \U_VGA|Add9~6\, U_VGA|Add9~6, top_level, 1
instance = comp, \U_VGA|Add8~6\, U_VGA|Add8~6, top_level, 1
instance = comp, \U_VGA|y_pos_p2~7\, U_VGA|y_pos_p2~7, top_level, 1
instance = comp, \U_VGA|y_pos_p2[4]\, U_VGA|y_pos_p2[4], top_level, 1
instance = comp, \U_VGA|Add8~8\, U_VGA|Add8~8, top_level, 1
instance = comp, \U_VGA|y_pos_p2~6\, U_VGA|y_pos_p2~6, top_level, 1
instance = comp, \U_VGA|y_pos_p2[5]\, U_VGA|y_pos_p2[5], top_level, 1
instance = comp, \U_VGA|Add8~10\, U_VGA|Add8~10, top_level, 1
instance = comp, \U_VGA|y_pos_p2~5\, U_VGA|y_pos_p2~5, top_level, 1
instance = comp, \U_VGA|y_pos_p2[6]\, U_VGA|y_pos_p2[6], top_level, 1
instance = comp, \U_VGA|Add8~12\, U_VGA|Add8~12, top_level, 1
instance = comp, \U_VGA|y_pos_p2~4\, U_VGA|y_pos_p2~4, top_level, 1
instance = comp, \U_VGA|y_pos_p2[7]\, U_VGA|y_pos_p2[7], top_level, 1
instance = comp, \U_VGA|Add9~14\, U_VGA|Add9~14, top_level, 1
instance = comp, \U_VGA|Add8~14\, U_VGA|Add8~14, top_level, 1
instance = comp, \U_VGA|y_pos_p2~3\, U_VGA|y_pos_p2~3, top_level, 1
instance = comp, \U_VGA|y_pos_p2[8]\, U_VGA|y_pos_p2[8], top_level, 1
instance = comp, \U_VGA|Add9~16\, U_VGA|Add9~16, top_level, 1
instance = comp, \U_VGA|Add8~16\, U_VGA|Add8~16, top_level, 1
instance = comp, \U_VGA|y_pos_p2~0\, U_VGA|y_pos_p2~0, top_level, 1
instance = comp, \U_VGA|y_pos_p2[9]\, U_VGA|y_pos_p2[9], top_level, 1
instance = comp, \U_VGA|Add9~18\, U_VGA|Add9~18, top_level, 1
instance = comp, \U_VGA|Add8~18\, U_VGA|Add8~18, top_level, 1
instance = comp, \U_VGA|y_pos_p2~32\, U_VGA|y_pos_p2~32, top_level, 1
instance = comp, \U_VGA|y_pos_p2[10]\, U_VGA|y_pos_p2[10], top_level, 1
instance = comp, \U_VGA|Add9~20\, U_VGA|Add9~20, top_level, 1
instance = comp, \U_VGA|Add8~20\, U_VGA|Add8~20, top_level, 1
instance = comp, \U_VGA|y_pos_p2~31\, U_VGA|y_pos_p2~31, top_level, 1
instance = comp, \U_VGA|y_pos_p2[11]\, U_VGA|y_pos_p2[11], top_level, 1
instance = comp, \U_VGA|Add8~22\, U_VGA|Add8~22, top_level, 1
instance = comp, \U_VGA|y_pos_p2~30\, U_VGA|y_pos_p2~30, top_level, 1
instance = comp, \U_VGA|y_pos_p2[12]\, U_VGA|y_pos_p2[12], top_level, 1
instance = comp, \U_VGA|Add8~24\, U_VGA|Add8~24, top_level, 1
instance = comp, \U_VGA|y_pos_p2~29\, U_VGA|y_pos_p2~29, top_level, 1
instance = comp, \U_VGA|y_pos_p2[13]\, U_VGA|y_pos_p2[13], top_level, 1
instance = comp, \U_VGA|Add9~26\, U_VGA|Add9~26, top_level, 1
instance = comp, \U_VGA|Add8~26\, U_VGA|Add8~26, top_level, 1
instance = comp, \U_VGA|y_pos_p2~28\, U_VGA|y_pos_p2~28, top_level, 1
instance = comp, \U_VGA|y_pos_p2[14]\, U_VGA|y_pos_p2[14], top_level, 1
instance = comp, \U_VGA|Add8~28\, U_VGA|Add8~28, top_level, 1
instance = comp, \U_VGA|y_pos_p2~27\, U_VGA|y_pos_p2~27, top_level, 1
instance = comp, \U_VGA|y_pos_p2[15]~feeder\, U_VGA|y_pos_p2[15]~feeder, top_level, 1
instance = comp, \U_VGA|y_pos_p2[15]\, U_VGA|y_pos_p2[15], top_level, 1
instance = comp, \U_VGA|Add8~30\, U_VGA|Add8~30, top_level, 1
instance = comp, \U_VGA|y_pos_p2~26\, U_VGA|y_pos_p2~26, top_level, 1
instance = comp, \U_VGA|y_pos_p2[16]\, U_VGA|y_pos_p2[16], top_level, 1
instance = comp, \U_VGA|Add8~32\, U_VGA|Add8~32, top_level, 1
instance = comp, \U_VGA|y_pos_p2~25\, U_VGA|y_pos_p2~25, top_level, 1
instance = comp, \U_VGA|y_pos_p2[17]\, U_VGA|y_pos_p2[17], top_level, 1
instance = comp, \U_VGA|Add8~34\, U_VGA|Add8~34, top_level, 1
instance = comp, \U_VGA|y_pos_p2~24\, U_VGA|y_pos_p2~24, top_level, 1
instance = comp, \U_VGA|y_pos_p2[18]\, U_VGA|y_pos_p2[18], top_level, 1
instance = comp, \U_VGA|Add9~36\, U_VGA|Add9~36, top_level, 1
instance = comp, \U_VGA|Add8~36\, U_VGA|Add8~36, top_level, 1
instance = comp, \U_VGA|y_pos_p2~23\, U_VGA|y_pos_p2~23, top_level, 1
instance = comp, \U_VGA|y_pos_p2[19]\, U_VGA|y_pos_p2[19], top_level, 1
instance = comp, \U_VGA|Add9~38\, U_VGA|Add9~38, top_level, 1
instance = comp, \U_VGA|Add8~38\, U_VGA|Add8~38, top_level, 1
instance = comp, \U_VGA|y_pos_p2~22\, U_VGA|y_pos_p2~22, top_level, 1
instance = comp, \U_VGA|y_pos_p2[20]\, U_VGA|y_pos_p2[20], top_level, 1
instance = comp, \U_VGA|Add9~40\, U_VGA|Add9~40, top_level, 1
instance = comp, \U_VGA|Add8~40\, U_VGA|Add8~40, top_level, 1
instance = comp, \U_VGA|y_pos_p2~21\, U_VGA|y_pos_p2~21, top_level, 1
instance = comp, \U_VGA|y_pos_p2[21]\, U_VGA|y_pos_p2[21], top_level, 1
instance = comp, \U_VGA|Add9~42\, U_VGA|Add9~42, top_level, 1
instance = comp, \U_VGA|Add8~42\, U_VGA|Add8~42, top_level, 1
instance = comp, \U_VGA|y_pos_p2~20\, U_VGA|y_pos_p2~20, top_level, 1
instance = comp, \U_VGA|y_pos_p2[22]\, U_VGA|y_pos_p2[22], top_level, 1
instance = comp, \U_VGA|Add8~44\, U_VGA|Add8~44, top_level, 1
instance = comp, \U_VGA|y_pos_p2~19\, U_VGA|y_pos_p2~19, top_level, 1
instance = comp, \U_VGA|y_pos_p2[23]\, U_VGA|y_pos_p2[23], top_level, 1
instance = comp, \U_VGA|Add8~46\, U_VGA|Add8~46, top_level, 1
instance = comp, \U_VGA|y_pos_p2~18\, U_VGA|y_pos_p2~18, top_level, 1
instance = comp, \U_VGA|y_pos_p2[24]\, U_VGA|y_pos_p2[24], top_level, 1
instance = comp, \U_VGA|Add8~48\, U_VGA|Add8~48, top_level, 1
instance = comp, \U_VGA|y_pos_p2~17\, U_VGA|y_pos_p2~17, top_level, 1
instance = comp, \U_VGA|y_pos_p2[25]\, U_VGA|y_pos_p2[25], top_level, 1
instance = comp, \U_VGA|Add8~50\, U_VGA|Add8~50, top_level, 1
instance = comp, \U_VGA|y_pos_p2~16\, U_VGA|y_pos_p2~16, top_level, 1
instance = comp, \U_VGA|y_pos_p2[26]\, U_VGA|y_pos_p2[26], top_level, 1
instance = comp, \U_VGA|Add8~52\, U_VGA|Add8~52, top_level, 1
instance = comp, \U_VGA|y_pos_p2~15\, U_VGA|y_pos_p2~15, top_level, 1
instance = comp, \U_VGA|y_pos_p2[27]\, U_VGA|y_pos_p2[27], top_level, 1
instance = comp, \U_VGA|Add8~54\, U_VGA|Add8~54, top_level, 1
instance = comp, \U_VGA|y_pos_p2~14\, U_VGA|y_pos_p2~14, top_level, 1
instance = comp, \U_VGA|y_pos_p2[28]\, U_VGA|y_pos_p2[28], top_level, 1
instance = comp, \U_VGA|Add8~56\, U_VGA|Add8~56, top_level, 1
instance = comp, \U_VGA|y_pos_p2~13\, U_VGA|y_pos_p2~13, top_level, 1
instance = comp, \U_VGA|y_pos_p2[29]\, U_VGA|y_pos_p2[29], top_level, 1
instance = comp, \U_VGA|Add8~58\, U_VGA|Add8~58, top_level, 1
instance = comp, \U_VGA|y_pos_p2~12\, U_VGA|y_pos_p2~12, top_level, 1
instance = comp, \U_VGA|y_pos_p2[30]\, U_VGA|y_pos_p2[30], top_level, 1
instance = comp, \U_VGA|Add8~60\, U_VGA|Add8~60, top_level, 1
instance = comp, \U_VGA|y_pos_p2~11\, U_VGA|y_pos_p2~11, top_level, 1
instance = comp, \U_VGA|y_pos_p2[31]\, U_VGA|y_pos_p2[31], top_level, 1
instance = comp, \U_VGA|Add21~0\, U_VGA|Add21~0, top_level, 1
instance = comp, \U_VGA|Add21~2\, U_VGA|Add21~2, top_level, 1
instance = comp, \U_VGA|Add21~4\, U_VGA|Add21~4, top_level, 1
instance = comp, \U_VGA|Add21~6\, U_VGA|Add21~6, top_level, 1
instance = comp, \U_VGA|Add21~8\, U_VGA|Add21~8, top_level, 1
instance = comp, \U_VGA|Add21~10\, U_VGA|Add21~10, top_level, 1
instance = comp, \U_VGA|Add21~12\, U_VGA|Add21~12, top_level, 1
instance = comp, \U_VGA|Add21~14\, U_VGA|Add21~14, top_level, 1
instance = comp, \U_VGA|Add21~16\, U_VGA|Add21~16, top_level, 1
instance = comp, \U_VGA|Add21~18\, U_VGA|Add21~18, top_level, 1
instance = comp, \U_VGA|Add21~20\, U_VGA|Add21~20, top_level, 1
instance = comp, \U_VGA|Add21~22\, U_VGA|Add21~22, top_level, 1
instance = comp, \U_VGA|Add21~24\, U_VGA|Add21~24, top_level, 1
instance = comp, \U_VGA|Add21~26\, U_VGA|Add21~26, top_level, 1
instance = comp, \U_VGA|Add21~28\, U_VGA|Add21~28, top_level, 1
instance = comp, \U_VGA|Add21~30\, U_VGA|Add21~30, top_level, 1
instance = comp, \U_VGA|Add21~32\, U_VGA|Add21~32, top_level, 1
instance = comp, \U_VGA|Add21~34\, U_VGA|Add21~34, top_level, 1
instance = comp, \U_VGA|Add21~36\, U_VGA|Add21~36, top_level, 1
instance = comp, \U_VGA|Add21~38\, U_VGA|Add21~38, top_level, 1
instance = comp, \U_VGA|Add21~40\, U_VGA|Add21~40, top_level, 1
instance = comp, \U_VGA|Add21~42\, U_VGA|Add21~42, top_level, 1
instance = comp, \U_VGA|Add21~44\, U_VGA|Add21~44, top_level, 1
instance = comp, \U_VGA|Add21~46\, U_VGA|Add21~46, top_level, 1
instance = comp, \U_VGA|Add21~48\, U_VGA|Add21~48, top_level, 1
instance = comp, \U_VGA|Add21~50\, U_VGA|Add21~50, top_level, 1
instance = comp, \U_VGA|Add21~52\, U_VGA|Add21~52, top_level, 1
instance = comp, \U_VGA|Add21~54\, U_VGA|Add21~54, top_level, 1
instance = comp, \U_VGA|Add21~56\, U_VGA|Add21~56, top_level, 1
instance = comp, \U_VGA|Add21~58\, U_VGA|Add21~58, top_level, 1
instance = comp, \U_VGA|Add21~60\, U_VGA|Add21~60, top_level, 1
instance = comp, \U_VGA|LessThan9~1\, U_VGA|LessThan9~1, top_level, 1
instance = comp, \U_VGA|LessThan9~3\, U_VGA|LessThan9~3, top_level, 1
instance = comp, \U_VGA|LessThan9~5\, U_VGA|LessThan9~5, top_level, 1
instance = comp, \U_VGA|LessThan9~7\, U_VGA|LessThan9~7, top_level, 1
instance = comp, \U_VGA|LessThan9~9\, U_VGA|LessThan9~9, top_level, 1
instance = comp, \U_VGA|LessThan9~11\, U_VGA|LessThan9~11, top_level, 1
instance = comp, \U_VGA|LessThan9~13\, U_VGA|LessThan9~13, top_level, 1
instance = comp, \U_VGA|LessThan9~15\, U_VGA|LessThan9~15, top_level, 1
instance = comp, \U_VGA|LessThan9~17\, U_VGA|LessThan9~17, top_level, 1
instance = comp, \U_VGA|LessThan9~19\, U_VGA|LessThan9~19, top_level, 1
instance = comp, \U_VGA|LessThan9~21\, U_VGA|LessThan9~21, top_level, 1
instance = comp, \U_VGA|LessThan9~23\, U_VGA|LessThan9~23, top_level, 1
instance = comp, \U_VGA|LessThan9~25\, U_VGA|LessThan9~25, top_level, 1
instance = comp, \U_VGA|LessThan9~27\, U_VGA|LessThan9~27, top_level, 1
instance = comp, \U_VGA|LessThan9~29\, U_VGA|LessThan9~29, top_level, 1
instance = comp, \U_VGA|LessThan9~31\, U_VGA|LessThan9~31, top_level, 1
instance = comp, \U_VGA|LessThan9~33\, U_VGA|LessThan9~33, top_level, 1
instance = comp, \U_VGA|LessThan9~35\, U_VGA|LessThan9~35, top_level, 1
instance = comp, \U_VGA|LessThan9~37\, U_VGA|LessThan9~37, top_level, 1
instance = comp, \U_VGA|LessThan9~39\, U_VGA|LessThan9~39, top_level, 1
instance = comp, \U_VGA|LessThan9~41\, U_VGA|LessThan9~41, top_level, 1
instance = comp, \U_VGA|LessThan9~43\, U_VGA|LessThan9~43, top_level, 1
instance = comp, \U_VGA|LessThan9~45\, U_VGA|LessThan9~45, top_level, 1
instance = comp, \U_VGA|LessThan9~47\, U_VGA|LessThan9~47, top_level, 1
instance = comp, \U_VGA|LessThan9~49\, U_VGA|LessThan9~49, top_level, 1
instance = comp, \U_VGA|LessThan9~51\, U_VGA|LessThan9~51, top_level, 1
instance = comp, \U_VGA|LessThan9~53\, U_VGA|LessThan9~53, top_level, 1
instance = comp, \U_VGA|LessThan9~55\, U_VGA|LessThan9~55, top_level, 1
instance = comp, \U_VGA|LessThan9~57\, U_VGA|LessThan9~57, top_level, 1
instance = comp, \U_VGA|LessThan9~59\, U_VGA|LessThan9~59, top_level, 1
instance = comp, \U_VGA|LessThan9~60\, U_VGA|LessThan9~60, top_level, 1
instance = comp, \U_VGA|Add3~3\, U_VGA|Add3~3, top_level, 1
instance = comp, \U_VGA|Add3~5\, U_VGA|Add3~5, top_level, 1
instance = comp, \U_VGA|mov_x~83\, U_VGA|mov_x~83, top_level, 1
instance = comp, \U_VGA|mov_x[2]\, U_VGA|mov_x[2], top_level, 1
instance = comp, \U_VGA|Add3~7\, U_VGA|Add3~7, top_level, 1
instance = comp, \U_VGA|mov_x~82\, U_VGA|mov_x~82, top_level, 1
instance = comp, \U_VGA|mov_x[3]\, U_VGA|mov_x[3], top_level, 1
instance = comp, \U_VGA|Add3~9\, U_VGA|Add3~9, top_level, 1
instance = comp, \U_VGA|mov_x~81\, U_VGA|mov_x~81, top_level, 1
instance = comp, \U_VGA|mov_x[4]\, U_VGA|mov_x[4], top_level, 1
instance = comp, \U_VGA|Add3~11\, U_VGA|Add3~11, top_level, 1
instance = comp, \U_VGA|mov_x~80\, U_VGA|mov_x~80, top_level, 1
instance = comp, \U_VGA|mov_x[5]\, U_VGA|mov_x[5], top_level, 1
instance = comp, \U_VGA|Add3~13\, U_VGA|Add3~13, top_level, 1
instance = comp, \U_VGA|mov_x~79\, U_VGA|mov_x~79, top_level, 1
instance = comp, \U_VGA|mov_x[6]\, U_VGA|mov_x[6], top_level, 1
instance = comp, \U_VGA|Add3~15\, U_VGA|Add3~15, top_level, 1
instance = comp, \U_VGA|mov_x~78\, U_VGA|mov_x~78, top_level, 1
instance = comp, \U_VGA|mov_x[7]\, U_VGA|mov_x[7], top_level, 1
instance = comp, \U_VGA|Add3~17\, U_VGA|Add3~17, top_level, 1
instance = comp, \U_VGA|mov_x~77\, U_VGA|mov_x~77, top_level, 1
instance = comp, \U_VGA|mov_x[8]\, U_VGA|mov_x[8], top_level, 1
instance = comp, \U_VGA|Add3~19\, U_VGA|Add3~19, top_level, 1
instance = comp, \U_VGA|mov_x~86\, U_VGA|mov_x~86, top_level, 1
instance = comp, \U_VGA|mov_x[9]\, U_VGA|mov_x[9], top_level, 1
instance = comp, \U_VGA|Add3~21\, U_VGA|Add3~21, top_level, 1
instance = comp, \U_VGA|mov_x~87\, U_VGA|mov_x~87, top_level, 1
instance = comp, \U_VGA|mov_x[10]\, U_VGA|mov_x[10], top_level, 1
instance = comp, \U_VGA|Add3~23\, U_VGA|Add3~23, top_level, 1
instance = comp, \U_VGA|mov_x~88\, U_VGA|mov_x~88, top_level, 1
instance = comp, \U_VGA|mov_x[11]\, U_VGA|mov_x[11], top_level, 1
instance = comp, \U_VGA|Add3~25\, U_VGA|Add3~25, top_level, 1
instance = comp, \U_VGA|mov_x~89\, U_VGA|mov_x~89, top_level, 1
instance = comp, \U_VGA|mov_x[12]\, U_VGA|mov_x[12], top_level, 1
instance = comp, \U_VGA|Add3~27\, U_VGA|Add3~27, top_level, 1
instance = comp, \U_VGA|mov_x~90\, U_VGA|mov_x~90, top_level, 1
instance = comp, \U_VGA|mov_x[13]\, U_VGA|mov_x[13], top_level, 1
instance = comp, \U_VGA|Add3~29\, U_VGA|Add3~29, top_level, 1
instance = comp, \U_VGA|mov_x~91\, U_VGA|mov_x~91, top_level, 1
instance = comp, \U_VGA|mov_x[14]\, U_VGA|mov_x[14], top_level, 1
instance = comp, \U_VGA|Add3~31\, U_VGA|Add3~31, top_level, 1
instance = comp, \U_VGA|mov_x~92\, U_VGA|mov_x~92, top_level, 1
instance = comp, \U_VGA|mov_x[15]\, U_VGA|mov_x[15], top_level, 1
instance = comp, \U_VGA|Add3~33\, U_VGA|Add3~33, top_level, 1
instance = comp, \U_VGA|mov_x~93\, U_VGA|mov_x~93, top_level, 1
instance = comp, \U_VGA|mov_x[16]\, U_VGA|mov_x[16], top_level, 1
instance = comp, \U_VGA|Add3~35\, U_VGA|Add3~35, top_level, 1
instance = comp, \U_VGA|mov_x~94\, U_VGA|mov_x~94, top_level, 1
instance = comp, \U_VGA|mov_x[17]\, U_VGA|mov_x[17], top_level, 1
instance = comp, \U_VGA|Add3~37\, U_VGA|Add3~37, top_level, 1
instance = comp, \U_VGA|mov_x~95\, U_VGA|mov_x~95, top_level, 1
instance = comp, \U_VGA|mov_x[18]\, U_VGA|mov_x[18], top_level, 1
instance = comp, \U_VGA|Add3~39\, U_VGA|Add3~39, top_level, 1
instance = comp, \U_VGA|mov_x~96\, U_VGA|mov_x~96, top_level, 1
instance = comp, \U_VGA|mov_x[19]\, U_VGA|mov_x[19], top_level, 1
instance = comp, \U_VGA|Add3~41\, U_VGA|Add3~41, top_level, 1
instance = comp, \U_VGA|mov_x~97\, U_VGA|mov_x~97, top_level, 1
instance = comp, \U_VGA|mov_x[20]\, U_VGA|mov_x[20], top_level, 1
instance = comp, \U_VGA|Add3~43\, U_VGA|Add3~43, top_level, 1
instance = comp, \U_VGA|mov_x~98\, U_VGA|mov_x~98, top_level, 1
instance = comp, \U_VGA|mov_x[21]\, U_VGA|mov_x[21], top_level, 1
instance = comp, \U_VGA|Add3~45\, U_VGA|Add3~45, top_level, 1
instance = comp, \U_VGA|mov_x~99\, U_VGA|mov_x~99, top_level, 1
instance = comp, \U_VGA|mov_x[22]\, U_VGA|mov_x[22], top_level, 1
instance = comp, \U_VGA|Add3~47\, U_VGA|Add3~47, top_level, 1
instance = comp, \U_VGA|mov_x~100\, U_VGA|mov_x~100, top_level, 1
instance = comp, \U_VGA|mov_x[23]\, U_VGA|mov_x[23], top_level, 1
instance = comp, \U_VGA|Add3~49\, U_VGA|Add3~49, top_level, 1
instance = comp, \U_VGA|mov_x~101\, U_VGA|mov_x~101, top_level, 1
instance = comp, \U_VGA|mov_x[24]\, U_VGA|mov_x[24], top_level, 1
instance = comp, \U_VGA|Add3~51\, U_VGA|Add3~51, top_level, 1
instance = comp, \U_VGA|mov_x~102\, U_VGA|mov_x~102, top_level, 1
instance = comp, \U_VGA|mov_x[25]\, U_VGA|mov_x[25], top_level, 1
instance = comp, \U_VGA|Add3~53\, U_VGA|Add3~53, top_level, 1
instance = comp, \U_VGA|mov_x~103\, U_VGA|mov_x~103, top_level, 1
instance = comp, \U_VGA|mov_x[26]\, U_VGA|mov_x[26], top_level, 1
instance = comp, \U_VGA|Add3~55\, U_VGA|Add3~55, top_level, 1
instance = comp, \U_VGA|mov_x~104\, U_VGA|mov_x~104, top_level, 1
instance = comp, \U_VGA|mov_x[27]\, U_VGA|mov_x[27], top_level, 1
instance = comp, \U_VGA|Add3~57\, U_VGA|Add3~57, top_level, 1
instance = comp, \U_VGA|mov_x~105\, U_VGA|mov_x~105, top_level, 1
instance = comp, \U_VGA|mov_x[28]\, U_VGA|mov_x[28], top_level, 1
instance = comp, \U_VGA|temp_mov_x~28\, U_VGA|temp_mov_x~28, top_level, 1
instance = comp, \U_VGA|temp_x_pos~28\, U_VGA|temp_x_pos~28, top_level, 1
instance = comp, \U_VGA|temp_mov_x~27\, U_VGA|temp_mov_x~27, top_level, 1
instance = comp, \U_VGA|temp_mov_x~26\, U_VGA|temp_mov_x~26, top_level, 1
instance = comp, \U_VGA|temp_mov_x~25\, U_VGA|temp_mov_x~25, top_level, 1
instance = comp, \U_VGA|temp_mov_x~24\, U_VGA|temp_mov_x~24, top_level, 1
instance = comp, \U_VGA|temp_mov_x~23\, U_VGA|temp_mov_x~23, top_level, 1
instance = comp, \U_VGA|temp_mov_x~22\, U_VGA|temp_mov_x~22, top_level, 1
instance = comp, \U_VGA|temp_mov_x~21\, U_VGA|temp_mov_x~21, top_level, 1
instance = comp, \U_VGA|temp_mov_x~20\, U_VGA|temp_mov_x~20, top_level, 1
instance = comp, \U_VGA|temp_mov_x~19\, U_VGA|temp_mov_x~19, top_level, 1
instance = comp, \U_VGA|temp_mov_x~18\, U_VGA|temp_mov_x~18, top_level, 1
instance = comp, \U_VGA|temp_mov_x~17\, U_VGA|temp_mov_x~17, top_level, 1
instance = comp, \U_VGA|temp_mov_x~16\, U_VGA|temp_mov_x~16, top_level, 1
instance = comp, \U_VGA|temp_mov_x~15\, U_VGA|temp_mov_x~15, top_level, 1
instance = comp, \U_VGA|temp_mov_x~14\, U_VGA|temp_mov_x~14, top_level, 1
instance = comp, \U_VGA|temp_mov_x~13\, U_VGA|temp_mov_x~13, top_level, 1
instance = comp, \U_VGA|temp_mov_x~12\, U_VGA|temp_mov_x~12, top_level, 1
instance = comp, \U_VGA|temp_mov_x~11\, U_VGA|temp_mov_x~11, top_level, 1
instance = comp, \U_VGA|temp_mov_x~10\, U_VGA|temp_mov_x~10, top_level, 1
instance = comp, \U_VGA|temp_mov_x~9\, U_VGA|temp_mov_x~9, top_level, 1
instance = comp, \U_VGA|temp_mov_x~0\, U_VGA|temp_mov_x~0, top_level, 1
instance = comp, \U_VGA|temp_mov_x~1\, U_VGA|temp_mov_x~1, top_level, 1
instance = comp, \U_VGA|temp_mov_x~2\, U_VGA|temp_mov_x~2, top_level, 1
instance = comp, \U_VGA|temp_mov_x~3\, U_VGA|temp_mov_x~3, top_level, 1
instance = comp, \U_VGA|temp_mov_x~4\, U_VGA|temp_mov_x~4, top_level, 1
instance = comp, \U_VGA|temp_mov_x~5\, U_VGA|temp_mov_x~5, top_level, 1
instance = comp, \U_VGA|temp_mov_x~6\, U_VGA|temp_mov_x~6, top_level, 1
instance = comp, \U_VGA|temp_mov_x~8\, U_VGA|temp_mov_x~8, top_level, 1
instance = comp, \U_VGA|Add4~0\, U_VGA|Add4~0, top_level, 1
instance = comp, \U_VGA|Add4~26\, U_VGA|Add4~26, top_level, 1
instance = comp, \U_VGA|x_pos[1]\, U_VGA|x_pos[1], top_level, 1
instance = comp, \U_VGA|temp_x_pos~8\, U_VGA|temp_x_pos~8, top_level, 1
instance = comp, \U_VGA|Add4~2\, U_VGA|Add4~2, top_level, 1
instance = comp, \U_VGA|Add4~4\, U_VGA|Add4~4, top_level, 1
instance = comp, \U_VGA|Add4~24\, U_VGA|Add4~24, top_level, 1
instance = comp, \U_VGA|x_pos[3]\, U_VGA|x_pos[3], top_level, 1
instance = comp, \U_VGA|temp_x_pos~6\, U_VGA|temp_x_pos~6, top_level, 1
instance = comp, \U_VGA|Add4~6\, U_VGA|Add4~6, top_level, 1
instance = comp, \U_VGA|Add4~23\, U_VGA|Add4~23, top_level, 1
instance = comp, \U_VGA|x_pos[4]\, U_VGA|x_pos[4], top_level, 1
instance = comp, \U_VGA|temp_x_pos~5\, U_VGA|temp_x_pos~5, top_level, 1
instance = comp, \U_VGA|Add4~8\, U_VGA|Add4~8, top_level, 1
instance = comp, \U_VGA|Add4~22\, U_VGA|Add4~22, top_level, 1
instance = comp, \U_VGA|x_pos[5]\, U_VGA|x_pos[5], top_level, 1
instance = comp, \U_VGA|temp_x_pos~4\, U_VGA|temp_x_pos~4, top_level, 1
instance = comp, \U_VGA|Add4~10\, U_VGA|Add4~10, top_level, 1
instance = comp, \U_VGA|Add4~21\, U_VGA|Add4~21, top_level, 1
instance = comp, \U_VGA|x_pos[6]\, U_VGA|x_pos[6], top_level, 1
instance = comp, \U_VGA|temp_x_pos~3\, U_VGA|temp_x_pos~3, top_level, 1
instance = comp, \U_VGA|Add4~12\, U_VGA|Add4~12, top_level, 1
instance = comp, \U_VGA|Add4~20\, U_VGA|Add4~20, top_level, 1
instance = comp, \U_VGA|x_pos[7]\, U_VGA|x_pos[7], top_level, 1
instance = comp, \U_VGA|temp_x_pos~2\, U_VGA|temp_x_pos~2, top_level, 1
instance = comp, \U_VGA|Add4~14\, U_VGA|Add4~14, top_level, 1
instance = comp, \U_VGA|Add4~19\, U_VGA|Add4~19, top_level, 1
instance = comp, \U_VGA|x_pos[8]\, U_VGA|x_pos[8], top_level, 1
instance = comp, \U_VGA|temp_x_pos~1\, U_VGA|temp_x_pos~1, top_level, 1
instance = comp, \U_VGA|Add4~16\, U_VGA|Add4~16, top_level, 1
instance = comp, \U_VGA|Add4~18\, U_VGA|Add4~18, top_level, 1
instance = comp, \U_VGA|x_pos[9]\, U_VGA|x_pos[9], top_level, 1
instance = comp, \U_VGA|temp_x_pos~0\, U_VGA|temp_x_pos~0, top_level, 1
instance = comp, \U_VGA|Add4~27\, U_VGA|Add4~27, top_level, 1
instance = comp, \U_VGA|Add4~29\, U_VGA|Add4~29, top_level, 1
instance = comp, \U_VGA|x_pos[10]\, U_VGA|x_pos[10], top_level, 1
instance = comp, \U_VGA|temp_x_pos~9\, U_VGA|temp_x_pos~9, top_level, 1
instance = comp, \U_VGA|Add4~30\, U_VGA|Add4~30, top_level, 1
instance = comp, \U_VGA|Add4~32\, U_VGA|Add4~32, top_level, 1
instance = comp, \U_VGA|x_pos[11]\, U_VGA|x_pos[11], top_level, 1
instance = comp, \U_VGA|temp_x_pos~10\, U_VGA|temp_x_pos~10, top_level, 1
instance = comp, \U_VGA|Add4~33\, U_VGA|Add4~33, top_level, 1
instance = comp, \U_VGA|Add4~35\, U_VGA|Add4~35, top_level, 1
instance = comp, \U_VGA|x_pos[12]\, U_VGA|x_pos[12], top_level, 1
instance = comp, \U_VGA|temp_x_pos~11\, U_VGA|temp_x_pos~11, top_level, 1
instance = comp, \U_VGA|Add4~36\, U_VGA|Add4~36, top_level, 1
instance = comp, \U_VGA|Add4~38\, U_VGA|Add4~38, top_level, 1
instance = comp, \U_VGA|x_pos[13]\, U_VGA|x_pos[13], top_level, 1
instance = comp, \U_VGA|temp_x_pos~12\, U_VGA|temp_x_pos~12, top_level, 1
instance = comp, \U_VGA|Add4~39\, U_VGA|Add4~39, top_level, 1
instance = comp, \U_VGA|Add4~41\, U_VGA|Add4~41, top_level, 1
instance = comp, \U_VGA|x_pos[14]\, U_VGA|x_pos[14], top_level, 1
instance = comp, \U_VGA|temp_x_pos~13\, U_VGA|temp_x_pos~13, top_level, 1
instance = comp, \U_VGA|Add4~42\, U_VGA|Add4~42, top_level, 1
instance = comp, \U_VGA|Add4~44\, U_VGA|Add4~44, top_level, 1
instance = comp, \U_VGA|x_pos[15]\, U_VGA|x_pos[15], top_level, 1
instance = comp, \U_VGA|temp_x_pos~14\, U_VGA|temp_x_pos~14, top_level, 1
instance = comp, \U_VGA|Add4~45\, U_VGA|Add4~45, top_level, 1
instance = comp, \U_VGA|Add4~47\, U_VGA|Add4~47, top_level, 1
instance = comp, \U_VGA|x_pos[16]\, U_VGA|x_pos[16], top_level, 1
instance = comp, \U_VGA|temp_x_pos~15\, U_VGA|temp_x_pos~15, top_level, 1
instance = comp, \U_VGA|Add4~48\, U_VGA|Add4~48, top_level, 1
instance = comp, \U_VGA|Add4~50\, U_VGA|Add4~50, top_level, 1
instance = comp, \U_VGA|x_pos[17]\, U_VGA|x_pos[17], top_level, 1
instance = comp, \U_VGA|temp_x_pos~16\, U_VGA|temp_x_pos~16, top_level, 1
instance = comp, \U_VGA|Add4~51\, U_VGA|Add4~51, top_level, 1
instance = comp, \U_VGA|Add4~53\, U_VGA|Add4~53, top_level, 1
instance = comp, \U_VGA|x_pos[18]\, U_VGA|x_pos[18], top_level, 1
instance = comp, \U_VGA|temp_x_pos~17\, U_VGA|temp_x_pos~17, top_level, 1
instance = comp, \U_VGA|Add4~54\, U_VGA|Add4~54, top_level, 1
instance = comp, \U_VGA|Add4~56\, U_VGA|Add4~56, top_level, 1
instance = comp, \U_VGA|x_pos[19]\, U_VGA|x_pos[19], top_level, 1
instance = comp, \U_VGA|temp_x_pos~18\, U_VGA|temp_x_pos~18, top_level, 1
instance = comp, \U_VGA|Add4~57\, U_VGA|Add4~57, top_level, 1
instance = comp, \U_VGA|Add4~59\, U_VGA|Add4~59, top_level, 1
instance = comp, \U_VGA|x_pos[20]\, U_VGA|x_pos[20], top_level, 1
instance = comp, \U_VGA|temp_x_pos~19\, U_VGA|temp_x_pos~19, top_level, 1
instance = comp, \U_VGA|Add4~60\, U_VGA|Add4~60, top_level, 1
instance = comp, \U_VGA|Add4~62\, U_VGA|Add4~62, top_level, 1
instance = comp, \U_VGA|x_pos[21]\, U_VGA|x_pos[21], top_level, 1
instance = comp, \U_VGA|temp_x_pos~20\, U_VGA|temp_x_pos~20, top_level, 1
instance = comp, \U_VGA|Add4~63\, U_VGA|Add4~63, top_level, 1
instance = comp, \U_VGA|Add4~65\, U_VGA|Add4~65, top_level, 1
instance = comp, \U_VGA|x_pos[22]\, U_VGA|x_pos[22], top_level, 1
instance = comp, \U_VGA|temp_x_pos~21\, U_VGA|temp_x_pos~21, top_level, 1
instance = comp, \U_VGA|Add4~66\, U_VGA|Add4~66, top_level, 1
instance = comp, \U_VGA|Add4~68\, U_VGA|Add4~68, top_level, 1
instance = comp, \U_VGA|x_pos[23]\, U_VGA|x_pos[23], top_level, 1
instance = comp, \U_VGA|temp_x_pos~22\, U_VGA|temp_x_pos~22, top_level, 1
instance = comp, \U_VGA|Add4~69\, U_VGA|Add4~69, top_level, 1
instance = comp, \U_VGA|Add4~71\, U_VGA|Add4~71, top_level, 1
instance = comp, \U_VGA|x_pos[24]\, U_VGA|x_pos[24], top_level, 1
instance = comp, \U_VGA|temp_x_pos~23\, U_VGA|temp_x_pos~23, top_level, 1
instance = comp, \U_VGA|Add4~72\, U_VGA|Add4~72, top_level, 1
instance = comp, \U_VGA|Add4~74\, U_VGA|Add4~74, top_level, 1
instance = comp, \U_VGA|x_pos[25]\, U_VGA|x_pos[25], top_level, 1
instance = comp, \U_VGA|temp_x_pos~24\, U_VGA|temp_x_pos~24, top_level, 1
instance = comp, \U_VGA|Add4~75\, U_VGA|Add4~75, top_level, 1
instance = comp, \U_VGA|Add4~77\, U_VGA|Add4~77, top_level, 1
instance = comp, \U_VGA|x_pos[26]\, U_VGA|x_pos[26], top_level, 1
instance = comp, \U_VGA|temp_x_pos~25\, U_VGA|temp_x_pos~25, top_level, 1
instance = comp, \U_VGA|Add4~78\, U_VGA|Add4~78, top_level, 1
instance = comp, \U_VGA|Add4~80\, U_VGA|Add4~80, top_level, 1
instance = comp, \U_VGA|x_pos[27]\, U_VGA|x_pos[27], top_level, 1
instance = comp, \U_VGA|temp_x_pos~26\, U_VGA|temp_x_pos~26, top_level, 1
instance = comp, \U_VGA|Add4~81\, U_VGA|Add4~81, top_level, 1
instance = comp, \U_VGA|Add4~83\, U_VGA|Add4~83, top_level, 1
instance = comp, \U_VGA|x_pos[28]\, U_VGA|x_pos[28], top_level, 1
instance = comp, \U_VGA|temp_x_pos~27\, U_VGA|temp_x_pos~27, top_level, 1
instance = comp, \U_VGA|Add4~84\, U_VGA|Add4~84, top_level, 1
instance = comp, \U_VGA|Add4~86\, U_VGA|Add4~86, top_level, 1
instance = comp, \U_VGA|x_pos[29]\, U_VGA|x_pos[29], top_level, 1
instance = comp, \U_VGA|Add16~0\, U_VGA|Add16~0, top_level, 1
instance = comp, \U_VGA|Add16~2\, U_VGA|Add16~2, top_level, 1
instance = comp, \U_VGA|Add16~4\, U_VGA|Add16~4, top_level, 1
instance = comp, \U_VGA|Add16~6\, U_VGA|Add16~6, top_level, 1
instance = comp, \U_VGA|Add16~8\, U_VGA|Add16~8, top_level, 1
instance = comp, \U_VGA|Add16~10\, U_VGA|Add16~10, top_level, 1
instance = comp, \U_VGA|Add16~12\, U_VGA|Add16~12, top_level, 1
instance = comp, \U_VGA|Add16~14\, U_VGA|Add16~14, top_level, 1
instance = comp, \U_VGA|Add16~16\, U_VGA|Add16~16, top_level, 1
instance = comp, \U_VGA|Add16~18\, U_VGA|Add16~18, top_level, 1
instance = comp, \U_VGA|Add16~20\, U_VGA|Add16~20, top_level, 1
instance = comp, \U_VGA|Add16~22\, U_VGA|Add16~22, top_level, 1
instance = comp, \U_VGA|Add16~24\, U_VGA|Add16~24, top_level, 1
instance = comp, \U_VGA|Add16~26\, U_VGA|Add16~26, top_level, 1
instance = comp, \U_VGA|Add16~28\, U_VGA|Add16~28, top_level, 1
instance = comp, \U_VGA|Add16~30\, U_VGA|Add16~30, top_level, 1
instance = comp, \U_VGA|Add16~32\, U_VGA|Add16~32, top_level, 1
instance = comp, \U_VGA|Add16~34\, U_VGA|Add16~34, top_level, 1
instance = comp, \U_VGA|Add16~36\, U_VGA|Add16~36, top_level, 1
instance = comp, \U_VGA|Add16~38\, U_VGA|Add16~38, top_level, 1
instance = comp, \U_VGA|Add16~40\, U_VGA|Add16~40, top_level, 1
instance = comp, \U_VGA|Add16~42\, U_VGA|Add16~42, top_level, 1
instance = comp, \U_VGA|Add16~44\, U_VGA|Add16~44, top_level, 1
instance = comp, \U_VGA|Add16~46\, U_VGA|Add16~46, top_level, 1
instance = comp, \U_VGA|Add16~48\, U_VGA|Add16~48, top_level, 1
instance = comp, \U_VGA|Add16~50\, U_VGA|Add16~50, top_level, 1
instance = comp, \U_VGA|LessThan8~1\, U_VGA|LessThan8~1, top_level, 1
instance = comp, \U_VGA|LessThan8~3\, U_VGA|LessThan8~3, top_level, 1
instance = comp, \U_VGA|LessThan8~5\, U_VGA|LessThan8~5, top_level, 1
instance = comp, \U_VGA|LessThan8~7\, U_VGA|LessThan8~7, top_level, 1
instance = comp, \U_VGA|LessThan8~9\, U_VGA|LessThan8~9, top_level, 1
instance = comp, \U_VGA|LessThan8~11\, U_VGA|LessThan8~11, top_level, 1
instance = comp, \U_VGA|LessThan8~13\, U_VGA|LessThan8~13, top_level, 1
instance = comp, \U_VGA|LessThan8~15\, U_VGA|LessThan8~15, top_level, 1
instance = comp, \U_VGA|LessThan8~17\, U_VGA|LessThan8~17, top_level, 1
instance = comp, \U_VGA|LessThan8~19\, U_VGA|LessThan8~19, top_level, 1
instance = comp, \U_VGA|LessThan8~21\, U_VGA|LessThan8~21, top_level, 1
instance = comp, \U_VGA|LessThan8~23\, U_VGA|LessThan8~23, top_level, 1
instance = comp, \U_VGA|LessThan8~25\, U_VGA|LessThan8~25, top_level, 1
instance = comp, \U_VGA|LessThan8~27\, U_VGA|LessThan8~27, top_level, 1
instance = comp, \U_VGA|LessThan8~29\, U_VGA|LessThan8~29, top_level, 1
instance = comp, \U_VGA|LessThan8~31\, U_VGA|LessThan8~31, top_level, 1
instance = comp, \U_VGA|LessThan8~33\, U_VGA|LessThan8~33, top_level, 1
instance = comp, \U_VGA|LessThan8~35\, U_VGA|LessThan8~35, top_level, 1
instance = comp, \U_VGA|LessThan8~37\, U_VGA|LessThan8~37, top_level, 1
instance = comp, \U_VGA|LessThan8~39\, U_VGA|LessThan8~39, top_level, 1
instance = comp, \U_VGA|LessThan8~41\, U_VGA|LessThan8~41, top_level, 1
instance = comp, \U_VGA|LessThan8~43\, U_VGA|LessThan8~43, top_level, 1
instance = comp, \U_VGA|LessThan8~45\, U_VGA|LessThan8~45, top_level, 1
instance = comp, \U_VGA|LessThan8~47\, U_VGA|LessThan8~47, top_level, 1
instance = comp, \U_VGA|LessThan8~49\, U_VGA|LessThan8~49, top_level, 1
instance = comp, \U_VGA|LessThan8~51\, U_VGA|LessThan8~51, top_level, 1
instance = comp, \U_VGA|LessThan8~53\, U_VGA|LessThan8~53, top_level, 1
instance = comp, \U_VGA|LessThan8~55\, U_VGA|LessThan8~55, top_level, 1
instance = comp, \U_VGA|LessThan8~57\, U_VGA|LessThan8~57, top_level, 1
instance = comp, \U_VGA|LessThan8~59\, U_VGA|LessThan8~59, top_level, 1
instance = comp, \U_VGA|LessThan8~60\, U_VGA|LessThan8~60, top_level, 1
instance = comp, \U_VGA|LessThan0~0\, U_VGA|LessThan0~0, top_level, 1
instance = comp, \U_VGA|LessThan7~0\, U_VGA|LessThan7~0, top_level, 1
instance = comp, \U_VGA|mov_x~71\, U_VGA|mov_x~71, top_level, 1
instance = comp, \U_VGA|mov_x~72\, U_VGA|mov_x~72, top_level, 1
instance = comp, \U_VGA|mov_x~73\, U_VGA|mov_x~73, top_level, 1
instance = comp, \U_VGA|Add3~0\, U_VGA|Add3~0, top_level, 1
instance = comp, \U_VGA|mov_x~84\, U_VGA|mov_x~84, top_level, 1
instance = comp, \U_VGA|mov_x[1]\, U_VGA|mov_x[1], top_level, 1
instance = comp, \U_VGA|temp_mov_x~7\, U_VGA|temp_mov_x~7, top_level, 1
instance = comp, \U_VGA|Add4~25\, U_VGA|Add4~25, top_level, 1
instance = comp, \U_VGA|x_pos[2]\, U_VGA|x_pos[2], top_level, 1
instance = comp, \U_VGA|mov_x~68\, U_VGA|mov_x~68, top_level, 1
instance = comp, \U_VGA|mov_x~69\, U_VGA|mov_x~69, top_level, 1
instance = comp, \U_VGA|mov_x~67\, U_VGA|mov_x~67, top_level, 1
instance = comp, \U_VGA|mov_x~65\, U_VGA|mov_x~65, top_level, 1
instance = comp, \U_VGA|mov_x~62\, U_VGA|mov_x~62, top_level, 1
instance = comp, \U_VGA|mov_x~63\, U_VGA|mov_x~63, top_level, 1
instance = comp, \U_VGA|mov_x~64\, U_VGA|mov_x~64, top_level, 1
instance = comp, \U_VGA|mov_x~66\, U_VGA|mov_x~66, top_level, 1
instance = comp, \U_VGA|mov_x~70\, U_VGA|mov_x~70, top_level, 1
instance = comp, \U_VGA|mov_x~74\, U_VGA|mov_x~74, top_level, 1
instance = comp, \switch[0]~input\, switch[0]~input, top_level, 1
instance = comp, \U_VGA|paddle1_move~0\, U_VGA|paddle1_move~0, top_level, 1
instance = comp, \U_VGA|Add7~0\, U_VGA|Add7~0, top_level, 1
instance = comp, \U_VGA|Add6~0\, U_VGA|Add6~0, top_level, 1
instance = comp, \U_VGA|y_pos_p1~12\, U_VGA|y_pos_p1~12, top_level, 1
instance = comp, \U_VGA|Add7~48\, U_VGA|Add7~48, top_level, 1
instance = comp, \U_VGA|Add7~50\, U_VGA|Add7~50, top_level, 1
instance = comp, \U_VGA|Add7~52\, U_VGA|Add7~52, top_level, 1
instance = comp, \U_VGA|Add7~54\, U_VGA|Add7~54, top_level, 1
instance = comp, \U_VGA|Add7~56\, U_VGA|Add7~56, top_level, 1
instance = comp, \U_VGA|Add7~58\, U_VGA|Add7~58, top_level, 1
instance = comp, \U_VGA|Add7~60\, U_VGA|Add7~60, top_level, 1
instance = comp, \U_VGA|y_pos_p1[1]~1\, U_VGA|y_pos_p1[1]~1, top_level, 1
instance = comp, \U_VGA|Add7~6\, U_VGA|Add7~6, top_level, 1
instance = comp, \U_VGA|Add7~8\, U_VGA|Add7~8, top_level, 1
instance = comp, \U_VGA|Add7~10\, U_VGA|Add7~10, top_level, 1
instance = comp, \U_VGA|y_pos_p1[1]~2\, U_VGA|y_pos_p1[1]~2, top_level, 1
instance = comp, \U_VGA|Add7~18\, U_VGA|Add7~18, top_level, 1
instance = comp, \U_VGA|Add7~20\, U_VGA|Add7~20, top_level, 1
instance = comp, \U_VGA|Add7~22\, U_VGA|Add7~22, top_level, 1
instance = comp, \U_VGA|Add7~24\, U_VGA|Add7~24, top_level, 1
instance = comp, \U_VGA|Add7~26\, U_VGA|Add7~26, top_level, 1
instance = comp, \U_VGA|LessThan11~1\, U_VGA|LessThan11~1, top_level, 1
instance = comp, \U_VGA|Add7~14\, U_VGA|Add7~14, top_level, 1
instance = comp, \U_VGA|Add7~16\, U_VGA|Add7~16, top_level, 1
instance = comp, \U_VGA|LessThan11~0\, U_VGA|LessThan11~0, top_level, 1
instance = comp, \U_VGA|Add7~42\, U_VGA|Add7~42, top_level, 1
instance = comp, \U_VGA|Add7~44\, U_VGA|Add7~44, top_level, 1
instance = comp, \U_VGA|Add7~36\, U_VGA|Add7~36, top_level, 1
instance = comp, \U_VGA|Add7~38\, U_VGA|Add7~38, top_level, 1
instance = comp, \U_VGA|Add7~40\, U_VGA|Add7~40, top_level, 1
instance = comp, \U_VGA|Add7~46\, U_VGA|Add7~46, top_level, 1
instance = comp, \U_VGA|LessThan11~3\, U_VGA|LessThan11~3, top_level, 1
instance = comp, \U_VGA|Add7~30\, U_VGA|Add7~30, top_level, 1
instance = comp, \U_VGA|Add7~32\, U_VGA|Add7~32, top_level, 1
instance = comp, \U_VGA|Add7~34\, U_VGA|Add7~34, top_level, 1
instance = comp, \U_VGA|LessThan11~2\, U_VGA|LessThan11~2, top_level, 1
instance = comp, \U_VGA|LessThan11~4\, U_VGA|LessThan11~4, top_level, 1
instance = comp, \U_VGA|LessThan11~5\, U_VGA|LessThan11~5, top_level, 1
instance = comp, \U_VGA|LessThan11~6\, U_VGA|LessThan11~6, top_level, 1
instance = comp, \U_VGA|y_pos_p1[1]~3\, U_VGA|y_pos_p1[1]~3, top_level, 1
instance = comp, \switch[1]~input\, switch[1]~input, top_level, 1
instance = comp, \U_VGA|y_pos_p1[1]~4\, U_VGA|y_pos_p1[1]~4, top_level, 1
instance = comp, \U_VGA|y_pos_p1[1]\, U_VGA|y_pos_p1[1], top_level, 1
instance = comp, \U_VGA|Add7~2\, U_VGA|Add7~2, top_level, 1
instance = comp, \U_VGA|Add6~2\, U_VGA|Add6~2, top_level, 1
instance = comp, \U_VGA|y_pos_p1~11\, U_VGA|y_pos_p1~11, top_level, 1
instance = comp, \U_VGA|y_pos_p1[2]\, U_VGA|y_pos_p1[2], top_level, 1
instance = comp, \U_VGA|Add7~4\, U_VGA|Add7~4, top_level, 1
instance = comp, \U_VGA|Add6~4\, U_VGA|Add6~4, top_level, 1
instance = comp, \U_VGA|y_pos_p1~10\, U_VGA|y_pos_p1~10, top_level, 1
instance = comp, \U_VGA|y_pos_p1[3]\, U_VGA|y_pos_p1[3], top_level, 1
instance = comp, \U_VGA|Add6~6\, U_VGA|Add6~6, top_level, 1
instance = comp, \U_VGA|y_pos_p1~9\, U_VGA|y_pos_p1~9, top_level, 1
instance = comp, \U_VGA|y_pos_p1[4]\, U_VGA|y_pos_p1[4], top_level, 1
instance = comp, \U_VGA|Add6~8\, U_VGA|Add6~8, top_level, 1
instance = comp, \U_VGA|y_pos_p1~8\, U_VGA|y_pos_p1~8, top_level, 1
instance = comp, \U_VGA|y_pos_p1[5]\, U_VGA|y_pos_p1[5], top_level, 1
instance = comp, \U_VGA|Add6~10\, U_VGA|Add6~10, top_level, 1
instance = comp, \U_VGA|y_pos_p1~7\, U_VGA|y_pos_p1~7, top_level, 1
instance = comp, \U_VGA|y_pos_p1[6]\, U_VGA|y_pos_p1[6], top_level, 1
instance = comp, \U_VGA|Add7~12\, U_VGA|Add7~12, top_level, 1
instance = comp, \U_VGA|Add6~12\, U_VGA|Add6~12, top_level, 1
instance = comp, \U_VGA|y_pos_p1~6\, U_VGA|y_pos_p1~6, top_level, 1
instance = comp, \U_VGA|y_pos_p1[7]\, U_VGA|y_pos_p1[7], top_level, 1
instance = comp, \U_VGA|Add6~14\, U_VGA|Add6~14, top_level, 1
instance = comp, \U_VGA|y_pos_p1~5\, U_VGA|y_pos_p1~5, top_level, 1
instance = comp, \U_VGA|y_pos_p1[8]\, U_VGA|y_pos_p1[8], top_level, 1
instance = comp, \U_VGA|Add6~16\, U_VGA|Add6~16, top_level, 1
instance = comp, \U_VGA|y_pos_p1~0\, U_VGA|y_pos_p1~0, top_level, 1
instance = comp, \U_VGA|y_pos_p1[9]\, U_VGA|y_pos_p1[9], top_level, 1
instance = comp, \U_VGA|Add6~18\, U_VGA|Add6~18, top_level, 1
instance = comp, \U_VGA|y_pos_p1~34\, U_VGA|y_pos_p1~34, top_level, 1
instance = comp, \U_VGA|y_pos_p1[10]\, U_VGA|y_pos_p1[10], top_level, 1
instance = comp, \U_VGA|Add6~20\, U_VGA|Add6~20, top_level, 1
instance = comp, \U_VGA|y_pos_p1~33\, U_VGA|y_pos_p1~33, top_level, 1
instance = comp, \U_VGA|y_pos_p1[11]\, U_VGA|y_pos_p1[11], top_level, 1
instance = comp, \U_VGA|Add6~22\, U_VGA|Add6~22, top_level, 1
instance = comp, \U_VGA|y_pos_p1~32\, U_VGA|y_pos_p1~32, top_level, 1
instance = comp, \U_VGA|y_pos_p1[12]\, U_VGA|y_pos_p1[12], top_level, 1
instance = comp, \U_VGA|Add6~24\, U_VGA|Add6~24, top_level, 1
instance = comp, \U_VGA|y_pos_p1~31\, U_VGA|y_pos_p1~31, top_level, 1
instance = comp, \U_VGA|y_pos_p1[13]\, U_VGA|y_pos_p1[13], top_level, 1
instance = comp, \U_VGA|Add6~26\, U_VGA|Add6~26, top_level, 1
instance = comp, \U_VGA|y_pos_p1~30\, U_VGA|y_pos_p1~30, top_level, 1
instance = comp, \U_VGA|y_pos_p1[14]\, U_VGA|y_pos_p1[14], top_level, 1
instance = comp, \U_VGA|Add7~28\, U_VGA|Add7~28, top_level, 1
instance = comp, \U_VGA|Add6~28\, U_VGA|Add6~28, top_level, 1
instance = comp, \U_VGA|y_pos_p1~29\, U_VGA|y_pos_p1~29, top_level, 1
instance = comp, \U_VGA|y_pos_p1[15]\, U_VGA|y_pos_p1[15], top_level, 1
instance = comp, \U_VGA|Add6~30\, U_VGA|Add6~30, top_level, 1
instance = comp, \U_VGA|y_pos_p1~28\, U_VGA|y_pos_p1~28, top_level, 1
instance = comp, \U_VGA|y_pos_p1[16]\, U_VGA|y_pos_p1[16], top_level, 1
instance = comp, \U_VGA|Add6~32\, U_VGA|Add6~32, top_level, 1
instance = comp, \U_VGA|y_pos_p1~27\, U_VGA|y_pos_p1~27, top_level, 1
instance = comp, \U_VGA|y_pos_p1[17]\, U_VGA|y_pos_p1[17], top_level, 1
instance = comp, \U_VGA|Add6~34\, U_VGA|Add6~34, top_level, 1
instance = comp, \U_VGA|y_pos_p1~26\, U_VGA|y_pos_p1~26, top_level, 1
instance = comp, \U_VGA|y_pos_p1[18]\, U_VGA|y_pos_p1[18], top_level, 1
instance = comp, \U_VGA|Add6~36\, U_VGA|Add6~36, top_level, 1
instance = comp, \U_VGA|y_pos_p1~25\, U_VGA|y_pos_p1~25, top_level, 1
instance = comp, \U_VGA|y_pos_p1[19]\, U_VGA|y_pos_p1[19], top_level, 1
instance = comp, \U_VGA|Add6~38\, U_VGA|Add6~38, top_level, 1
instance = comp, \U_VGA|y_pos_p1~24\, U_VGA|y_pos_p1~24, top_level, 1
instance = comp, \U_VGA|y_pos_p1[20]\, U_VGA|y_pos_p1[20], top_level, 1
instance = comp, \U_VGA|Add6~40\, U_VGA|Add6~40, top_level, 1
instance = comp, \U_VGA|y_pos_p1~23\, U_VGA|y_pos_p1~23, top_level, 1
instance = comp, \U_VGA|y_pos_p1[21]\, U_VGA|y_pos_p1[21], top_level, 1
instance = comp, \U_VGA|Add6~42\, U_VGA|Add6~42, top_level, 1
instance = comp, \U_VGA|y_pos_p1~22\, U_VGA|y_pos_p1~22, top_level, 1
instance = comp, \U_VGA|y_pos_p1[22]\, U_VGA|y_pos_p1[22], top_level, 1
instance = comp, \U_VGA|Add6~44\, U_VGA|Add6~44, top_level, 1
instance = comp, \U_VGA|y_pos_p1~21\, U_VGA|y_pos_p1~21, top_level, 1
instance = comp, \U_VGA|y_pos_p1[23]\, U_VGA|y_pos_p1[23], top_level, 1
instance = comp, \U_VGA|Add6~46\, U_VGA|Add6~46, top_level, 1
instance = comp, \U_VGA|y_pos_p1~20\, U_VGA|y_pos_p1~20, top_level, 1
instance = comp, \U_VGA|y_pos_p1[24]\, U_VGA|y_pos_p1[24], top_level, 1
instance = comp, \U_VGA|Add6~48\, U_VGA|Add6~48, top_level, 1
instance = comp, \U_VGA|y_pos_p1~19\, U_VGA|y_pos_p1~19, top_level, 1
instance = comp, \U_VGA|y_pos_p1[25]\, U_VGA|y_pos_p1[25], top_level, 1
instance = comp, \U_VGA|Add6~50\, U_VGA|Add6~50, top_level, 1
instance = comp, \U_VGA|y_pos_p1~18\, U_VGA|y_pos_p1~18, top_level, 1
instance = comp, \U_VGA|y_pos_p1[26]\, U_VGA|y_pos_p1[26], top_level, 1
instance = comp, \U_VGA|Add6~52\, U_VGA|Add6~52, top_level, 1
instance = comp, \U_VGA|y_pos_p1~17\, U_VGA|y_pos_p1~17, top_level, 1
instance = comp, \U_VGA|y_pos_p1[27]\, U_VGA|y_pos_p1[27], top_level, 1
instance = comp, \U_VGA|Add6~54\, U_VGA|Add6~54, top_level, 1
instance = comp, \U_VGA|y_pos_p1~16\, U_VGA|y_pos_p1~16, top_level, 1
instance = comp, \U_VGA|y_pos_p1[28]\, U_VGA|y_pos_p1[28], top_level, 1
instance = comp, \U_VGA|Add6~56\, U_VGA|Add6~56, top_level, 1
instance = comp, \U_VGA|y_pos_p1~15\, U_VGA|y_pos_p1~15, top_level, 1
instance = comp, \U_VGA|y_pos_p1[29]\, U_VGA|y_pos_p1[29], top_level, 1
instance = comp, \U_VGA|Add6~58\, U_VGA|Add6~58, top_level, 1
instance = comp, \U_VGA|y_pos_p1~14\, U_VGA|y_pos_p1~14, top_level, 1
instance = comp, \U_VGA|y_pos_p1[30]\, U_VGA|y_pos_p1[30], top_level, 1
instance = comp, \U_VGA|Add6~60\, U_VGA|Add6~60, top_level, 1
instance = comp, \U_VGA|y_pos_p1~13\, U_VGA|y_pos_p1~13, top_level, 1
instance = comp, \U_VGA|y_pos_p1[31]\, U_VGA|y_pos_p1[31], top_level, 1
instance = comp, \U_VGA|LessThan5~1\, U_VGA|LessThan5~1, top_level, 1
instance = comp, \U_VGA|LessThan5~3\, U_VGA|LessThan5~3, top_level, 1
instance = comp, \U_VGA|LessThan5~5\, U_VGA|LessThan5~5, top_level, 1
instance = comp, \U_VGA|LessThan5~7\, U_VGA|LessThan5~7, top_level, 1
instance = comp, \U_VGA|LessThan5~9\, U_VGA|LessThan5~9, top_level, 1
instance = comp, \U_VGA|LessThan5~11\, U_VGA|LessThan5~11, top_level, 1
instance = comp, \U_VGA|LessThan5~13\, U_VGA|LessThan5~13, top_level, 1
instance = comp, \U_VGA|LessThan5~15\, U_VGA|LessThan5~15, top_level, 1
instance = comp, \U_VGA|LessThan5~17\, U_VGA|LessThan5~17, top_level, 1
instance = comp, \U_VGA|LessThan5~19\, U_VGA|LessThan5~19, top_level, 1
instance = comp, \U_VGA|LessThan5~21\, U_VGA|LessThan5~21, top_level, 1
instance = comp, \U_VGA|LessThan5~23\, U_VGA|LessThan5~23, top_level, 1
instance = comp, \U_VGA|LessThan5~25\, U_VGA|LessThan5~25, top_level, 1
instance = comp, \U_VGA|LessThan5~27\, U_VGA|LessThan5~27, top_level, 1
instance = comp, \U_VGA|LessThan5~29\, U_VGA|LessThan5~29, top_level, 1
instance = comp, \U_VGA|LessThan5~31\, U_VGA|LessThan5~31, top_level, 1
instance = comp, \U_VGA|LessThan5~33\, U_VGA|LessThan5~33, top_level, 1
instance = comp, \U_VGA|LessThan5~35\, U_VGA|LessThan5~35, top_level, 1
instance = comp, \U_VGA|LessThan5~37\, U_VGA|LessThan5~37, top_level, 1
instance = comp, \U_VGA|LessThan5~39\, U_VGA|LessThan5~39, top_level, 1
instance = comp, \U_VGA|LessThan5~41\, U_VGA|LessThan5~41, top_level, 1
instance = comp, \U_VGA|LessThan5~43\, U_VGA|LessThan5~43, top_level, 1
instance = comp, \U_VGA|LessThan5~45\, U_VGA|LessThan5~45, top_level, 1
instance = comp, \U_VGA|LessThan5~47\, U_VGA|LessThan5~47, top_level, 1
instance = comp, \U_VGA|LessThan5~49\, U_VGA|LessThan5~49, top_level, 1
instance = comp, \U_VGA|LessThan5~51\, U_VGA|LessThan5~51, top_level, 1
instance = comp, \U_VGA|LessThan5~53\, U_VGA|LessThan5~53, top_level, 1
instance = comp, \U_VGA|LessThan5~55\, U_VGA|LessThan5~55, top_level, 1
instance = comp, \U_VGA|LessThan5~57\, U_VGA|LessThan5~57, top_level, 1
instance = comp, \U_VGA|LessThan5~59\, U_VGA|LessThan5~59, top_level, 1
instance = comp, \U_VGA|LessThan5~60\, U_VGA|LessThan5~60, top_level, 1
instance = comp, \U_VGA|Add19~0\, U_VGA|Add19~0, top_level, 1
instance = comp, \U_VGA|Add19~2\, U_VGA|Add19~2, top_level, 1
instance = comp, \U_VGA|Add19~4\, U_VGA|Add19~4, top_level, 1
instance = comp, \U_VGA|Add19~6\, U_VGA|Add19~6, top_level, 1
instance = comp, \U_VGA|Add19~8\, U_VGA|Add19~8, top_level, 1
instance = comp, \U_VGA|Add19~10\, U_VGA|Add19~10, top_level, 1
instance = comp, \U_VGA|Add19~12\, U_VGA|Add19~12, top_level, 1
instance = comp, \U_VGA|Add19~14\, U_VGA|Add19~14, top_level, 1
instance = comp, \U_VGA|Add19~16\, U_VGA|Add19~16, top_level, 1
instance = comp, \U_VGA|Add19~18\, U_VGA|Add19~18, top_level, 1
instance = comp, \U_VGA|Add19~20\, U_VGA|Add19~20, top_level, 1
instance = comp, \U_VGA|Add19~22\, U_VGA|Add19~22, top_level, 1
instance = comp, \U_VGA|Add19~24\, U_VGA|Add19~24, top_level, 1
instance = comp, \U_VGA|Add19~26\, U_VGA|Add19~26, top_level, 1
instance = comp, \U_VGA|Add19~28\, U_VGA|Add19~28, top_level, 1
instance = comp, \U_VGA|Add19~30\, U_VGA|Add19~30, top_level, 1
instance = comp, \U_VGA|Add19~32\, U_VGA|Add19~32, top_level, 1
instance = comp, \U_VGA|Add19~34\, U_VGA|Add19~34, top_level, 1
instance = comp, \U_VGA|Add19~36\, U_VGA|Add19~36, top_level, 1
instance = comp, \U_VGA|Add19~38\, U_VGA|Add19~38, top_level, 1
instance = comp, \U_VGA|Add19~40\, U_VGA|Add19~40, top_level, 1
instance = comp, \U_VGA|Add19~42\, U_VGA|Add19~42, top_level, 1
instance = comp, \U_VGA|Add19~44\, U_VGA|Add19~44, top_level, 1
instance = comp, \U_VGA|Add19~46\, U_VGA|Add19~46, top_level, 1
instance = comp, \U_VGA|Add19~48\, U_VGA|Add19~48, top_level, 1
instance = comp, \U_VGA|Add19~50\, U_VGA|Add19~50, top_level, 1
instance = comp, \U_VGA|Add19~52\, U_VGA|Add19~52, top_level, 1
instance = comp, \U_VGA|Add19~54\, U_VGA|Add19~54, top_level, 1
instance = comp, \U_VGA|Add19~56\, U_VGA|Add19~56, top_level, 1
instance = comp, \U_VGA|Add19~58\, U_VGA|Add19~58, top_level, 1
instance = comp, \U_VGA|Add19~60\, U_VGA|Add19~60, top_level, 1
instance = comp, \U_VGA|LessThan6~1\, U_VGA|LessThan6~1, top_level, 1
instance = comp, \U_VGA|LessThan6~3\, U_VGA|LessThan6~3, top_level, 1
instance = comp, \U_VGA|LessThan6~5\, U_VGA|LessThan6~5, top_level, 1
instance = comp, \U_VGA|LessThan6~7\, U_VGA|LessThan6~7, top_level, 1
instance = comp, \U_VGA|LessThan6~9\, U_VGA|LessThan6~9, top_level, 1
instance = comp, \U_VGA|LessThan6~11\, U_VGA|LessThan6~11, top_level, 1
instance = comp, \U_VGA|LessThan6~13\, U_VGA|LessThan6~13, top_level, 1
instance = comp, \U_VGA|LessThan6~15\, U_VGA|LessThan6~15, top_level, 1
instance = comp, \U_VGA|LessThan6~17\, U_VGA|LessThan6~17, top_level, 1
instance = comp, \U_VGA|LessThan6~19\, U_VGA|LessThan6~19, top_level, 1
instance = comp, \U_VGA|LessThan6~21\, U_VGA|LessThan6~21, top_level, 1
instance = comp, \U_VGA|LessThan6~23\, U_VGA|LessThan6~23, top_level, 1
instance = comp, \U_VGA|LessThan6~25\, U_VGA|LessThan6~25, top_level, 1
instance = comp, \U_VGA|LessThan6~27\, U_VGA|LessThan6~27, top_level, 1
instance = comp, \U_VGA|LessThan6~29\, U_VGA|LessThan6~29, top_level, 1
instance = comp, \U_VGA|LessThan6~31\, U_VGA|LessThan6~31, top_level, 1
instance = comp, \U_VGA|LessThan6~33\, U_VGA|LessThan6~33, top_level, 1
instance = comp, \U_VGA|LessThan6~35\, U_VGA|LessThan6~35, top_level, 1
instance = comp, \U_VGA|LessThan6~37\, U_VGA|LessThan6~37, top_level, 1
instance = comp, \U_VGA|LessThan6~39\, U_VGA|LessThan6~39, top_level, 1
instance = comp, \U_VGA|LessThan6~41\, U_VGA|LessThan6~41, top_level, 1
instance = comp, \U_VGA|LessThan6~43\, U_VGA|LessThan6~43, top_level, 1
instance = comp, \U_VGA|LessThan6~45\, U_VGA|LessThan6~45, top_level, 1
instance = comp, \U_VGA|LessThan6~47\, U_VGA|LessThan6~47, top_level, 1
instance = comp, \U_VGA|LessThan6~49\, U_VGA|LessThan6~49, top_level, 1
instance = comp, \U_VGA|LessThan6~51\, U_VGA|LessThan6~51, top_level, 1
instance = comp, \U_VGA|LessThan6~53\, U_VGA|LessThan6~53, top_level, 1
instance = comp, \U_VGA|LessThan6~55\, U_VGA|LessThan6~55, top_level, 1
instance = comp, \U_VGA|LessThan6~57\, U_VGA|LessThan6~57, top_level, 1
instance = comp, \U_VGA|LessThan6~59\, U_VGA|LessThan6~59, top_level, 1
instance = comp, \U_VGA|LessThan6~60\, U_VGA|LessThan6~60, top_level, 1
instance = comp, \U_VGA|mov_x~75\, U_VGA|mov_x~75, top_level, 1
instance = comp, \U_VGA|mov_x~76\, U_VGA|mov_x~76, top_level, 1
instance = comp, \U_VGA|Add3~59\, U_VGA|Add3~59, top_level, 1
instance = comp, \U_VGA|Add3~61\, U_VGA|Add3~61, top_level, 1
instance = comp, \U_VGA|mov_x~107\, U_VGA|mov_x~107, top_level, 1
instance = comp, \U_VGA|mov_x[30]\, U_VGA|mov_x[30], top_level, 1
instance = comp, \U_VGA|temp_mov_x~30\, U_VGA|temp_mov_x~30, top_level, 1
instance = comp, \U_VGA|temp_x_pos~29\, U_VGA|temp_x_pos~29, top_level, 1
instance = comp, \U_VGA|Add4~87\, U_VGA|Add4~87, top_level, 1
instance = comp, \U_VGA|Add4~90\, U_VGA|Add4~90, top_level, 1
instance = comp, \U_VGA|Add4~92\, U_VGA|Add4~92, top_level, 1
instance = comp, \U_VGA|x_pos[31]\, U_VGA|x_pos[31], top_level, 1
instance = comp, \U_VGA|ball_move~0\, U_VGA|ball_move~0, top_level, 1
instance = comp, \U_VGA|LessThan0~1\, U_VGA|LessThan0~1, top_level, 1
instance = comp, \U_VGA|LessThan0~2\, U_VGA|LessThan0~2, top_level, 1
instance = comp, \U_VGA|ball_move~1\, U_VGA|ball_move~1, top_level, 1
instance = comp, \U_VGA|mov_x~106\, U_VGA|mov_x~106, top_level, 1
instance = comp, \U_VGA|mov_x[29]\, U_VGA|mov_x[29], top_level, 1
instance = comp, \U_VGA|temp_mov_x~29\, U_VGA|temp_mov_x~29, top_level, 1
instance = comp, \U_VGA|Add4~89\, U_VGA|Add4~89, top_level, 1
instance = comp, \U_VGA|x_pos[30]\, U_VGA|x_pos[30], top_level, 1
instance = comp, \U_VGA|LessThan0~8\, U_VGA|LessThan0~8, top_level, 1
instance = comp, \U_VGA|LessThan0~3\, U_VGA|LessThan0~3, top_level, 1
instance = comp, \U_VGA|LessThan0~4\, U_VGA|LessThan0~4, top_level, 1
instance = comp, \U_VGA|LessThan0~5\, U_VGA|LessThan0~5, top_level, 1
instance = comp, \U_VGA|LessThan0~6\, U_VGA|LessThan0~6, top_level, 1
instance = comp, \U_VGA|LessThan0~7\, U_VGA|LessThan0~7, top_level, 1
instance = comp, \U_VGA|LessThan0~9\, U_VGA|LessThan0~9, top_level, 1
instance = comp, \U_VGA|LessThan0~10\, U_VGA|LessThan0~10, top_level, 1
instance = comp, \U_VGA|P1_score[0]~86\, U_VGA|P1_score[0]~86, top_level, 1
instance = comp, \U_VGA|P1_score[0]~feeder\, U_VGA|P1_score[0]~feeder, top_level, 1
instance = comp, \U_VGA|P1_score[0]\, U_VGA|P1_score[0], top_level, 1
instance = comp, \U_VGA|P1_score[1]~31\, U_VGA|P1_score[1]~31, top_level, 1
instance = comp, \U_VGA|P1_score[1]~feeder\, U_VGA|P1_score[1]~feeder, top_level, 1
instance = comp, \U_VGA|P1_score[31]~39\, U_VGA|P1_score[31]~39, top_level, 1
instance = comp, \U_VGA|P1_score[1]\, U_VGA|P1_score[1], top_level, 1
instance = comp, \U_VGA|P1_score[2]~33\, U_VGA|P1_score[2]~33, top_level, 1
instance = comp, \U_VGA|P1_score[2]\, U_VGA|P1_score[2], top_level, 1
instance = comp, \U_VGA|P1_score[3]~35\, U_VGA|P1_score[3]~35, top_level, 1
instance = comp, \U_VGA|P1_score[3]\, U_VGA|P1_score[3], top_level, 1
instance = comp, \U_VGA|P1_score[4]~37\, U_VGA|P1_score[4]~37, top_level, 1
instance = comp, \U_VGA|P1_score[4]\, U_VGA|P1_score[4], top_level, 1
instance = comp, \U_VGA|P1_score[5]~40\, U_VGA|P1_score[5]~40, top_level, 1
instance = comp, \U_VGA|P1_score[5]\, U_VGA|P1_score[5], top_level, 1
instance = comp, \U_VGA|P1_score[6]~42\, U_VGA|P1_score[6]~42, top_level, 1
instance = comp, \U_VGA|P1_score[6]\, U_VGA|P1_score[6], top_level, 1
instance = comp, \U_VGA|P1_score[7]~44\, U_VGA|P1_score[7]~44, top_level, 1
instance = comp, \U_VGA|P1_score[7]\, U_VGA|P1_score[7], top_level, 1
instance = comp, \U_VGA|P1_score[8]~46\, U_VGA|P1_score[8]~46, top_level, 1
instance = comp, \U_VGA|P1_score[8]\, U_VGA|P1_score[8], top_level, 1
instance = comp, \U_VGA|P1_score[9]~48\, U_VGA|P1_score[9]~48, top_level, 1
instance = comp, \U_VGA|P1_score[9]\, U_VGA|P1_score[9], top_level, 1
instance = comp, \U_VGA|P1_score[10]~50\, U_VGA|P1_score[10]~50, top_level, 1
instance = comp, \U_VGA|P1_score[10]\, U_VGA|P1_score[10], top_level, 1
instance = comp, \U_VGA|P1_score[11]~52\, U_VGA|P1_score[11]~52, top_level, 1
instance = comp, \U_VGA|P1_score[11]\, U_VGA|P1_score[11], top_level, 1
instance = comp, \U_VGA|P1_score[12]~54\, U_VGA|P1_score[12]~54, top_level, 1
instance = comp, \U_VGA|P1_score[12]\, U_VGA|P1_score[12], top_level, 1
instance = comp, \U_VGA|P1_score[13]~56\, U_VGA|P1_score[13]~56, top_level, 1
instance = comp, \U_VGA|P1_score[13]\, U_VGA|P1_score[13], top_level, 1
instance = comp, \U_VGA|P1_score[14]~58\, U_VGA|P1_score[14]~58, top_level, 1
instance = comp, \U_VGA|P1_score[14]\, U_VGA|P1_score[14], top_level, 1
instance = comp, \U_VGA|P1_score[15]~60\, U_VGA|P1_score[15]~60, top_level, 1
instance = comp, \U_VGA|P1_score[15]\, U_VGA|P1_score[15], top_level, 1
instance = comp, \U_VGA|P1_score[16]~62\, U_VGA|P1_score[16]~62, top_level, 1
instance = comp, \U_VGA|P1_score[16]\, U_VGA|P1_score[16], top_level, 1
instance = comp, \U_VGA|P1_score[17]~64\, U_VGA|P1_score[17]~64, top_level, 1
instance = comp, \U_VGA|P1_score[17]\, U_VGA|P1_score[17], top_level, 1
instance = comp, \U_VGA|P1_score[18]~66\, U_VGA|P1_score[18]~66, top_level, 1
instance = comp, \U_VGA|P1_score[18]\, U_VGA|P1_score[18], top_level, 1
instance = comp, \U_VGA|P1_score[19]~68\, U_VGA|P1_score[19]~68, top_level, 1
instance = comp, \U_VGA|P1_score[19]\, U_VGA|P1_score[19], top_level, 1
instance = comp, \U_VGA|P1_score[20]~70\, U_VGA|P1_score[20]~70, top_level, 1
instance = comp, \U_VGA|P1_score[20]\, U_VGA|P1_score[20], top_level, 1
instance = comp, \U_VGA|P1_score[21]~72\, U_VGA|P1_score[21]~72, top_level, 1
instance = comp, \U_VGA|P1_score[21]\, U_VGA|P1_score[21], top_level, 1
instance = comp, \U_VGA|P1_score[22]~74\, U_VGA|P1_score[22]~74, top_level, 1
instance = comp, \U_VGA|P1_score[22]\, U_VGA|P1_score[22], top_level, 1
instance = comp, \U_VGA|P1_score[23]~76\, U_VGA|P1_score[23]~76, top_level, 1
instance = comp, \U_VGA|P1_score[23]\, U_VGA|P1_score[23], top_level, 1
instance = comp, \U_VGA|Equal0~5\, U_VGA|Equal0~5, top_level, 1
instance = comp, \U_VGA|P1_score[24]~78\, U_VGA|P1_score[24]~78, top_level, 1
instance = comp, \U_VGA|P1_score[24]\, U_VGA|P1_score[24], top_level, 1
instance = comp, \U_VGA|P1_score[25]~80\, U_VGA|P1_score[25]~80, top_level, 1
instance = comp, \U_VGA|P1_score[25]\, U_VGA|P1_score[25], top_level, 1
instance = comp, \U_VGA|P1_score[26]~82\, U_VGA|P1_score[26]~82, top_level, 1
instance = comp, \U_VGA|P1_score[26]\, U_VGA|P1_score[26], top_level, 1
instance = comp, \U_VGA|P1_score[27]~84\, U_VGA|P1_score[27]~84, top_level, 1
instance = comp, \U_VGA|P1_score[27]\, U_VGA|P1_score[27], top_level, 1
instance = comp, \U_VGA|P1_score[28]~87\, U_VGA|P1_score[28]~87, top_level, 1
instance = comp, \U_VGA|P1_score[28]\, U_VGA|P1_score[28], top_level, 1
instance = comp, \U_VGA|P1_score[29]~89\, U_VGA|P1_score[29]~89, top_level, 1
instance = comp, \U_VGA|P1_score[29]\, U_VGA|P1_score[29], top_level, 1
instance = comp, \U_VGA|P1_score[30]~91\, U_VGA|P1_score[30]~91, top_level, 1
instance = comp, \U_VGA|P1_score[30]\, U_VGA|P1_score[30], top_level, 1
instance = comp, \U_VGA|P1_score[31]~93\, U_VGA|P1_score[31]~93, top_level, 1
instance = comp, \U_VGA|P1_score[31]\, U_VGA|P1_score[31], top_level, 1
instance = comp, \U_VGA|Equal0~7\, U_VGA|Equal0~7, top_level, 1
instance = comp, \U_VGA|Equal0~6\, U_VGA|Equal0~6, top_level, 1
instance = comp, \U_VGA|Equal0~3\, U_VGA|Equal0~3, top_level, 1
instance = comp, \U_VGA|Equal0~0\, U_VGA|Equal0~0, top_level, 1
instance = comp, \U_VGA|Equal0~2\, U_VGA|Equal0~2, top_level, 1
instance = comp, \U_VGA|Equal0~1\, U_VGA|Equal0~1, top_level, 1
instance = comp, \U_VGA|Equal0~4\, U_VGA|Equal0~4, top_level, 1
instance = comp, \U_VGA|Equal0~8\, U_VGA|Equal0~8, top_level, 1
instance = comp, \U_VGA|Equal0~9\, U_VGA|Equal0~9, top_level, 1
instance = comp, \U_VGA|Equal0~10\, U_VGA|Equal0~10, top_level, 1
instance = comp, \U_VGA|Selector31~0\, U_VGA|Selector31~0, top_level, 1
instance = comp, \U_VGA|game_state[0]\, U_VGA|game_state[0], top_level, 1
instance = comp, \U_VGA|P2_score[0]~94\, U_VGA|P2_score[0]~94, top_level, 1
instance = comp, \U_VGA|P2_score[0]\, U_VGA|P2_score[0], top_level, 1
instance = comp, \U_VGA|P2_score[1]~31\, U_VGA|P2_score[1]~31, top_level, 1
instance = comp, \U_VGA|P2_score[31]~71\, U_VGA|P2_score[31]~71, top_level, 1
instance = comp, \U_VGA|P2_score[1]\, U_VGA|P2_score[1], top_level, 1
instance = comp, \U_VGA|P2_score[2]~33\, U_VGA|P2_score[2]~33, top_level, 1
instance = comp, \U_VGA|P2_score[2]\, U_VGA|P2_score[2], top_level, 1
instance = comp, \U_VGA|P2_score[3]~35\, U_VGA|P2_score[3]~35, top_level, 1
instance = comp, \U_VGA|P2_score[3]\, U_VGA|P2_score[3], top_level, 1
instance = comp, \U_VGA|Equal26~0\, U_VGA|Equal26~0, top_level, 1
instance = comp, \U_VGA|P2_score[4]~37\, U_VGA|P2_score[4]~37, top_level, 1
instance = comp, \U_VGA|P2_score[4]\, U_VGA|P2_score[4], top_level, 1
instance = comp, \U_VGA|P2_score[5]~39\, U_VGA|P2_score[5]~39, top_level, 1
instance = comp, \U_VGA|P2_score[5]\, U_VGA|P2_score[5], top_level, 1
instance = comp, \U_VGA|P2_score[6]~41\, U_VGA|P2_score[6]~41, top_level, 1
instance = comp, \U_VGA|P2_score[6]\, U_VGA|P2_score[6], top_level, 1
instance = comp, \U_VGA|P2_score[7]~43\, U_VGA|P2_score[7]~43, top_level, 1
instance = comp, \U_VGA|P2_score[7]\, U_VGA|P2_score[7], top_level, 1
instance = comp, \U_VGA|P2_score[8]~45\, U_VGA|P2_score[8]~45, top_level, 1
instance = comp, \U_VGA|P2_score[8]\, U_VGA|P2_score[8], top_level, 1
instance = comp, \U_VGA|P2_score[9]~47\, U_VGA|P2_score[9]~47, top_level, 1
instance = comp, \U_VGA|P2_score[9]\, U_VGA|P2_score[9], top_level, 1
instance = comp, \U_VGA|P2_score[10]~49\, U_VGA|P2_score[10]~49, top_level, 1
instance = comp, \U_VGA|P2_score[10]\, U_VGA|P2_score[10], top_level, 1
instance = comp, \U_VGA|P2_score[11]~51\, U_VGA|P2_score[11]~51, top_level, 1
instance = comp, \U_VGA|P2_score[11]\, U_VGA|P2_score[11], top_level, 1
instance = comp, \U_VGA|P2_score[12]~53\, U_VGA|P2_score[12]~53, top_level, 1
instance = comp, \U_VGA|P2_score[12]\, U_VGA|P2_score[12], top_level, 1
instance = comp, \U_VGA|P2_score[13]~55\, U_VGA|P2_score[13]~55, top_level, 1
instance = comp, \U_VGA|P2_score[13]\, U_VGA|P2_score[13], top_level, 1
instance = comp, \U_VGA|P2_score[14]~57\, U_VGA|P2_score[14]~57, top_level, 1
instance = comp, \U_VGA|P2_score[14]\, U_VGA|P2_score[14], top_level, 1
instance = comp, \U_VGA|P2_score[15]~59\, U_VGA|P2_score[15]~59, top_level, 1
instance = comp, \U_VGA|P2_score[15]\, U_VGA|P2_score[15], top_level, 1
instance = comp, \U_VGA|P2_score[16]~61\, U_VGA|P2_score[16]~61, top_level, 1
instance = comp, \U_VGA|P2_score[16]\, U_VGA|P2_score[16], top_level, 1
instance = comp, \U_VGA|P2_score[17]~63\, U_VGA|P2_score[17]~63, top_level, 1
instance = comp, \U_VGA|P2_score[17]\, U_VGA|P2_score[17], top_level, 1
instance = comp, \U_VGA|P2_score[18]~65\, U_VGA|P2_score[18]~65, top_level, 1
instance = comp, \U_VGA|P2_score[18]\, U_VGA|P2_score[18], top_level, 1
instance = comp, \U_VGA|P2_score[19]~67\, U_VGA|P2_score[19]~67, top_level, 1
instance = comp, \U_VGA|P2_score[19]\, U_VGA|P2_score[19], top_level, 1
instance = comp, \U_VGA|P2_score[20]~69\, U_VGA|P2_score[20]~69, top_level, 1
instance = comp, \U_VGA|P2_score[20]\, U_VGA|P2_score[20], top_level, 1
instance = comp, \U_VGA|P2_score[21]~72\, U_VGA|P2_score[21]~72, top_level, 1
instance = comp, \U_VGA|P2_score[21]\, U_VGA|P2_score[21], top_level, 1
instance = comp, \U_VGA|P2_score[22]~74\, U_VGA|P2_score[22]~74, top_level, 1
instance = comp, \U_VGA|P2_score[22]\, U_VGA|P2_score[22], top_level, 1
instance = comp, \U_VGA|P2_score[23]~76\, U_VGA|P2_score[23]~76, top_level, 1
instance = comp, \U_VGA|P2_score[23]\, U_VGA|P2_score[23], top_level, 1
instance = comp, \U_VGA|Equal18~0\, U_VGA|Equal18~0, top_level, 1
instance = comp, \U_VGA|P2_score[24]~78\, U_VGA|P2_score[24]~78, top_level, 1
instance = comp, \U_VGA|P2_score[24]\, U_VGA|P2_score[24], top_level, 1
instance = comp, \U_VGA|P2_score[25]~80\, U_VGA|P2_score[25]~80, top_level, 1
instance = comp, \U_VGA|P2_score[25]\, U_VGA|P2_score[25], top_level, 1
instance = comp, \U_VGA|P2_score[26]~82\, U_VGA|P2_score[26]~82, top_level, 1
instance = comp, \U_VGA|P2_score[26]\, U_VGA|P2_score[26], top_level, 1
instance = comp, \U_VGA|P2_score[27]~84\, U_VGA|P2_score[27]~84, top_level, 1
instance = comp, \U_VGA|P2_score[27]\, U_VGA|P2_score[27], top_level, 1
instance = comp, \U_VGA|Equal18~1\, U_VGA|Equal18~1, top_level, 1
instance = comp, \U_VGA|P2_score[28]~86\, U_VGA|P2_score[28]~86, top_level, 1
instance = comp, \U_VGA|P2_score[28]\, U_VGA|P2_score[28], top_level, 1
instance = comp, \U_VGA|P2_score[29]~88\, U_VGA|P2_score[29]~88, top_level, 1
instance = comp, \U_VGA|P2_score[29]\, U_VGA|P2_score[29], top_level, 1
instance = comp, \U_VGA|P2_score[30]~90\, U_VGA|P2_score[30]~90, top_level, 1
instance = comp, \U_VGA|P2_score[30]\, U_VGA|P2_score[30], top_level, 1
instance = comp, \U_VGA|P2_score[31]~92\, U_VGA|P2_score[31]~92, top_level, 1
instance = comp, \U_VGA|P2_score[31]\, U_VGA|P2_score[31], top_level, 1
instance = comp, \U_VGA|Equal18~2\, U_VGA|Equal18~2, top_level, 1
instance = comp, \U_VGA|Equal18~3\, U_VGA|Equal18~3, top_level, 1
instance = comp, \U_VGA|Equal18~6\, U_VGA|Equal18~6, top_level, 1
instance = comp, \U_VGA|Equal18~7\, U_VGA|Equal18~7, top_level, 1
instance = comp, \U_VGA|Equal18~5\, U_VGA|Equal18~5, top_level, 1
instance = comp, \U_VGA|Equal18~4\, U_VGA|Equal18~4, top_level, 1
instance = comp, \U_VGA|Equal18~8\, U_VGA|Equal18~8, top_level, 1
instance = comp, \U_VGA|Equal26~1\, U_VGA|Equal26~1, top_level, 1
instance = comp, \U_VGA|game_state[1]~1\, U_VGA|game_state[1]~1, top_level, 1
instance = comp, \U_VGA|game_state[1]~2\, U_VGA|game_state[1]~2, top_level, 1
instance = comp, \U_VGA|game_state[1]\, U_VGA|game_state[1], top_level, 1
instance = comp, \U_VGA|draw~57\, U_VGA|draw~57, top_level, 1
instance = comp, \U_VGA|draw~64\, U_VGA|draw~64, top_level, 1
instance = comp, \U_VGA|Add10~1\, U_VGA|Add10~1, top_level, 1
instance = comp, \U_VGA|Add10~2\, U_VGA|Add10~2, top_level, 1
instance = comp, \U_VGA|Add10~4\, U_VGA|Add10~4, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_5~0\, U_VGA|Div0|auto_generated|divider|divider|op_5~0, top_level, 1
instance = comp, \U_VGA|Add10~6\, U_VGA|Add10~6, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_4~0\, U_VGA|Div0|auto_generated|divider|divider|op_4~0, top_level, 1
instance = comp, \U_VGA|Add10~8\, U_VGA|Add10~8, top_level, 1
instance = comp, \U_VGA|Add10~10\, U_VGA|Add10~10, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_2~0\, U_VGA|Div0|auto_generated|divider|divider|op_2~0, top_level, 1
instance = comp, \U_VGA|Add10~12\, U_VGA|Add10~12, top_level, 1
instance = comp, \U_VGA|Add10~14\, U_VGA|Add10~14, top_level, 1
instance = comp, \U_VGA|Add10~16\, U_VGA|Add10~16, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[4]~48\, U_VGA|Div0|auto_generated|divider|divider|StageOut[4]~48, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[3]~49\, U_VGA|Div0|auto_generated|divider|divider|StageOut[3]~49, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_1~0\, U_VGA|Div0|auto_generated|divider|divider|op_1~0, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_1~2\, U_VGA|Div0|auto_generated|divider|divider|op_1~2, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_1~5\, U_VGA|Div0|auto_generated|divider|divider|op_1~5, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_1~6\, U_VGA|Div0|auto_generated|divider|divider|op_1~6, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[7]~51\, U_VGA|Div0|auto_generated|divider|divider|StageOut[7]~51, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[7]~50\, U_VGA|Div0|auto_generated|divider|divider|StageOut[7]~50, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[6]~52\, U_VGA|Div0|auto_generated|divider|divider|StageOut[6]~52, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[6]~53\, U_VGA|Div0|auto_generated|divider|divider|StageOut[6]~53, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_2~2\, U_VGA|Div0|auto_generated|divider|divider|op_2~2, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_2~5\, U_VGA|Div0|auto_generated|divider|divider|op_2~5, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_2~6\, U_VGA|Div0|auto_generated|divider|divider|op_2~6, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[10]~71\, U_VGA|Div0|auto_generated|divider|divider|StageOut[10]~71, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[10]~54\, U_VGA|Div0|auto_generated|divider|divider|StageOut[10]~54, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[9]~56\, U_VGA|Div0|auto_generated|divider|divider|StageOut[9]~56, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[9]~55\, U_VGA|Div0|auto_generated|divider|divider|StageOut[9]~55, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_3~0\, U_VGA|Div0|auto_generated|divider|divider|op_3~0, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_3~2\, U_VGA|Div0|auto_generated|divider|divider|op_3~2, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_3~5\, U_VGA|Div0|auto_generated|divider|divider|op_3~5, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_3~6\, U_VGA|Div0|auto_generated|divider|divider|op_3~6, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[13]~72\, U_VGA|Div0|auto_generated|divider|divider|StageOut[13]~72, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[13]~57\, U_VGA|Div0|auto_generated|divider|divider|StageOut[13]~57, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[12]~58\, U_VGA|Div0|auto_generated|divider|divider|StageOut[12]~58, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[12]~59\, U_VGA|Div0|auto_generated|divider|divider|StageOut[12]~59, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_4~2\, U_VGA|Div0|auto_generated|divider|divider|op_4~2, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_4~5\, U_VGA|Div0|auto_generated|divider|divider|op_4~5, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_4~6\, U_VGA|Div0|auto_generated|divider|divider|op_4~6, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[16]~60\, U_VGA|Div0|auto_generated|divider|divider|StageOut[16]~60, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[16]~73\, U_VGA|Div0|auto_generated|divider|divider|StageOut[16]~73, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[15]~62\, U_VGA|Div0|auto_generated|divider|divider|StageOut[15]~62, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[15]~61\, U_VGA|Div0|auto_generated|divider|divider|StageOut[15]~61, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_5~2\, U_VGA|Div0|auto_generated|divider|divider|op_5~2, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_5~5\, U_VGA|Div0|auto_generated|divider|divider|op_5~5, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_5~6\, U_VGA|Div0|auto_generated|divider|divider|op_5~6, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[19]~74\, U_VGA|Div0|auto_generated|divider|divider|StageOut[19]~74, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[19]~63\, U_VGA|Div0|auto_generated|divider|divider|StageOut[19]~63, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[18]~65\, U_VGA|Div0|auto_generated|divider|divider|StageOut[18]~65, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[18]~64\, U_VGA|Div0|auto_generated|divider|divider|StageOut[18]~64, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_6~0\, U_VGA|Div0|auto_generated|divider|divider|op_6~0, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_6~2\, U_VGA|Div0|auto_generated|divider|divider|op_6~2, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_6~5\, U_VGA|Div0|auto_generated|divider|divider|op_6~5, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_6~6\, U_VGA|Div0|auto_generated|divider|divider|op_6~6, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[22]~75\, U_VGA|Div0|auto_generated|divider|divider|StageOut[22]~75, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[22]~66\, U_VGA|Div0|auto_generated|divider|divider|StageOut[22]~66, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[21]~67\, U_VGA|Div0|auto_generated|divider|divider|StageOut[21]~67, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[21]~68\, U_VGA|Div0|auto_generated|divider|divider|StageOut[21]~68, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_7~1\, U_VGA|Div0|auto_generated|divider|divider|op_7~1, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_7~2\, U_VGA|Div0|auto_generated|divider|divider|op_7~2, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_7~5\, U_VGA|Div0|auto_generated|divider|divider|op_7~5, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_7~6\, U_VGA|Div0|auto_generated|divider|divider|op_7~6, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[25]~69\, U_VGA|Div0|auto_generated|divider|divider|StageOut[25]~69, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[25]~76\, U_VGA|Div0|auto_generated|divider|divider|StageOut[25]~76, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|StageOut[24]~70\, U_VGA|Div0|auto_generated|divider|divider|StageOut[24]~70, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_8~1\, U_VGA|Div0|auto_generated|divider|divider|op_8~1, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_8~3\, U_VGA|Div0|auto_generated|divider|divider|op_8~3, top_level, 1
instance = comp, \U_VGA|Div0|auto_generated|divider|divider|op_8~4\, U_VGA|Div0|auto_generated|divider|divider|op_8~4, top_level, 1
instance = comp, \U_VGA|Add11~0\, U_VGA|Add11~0, top_level, 1
instance = comp, \U_VGA|Add34~1\, U_VGA|Add34~1, top_level, 1
instance = comp, \U_VGA|Add34~2\, U_VGA|Add34~2, top_level, 1
instance = comp, \U_VGA|Add34~4\, U_VGA|Add34~4, top_level, 1
instance = comp, \U_VGA|Add34~6\, U_VGA|Add34~6, top_level, 1
instance = comp, \U_VGA|Add34~8\, U_VGA|Add34~8, top_level, 1
instance = comp, \U_VGA|Add34~10\, U_VGA|Add34~10, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_1~0\, U_VGA|Div9|auto_generated|divider|divider|op_1~0, top_level, 1
instance = comp, \U_VGA|Add34~12\, U_VGA|Add34~12, top_level, 1
instance = comp, \U_VGA|Add34~14\, U_VGA|Add34~14, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_1~2\, U_VGA|Div9|auto_generated|divider|divider|op_1~2, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_1~4\, U_VGA|Div9|auto_generated|divider|divider|op_1~4, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_1~6\, U_VGA|Div9|auto_generated|divider|divider|op_1~6, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[10]~59\, U_VGA|Div9|auto_generated|divider|divider|StageOut[10]~59, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[10]~58\, U_VGA|Div9|auto_generated|divider|divider|StageOut[10]~58, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[9]~60\, U_VGA|Div9|auto_generated|divider|divider|StageOut[9]~60, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[9]~61\, U_VGA|Div9|auto_generated|divider|divider|StageOut[9]~61, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[8]~63\, U_VGA|Div9|auto_generated|divider|divider|StageOut[8]~63, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[8]~62\, U_VGA|Div9|auto_generated|divider|divider|StageOut[8]~62, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_2~0\, U_VGA|Div9|auto_generated|divider|divider|op_2~0, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_2~2\, U_VGA|Div9|auto_generated|divider|divider|op_2~2, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_2~4\, U_VGA|Div9|auto_generated|divider|divider|op_2~4, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_2~7\, U_VGA|Div9|auto_generated|divider|divider|op_2~7, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_2~8\, U_VGA|Div9|auto_generated|divider|divider|op_2~8, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[13]~95\, U_VGA|Div9|auto_generated|divider|divider|StageOut[13]~95, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[13]~65\, U_VGA|Div9|auto_generated|divider|divider|StageOut[13]~65, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[12]~66\, U_VGA|Div9|auto_generated|divider|divider|StageOut[12]~66, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[12]~67\, U_VGA|Div9|auto_generated|divider|divider|StageOut[12]~67, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_3~0\, U_VGA|Div9|auto_generated|divider|divider|op_3~0, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_3~2\, U_VGA|Div9|auto_generated|divider|divider|op_3~2, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_3~4\, U_VGA|Div9|auto_generated|divider|divider|op_3~4, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[14]~64\, U_VGA|Div9|auto_generated|divider|divider|StageOut[14]~64, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[14]~94\, U_VGA|Div9|auto_generated|divider|divider|StageOut[14]~94, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_3~7\, U_VGA|Div9|auto_generated|divider|divider|op_3~7, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_3~8\, U_VGA|Div9|auto_generated|divider|divider|op_3~8, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[18]~68\, U_VGA|Div9|auto_generated|divider|divider|StageOut[18]~68, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[18]~89\, U_VGA|Div9|auto_generated|divider|divider|StageOut[18]~89, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[17]~69\, U_VGA|Div9|auto_generated|divider|divider|StageOut[17]~69, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[17]~96\, U_VGA|Div9|auto_generated|divider|divider|StageOut[17]~96, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[16]~70\, U_VGA|Div9|auto_generated|divider|divider|StageOut[16]~70, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[16]~71\, U_VGA|Div9|auto_generated|divider|divider|StageOut[16]~71, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_4~0\, U_VGA|Div9|auto_generated|divider|divider|op_4~0, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_4~2\, U_VGA|Div9|auto_generated|divider|divider|op_4~2, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_4~4\, U_VGA|Div9|auto_generated|divider|divider|op_4~4, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_4~7\, U_VGA|Div9|auto_generated|divider|divider|op_4~7, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_4~8\, U_VGA|Div9|auto_generated|divider|divider|op_4~8, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[22]~90\, U_VGA|Div9|auto_generated|divider|divider|StageOut[22]~90, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[22]~72\, U_VGA|Div9|auto_generated|divider|divider|StageOut[22]~72, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[21]~73\, U_VGA|Div9|auto_generated|divider|divider|StageOut[21]~73, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[21]~97\, U_VGA|Div9|auto_generated|divider|divider|StageOut[21]~97, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[20]~75\, U_VGA|Div9|auto_generated|divider|divider|StageOut[20]~75, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[20]~74\, U_VGA|Div9|auto_generated|divider|divider|StageOut[20]~74, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_5~0\, U_VGA|Div9|auto_generated|divider|divider|op_5~0, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_5~2\, U_VGA|Div9|auto_generated|divider|divider|op_5~2, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_5~4\, U_VGA|Div9|auto_generated|divider|divider|op_5~4, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_5~7\, U_VGA|Div9|auto_generated|divider|divider|op_5~7, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_5~8\, U_VGA|Div9|auto_generated|divider|divider|op_5~8, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[25]~98\, U_VGA|Div9|auto_generated|divider|divider|StageOut[25]~98, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[26]~91\, U_VGA|Div9|auto_generated|divider|divider|StageOut[26]~91, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[26]~76\, U_VGA|Div9|auto_generated|divider|divider|StageOut[26]~76, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[25]~77\, U_VGA|Div9|auto_generated|divider|divider|StageOut[25]~77, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[24]~79\, U_VGA|Div9|auto_generated|divider|divider|StageOut[24]~79, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[24]~78\, U_VGA|Div9|auto_generated|divider|divider|StageOut[24]~78, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_6~1\, U_VGA|Div9|auto_generated|divider|divider|op_6~1, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_6~2\, U_VGA|Div9|auto_generated|divider|divider|op_6~2, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_6~4\, U_VGA|Div9|auto_generated|divider|divider|op_6~4, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_6~7\, U_VGA|Div9|auto_generated|divider|divider|op_6~7, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_6~8\, U_VGA|Div9|auto_generated|divider|divider|op_6~8, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[30]~92\, U_VGA|Div9|auto_generated|divider|divider|StageOut[30]~92, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[30]~80\, U_VGA|Div9|auto_generated|divider|divider|StageOut[30]~80, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[29]~81\, U_VGA|Div9|auto_generated|divider|divider|StageOut[29]~81, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[29]~99\, U_VGA|Div9|auto_generated|divider|divider|StageOut[29]~99, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[28]~83\, U_VGA|Div9|auto_generated|divider|divider|StageOut[28]~83, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[28]~82\, U_VGA|Div9|auto_generated|divider|divider|StageOut[28]~82, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_7~0\, U_VGA|Div9|auto_generated|divider|divider|op_7~0, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_7~2\, U_VGA|Div9|auto_generated|divider|divider|op_7~2, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_7~4\, U_VGA|Div9|auto_generated|divider|divider|op_7~4, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_7~7\, U_VGA|Div9|auto_generated|divider|divider|op_7~7, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_7~8\, U_VGA|Div9|auto_generated|divider|divider|op_7~8, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[34]~84\, U_VGA|Div9|auto_generated|divider|divider|StageOut[34]~84, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[34]~93\, U_VGA|Div9|auto_generated|divider|divider|StageOut[34]~93, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[33]~85\, U_VGA|Div9|auto_generated|divider|divider|StageOut[33]~85, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[33]~86\, U_VGA|Div9|auto_generated|divider|divider|StageOut[33]~86, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[32]~87\, U_VGA|Div9|auto_generated|divider|divider|StageOut[32]~87, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|StageOut[32]~88\, U_VGA|Div9|auto_generated|divider|divider|StageOut[32]~88, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_8~1\, U_VGA|Div9|auto_generated|divider|divider|op_8~1, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_8~3\, U_VGA|Div9|auto_generated|divider|divider|op_8~3, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_8~5\, U_VGA|Div9|auto_generated|divider|divider|op_8~5, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_8~7\, U_VGA|Div9|auto_generated|divider|divider|op_8~7, top_level, 1
instance = comp, \U_VGA|Div9|auto_generated|divider|divider|op_8~8\, U_VGA|Div9|auto_generated|divider|divider|op_8~8, top_level, 1
instance = comp, \U_VGA|Add35~1\, U_VGA|Add35~1, top_level, 1
instance = comp, \U_VGA|Add35~0\, U_VGA|Add35~0, top_level, 1
instance = comp, \U_VGA|Mux1~0\, U_VGA|Mux1~0, top_level, 1
instance = comp, \U_VGA|red[3]~0\, U_VGA|red[3]~0, top_level, 1
instance = comp, \U_VGA|draw~29\, U_VGA|draw~29, top_level, 1
instance = comp, \U_VGA|draw~30\, U_VGA|draw~30, top_level, 1
instance = comp, \U_VGA|draw~56\, U_VGA|draw~56, top_level, 1
instance = comp, \U_VGA|sync|LessThan0~1\, U_VGA|sync|LessThan0~1, top_level, 1
instance = comp, \U_VGA|sync|LessThan1~2\, U_VGA|sync|LessThan1~2, top_level, 1
instance = comp, \U_VGA|draw~58\, U_VGA|draw~58, top_level, 1
instance = comp, \U_VGA|sync|LessThan0~0\, U_VGA|sync|LessThan0~0, top_level, 1
instance = comp, \U_VGA|sync|LessThan0~2\, U_VGA|sync|LessThan0~2, top_level, 1
instance = comp, \U_VGA|draw~59\, U_VGA|draw~59, top_level, 1
instance = comp, \U_VGA|green~0\, U_VGA|green~0, top_level, 1
instance = comp, \U_VGA|green~1\, U_VGA|green~1, top_level, 1
instance = comp, \U_VGA|draw~60\, U_VGA|draw~60, top_level, 1
instance = comp, \U_VGA|green~2\, U_VGA|green~2, top_level, 1
instance = comp, \U_VGA|green~3\, U_VGA|green~3, top_level, 1
instance = comp, \U_VGA|Add12~0\, U_VGA|Add12~0, top_level, 1
instance = comp, \U_VGA|Add12~2\, U_VGA|Add12~2, top_level, 1
instance = comp, \U_VGA|Add12~4\, U_VGA|Add12~4, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_5~0\, U_VGA|Div1|auto_generated|divider|divider|op_5~0, top_level, 1
instance = comp, \U_VGA|Add12~6\, U_VGA|Add12~6, top_level, 1
instance = comp, \U_VGA|Add12~8\, U_VGA|Add12~8, top_level, 1
instance = comp, \U_VGA|Add12~10\, U_VGA|Add12~10, top_level, 1
instance = comp, \U_VGA|Add12~12\, U_VGA|Add12~12, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_1~0\, U_VGA|Div1|auto_generated|divider|divider|op_1~0, top_level, 1
instance = comp, \U_VGA|Add12~14\, U_VGA|Add12~14, top_level, 1
instance = comp, \U_VGA|Add12~16\, U_VGA|Add12~16, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[4]~48\, U_VGA|Div1|auto_generated|divider|divider|StageOut[4]~48, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[3]~49\, U_VGA|Div1|auto_generated|divider|divider|StageOut[3]~49, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_1~2\, U_VGA|Div1|auto_generated|divider|divider|op_1~2, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_1~5\, U_VGA|Div1|auto_generated|divider|divider|op_1~5, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_1~6\, U_VGA|Div1|auto_generated|divider|divider|op_1~6, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[6]~53\, U_VGA|Div1|auto_generated|divider|divider|StageOut[6]~53, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[6]~52\, U_VGA|Div1|auto_generated|divider|divider|StageOut[6]~52, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_2~0\, U_VGA|Div1|auto_generated|divider|divider|op_2~0, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_2~2\, U_VGA|Div1|auto_generated|divider|divider|op_2~2, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[7]~50\, U_VGA|Div1|auto_generated|divider|divider|StageOut[7]~50, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[7]~51\, U_VGA|Div1|auto_generated|divider|divider|StageOut[7]~51, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_2~5\, U_VGA|Div1|auto_generated|divider|divider|op_2~5, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_2~6\, U_VGA|Div1|auto_generated|divider|divider|op_2~6, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[10]~54\, U_VGA|Div1|auto_generated|divider|divider|StageOut[10]~54, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[10]~71\, U_VGA|Div1|auto_generated|divider|divider|StageOut[10]~71, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[9]~55\, U_VGA|Div1|auto_generated|divider|divider|StageOut[9]~55, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[9]~56\, U_VGA|Div1|auto_generated|divider|divider|StageOut[9]~56, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_3~0\, U_VGA|Div1|auto_generated|divider|divider|op_3~0, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_3~2\, U_VGA|Div1|auto_generated|divider|divider|op_3~2, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_3~5\, U_VGA|Div1|auto_generated|divider|divider|op_3~5, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_3~6\, U_VGA|Div1|auto_generated|divider|divider|op_3~6, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[13]~72\, U_VGA|Div1|auto_generated|divider|divider|StageOut[13]~72, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[13]~57\, U_VGA|Div1|auto_generated|divider|divider|StageOut[13]~57, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[12]~59\, U_VGA|Div1|auto_generated|divider|divider|StageOut[12]~59, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[12]~58\, U_VGA|Div1|auto_generated|divider|divider|StageOut[12]~58, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_4~0\, U_VGA|Div1|auto_generated|divider|divider|op_4~0, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_4~2\, U_VGA|Div1|auto_generated|divider|divider|op_4~2, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_4~5\, U_VGA|Div1|auto_generated|divider|divider|op_4~5, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_4~6\, U_VGA|Div1|auto_generated|divider|divider|op_4~6, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[16]~73\, U_VGA|Div1|auto_generated|divider|divider|StageOut[16]~73, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[16]~60\, U_VGA|Div1|auto_generated|divider|divider|StageOut[16]~60, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[15]~62\, U_VGA|Div1|auto_generated|divider|divider|StageOut[15]~62, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[15]~61\, U_VGA|Div1|auto_generated|divider|divider|StageOut[15]~61, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_5~2\, U_VGA|Div1|auto_generated|divider|divider|op_5~2, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_5~5\, U_VGA|Div1|auto_generated|divider|divider|op_5~5, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_5~6\, U_VGA|Div1|auto_generated|divider|divider|op_5~6, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[19]~74\, U_VGA|Div1|auto_generated|divider|divider|StageOut[19]~74, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[19]~63\, U_VGA|Div1|auto_generated|divider|divider|StageOut[19]~63, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[18]~64\, U_VGA|Div1|auto_generated|divider|divider|StageOut[18]~64, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[18]~65\, U_VGA|Div1|auto_generated|divider|divider|StageOut[18]~65, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_6~0\, U_VGA|Div1|auto_generated|divider|divider|op_6~0, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_6~2\, U_VGA|Div1|auto_generated|divider|divider|op_6~2, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_6~5\, U_VGA|Div1|auto_generated|divider|divider|op_6~5, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_6~6\, U_VGA|Div1|auto_generated|divider|divider|op_6~6, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[22]~75\, U_VGA|Div1|auto_generated|divider|divider|StageOut[22]~75, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[22]~66\, U_VGA|Div1|auto_generated|divider|divider|StageOut[22]~66, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[21]~68\, U_VGA|Div1|auto_generated|divider|divider|StageOut[21]~68, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[21]~67\, U_VGA|Div1|auto_generated|divider|divider|StageOut[21]~67, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_7~0\, U_VGA|Div1|auto_generated|divider|divider|op_7~0, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_7~2\, U_VGA|Div1|auto_generated|divider|divider|op_7~2, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_7~5\, U_VGA|Div1|auto_generated|divider|divider|op_7~5, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_7~6\, U_VGA|Div1|auto_generated|divider|divider|op_7~6, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[25]~69\, U_VGA|Div1|auto_generated|divider|divider|StageOut[25]~69, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[25]~76\, U_VGA|Div1|auto_generated|divider|divider|StageOut[25]~76, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|StageOut[24]~70\, U_VGA|Div1|auto_generated|divider|divider|StageOut[24]~70, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_8~1\, U_VGA|Div1|auto_generated|divider|divider|op_8~1, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_8~3\, U_VGA|Div1|auto_generated|divider|divider|op_8~3, top_level, 1
instance = comp, \U_VGA|Div1|auto_generated|divider|divider|op_8~4\, U_VGA|Div1|auto_generated|divider|divider|op_8~4, top_level, 1
instance = comp, \U_VGA|Mux3~0\, U_VGA|Mux3~0, top_level, 1
instance = comp, \U_VGA|Add24~0\, U_VGA|Add24~0, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_5~0\, U_VGA|Div4|auto_generated|divider|divider|op_5~0, top_level, 1
instance = comp, \U_VGA|Add24~2\, U_VGA|Add24~2, top_level, 1
instance = comp, \U_VGA|Add24~4\, U_VGA|Add24~4, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_3~0\, U_VGA|Div4|auto_generated|divider|divider|op_3~0, top_level, 1
instance = comp, \U_VGA|Add24~6\, U_VGA|Add24~6, top_level, 1
instance = comp, \U_VGA|Add24~8\, U_VGA|Add24~8, top_level, 1
instance = comp, \U_VGA|Add24~10\, U_VGA|Add24~10, top_level, 1
instance = comp, \U_VGA|Add24~12\, U_VGA|Add24~12, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[4]~40\, U_VGA|Div4|auto_generated|divider|divider|StageOut[4]~40, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[3]~41\, U_VGA|Div4|auto_generated|divider|divider|StageOut[3]~41, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_1~0\, U_VGA|Div4|auto_generated|divider|divider|op_1~0, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_1~2\, U_VGA|Div4|auto_generated|divider|divider|op_1~2, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_1~5\, U_VGA|Div4|auto_generated|divider|divider|op_1~5, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_1~6\, U_VGA|Div4|auto_generated|divider|divider|op_1~6, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[7]~43\, U_VGA|Div4|auto_generated|divider|divider|StageOut[7]~43, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[7]~42\, U_VGA|Div4|auto_generated|divider|divider|StageOut[7]~42, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[6]~44\, U_VGA|Div4|auto_generated|divider|divider|StageOut[6]~44, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[6]~45\, U_VGA|Div4|auto_generated|divider|divider|StageOut[6]~45, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_2~0\, U_VGA|Div4|auto_generated|divider|divider|op_2~0, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_2~2\, U_VGA|Div4|auto_generated|divider|divider|op_2~2, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_2~5\, U_VGA|Div4|auto_generated|divider|divider|op_2~5, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_2~6\, U_VGA|Div4|auto_generated|divider|divider|op_2~6, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[10]~64\, U_VGA|Div4|auto_generated|divider|divider|StageOut[10]~64, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[10]~46\, U_VGA|Div4|auto_generated|divider|divider|StageOut[10]~46, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[9]~47\, U_VGA|Div4|auto_generated|divider|divider|StageOut[9]~47, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[9]~48\, U_VGA|Div4|auto_generated|divider|divider|StageOut[9]~48, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_3~2\, U_VGA|Div4|auto_generated|divider|divider|op_3~2, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_3~5\, U_VGA|Div4|auto_generated|divider|divider|op_3~5, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_3~6\, U_VGA|Div4|auto_generated|divider|divider|op_3~6, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[13]~49\, U_VGA|Div4|auto_generated|divider|divider|StageOut[13]~49, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[13]~65\, U_VGA|Div4|auto_generated|divider|divider|StageOut[13]~65, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[12]~50\, U_VGA|Div4|auto_generated|divider|divider|StageOut[12]~50, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[12]~51\, U_VGA|Div4|auto_generated|divider|divider|StageOut[12]~51, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_4~0\, U_VGA|Div4|auto_generated|divider|divider|op_4~0, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_4~2\, U_VGA|Div4|auto_generated|divider|divider|op_4~2, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_4~5\, U_VGA|Div4|auto_generated|divider|divider|op_4~5, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_4~6\, U_VGA|Div4|auto_generated|divider|divider|op_4~6, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[16]~66\, U_VGA|Div4|auto_generated|divider|divider|StageOut[16]~66, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[16]~52\, U_VGA|Div4|auto_generated|divider|divider|StageOut[16]~52, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[15]~54\, U_VGA|Div4|auto_generated|divider|divider|StageOut[15]~54, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[15]~53\, U_VGA|Div4|auto_generated|divider|divider|StageOut[15]~53, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_5~2\, U_VGA|Div4|auto_generated|divider|divider|op_5~2, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_5~5\, U_VGA|Div4|auto_generated|divider|divider|op_5~5, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_5~6\, U_VGA|Div4|auto_generated|divider|divider|op_5~6, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[19]~55\, U_VGA|Div4|auto_generated|divider|divider|StageOut[19]~55, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[19]~67\, U_VGA|Div4|auto_generated|divider|divider|StageOut[19]~67, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[18]~56\, U_VGA|Div4|auto_generated|divider|divider|StageOut[18]~56, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[18]~57\, U_VGA|Div4|auto_generated|divider|divider|StageOut[18]~57, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_6~1\, U_VGA|Div4|auto_generated|divider|divider|op_6~1, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_6~2\, U_VGA|Div4|auto_generated|divider|divider|op_6~2, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_6~5\, U_VGA|Div4|auto_generated|divider|divider|op_6~5, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_6~6\, U_VGA|Div4|auto_generated|divider|divider|op_6~6, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[22]~68\, U_VGA|Div4|auto_generated|divider|divider|StageOut[22]~68, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[22]~58\, U_VGA|Div4|auto_generated|divider|divider|StageOut[22]~58, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[21]~59\, U_VGA|Div4|auto_generated|divider|divider|StageOut[21]~59, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[21]~60\, U_VGA|Div4|auto_generated|divider|divider|StageOut[21]~60, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_7~0\, U_VGA|Div4|auto_generated|divider|divider|op_7~0, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_7~2\, U_VGA|Div4|auto_generated|divider|divider|op_7~2, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_7~5\, U_VGA|Div4|auto_generated|divider|divider|op_7~5, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_7~6\, U_VGA|Div4|auto_generated|divider|divider|op_7~6, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[25]~62\, U_VGA|Div4|auto_generated|divider|divider|StageOut[25]~62, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[25]~61\, U_VGA|Div4|auto_generated|divider|divider|StageOut[25]~61, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|StageOut[24]~63\, U_VGA|Div4|auto_generated|divider|divider|StageOut[24]~63, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_8~1\, U_VGA|Div4|auto_generated|divider|divider|op_8~1, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_8~3\, U_VGA|Div4|auto_generated|divider|divider|op_8~3, top_level, 1
instance = comp, \U_VGA|Div4|auto_generated|divider|divider|op_8~4\, U_VGA|Div4|auto_generated|divider|divider|op_8~4, top_level, 1
instance = comp, \U_VGA|Mux5~0\, U_VGA|Mux5~0, top_level, 1
instance = comp, \U_VGA|red~43\, U_VGA|red~43, top_level, 1
instance = comp, \U_VGA|Add14~0\, U_VGA|Add14~0, top_level, 1
instance = comp, \U_VGA|Add14~2\, U_VGA|Add14~2, top_level, 1
instance = comp, \U_VGA|Add14~4\, U_VGA|Add14~4, top_level, 1
instance = comp, \U_VGA|Add14~6\, U_VGA|Add14~6, top_level, 1
instance = comp, \U_VGA|Add14~8\, U_VGA|Add14~8, top_level, 1
instance = comp, \U_VGA|Add14~10\, U_VGA|Add14~10, top_level, 1
instance = comp, \U_VGA|Add14~12\, U_VGA|Add14~12, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_2~0\, U_VGA|Div2|auto_generated|divider|divider|op_2~0, top_level, 1
instance = comp, \U_VGA|Add14~14\, U_VGA|Add14~14, top_level, 1
instance = comp, \U_VGA|Add14~16\, U_VGA|Add14~16, top_level, 1
instance = comp, \U_VGA|Add14~18\, U_VGA|Add14~18, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[4]~48\, U_VGA|Div2|auto_generated|divider|divider|StageOut[4]~48, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[3]~49\, U_VGA|Div2|auto_generated|divider|divider|StageOut[3]~49, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_1~0\, U_VGA|Div2|auto_generated|divider|divider|op_1~0, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_1~2\, U_VGA|Div2|auto_generated|divider|divider|op_1~2, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_1~5\, U_VGA|Div2|auto_generated|divider|divider|op_1~5, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_1~6\, U_VGA|Div2|auto_generated|divider|divider|op_1~6, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[7]~50\, U_VGA|Div2|auto_generated|divider|divider|StageOut[7]~50, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[7]~51\, U_VGA|Div2|auto_generated|divider|divider|StageOut[7]~51, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[6]~53\, U_VGA|Div2|auto_generated|divider|divider|StageOut[6]~53, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[6]~52\, U_VGA|Div2|auto_generated|divider|divider|StageOut[6]~52, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_2~2\, U_VGA|Div2|auto_generated|divider|divider|op_2~2, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_2~5\, U_VGA|Div2|auto_generated|divider|divider|op_2~5, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_2~6\, U_VGA|Div2|auto_generated|divider|divider|op_2~6, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[10]~54\, U_VGA|Div2|auto_generated|divider|divider|StageOut[10]~54, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[10]~71\, U_VGA|Div2|auto_generated|divider|divider|StageOut[10]~71, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[9]~55\, U_VGA|Div2|auto_generated|divider|divider|StageOut[9]~55, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[9]~56\, U_VGA|Div2|auto_generated|divider|divider|StageOut[9]~56, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_3~0\, U_VGA|Div2|auto_generated|divider|divider|op_3~0, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_3~2\, U_VGA|Div2|auto_generated|divider|divider|op_3~2, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_3~5\, U_VGA|Div2|auto_generated|divider|divider|op_3~5, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_3~6\, U_VGA|Div2|auto_generated|divider|divider|op_3~6, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[13]~72\, U_VGA|Div2|auto_generated|divider|divider|StageOut[13]~72, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[13]~57\, U_VGA|Div2|auto_generated|divider|divider|StageOut[13]~57, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[12]~58\, U_VGA|Div2|auto_generated|divider|divider|StageOut[12]~58, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[12]~59\, U_VGA|Div2|auto_generated|divider|divider|StageOut[12]~59, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_4~0\, U_VGA|Div2|auto_generated|divider|divider|op_4~0, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_4~2\, U_VGA|Div2|auto_generated|divider|divider|op_4~2, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_4~5\, U_VGA|Div2|auto_generated|divider|divider|op_4~5, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_4~6\, U_VGA|Div2|auto_generated|divider|divider|op_4~6, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[15]~61\, U_VGA|Div2|auto_generated|divider|divider|StageOut[15]~61, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[15]~62\, U_VGA|Div2|auto_generated|divider|divider|StageOut[15]~62, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_5~0\, U_VGA|Div2|auto_generated|divider|divider|op_5~0, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_5~2\, U_VGA|Div2|auto_generated|divider|divider|op_5~2, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[16]~60\, U_VGA|Div2|auto_generated|divider|divider|StageOut[16]~60, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[16]~73\, U_VGA|Div2|auto_generated|divider|divider|StageOut[16]~73, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_5~5\, U_VGA|Div2|auto_generated|divider|divider|op_5~5, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_5~6\, U_VGA|Div2|auto_generated|divider|divider|op_5~6, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[19]~63\, U_VGA|Div2|auto_generated|divider|divider|StageOut[19]~63, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[19]~74\, U_VGA|Div2|auto_generated|divider|divider|StageOut[19]~74, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[18]~65\, U_VGA|Div2|auto_generated|divider|divider|StageOut[18]~65, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[18]~64\, U_VGA|Div2|auto_generated|divider|divider|StageOut[18]~64, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_6~0\, U_VGA|Div2|auto_generated|divider|divider|op_6~0, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_6~2\, U_VGA|Div2|auto_generated|divider|divider|op_6~2, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_6~5\, U_VGA|Div2|auto_generated|divider|divider|op_6~5, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_6~6\, U_VGA|Div2|auto_generated|divider|divider|op_6~6, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[22]~75\, U_VGA|Div2|auto_generated|divider|divider|StageOut[22]~75, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[22]~66\, U_VGA|Div2|auto_generated|divider|divider|StageOut[22]~66, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[21]~67\, U_VGA|Div2|auto_generated|divider|divider|StageOut[21]~67, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[21]~68\, U_VGA|Div2|auto_generated|divider|divider|StageOut[21]~68, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_7~0\, U_VGA|Div2|auto_generated|divider|divider|op_7~0, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_7~2\, U_VGA|Div2|auto_generated|divider|divider|op_7~2, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_7~5\, U_VGA|Div2|auto_generated|divider|divider|op_7~5, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_7~6\, U_VGA|Div2|auto_generated|divider|divider|op_7~6, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[25]~69\, U_VGA|Div2|auto_generated|divider|divider|StageOut[25]~69, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[25]~76\, U_VGA|Div2|auto_generated|divider|divider|StageOut[25]~76, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|StageOut[24]~70\, U_VGA|Div2|auto_generated|divider|divider|StageOut[24]~70, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_8~1\, U_VGA|Div2|auto_generated|divider|divider|op_8~1, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_8~3\, U_VGA|Div2|auto_generated|divider|divider|op_8~3, top_level, 1
instance = comp, \U_VGA|Div2|auto_generated|divider|divider|op_8~4\, U_VGA|Div2|auto_generated|divider|divider|op_8~4, top_level, 1
instance = comp, \U_VGA|Mux7~0\, U_VGA|Mux7~0, top_level, 1
instance = comp, \U_VGA|Mux7~1\, U_VGA|Mux7~1, top_level, 1
instance = comp, \U_VGA|draw~27\, U_VGA|draw~27, top_level, 1
instance = comp, \U_VGA|sync|video_on~0\, U_VGA|sync|video_on~0, top_level, 1
instance = comp, \U_VGA|LessThan47~0\, U_VGA|LessThan47~0, top_level, 1
instance = comp, \U_VGA|sync|video_on~1\, U_VGA|sync|video_on~1, top_level, 1
instance = comp, \U_VGA|sync|video_on~2\, U_VGA|sync|video_on~2, top_level, 1
instance = comp, \U_VGA|draw~28\, U_VGA|draw~28, top_level, 1
instance = comp, \U_VGA|LessThan22~1\, U_VGA|LessThan22~1, top_level, 1
instance = comp, \U_VGA|LessThan22~3\, U_VGA|LessThan22~3, top_level, 1
instance = comp, \U_VGA|LessThan22~5\, U_VGA|LessThan22~5, top_level, 1
instance = comp, \U_VGA|LessThan22~7\, U_VGA|LessThan22~7, top_level, 1
instance = comp, \U_VGA|LessThan22~9\, U_VGA|LessThan22~9, top_level, 1
instance = comp, \U_VGA|LessThan22~11\, U_VGA|LessThan22~11, top_level, 1
instance = comp, \U_VGA|LessThan22~13\, U_VGA|LessThan22~13, top_level, 1
instance = comp, \U_VGA|LessThan22~15\, U_VGA|LessThan22~15, top_level, 1
instance = comp, \U_VGA|LessThan22~16\, U_VGA|LessThan22~16, top_level, 1
instance = comp, \U_VGA|LessThan20~1\, U_VGA|LessThan20~1, top_level, 1
instance = comp, \U_VGA|LessThan20~3\, U_VGA|LessThan20~3, top_level, 1
instance = comp, \U_VGA|LessThan20~5\, U_VGA|LessThan20~5, top_level, 1
instance = comp, \U_VGA|LessThan20~7\, U_VGA|LessThan20~7, top_level, 1
instance = comp, \U_VGA|LessThan20~9\, U_VGA|LessThan20~9, top_level, 1
instance = comp, \U_VGA|LessThan20~11\, U_VGA|LessThan20~11, top_level, 1
instance = comp, \U_VGA|LessThan20~13\, U_VGA|LessThan20~13, top_level, 1
instance = comp, \U_VGA|LessThan20~15\, U_VGA|LessThan20~15, top_level, 1
instance = comp, \U_VGA|LessThan20~16\, U_VGA|LessThan20~16, top_level, 1
instance = comp, \U_VGA|LessThan21~1\, U_VGA|LessThan21~1, top_level, 1
instance = comp, \U_VGA|LessThan21~3\, U_VGA|LessThan21~3, top_level, 1
instance = comp, \U_VGA|LessThan21~5\, U_VGA|LessThan21~5, top_level, 1
instance = comp, \U_VGA|LessThan21~7\, U_VGA|LessThan21~7, top_level, 1
instance = comp, \U_VGA|LessThan21~9\, U_VGA|LessThan21~9, top_level, 1
instance = comp, \U_VGA|LessThan21~11\, U_VGA|LessThan21~11, top_level, 1
instance = comp, \U_VGA|LessThan21~13\, U_VGA|LessThan21~13, top_level, 1
instance = comp, \U_VGA|LessThan21~15\, U_VGA|LessThan21~15, top_level, 1
instance = comp, \U_VGA|LessThan21~17\, U_VGA|LessThan21~17, top_level, 1
instance = comp, \U_VGA|LessThan21~18\, U_VGA|LessThan21~18, top_level, 1
instance = comp, \U_VGA|LessThan23~1\, U_VGA|LessThan23~1, top_level, 1
instance = comp, \U_VGA|LessThan23~3\, U_VGA|LessThan23~3, top_level, 1
instance = comp, \U_VGA|LessThan23~5\, U_VGA|LessThan23~5, top_level, 1
instance = comp, \U_VGA|LessThan23~7\, U_VGA|LessThan23~7, top_level, 1
instance = comp, \U_VGA|LessThan23~9\, U_VGA|LessThan23~9, top_level, 1
instance = comp, \U_VGA|LessThan23~11\, U_VGA|LessThan23~11, top_level, 1
instance = comp, \U_VGA|LessThan23~13\, U_VGA|LessThan23~13, top_level, 1
instance = comp, \U_VGA|LessThan23~15\, U_VGA|LessThan23~15, top_level, 1
instance = comp, \U_VGA|LessThan23~17\, U_VGA|LessThan23~17, top_level, 1
instance = comp, \U_VGA|LessThan23~18\, U_VGA|LessThan23~18, top_level, 1
instance = comp, \U_VGA|green~4\, U_VGA|green~4, top_level, 1
instance = comp, \U_VGA|green~5\, U_VGA|green~5, top_level, 1
instance = comp, \U_VGA|sync|LessThan1~1\, U_VGA|sync|LessThan1~1, top_level, 1
instance = comp, \U_VGA|LessThan30~1\, U_VGA|LessThan30~1, top_level, 1
instance = comp, \U_VGA|LessThan30~3\, U_VGA|LessThan30~3, top_level, 1
instance = comp, \U_VGA|LessThan30~5\, U_VGA|LessThan30~5, top_level, 1
instance = comp, \U_VGA|LessThan30~7\, U_VGA|LessThan30~7, top_level, 1
instance = comp, \U_VGA|LessThan30~9\, U_VGA|LessThan30~9, top_level, 1
instance = comp, \U_VGA|LessThan30~11\, U_VGA|LessThan30~11, top_level, 1
instance = comp, \U_VGA|LessThan30~13\, U_VGA|LessThan30~13, top_level, 1
instance = comp, \U_VGA|LessThan30~15\, U_VGA|LessThan30~15, top_level, 1
instance = comp, \U_VGA|LessThan30~16\, U_VGA|LessThan30~16, top_level, 1
instance = comp, \U_VGA|LessThan31~1\, U_VGA|LessThan31~1, top_level, 1
instance = comp, \U_VGA|LessThan31~3\, U_VGA|LessThan31~3, top_level, 1
instance = comp, \U_VGA|LessThan31~5\, U_VGA|LessThan31~5, top_level, 1
instance = comp, \U_VGA|LessThan31~7\, U_VGA|LessThan31~7, top_level, 1
instance = comp, \U_VGA|LessThan31~9\, U_VGA|LessThan31~9, top_level, 1
instance = comp, \U_VGA|LessThan31~11\, U_VGA|LessThan31~11, top_level, 1
instance = comp, \U_VGA|LessThan31~13\, U_VGA|LessThan31~13, top_level, 1
instance = comp, \U_VGA|LessThan31~15\, U_VGA|LessThan31~15, top_level, 1
instance = comp, \U_VGA|LessThan31~17\, U_VGA|LessThan31~17, top_level, 1
instance = comp, \U_VGA|LessThan31~18\, U_VGA|LessThan31~18, top_level, 1
instance = comp, \U_VGA|draw~51\, U_VGA|draw~51, top_level, 1
instance = comp, \U_VGA|draw~52\, U_VGA|draw~52, top_level, 1
instance = comp, \U_VGA|draw~53\, U_VGA|draw~53, top_level, 1
instance = comp, \U_VGA|draw~31\, U_VGA|draw~31, top_level, 1
instance = comp, \U_VGA|LessThan26~1\, U_VGA|LessThan26~1, top_level, 1
instance = comp, \U_VGA|LessThan26~3\, U_VGA|LessThan26~3, top_level, 1
instance = comp, \U_VGA|LessThan26~5\, U_VGA|LessThan26~5, top_level, 1
instance = comp, \U_VGA|LessThan26~7\, U_VGA|LessThan26~7, top_level, 1
instance = comp, \U_VGA|LessThan26~9\, U_VGA|LessThan26~9, top_level, 1
instance = comp, \U_VGA|LessThan26~11\, U_VGA|LessThan26~11, top_level, 1
instance = comp, \U_VGA|LessThan26~13\, U_VGA|LessThan26~13, top_level, 1
instance = comp, \U_VGA|LessThan26~15\, U_VGA|LessThan26~15, top_level, 1
instance = comp, \U_VGA|LessThan26~16\, U_VGA|LessThan26~16, top_level, 1
instance = comp, \U_VGA|LessThan27~1\, U_VGA|LessThan27~1, top_level, 1
instance = comp, \U_VGA|LessThan27~3\, U_VGA|LessThan27~3, top_level, 1
instance = comp, \U_VGA|LessThan27~5\, U_VGA|LessThan27~5, top_level, 1
instance = comp, \U_VGA|LessThan27~7\, U_VGA|LessThan27~7, top_level, 1
instance = comp, \U_VGA|LessThan27~9\, U_VGA|LessThan27~9, top_level, 1
instance = comp, \U_VGA|LessThan27~11\, U_VGA|LessThan27~11, top_level, 1
instance = comp, \U_VGA|LessThan27~13\, U_VGA|LessThan27~13, top_level, 1
instance = comp, \U_VGA|LessThan27~15\, U_VGA|LessThan27~15, top_level, 1
instance = comp, \U_VGA|LessThan27~17\, U_VGA|LessThan27~17, top_level, 1
instance = comp, \U_VGA|LessThan27~18\, U_VGA|LessThan27~18, top_level, 1
instance = comp, \U_VGA|draw~54\, U_VGA|draw~54, top_level, 1
instance = comp, \U_VGA|draw~55\, U_VGA|draw~55, top_level, 1
instance = comp, \U_VGA|draw~46\, U_VGA|draw~46, top_level, 1
instance = comp, \U_VGA|draw~45\, U_VGA|draw~45, top_level, 1
instance = comp, \U_VGA|draw~48\, U_VGA|draw~48, top_level, 1
instance = comp, \U_VGA|red~3\, U_VGA|red~3, top_level, 1
instance = comp, \U_VGA|Equal7~0\, U_VGA|Equal7~0, top_level, 1
instance = comp, \U_VGA|Equal7~1\, U_VGA|Equal7~1, top_level, 1
instance = comp, \U_VGA|Add22~1\, U_VGA|Add22~1, top_level, 1
instance = comp, \U_VGA|Add22~2\, U_VGA|Add22~2, top_level, 1
instance = comp, \U_VGA|Add22~4\, U_VGA|Add22~4, top_level, 1
instance = comp, \U_VGA|Add22~6\, U_VGA|Add22~6, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_3~0\, U_VGA|Div3|auto_generated|divider|divider|op_3~0, top_level, 1
instance = comp, \U_VGA|Add22~8\, U_VGA|Add22~8, top_level, 1
instance = comp, \U_VGA|Add22~10\, U_VGA|Add22~10, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_1~0\, U_VGA|Div3|auto_generated|divider|divider|op_1~0, top_level, 1
instance = comp, \U_VGA|Add22~12\, U_VGA|Add22~12, top_level, 1
instance = comp, \U_VGA|Add22~14\, U_VGA|Add22~14, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[4]~40\, U_VGA|Div3|auto_generated|divider|divider|StageOut[4]~40, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[3]~41\, U_VGA|Div3|auto_generated|divider|divider|StageOut[3]~41, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_1~2\, U_VGA|Div3|auto_generated|divider|divider|op_1~2, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_1~5\, U_VGA|Div3|auto_generated|divider|divider|op_1~5, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_1~6\, U_VGA|Div3|auto_generated|divider|divider|op_1~6, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[6]~45\, U_VGA|Div3|auto_generated|divider|divider|StageOut[6]~45, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[6]~44\, U_VGA|Div3|auto_generated|divider|divider|StageOut[6]~44, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_2~0\, U_VGA|Div3|auto_generated|divider|divider|op_2~0, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_2~2\, U_VGA|Div3|auto_generated|divider|divider|op_2~2, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[7]~42\, U_VGA|Div3|auto_generated|divider|divider|StageOut[7]~42, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[7]~43\, U_VGA|Div3|auto_generated|divider|divider|StageOut[7]~43, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_2~5\, U_VGA|Div3|auto_generated|divider|divider|op_2~5, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_2~6\, U_VGA|Div3|auto_generated|divider|divider|op_2~6, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[10]~46\, U_VGA|Div3|auto_generated|divider|divider|StageOut[10]~46, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[10]~64\, U_VGA|Div3|auto_generated|divider|divider|StageOut[10]~64, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[9]~47\, U_VGA|Div3|auto_generated|divider|divider|StageOut[9]~47, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[9]~48\, U_VGA|Div3|auto_generated|divider|divider|StageOut[9]~48, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_3~2\, U_VGA|Div3|auto_generated|divider|divider|op_3~2, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_3~5\, U_VGA|Div3|auto_generated|divider|divider|op_3~5, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_3~6\, U_VGA|Div3|auto_generated|divider|divider|op_3~6, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[13]~65\, U_VGA|Div3|auto_generated|divider|divider|StageOut[13]~65, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[13]~49\, U_VGA|Div3|auto_generated|divider|divider|StageOut[13]~49, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[12]~50\, U_VGA|Div3|auto_generated|divider|divider|StageOut[12]~50, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[12]~51\, U_VGA|Div3|auto_generated|divider|divider|StageOut[12]~51, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_4~0\, U_VGA|Div3|auto_generated|divider|divider|op_4~0, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_4~2\, U_VGA|Div3|auto_generated|divider|divider|op_4~2, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_4~5\, U_VGA|Div3|auto_generated|divider|divider|op_4~5, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_4~6\, U_VGA|Div3|auto_generated|divider|divider|op_4~6, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[16]~66\, U_VGA|Div3|auto_generated|divider|divider|StageOut[16]~66, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[16]~52\, U_VGA|Div3|auto_generated|divider|divider|StageOut[16]~52, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[15]~53\, U_VGA|Div3|auto_generated|divider|divider|StageOut[15]~53, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[15]~54\, U_VGA|Div3|auto_generated|divider|divider|StageOut[15]~54, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_5~0\, U_VGA|Div3|auto_generated|divider|divider|op_5~0, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_5~2\, U_VGA|Div3|auto_generated|divider|divider|op_5~2, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_5~5\, U_VGA|Div3|auto_generated|divider|divider|op_5~5, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_5~6\, U_VGA|Div3|auto_generated|divider|divider|op_5~6, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[18]~57\, U_VGA|Div3|auto_generated|divider|divider|StageOut[18]~57, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[18]~56\, U_VGA|Div3|auto_generated|divider|divider|StageOut[18]~56, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_6~1\, U_VGA|Div3|auto_generated|divider|divider|op_6~1, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_6~2\, U_VGA|Div3|auto_generated|divider|divider|op_6~2, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[19]~67\, U_VGA|Div3|auto_generated|divider|divider|StageOut[19]~67, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[19]~55\, U_VGA|Div3|auto_generated|divider|divider|StageOut[19]~55, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_6~5\, U_VGA|Div3|auto_generated|divider|divider|op_6~5, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_6~6\, U_VGA|Div3|auto_generated|divider|divider|op_6~6, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[22]~58\, U_VGA|Div3|auto_generated|divider|divider|StageOut[22]~58, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[22]~68\, U_VGA|Div3|auto_generated|divider|divider|StageOut[22]~68, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[21]~60\, U_VGA|Div3|auto_generated|divider|divider|StageOut[21]~60, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[21]~59\, U_VGA|Div3|auto_generated|divider|divider|StageOut[21]~59, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_7~0\, U_VGA|Div3|auto_generated|divider|divider|op_7~0, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_7~2\, U_VGA|Div3|auto_generated|divider|divider|op_7~2, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_7~5\, U_VGA|Div3|auto_generated|divider|divider|op_7~5, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_7~6\, U_VGA|Div3|auto_generated|divider|divider|op_7~6, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[25]~61\, U_VGA|Div3|auto_generated|divider|divider|StageOut[25]~61, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[25]~62\, U_VGA|Div3|auto_generated|divider|divider|StageOut[25]~62, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|StageOut[24]~63\, U_VGA|Div3|auto_generated|divider|divider|StageOut[24]~63, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_8~1\, U_VGA|Div3|auto_generated|divider|divider|op_8~1, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_8~3\, U_VGA|Div3|auto_generated|divider|divider|op_8~3, top_level, 1
instance = comp, \U_VGA|Div3|auto_generated|divider|divider|op_8~4\, U_VGA|Div3|auto_generated|divider|divider|op_8~4, top_level, 1
instance = comp, \U_VGA|red~4\, U_VGA|red~4, top_level, 1
instance = comp, \U_VGA|red~5\, U_VGA|red~5, top_level, 1
instance = comp, \U_VGA|Equal8~0\, U_VGA|Equal8~0, top_level, 1
instance = comp, \U_VGA|Equal8~1\, U_VGA|Equal8~1, top_level, 1
instance = comp, \U_VGA|Mux10~9\, U_VGA|Mux10~9, top_level, 1
instance = comp, \U_VGA|Mux11~2\, U_VGA|Mux11~2, top_level, 1
instance = comp, \U_VGA|Mux11~0\, U_VGA|Mux11~0, top_level, 1
instance = comp, \U_VGA|Mux11~1\, U_VGA|Mux11~1, top_level, 1
instance = comp, \U_VGA|Mux11~3\, U_VGA|Mux11~3, top_level, 1
instance = comp, \U_VGA|Mux11~4\, U_VGA|Mux11~4, top_level, 1
instance = comp, \U_VGA|Mux10~0\, U_VGA|Mux10~0, top_level, 1
instance = comp, \U_VGA|WideOr5~1\, U_VGA|WideOr5~1, top_level, 1
instance = comp, \U_VGA|WideOr5~0\, U_VGA|WideOr5~0, top_level, 1
instance = comp, \U_VGA|WideOr5~2\, U_VGA|WideOr5~2, top_level, 1
instance = comp, \U_VGA|Mux9~0\, U_VGA|Mux9~0, top_level, 1
instance = comp, \U_VGA|Mux9~1\, U_VGA|Mux9~1, top_level, 1
instance = comp, \U_VGA|Mux9~3\, U_VGA|Mux9~3, top_level, 1
instance = comp, \U_VGA|Mux9~2\, U_VGA|Mux9~2, top_level, 1
instance = comp, \U_VGA|Mux9~4\, U_VGA|Mux9~4, top_level, 1
instance = comp, \U_VGA|Mux8~0\, U_VGA|Mux8~0, top_level, 1
instance = comp, \U_VGA|Mux8~1\, U_VGA|Mux8~1, top_level, 1
instance = comp, \U_VGA|Mux8~2\, U_VGA|Mux8~2, top_level, 1
instance = comp, \U_VGA|Mux13~0\, U_VGA|Mux13~0, top_level, 1
instance = comp, \U_VGA|Mux10~10\, U_VGA|Mux10~10, top_level, 1
instance = comp, \U_VGA|Mux10~6\, U_VGA|Mux10~6, top_level, 1
instance = comp, \U_VGA|Mux10~2\, U_VGA|Mux10~2, top_level, 1
instance = comp, \U_VGA|Mux10~1\, U_VGA|Mux10~1, top_level, 1
instance = comp, \U_VGA|Mux10~3\, U_VGA|Mux10~3, top_level, 1
instance = comp, \U_VGA|Mux10~7\, U_VGA|Mux10~7, top_level, 1
instance = comp, \U_VGA|Mux10~4\, U_VGA|Mux10~4, top_level, 1
instance = comp, \U_VGA|Mux10~5\, U_VGA|Mux10~5, top_level, 1
instance = comp, \U_VGA|Mux10~8\, U_VGA|Mux10~8, top_level, 1
instance = comp, \U_VGA|Mux10~11\, U_VGA|Mux10~11, top_level, 1
instance = comp, \U_VGA|Mux13~1\, U_VGA|Mux13~1, top_level, 1
instance = comp, \U_VGA|red~6\, U_VGA|red~6, top_level, 1
instance = comp, \U_VGA|LessThan45~0\, U_VGA|LessThan45~0, top_level, 1
instance = comp, \U_VGA|LessThan44~0\, U_VGA|LessThan44~0, top_level, 1
instance = comp, \U_VGA|draw~32\, U_VGA|draw~32, top_level, 1
instance = comp, \U_VGA|draw~6\, U_VGA|draw~6, top_level, 1
instance = comp, \U_VGA|draw~3\, U_VGA|draw~3, top_level, 1
instance = comp, \U_VGA|draw~65\, U_VGA|draw~65, top_level, 1
instance = comp, \U_VGA|red~10\, U_VGA|red~10, top_level, 1
instance = comp, \U_VGA|red~39\, U_VGA|red~39, top_level, 1
instance = comp, \U_VGA|red~11\, U_VGA|red~11, top_level, 1
instance = comp, \U_VGA|red~7\, U_VGA|red~7, top_level, 1
instance = comp, \U_VGA|Add36~1\, U_VGA|Add36~1, top_level, 1
instance = comp, \U_VGA|Add36~2\, U_VGA|Add36~2, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_5~0\, U_VGA|Div10|auto_generated|divider|divider|op_5~0, top_level, 1
instance = comp, \U_VGA|Add36~4\, U_VGA|Add36~4, top_level, 1
instance = comp, \U_VGA|Add36~6\, U_VGA|Add36~6, top_level, 1
instance = comp, \U_VGA|Add36~8\, U_VGA|Add36~8, top_level, 1
instance = comp, \U_VGA|Add36~10\, U_VGA|Add36~10, top_level, 1
instance = comp, \U_VGA|Add36~12\, U_VGA|Add36~12, top_level, 1
instance = comp, \U_VGA|Add36~14\, U_VGA|Add36~14, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[4]~40\, U_VGA|Div10|auto_generated|divider|divider|StageOut[4]~40, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[3]~41\, U_VGA|Div10|auto_generated|divider|divider|StageOut[3]~41, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_1~0\, U_VGA|Div10|auto_generated|divider|divider|op_1~0, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_1~2\, U_VGA|Div10|auto_generated|divider|divider|op_1~2, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_1~5\, U_VGA|Div10|auto_generated|divider|divider|op_1~5, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_1~6\, U_VGA|Div10|auto_generated|divider|divider|op_1~6, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[7]~43\, U_VGA|Div10|auto_generated|divider|divider|StageOut[7]~43, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[7]~42\, U_VGA|Div10|auto_generated|divider|divider|StageOut[7]~42, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[6]~44\, U_VGA|Div10|auto_generated|divider|divider|StageOut[6]~44, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[6]~45\, U_VGA|Div10|auto_generated|divider|divider|StageOut[6]~45, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_2~0\, U_VGA|Div10|auto_generated|divider|divider|op_2~0, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_2~2\, U_VGA|Div10|auto_generated|divider|divider|op_2~2, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_2~5\, U_VGA|Div10|auto_generated|divider|divider|op_2~5, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_2~6\, U_VGA|Div10|auto_generated|divider|divider|op_2~6, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[10]~64\, U_VGA|Div10|auto_generated|divider|divider|StageOut[10]~64, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[10]~46\, U_VGA|Div10|auto_generated|divider|divider|StageOut[10]~46, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[9]~47\, U_VGA|Div10|auto_generated|divider|divider|StageOut[9]~47, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[9]~48\, U_VGA|Div10|auto_generated|divider|divider|StageOut[9]~48, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_3~0\, U_VGA|Div10|auto_generated|divider|divider|op_3~0, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_3~2\, U_VGA|Div10|auto_generated|divider|divider|op_3~2, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_3~5\, U_VGA|Div10|auto_generated|divider|divider|op_3~5, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_3~6\, U_VGA|Div10|auto_generated|divider|divider|op_3~6, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[13]~65\, U_VGA|Div10|auto_generated|divider|divider|StageOut[13]~65, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[13]~49\, U_VGA|Div10|auto_generated|divider|divider|StageOut[13]~49, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[12]~51\, U_VGA|Div10|auto_generated|divider|divider|StageOut[12]~51, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[12]~50\, U_VGA|Div10|auto_generated|divider|divider|StageOut[12]~50, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_4~0\, U_VGA|Div10|auto_generated|divider|divider|op_4~0, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_4~2\, U_VGA|Div10|auto_generated|divider|divider|op_4~2, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_4~5\, U_VGA|Div10|auto_generated|divider|divider|op_4~5, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_4~6\, U_VGA|Div10|auto_generated|divider|divider|op_4~6, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[16]~66\, U_VGA|Div10|auto_generated|divider|divider|StageOut[16]~66, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[16]~52\, U_VGA|Div10|auto_generated|divider|divider|StageOut[16]~52, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[15]~53\, U_VGA|Div10|auto_generated|divider|divider|StageOut[15]~53, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[15]~54\, U_VGA|Div10|auto_generated|divider|divider|StageOut[15]~54, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_5~2\, U_VGA|Div10|auto_generated|divider|divider|op_5~2, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_5~5\, U_VGA|Div10|auto_generated|divider|divider|op_5~5, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_5~6\, U_VGA|Div10|auto_generated|divider|divider|op_5~6, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[18]~57\, U_VGA|Div10|auto_generated|divider|divider|StageOut[18]~57, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[18]~56\, U_VGA|Div10|auto_generated|divider|divider|StageOut[18]~56, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_6~1\, U_VGA|Div10|auto_generated|divider|divider|op_6~1, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_6~2\, U_VGA|Div10|auto_generated|divider|divider|op_6~2, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[19]~55\, U_VGA|Div10|auto_generated|divider|divider|StageOut[19]~55, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[19]~67\, U_VGA|Div10|auto_generated|divider|divider|StageOut[19]~67, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_6~5\, U_VGA|Div10|auto_generated|divider|divider|op_6~5, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_6~6\, U_VGA|Div10|auto_generated|divider|divider|op_6~6, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[22]~58\, U_VGA|Div10|auto_generated|divider|divider|StageOut[22]~58, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[22]~68\, U_VGA|Div10|auto_generated|divider|divider|StageOut[22]~68, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[21]~59\, U_VGA|Div10|auto_generated|divider|divider|StageOut[21]~59, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[21]~60\, U_VGA|Div10|auto_generated|divider|divider|StageOut[21]~60, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_7~0\, U_VGA|Div10|auto_generated|divider|divider|op_7~0, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_7~2\, U_VGA|Div10|auto_generated|divider|divider|op_7~2, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_7~5\, U_VGA|Div10|auto_generated|divider|divider|op_7~5, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_7~6\, U_VGA|Div10|auto_generated|divider|divider|op_7~6, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[25]~61\, U_VGA|Div10|auto_generated|divider|divider|StageOut[25]~61, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[25]~62\, U_VGA|Div10|auto_generated|divider|divider|StageOut[25]~62, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|StageOut[24]~63\, U_VGA|Div10|auto_generated|divider|divider|StageOut[24]~63, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_8~1\, U_VGA|Div10|auto_generated|divider|divider|op_8~1, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_8~3\, U_VGA|Div10|auto_generated|divider|divider|op_8~3, top_level, 1
instance = comp, \U_VGA|Div10|auto_generated|divider|divider|op_8~4\, U_VGA|Div10|auto_generated|divider|divider|op_8~4, top_level, 1
instance = comp, \U_VGA|red~8\, U_VGA|red~8, top_level, 1
instance = comp, \U_VGA|red~9\, U_VGA|red~9, top_level, 1
instance = comp, \U_VGA|red~12\, U_VGA|red~12, top_level, 1
instance = comp, \U_VGA|draw~34\, U_VGA|draw~34, top_level, 1
instance = comp, \U_VGA|red~17\, U_VGA|red~17, top_level, 1
instance = comp, \U_VGA|draw~33\, U_VGA|draw~33, top_level, 1
instance = comp, \U_VGA|draw~35\, U_VGA|draw~35, top_level, 1
instance = comp, \U_VGA|draw~39\, U_VGA|draw~39, top_level, 1
instance = comp, \U_VGA|draw~41\, U_VGA|draw~41, top_level, 1
instance = comp, \U_VGA|draw~43\, U_VGA|draw~43, top_level, 1
instance = comp, \U_VGA|draw~44\, U_VGA|draw~44, top_level, 1
instance = comp, \U_VGA|red~22\, U_VGA|red~22, top_level, 1
instance = comp, \U_VGA|draw~49\, U_VGA|draw~49, top_level, 1
instance = comp, \U_VGA|draw~50\, U_VGA|draw~50, top_level, 1
instance = comp, \U_VGA|draw~47\, U_VGA|draw~47, top_level, 1
instance = comp, \U_VGA|red~24\, U_VGA|red~24, top_level, 1
instance = comp, \U_VGA|red~25\, U_VGA|red~25, top_level, 1
instance = comp, \U_VGA|red~23\, U_VGA|red~23, top_level, 1
instance = comp, \U_VGA|Add30~1\, U_VGA|Add30~1, top_level, 1
instance = comp, \U_VGA|Add30~2\, U_VGA|Add30~2, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_4~0\, U_VGA|Div7|auto_generated|divider|divider|op_4~0, top_level, 1
instance = comp, \U_VGA|Add30~4\, U_VGA|Add30~4, top_level, 1
instance = comp, \U_VGA|Add30~6\, U_VGA|Add30~6, top_level, 1
instance = comp, \U_VGA|Add30~8\, U_VGA|Add30~8, top_level, 1
instance = comp, \U_VGA|Add30~10\, U_VGA|Add30~10, top_level, 1
instance = comp, \U_VGA|Add30~12\, U_VGA|Add30~12, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_1~0\, U_VGA|Div7|auto_generated|divider|divider|op_1~0, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_1~2\, U_VGA|Div7|auto_generated|divider|divider|op_1~2, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_1~4\, U_VGA|Div7|auto_generated|divider|divider|op_1~4, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_1~6\, U_VGA|Div7|auto_generated|divider|divider|op_1~6, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[10]~59\, U_VGA|Div7|auto_generated|divider|divider|StageOut[10]~59, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[10]~58\, U_VGA|Div7|auto_generated|divider|divider|StageOut[10]~58, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[9]~61\, U_VGA|Div7|auto_generated|divider|divider|StageOut[9]~61, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[9]~60\, U_VGA|Div7|auto_generated|divider|divider|StageOut[9]~60, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[8]~63\, U_VGA|Div7|auto_generated|divider|divider|StageOut[8]~63, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[8]~62\, U_VGA|Div7|auto_generated|divider|divider|StageOut[8]~62, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_2~0\, U_VGA|Div7|auto_generated|divider|divider|op_2~0, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_2~2\, U_VGA|Div7|auto_generated|divider|divider|op_2~2, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_2~4\, U_VGA|Div7|auto_generated|divider|divider|op_2~4, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_2~7\, U_VGA|Div7|auto_generated|divider|divider|op_2~7, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_2~8\, U_VGA|Div7|auto_generated|divider|divider|op_2~8, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[13]~65\, U_VGA|Div7|auto_generated|divider|divider|StageOut[13]~65, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[13]~95\, U_VGA|Div7|auto_generated|divider|divider|StageOut[13]~95, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[12]~67\, U_VGA|Div7|auto_generated|divider|divider|StageOut[12]~67, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[12]~66\, U_VGA|Div7|auto_generated|divider|divider|StageOut[12]~66, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_3~0\, U_VGA|Div7|auto_generated|divider|divider|op_3~0, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_3~2\, U_VGA|Div7|auto_generated|divider|divider|op_3~2, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_3~4\, U_VGA|Div7|auto_generated|divider|divider|op_3~4, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[14]~64\, U_VGA|Div7|auto_generated|divider|divider|StageOut[14]~64, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[14]~94\, U_VGA|Div7|auto_generated|divider|divider|StageOut[14]~94, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_3~7\, U_VGA|Div7|auto_generated|divider|divider|op_3~7, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_3~8\, U_VGA|Div7|auto_generated|divider|divider|op_3~8, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[18]~68\, U_VGA|Div7|auto_generated|divider|divider|StageOut[18]~68, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[18]~89\, U_VGA|Div7|auto_generated|divider|divider|StageOut[18]~89, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[17]~96\, U_VGA|Div7|auto_generated|divider|divider|StageOut[17]~96, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[17]~69\, U_VGA|Div7|auto_generated|divider|divider|StageOut[17]~69, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[16]~70\, U_VGA|Div7|auto_generated|divider|divider|StageOut[16]~70, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[16]~71\, U_VGA|Div7|auto_generated|divider|divider|StageOut[16]~71, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_4~2\, U_VGA|Div7|auto_generated|divider|divider|op_4~2, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_4~4\, U_VGA|Div7|auto_generated|divider|divider|op_4~4, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_4~7\, U_VGA|Div7|auto_generated|divider|divider|op_4~7, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_4~8\, U_VGA|Div7|auto_generated|divider|divider|op_4~8, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[22]~72\, U_VGA|Div7|auto_generated|divider|divider|StageOut[22]~72, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[22]~90\, U_VGA|Div7|auto_generated|divider|divider|StageOut[22]~90, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[21]~73\, U_VGA|Div7|auto_generated|divider|divider|StageOut[21]~73, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[21]~97\, U_VGA|Div7|auto_generated|divider|divider|StageOut[21]~97, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[20]~75\, U_VGA|Div7|auto_generated|divider|divider|StageOut[20]~75, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[20]~74\, U_VGA|Div7|auto_generated|divider|divider|StageOut[20]~74, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_5~1\, U_VGA|Div7|auto_generated|divider|divider|op_5~1, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_5~2\, U_VGA|Div7|auto_generated|divider|divider|op_5~2, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_5~4\, U_VGA|Div7|auto_generated|divider|divider|op_5~4, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_5~7\, U_VGA|Div7|auto_generated|divider|divider|op_5~7, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_5~8\, U_VGA|Div7|auto_generated|divider|divider|op_5~8, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[25]~98\, U_VGA|Div7|auto_generated|divider|divider|StageOut[25]~98, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[25]~77\, U_VGA|Div7|auto_generated|divider|divider|StageOut[25]~77, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[24]~78\, U_VGA|Div7|auto_generated|divider|divider|StageOut[24]~78, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[24]~79\, U_VGA|Div7|auto_generated|divider|divider|StageOut[24]~79, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_6~0\, U_VGA|Div7|auto_generated|divider|divider|op_6~0, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_6~2\, U_VGA|Div7|auto_generated|divider|divider|op_6~2, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_6~4\, U_VGA|Div7|auto_generated|divider|divider|op_6~4, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[26]~91\, U_VGA|Div7|auto_generated|divider|divider|StageOut[26]~91, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[26]~76\, U_VGA|Div7|auto_generated|divider|divider|StageOut[26]~76, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_6~7\, U_VGA|Div7|auto_generated|divider|divider|op_6~7, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_6~8\, U_VGA|Div7|auto_generated|divider|divider|op_6~8, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[30]~80\, U_VGA|Div7|auto_generated|divider|divider|StageOut[30]~80, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[30]~92\, U_VGA|Div7|auto_generated|divider|divider|StageOut[30]~92, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[29]~81\, U_VGA|Div7|auto_generated|divider|divider|StageOut[29]~81, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[29]~82\, U_VGA|Div7|auto_generated|divider|divider|StageOut[29]~82, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[28]~83\, U_VGA|Div7|auto_generated|divider|divider|StageOut[28]~83, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[28]~84\, U_VGA|Div7|auto_generated|divider|divider|StageOut[28]~84, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_7~0\, U_VGA|Div7|auto_generated|divider|divider|op_7~0, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_7~2\, U_VGA|Div7|auto_generated|divider|divider|op_7~2, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_7~4\, U_VGA|Div7|auto_generated|divider|divider|op_7~4, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_7~7\, U_VGA|Div7|auto_generated|divider|divider|op_7~7, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_7~8\, U_VGA|Div7|auto_generated|divider|divider|op_7~8, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_5~0\, U_VGA|Div6|auto_generated|divider|divider|op_5~0, top_level, 1
instance = comp, \U_VGA|Add28~1\, U_VGA|Add28~1, top_level, 1
instance = comp, \U_VGA|Add28~2\, U_VGA|Add28~2, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_3~0\, U_VGA|Div6|auto_generated|divider|divider|op_3~0, top_level, 1
instance = comp, \U_VGA|Add28~4\, U_VGA|Add28~4, top_level, 1
instance = comp, \U_VGA|Add28~6\, U_VGA|Add28~6, top_level, 1
instance = comp, \U_VGA|Add28~8\, U_VGA|Add28~8, top_level, 1
instance = comp, \U_VGA|Add28~10\, U_VGA|Add28~10, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[4]~40\, U_VGA|Div6|auto_generated|divider|divider|StageOut[4]~40, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[3]~41\, U_VGA|Div6|auto_generated|divider|divider|StageOut[3]~41, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_1~0\, U_VGA|Div6|auto_generated|divider|divider|op_1~0, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_1~2\, U_VGA|Div6|auto_generated|divider|divider|op_1~2, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_1~5\, U_VGA|Div6|auto_generated|divider|divider|op_1~5, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_1~6\, U_VGA|Div6|auto_generated|divider|divider|op_1~6, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[7]~42\, U_VGA|Div6|auto_generated|divider|divider|StageOut[7]~42, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[7]~43\, U_VGA|Div6|auto_generated|divider|divider|StageOut[7]~43, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[6]~45\, U_VGA|Div6|auto_generated|divider|divider|StageOut[6]~45, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[6]~44\, U_VGA|Div6|auto_generated|divider|divider|StageOut[6]~44, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_2~0\, U_VGA|Div6|auto_generated|divider|divider|op_2~0, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_2~2\, U_VGA|Div6|auto_generated|divider|divider|op_2~2, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_2~5\, U_VGA|Div6|auto_generated|divider|divider|op_2~5, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_2~6\, U_VGA|Div6|auto_generated|divider|divider|op_2~6, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[10]~64\, U_VGA|Div6|auto_generated|divider|divider|StageOut[10]~64, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[10]~46\, U_VGA|Div6|auto_generated|divider|divider|StageOut[10]~46, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[9]~48\, U_VGA|Div6|auto_generated|divider|divider|StageOut[9]~48, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[9]~47\, U_VGA|Div6|auto_generated|divider|divider|StageOut[9]~47, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_3~2\, U_VGA|Div6|auto_generated|divider|divider|op_3~2, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_3~5\, U_VGA|Div6|auto_generated|divider|divider|op_3~5, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_3~6\, U_VGA|Div6|auto_generated|divider|divider|op_3~6, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[13]~49\, U_VGA|Div6|auto_generated|divider|divider|StageOut[13]~49, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[13]~65\, U_VGA|Div6|auto_generated|divider|divider|StageOut[13]~65, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[12]~51\, U_VGA|Div6|auto_generated|divider|divider|StageOut[12]~51, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[12]~50\, U_VGA|Div6|auto_generated|divider|divider|StageOut[12]~50, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_4~1\, U_VGA|Div6|auto_generated|divider|divider|op_4~1, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_4~2\, U_VGA|Div6|auto_generated|divider|divider|op_4~2, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_4~5\, U_VGA|Div6|auto_generated|divider|divider|op_4~5, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_4~6\, U_VGA|Div6|auto_generated|divider|divider|op_4~6, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[16]~66\, U_VGA|Div6|auto_generated|divider|divider|StageOut[16]~66, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[16]~52\, U_VGA|Div6|auto_generated|divider|divider|StageOut[16]~52, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[15]~53\, U_VGA|Div6|auto_generated|divider|divider|StageOut[15]~53, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[15]~54\, U_VGA|Div6|auto_generated|divider|divider|StageOut[15]~54, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_5~2\, U_VGA|Div6|auto_generated|divider|divider|op_5~2, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_5~5\, U_VGA|Div6|auto_generated|divider|divider|op_5~5, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_5~6\, U_VGA|Div6|auto_generated|divider|divider|op_5~6, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[18]~58\, U_VGA|Div6|auto_generated|divider|divider|StageOut[18]~58, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[18]~57\, U_VGA|Div6|auto_generated|divider|divider|StageOut[18]~57, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_6~0\, U_VGA|Div6|auto_generated|divider|divider|op_6~0, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_6~2\, U_VGA|Div6|auto_generated|divider|divider|op_6~2, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[19]~55\, U_VGA|Div6|auto_generated|divider|divider|StageOut[19]~55, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[19]~56\, U_VGA|Div6|auto_generated|divider|divider|StageOut[19]~56, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_6~5\, U_VGA|Div6|auto_generated|divider|divider|op_6~5, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_6~6\, U_VGA|Div6|auto_generated|divider|divider|op_6~6, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[22]~59\, U_VGA|Div6|auto_generated|divider|divider|StageOut[22]~59, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[22]~67\, U_VGA|Div6|auto_generated|divider|divider|StageOut[22]~67, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[21]~61\, U_VGA|Div6|auto_generated|divider|divider|StageOut[21]~61, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[21]~60\, U_VGA|Div6|auto_generated|divider|divider|StageOut[21]~60, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_7~0\, U_VGA|Div6|auto_generated|divider|divider|op_7~0, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_7~2\, U_VGA|Div6|auto_generated|divider|divider|op_7~2, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_7~5\, U_VGA|Div6|auto_generated|divider|divider|op_7~5, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_7~6\, U_VGA|Div6|auto_generated|divider|divider|op_7~6, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[34]~93\, U_VGA|Div7|auto_generated|divider|divider|StageOut[34]~93, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[34]~85\, U_VGA|Div7|auto_generated|divider|divider|StageOut[34]~85, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[33]~86\, U_VGA|Div7|auto_generated|divider|divider|StageOut[33]~86, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[33]~99\, U_VGA|Div7|auto_generated|divider|divider|StageOut[33]~99, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[32]~88\, U_VGA|Div7|auto_generated|divider|divider|StageOut[32]~88, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|StageOut[32]~87\, U_VGA|Div7|auto_generated|divider|divider|StageOut[32]~87, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_8~1\, U_VGA|Div7|auto_generated|divider|divider|op_8~1, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_8~3\, U_VGA|Div7|auto_generated|divider|divider|op_8~3, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_8~5\, U_VGA|Div7|auto_generated|divider|divider|op_8~5, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_8~7\, U_VGA|Div7|auto_generated|divider|divider|op_8~7, top_level, 1
instance = comp, \U_VGA|Div7|auto_generated|divider|divider|op_8~8\, U_VGA|Div7|auto_generated|divider|divider|op_8~8, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[25]~68\, U_VGA|Div6|auto_generated|divider|divider|StageOut[25]~68, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[25]~62\, U_VGA|Div6|auto_generated|divider|divider|StageOut[25]~62, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|StageOut[24]~63\, U_VGA|Div6|auto_generated|divider|divider|StageOut[24]~63, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_8~1\, U_VGA|Div6|auto_generated|divider|divider|op_8~1, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_8~3\, U_VGA|Div6|auto_generated|divider|divider|op_8~3, top_level, 1
instance = comp, \U_VGA|Div6|auto_generated|divider|divider|op_8~4\, U_VGA|Div6|auto_generated|divider|divider|op_8~4, top_level, 1
instance = comp, \U_VGA|Mux30~0\, U_VGA|Mux30~0, top_level, 1
instance = comp, \U_VGA|red~48\, U_VGA|red~48, top_level, 1
instance = comp, \U_VGA|Add32~1\, U_VGA|Add32~1, top_level, 1
instance = comp, \U_VGA|Add32~2\, U_VGA|Add32~2, top_level, 1
instance = comp, \U_VGA|Add32~4\, U_VGA|Add32~4, top_level, 1
instance = comp, \U_VGA|Add32~6\, U_VGA|Add32~6, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_4~0\, U_VGA|Div8|auto_generated|divider|divider|op_4~0, top_level, 1
instance = comp, \U_VGA|Add32~8\, U_VGA|Add32~8, top_level, 1
instance = comp, \U_VGA|Add32~10\, U_VGA|Add32~10, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_2~0\, U_VGA|Div8|auto_generated|divider|divider|op_2~0, top_level, 1
instance = comp, \U_VGA|Add32~12\, U_VGA|Add32~12, top_level, 1
instance = comp, \U_VGA|Add32~14\, U_VGA|Add32~14, top_level, 1
instance = comp, \U_VGA|Add32~16\, U_VGA|Add32~16, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[3]~49\, U_VGA|Div8|auto_generated|divider|divider|StageOut[3]~49, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_1~0\, U_VGA|Div8|auto_generated|divider|divider|op_1~0, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_1~2\, U_VGA|Div8|auto_generated|divider|divider|op_1~2, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[4]~48\, U_VGA|Div8|auto_generated|divider|divider|StageOut[4]~48, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_1~5\, U_VGA|Div8|auto_generated|divider|divider|op_1~5, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_1~6\, U_VGA|Div8|auto_generated|divider|divider|op_1~6, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[7]~51\, U_VGA|Div8|auto_generated|divider|divider|StageOut[7]~51, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[7]~50\, U_VGA|Div8|auto_generated|divider|divider|StageOut[7]~50, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[6]~52\, U_VGA|Div8|auto_generated|divider|divider|StageOut[6]~52, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[6]~53\, U_VGA|Div8|auto_generated|divider|divider|StageOut[6]~53, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_2~2\, U_VGA|Div8|auto_generated|divider|divider|op_2~2, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_2~5\, U_VGA|Div8|auto_generated|divider|divider|op_2~5, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_2~6\, U_VGA|Div8|auto_generated|divider|divider|op_2~6, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[10]~54\, U_VGA|Div8|auto_generated|divider|divider|StageOut[10]~54, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[10]~71\, U_VGA|Div8|auto_generated|divider|divider|StageOut[10]~71, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[9]~55\, U_VGA|Div8|auto_generated|divider|divider|StageOut[9]~55, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[9]~56\, U_VGA|Div8|auto_generated|divider|divider|StageOut[9]~56, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_3~0\, U_VGA|Div8|auto_generated|divider|divider|op_3~0, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_3~2\, U_VGA|Div8|auto_generated|divider|divider|op_3~2, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_3~5\, U_VGA|Div8|auto_generated|divider|divider|op_3~5, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_3~6\, U_VGA|Div8|auto_generated|divider|divider|op_3~6, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[13]~72\, U_VGA|Div8|auto_generated|divider|divider|StageOut[13]~72, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[13]~57\, U_VGA|Div8|auto_generated|divider|divider|StageOut[13]~57, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[12]~58\, U_VGA|Div8|auto_generated|divider|divider|StageOut[12]~58, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[12]~59\, U_VGA|Div8|auto_generated|divider|divider|StageOut[12]~59, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_4~2\, U_VGA|Div8|auto_generated|divider|divider|op_4~2, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_4~5\, U_VGA|Div8|auto_generated|divider|divider|op_4~5, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_4~6\, U_VGA|Div8|auto_generated|divider|divider|op_4~6, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[16]~73\, U_VGA|Div8|auto_generated|divider|divider|StageOut[16]~73, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[16]~60\, U_VGA|Div8|auto_generated|divider|divider|StageOut[16]~60, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[15]~61\, U_VGA|Div8|auto_generated|divider|divider|StageOut[15]~61, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[15]~62\, U_VGA|Div8|auto_generated|divider|divider|StageOut[15]~62, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_5~0\, U_VGA|Div8|auto_generated|divider|divider|op_5~0, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_5~2\, U_VGA|Div8|auto_generated|divider|divider|op_5~2, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_5~5\, U_VGA|Div8|auto_generated|divider|divider|op_5~5, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_5~6\, U_VGA|Div8|auto_generated|divider|divider|op_5~6, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[19]~74\, U_VGA|Div8|auto_generated|divider|divider|StageOut[19]~74, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[19]~63\, U_VGA|Div8|auto_generated|divider|divider|StageOut[19]~63, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[18]~65\, U_VGA|Div8|auto_generated|divider|divider|StageOut[18]~65, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[18]~64\, U_VGA|Div8|auto_generated|divider|divider|StageOut[18]~64, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_6~0\, U_VGA|Div8|auto_generated|divider|divider|op_6~0, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_6~2\, U_VGA|Div8|auto_generated|divider|divider|op_6~2, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_6~5\, U_VGA|Div8|auto_generated|divider|divider|op_6~5, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_6~6\, U_VGA|Div8|auto_generated|divider|divider|op_6~6, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[22]~75\, U_VGA|Div8|auto_generated|divider|divider|StageOut[22]~75, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[22]~66\, U_VGA|Div8|auto_generated|divider|divider|StageOut[22]~66, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[21]~67\, U_VGA|Div8|auto_generated|divider|divider|StageOut[21]~67, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[21]~68\, U_VGA|Div8|auto_generated|divider|divider|StageOut[21]~68, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_7~1\, U_VGA|Div8|auto_generated|divider|divider|op_7~1, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_7~2\, U_VGA|Div8|auto_generated|divider|divider|op_7~2, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_7~5\, U_VGA|Div8|auto_generated|divider|divider|op_7~5, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_7~6\, U_VGA|Div8|auto_generated|divider|divider|op_7~6, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[25]~76\, U_VGA|Div8|auto_generated|divider|divider|StageOut[25]~76, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[25]~69\, U_VGA|Div8|auto_generated|divider|divider|StageOut[25]~69, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|StageOut[24]~70\, U_VGA|Div8|auto_generated|divider|divider|StageOut[24]~70, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_8~1\, U_VGA|Div8|auto_generated|divider|divider|op_8~1, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_8~3\, U_VGA|Div8|auto_generated|divider|divider|op_8~3, top_level, 1
instance = comp, \U_VGA|Div8|auto_generated|divider|divider|op_8~4\, U_VGA|Div8|auto_generated|divider|divider|op_8~4, top_level, 1
instance = comp, \U_VGA|Mux32~0\, U_VGA|Mux32~0, top_level, 1
instance = comp, \U_VGA|Mux32~1\, U_VGA|Mux32~1, top_level, 1
instance = comp, \U_VGA|red~26\, U_VGA|red~26, top_level, 1
instance = comp, \U_VGA|Add26~0\, U_VGA|Add26~0, top_level, 1
instance = comp, \U_VGA|Add26~2\, U_VGA|Add26~2, top_level, 1
instance = comp, \U_VGA|Add26~4\, U_VGA|Add26~4, top_level, 1
instance = comp, \U_VGA|Add26~6\, U_VGA|Add26~6, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_3~0\, U_VGA|Div5|auto_generated|divider|divider|op_3~0, top_level, 1
instance = comp, \U_VGA|Add26~8\, U_VGA|Add26~8, top_level, 1
instance = comp, \U_VGA|Add26~10\, U_VGA|Add26~10, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_1~0\, U_VGA|Div5|auto_generated|divider|divider|op_1~0, top_level, 1
instance = comp, \U_VGA|Add26~12\, U_VGA|Add26~12, top_level, 1
instance = comp, \U_VGA|Add26~14\, U_VGA|Add26~14, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[3]~49\, U_VGA|Div5|auto_generated|divider|divider|StageOut[3]~49, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_1~2\, U_VGA|Div5|auto_generated|divider|divider|op_1~2, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[4]~48\, U_VGA|Div5|auto_generated|divider|divider|StageOut[4]~48, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_1~5\, U_VGA|Div5|auto_generated|divider|divider|op_1~5, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_1~6\, U_VGA|Div5|auto_generated|divider|divider|op_1~6, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[7]~51\, U_VGA|Div5|auto_generated|divider|divider|StageOut[7]~51, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[7]~50\, U_VGA|Div5|auto_generated|divider|divider|StageOut[7]~50, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[6]~53\, U_VGA|Div5|auto_generated|divider|divider|StageOut[6]~53, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[6]~52\, U_VGA|Div5|auto_generated|divider|divider|StageOut[6]~52, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_2~0\, U_VGA|Div5|auto_generated|divider|divider|op_2~0, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_2~2\, U_VGA|Div5|auto_generated|divider|divider|op_2~2, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_2~5\, U_VGA|Div5|auto_generated|divider|divider|op_2~5, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_2~6\, U_VGA|Div5|auto_generated|divider|divider|op_2~6, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[10]~71\, U_VGA|Div5|auto_generated|divider|divider|StageOut[10]~71, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[10]~54\, U_VGA|Div5|auto_generated|divider|divider|StageOut[10]~54, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[9]~55\, U_VGA|Div5|auto_generated|divider|divider|StageOut[9]~55, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[9]~56\, U_VGA|Div5|auto_generated|divider|divider|StageOut[9]~56, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_3~2\, U_VGA|Div5|auto_generated|divider|divider|op_3~2, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_3~5\, U_VGA|Div5|auto_generated|divider|divider|op_3~5, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_3~6\, U_VGA|Div5|auto_generated|divider|divider|op_3~6, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[12]~59\, U_VGA|Div5|auto_generated|divider|divider|StageOut[12]~59, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[12]~58\, U_VGA|Div5|auto_generated|divider|divider|StageOut[12]~58, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_4~0\, U_VGA|Div5|auto_generated|divider|divider|op_4~0, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_4~2\, U_VGA|Div5|auto_generated|divider|divider|op_4~2, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[13]~57\, U_VGA|Div5|auto_generated|divider|divider|StageOut[13]~57, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[13]~72\, U_VGA|Div5|auto_generated|divider|divider|StageOut[13]~72, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_4~5\, U_VGA|Div5|auto_generated|divider|divider|op_4~5, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_4~6\, U_VGA|Div5|auto_generated|divider|divider|op_4~6, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[16]~60\, U_VGA|Div5|auto_generated|divider|divider|StageOut[16]~60, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[16]~73\, U_VGA|Div5|auto_generated|divider|divider|StageOut[16]~73, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[15]~61\, U_VGA|Div5|auto_generated|divider|divider|StageOut[15]~61, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[15]~62\, U_VGA|Div5|auto_generated|divider|divider|StageOut[15]~62, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_5~0\, U_VGA|Div5|auto_generated|divider|divider|op_5~0, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_5~2\, U_VGA|Div5|auto_generated|divider|divider|op_5~2, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_5~5\, U_VGA|Div5|auto_generated|divider|divider|op_5~5, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_5~6\, U_VGA|Div5|auto_generated|divider|divider|op_5~6, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[18]~64\, U_VGA|Div5|auto_generated|divider|divider|StageOut[18]~64, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[18]~65\, U_VGA|Div5|auto_generated|divider|divider|StageOut[18]~65, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_6~0\, U_VGA|Div5|auto_generated|divider|divider|op_6~0, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_6~2\, U_VGA|Div5|auto_generated|divider|divider|op_6~2, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[19]~63\, U_VGA|Div5|auto_generated|divider|divider|StageOut[19]~63, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[19]~74\, U_VGA|Div5|auto_generated|divider|divider|StageOut[19]~74, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_6~5\, U_VGA|Div5|auto_generated|divider|divider|op_6~5, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_6~6\, U_VGA|Div5|auto_generated|divider|divider|op_6~6, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[22]~66\, U_VGA|Div5|auto_generated|divider|divider|StageOut[22]~66, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[22]~75\, U_VGA|Div5|auto_generated|divider|divider|StageOut[22]~75, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[21]~67\, U_VGA|Div5|auto_generated|divider|divider|StageOut[21]~67, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[21]~68\, U_VGA|Div5|auto_generated|divider|divider|StageOut[21]~68, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_7~1\, U_VGA|Div5|auto_generated|divider|divider|op_7~1, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_7~2\, U_VGA|Div5|auto_generated|divider|divider|op_7~2, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_7~5\, U_VGA|Div5|auto_generated|divider|divider|op_7~5, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_7~6\, U_VGA|Div5|auto_generated|divider|divider|op_7~6, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[25]~76\, U_VGA|Div5|auto_generated|divider|divider|StageOut[25]~76, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[25]~69\, U_VGA|Div5|auto_generated|divider|divider|StageOut[25]~69, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|StageOut[24]~70\, U_VGA|Div5|auto_generated|divider|divider|StageOut[24]~70, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_8~1\, U_VGA|Div5|auto_generated|divider|divider|op_8~1, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_8~3\, U_VGA|Div5|auto_generated|divider|divider|op_8~3, top_level, 1
instance = comp, \U_VGA|Div5|auto_generated|divider|divider|op_8~4\, U_VGA|Div5|auto_generated|divider|divider|op_8~4, top_level, 1
instance = comp, \U_VGA|red~18\, U_VGA|red~18, top_level, 1
instance = comp, \U_VGA|draw~37\, U_VGA|draw~37, top_level, 1
instance = comp, \U_VGA|draw~36\, U_VGA|draw~36, top_level, 1
instance = comp, \U_VGA|draw~38\, U_VGA|draw~38, top_level, 1
instance = comp, \U_VGA|draw~40\, U_VGA|draw~40, top_level, 1
instance = comp, \U_VGA|draw~42\, U_VGA|draw~42, top_level, 1
instance = comp, \U_VGA|red~19\, U_VGA|red~19, top_level, 1
instance = comp, \U_VGA|red~20\, U_VGA|red~20, top_level, 1
instance = comp, \U_VGA|red~21\, U_VGA|red~21, top_level, 1
instance = comp, \U_VGA|red~30\, U_VGA|red~30, top_level, 1
instance = comp, \U_VGA|red~31\, U_VGA|red~31, top_level, 1
instance = comp, \U_VGA|red~32\, U_VGA|red~32, top_level, 1
instance = comp, \U_VGA|red~27\, U_VGA|red~27, top_level, 1
instance = comp, \U_VGA|red~28\, U_VGA|red~28, top_level, 1
instance = comp, \U_VGA|red~29\, U_VGA|red~29, top_level, 1
instance = comp, \U_VGA|red~13\, U_VGA|red~13, top_level, 1
instance = comp, \U_VGA|red~33\, U_VGA|red~33, top_level, 1
instance = comp, \U_VGA|Mux34~0\, U_VGA|Mux34~0, top_level, 1
instance = comp, \U_VGA|Mux34~1\, U_VGA|Mux34~1, top_level, 1
instance = comp, \U_VGA|red~34\, U_VGA|red~34, top_level, 1
instance = comp, \U_VGA|red~35\, U_VGA|red~35, top_level, 1
instance = comp, \U_VGA|red~36\, U_VGA|red~36, top_level, 1
instance = comp, \U_VGA|red~37\, U_VGA|red~37, top_level, 1
instance = comp, \U_VGA|red~38\, U_VGA|red~38, top_level, 1
instance = comp, \U_VGA|red~15\, U_VGA|red~15, top_level, 1
instance = comp, \U_VGA|red~14\, U_VGA|red~14, top_level, 1
instance = comp, \U_VGA|Equal19~0\, U_VGA|Equal19~0, top_level, 1
instance = comp, \U_VGA|Mux16~4\, U_VGA|Mux16~4, top_level, 1
instance = comp, \U_VGA|Mux16~3\, U_VGA|Mux16~3, top_level, 1
instance = comp, \U_VGA|Mux16~0\, U_VGA|Mux16~0, top_level, 1
instance = comp, \U_VGA|WideOr9~0\, U_VGA|WideOr9~0, top_level, 1
instance = comp, \U_VGA|WideOr9~2\, U_VGA|WideOr9~2, top_level, 1
instance = comp, \U_VGA|WideNor2~0\, U_VGA|WideNor2~0, top_level, 1
instance = comp, \U_VGA|WideNor2~1\, U_VGA|WideNor2~1, top_level, 1
instance = comp, \U_VGA|WideOr9~1\, U_VGA|WideOr9~1, top_level, 1
instance = comp, \U_VGA|WideOr9~3\, U_VGA|WideOr9~3, top_level, 1
instance = comp, \U_VGA|WideOr11~0\, U_VGA|WideOr11~0, top_level, 1
instance = comp, \U_VGA|WideOr11~1\, U_VGA|WideOr11~1, top_level, 1
instance = comp, \U_VGA|WideOr10~0\, U_VGA|WideOr10~0, top_level, 1
instance = comp, \U_VGA|WideOr10~1\, U_VGA|WideOr10~1, top_level, 1
instance = comp, \U_VGA|Mux16~1\, U_VGA|Mux16~1, top_level, 1
instance = comp, \U_VGA|Mux16~2\, U_VGA|Mux16~2, top_level, 1
instance = comp, \U_VGA|Mux16~5\, U_VGA|Mux16~5, top_level, 1
instance = comp, \U_VGA|Mux17~1\, U_VGA|Mux17~1, top_level, 1
instance = comp, \U_VGA|Mux17~0\, U_VGA|Mux17~0, top_level, 1
instance = comp, \U_VGA|WideOr12~0\, U_VGA|WideOr12~0, top_level, 1
instance = comp, \U_VGA|Mux17~3\, U_VGA|Mux17~3, top_level, 1
instance = comp, \U_VGA|Mux17~4\, U_VGA|Mux17~4, top_level, 1
instance = comp, \U_VGA|Mux17~2\, U_VGA|Mux17~2, top_level, 1
instance = comp, \U_VGA|Mux14~1\, U_VGA|Mux14~1, top_level, 1
instance = comp, \U_VGA|Mux14~2\, U_VGA|Mux14~2, top_level, 1
instance = comp, \U_VGA|Mux14~0\, U_VGA|Mux14~0, top_level, 1
instance = comp, \U_VGA|Mux14~3\, U_VGA|Mux14~3, top_level, 1
instance = comp, \U_VGA|WideOr12~1\, U_VGA|WideOr12~1, top_level, 1
instance = comp, \U_VGA|WideOr12~2\, U_VGA|WideOr12~2, top_level, 1
instance = comp, \U_VGA|Mux15~1\, U_VGA|Mux15~1, top_level, 1
instance = comp, \U_VGA|Mux15~0\, U_VGA|Mux15~0, top_level, 1
instance = comp, \U_VGA|Mux15~3\, U_VGA|Mux15~3, top_level, 1
instance = comp, \U_VGA|Mux15~2\, U_VGA|Mux15~2, top_level, 1
instance = comp, \U_VGA|Mux15~4\, U_VGA|Mux15~4, top_level, 1
instance = comp, \U_VGA|Mux19~0\, U_VGA|Mux19~0, top_level, 1
instance = comp, \U_VGA|Mux19~1\, U_VGA|Mux19~1, top_level, 1
instance = comp, \U_VGA|red~16\, U_VGA|red~16, top_level, 1
instance = comp, \U_VGA|red~40\, U_VGA|red~40, top_level, 1
instance = comp, \U_VGA|red~41\, U_VGA|red~41, top_level, 1
instance = comp, \U_VGA|red~42\, U_VGA|red~42, top_level, 1
instance = comp, \U_VGA|red~44\, U_VGA|red~44, top_level, 1
instance = comp, \U_VGA|red~45\, U_VGA|red~45, top_level, 1
instance = comp, \U_VGA|red[0]~feeder\, U_VGA|red[0]~feeder, top_level, 1
instance = comp, \U_VGA|red[0]\, U_VGA|red[0], top_level, 1
instance = comp, \U_VGA|red[1]~feeder\, U_VGA|red[1]~feeder, top_level, 1
instance = comp, \U_VGA|red[1]\, U_VGA|red[1], top_level, 1
instance = comp, \U_VGA|red[2]\, U_VGA|red[2], top_level, 1
instance = comp, \U_VGA|red~46\, U_VGA|red~46, top_level, 1
instance = comp, \U_VGA|red~47\, U_VGA|red~47, top_level, 1
instance = comp, \U_VGA|red[3]\, U_VGA|red[3], top_level, 1
instance = comp, \U_VGA|green~6\, U_VGA|green~6, top_level, 1
instance = comp, \U_VGA|green~7\, U_VGA|green~7, top_level, 1
instance = comp, \U_VGA|green~8\, U_VGA|green~8, top_level, 1
instance = comp, \U_VGA|green[0]~feeder\, U_VGA|green[0]~feeder, top_level, 1
instance = comp, \U_VGA|green[0]\, U_VGA|green[0], top_level, 1
instance = comp, \U_VGA|green[1]\, U_VGA|green[1], top_level, 1
instance = comp, \U_VGA|green~9\, U_VGA|green~9, top_level, 1
instance = comp, \U_VGA|green~10\, U_VGA|green~10, top_level, 1
instance = comp, \U_VGA|green[2]~feeder\, U_VGA|green[2]~feeder, top_level, 1
instance = comp, \U_VGA|green[2]\, U_VGA|green[2], top_level, 1
instance = comp, \U_VGA|green[3]\, U_VGA|green[3], top_level, 1
instance = comp, \U_VGA|blue~0\, U_VGA|blue~0, top_level, 1
instance = comp, \U_VGA|blue~1\, U_VGA|blue~1, top_level, 1
instance = comp, \U_VGA|blue~2\, U_VGA|blue~2, top_level, 1
instance = comp, \U_VGA|blue[0]~feeder\, U_VGA|blue[0]~feeder, top_level, 1
instance = comp, \U_VGA|blue[0]\, U_VGA|blue[0], top_level, 1
instance = comp, \U_VGA|blue[1]~feeder\, U_VGA|blue[1]~feeder, top_level, 1
instance = comp, \U_VGA|blue[1]\, U_VGA|blue[1], top_level, 1
instance = comp, \U_VGA|blue~3\, U_VGA|blue~3, top_level, 1
instance = comp, \U_VGA|blue~4\, U_VGA|blue~4, top_level, 1
instance = comp, \U_VGA|blue[2]\, U_VGA|blue[2], top_level, 1
instance = comp, \U_VGA|blue[3]\, U_VGA|blue[3], top_level, 1
instance = comp, \U_VGA|sync|h_sync~0\, U_VGA|sync|h_sync~0, top_level, 1
instance = comp, \U_VGA|sync|h_sync~1\, U_VGA|sync|h_sync~1, top_level, 1
instance = comp, \U_VGA|sync|v_sync~1\, U_VGA|sync|v_sync~1, top_level, 1
instance = comp, \U_VGA|sync|v_sync~0\, U_VGA|sync|v_sync~0, top_level, 1
instance = comp, \U_VGA|sync|v_sync~2\, U_VGA|sync|v_sync~2, top_level, 1
instance = comp, \switch[4]~input\, switch[4]~input, top_level, 1
instance = comp, \switch[5]~input\, switch[5]~input, top_level, 1
instance = comp, \switch[6]~input\, switch[6]~input, top_level, 1
instance = comp, \switch[7]~input\, switch[7]~input, top_level, 1
instance = comp, \switch[8]~input\, switch[8]~input, top_level, 1
instance = comp, \switch[9]~input\, switch[9]~input, top_level, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, top_level, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, top_level, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, top_level, 1
