{"vcs1":{"timestamp_begin":1711618883.817875291, "rt":1.17, "ut":0.19, "st":0.19}}
{"vcselab":{"timestamp_begin":1711618885.058965049, "rt":0.89, "ut":0.30, "st":0.13}}
{"link":{"timestamp_begin":1711618886.015353354, "rt":0.40, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711618883.238743861}
{"VCS_COMP_START_TIME": 1711618883.238743861}
{"VCS_COMP_END_TIME": 1711618887.749862663}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215176}}
