$date
	Mon Dec  5 15:52:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top_fifo $end
$var wire 8 ! status [7:0] $end
$var wire 1 " full $end
$var wire 1 # err_write $end
$var wire 1 $ err_read $end
$var wire 1 % empty $end
$var wire 32 & data_read [31:0] $end
$var reg 1 ' clk $end
$var reg 32 ( data_write [31:0] $end
$var reg 1 ) read $end
$var reg 1 * reset $end
$var reg 1 + write $end
$var integer 32 , delay [31:0] $end
$var integer 32 - period [31:0] $end
$var integer 32 . seed [31:0] $end
$scope module top_fifo_inst $end
$var wire 1 ' clk $end
$var wire 32 / data_read [31:0] $end
$var wire 32 0 data_write [31:0] $end
$var wire 1 $ err_read $end
$var wire 1 # err_write $end
$var wire 1 ) read $end
$var wire 1 * reset $end
$var wire 1 + write $end
$var wire 1 " full $end
$var wire 1 % empty $end
$var reg 8 1 cnt_read [7:0] $end
$var reg 8 2 cnt_write [7:0] $end
$var reg 8 3 status [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 4 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4
b0 3
b0 2
b0 1
b0 0
bx /
b10 .
b110 -
b101 ,
0+
0*
0)
b0 (
0'
bx &
1%
0$
0#
0"
b0 !
$end
#3000
1'
#5000
1*
b0 4
#6000
0'
#9000
1'
#10000
1$
1)
#12000
0'
#15000
1'
#18000
1+
0'
#21000
b0 &
b0 /
b1 2
1'
#23000
b10000000000000100001110000000000 (
b10000000000000100001110000000000 0
b1 4
b100001101110011011 .
#24000
0'
#27000
b10 2
1'
#28000
0$
0)
#30000
0'
#33000
b11 2
0%
b1 !
b1 3
1'
#36000
0+
0'
#39000
1'
#41000
b10111000101100011111110001110001 (
b10111000101100011111110001110001 0
b10 4
b111000101100011111101000100000 .
#42000
0'
#45000
1'
#46000
1)
#48000
0'
#51000
1$
1%
b0 !
b0 3
b10000000000000100001110000000000 &
b10000000000000100001110000000000 /
b1 1
1'
#54000
1+
0'
#57000
b100 2
1'
#59000
b11101010010110001110110011010100 (
b11101010010110001110110011010100 0
b11 4
b1101010010110001110101110100001 .
#60000
0'
#63000
b101 2
1'
#64000
0$
0)
#66000
0'
#69000
b110 2
0%
b1 !
b1 3
1'
#72000
0+
0'
#75000
1'
#77000
b11000110011001101111100110001 (
b11000110011001101111100110001 0
b100 4
b10011000110011001101110011101110 .
#78000
0'
#81000
1'
#82000
1)
#84000
0'
#87000
1$
1%
b0 !
b0 3
b10 1
1'
#90000
1+
0'
#93000
b111 2
1'
#95000
b100000001100110000001101000000 (
b100000001100110000001101000000 0
b101 4
b10100000001100110000000010010111 .
#96000
0'
#99000
b1000 2
1'
#100000
0$
0)
#102000
0'
#105000
b1001 2
0%
b1 !
b1 3
1'
#108000
0+
0'
#111000
1'
#113000
b1100000011101100010010111000000 (
b1100000011101100010010111000000 0
b110 4
b11100000011101100010001111101100 .
#114000
0'
#117000
1'
#118000
1)
#120000
0'
#123000
1$
1%
b0 !
b0 3
b10111000101100011111110001110001 &
b10111000101100011111110001110001 /
b11 1
1'
#126000
1+
0'
#129000
b1010 2
1'
#131000
b1100010010110011100000111000100 (
b1100010010110011100000111000100 0
b111 4
b11100010010110011011111111111101 .
#132000
0'
#135000
b1011 2
1'
#136000
0$
0)
#138000
0'
#141000
b1100 2
0%
b1 !
b1 3
1'
#144000
0+
0'
#147000
1'
#149000
b10000100110111001100100100001 (
b10000100110111001100100100001 0
b1000 4
b10010000100110111001011010011010 .
#150000
0'
#153000
1'
#154000
1)
#156000
0'
#159000
1$
1%
b0 !
b0 3
b11101010010110001110110011010100 &
b11101010010110001110110011010100 /
b100 1
1'
#162000
1+
0'
#165000
b1101 2
1'
#167000
b11001001110101110110110010010011 (
b11001001110101110110110010010011 0
b1001 4
b1001001110101110110101101010011 .
#168000
0'
#171000
b1110 2
1'
#172000
0$
0)
#174000
0'
#177000
b1111 2
0%
b1 !
b1 3
1'
#180000
0+
0'
#183000
1'
#185000
b11111101010001110010101011111010 (
b11111101010001110010101011111010 0
b1010 4
b1111101010001110010100001111000 .
