$date
	Sun Nov 24 21:22:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BR_tb $end
$var wire 32 ! rd2_tb [31:0] $end
$var wire 32 " rd1_tb [31:0] $end
$var parameter 32 # DURATION $end
$var reg 5 $ a1_tb [4:0] $end
$var reg 5 % a2_tb [4:0] $end
$var reg 5 & a3_tb [4:0] $end
$var reg 1 ' clk $end
$var reg 32 ( wd3_tb [31:0] $end
$var reg 1 ) we_tb $end
$scope module UUT $end
$var wire 5 * a1 [4:0] $end
$var wire 5 + a2 [4:0] $end
$var wire 5 , a3 [4:0] $end
$var wire 1 ' clk $end
$var wire 32 - wd3 [31:0] $end
$var wire 1 ) we $end
$var wire 32 . rd2 [31:0] $end
$var wire 32 / rd1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b0 /
bx .
b0 -
b0 ,
b1 +
b0 *
0)
b0 (
0'
b0 &
b1 %
b0 $
b0 "
bx !
$end
#50000
1'
#100000
0'
1)
b10100101101001011010010110100101 (
b10100101101001011010010110100101 -
#150000
1'
#200000
0'
#250000
1'
#300000
0'
b11011110101011011011111011101111 (
b11011110101011011011111011101111 -
b1 &
b1 ,
#350000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 .
1'
#400000
0'
#450000
1'
#500000
0'
b11111111111111111111111111111111 (
b11111111111111111111111111111111 -
b10 &
b10 ,
#550000
1'
#600000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 .
b11011110101011011011111011101111 "
b11011110101011011011111011101111 /
0'
b10 %
b10 +
b1 $
b1 *
#650000
1'
#700000
0'
0)
b11110110111110100101111100001111 (
b11110110111110100101111100001111 -
#750000
1'
#800000
0'
#850000
1'
#900000
0'
#950000
1'
#1000000
0'
#1050000
1'
#1100000
0'
#1150000
1'
#1200000
0'
#1250000
1'
#1300000
0'
#1350000
1'
#1400000
0'
#1450000
1'
#1500000
0'
#1550000
1'
#1600000
0'
#1650000
1'
#1700000
0'
#1750000
1'
#1800000
0'
#1850000
1'
#1900000
0'
