Release 14.2 - xst P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to temp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 

Reading constraint file lab.xcf.
XCF parsing done.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Synthesis Constraint File          : lab.xcf

---- Target Parameters
Output File Name                   : "lab"
Output Format                      : NGC
Target Device                      : xc5vlx110t-ff1136-2

---- Source Options
Top Module Name                    : mips_core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : lab.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "src/exception_unit.v" in library work
Compiling verilog include file "src/mips_defines.vh"
Compiling verilog file "src/mips_core.v" in library work
Compiling verilog include file "src/mips_defines.vh"
Compiling verilog include file "src/internal_defines.vh"
Module <exception_unit> compiled
Module <mips_core> compiled
Module <mips_ALU> compiled
Module <register> compiled
Module <shift_reg> compiled
Module <adder> compiled
Module <mux2_1> compiled
Module <mux4_1> compiled
Module <add_const> compiled
Module <memdecoder> compiled
Compiling verilog file "src/mips_decode.v" in library work
Compiling verilog include file "src/mips_defines.vh"
Compiling verilog include file "src/internal_defines.vh"
Module <memLoader> compiled
Compiling verilog file "src/mips_mem.v" in library work
Module <mips_decode> compiled
Compiling verilog file "src/regfile.v" in library work
Module <mips_mem> compiled
Compiling verilog file "src/syscall_unit.v" in library work
Compiling verilog include file "src/mips_defines.vh"
Module <regfile> compiled
Compiling verilog file "src/testbench.v" in library work
Module <syscall_unit> compiled
Module <testbench> compiled
Module <clock> compiled
No errors in compilation
Analysis of file <"lab.prj"> succeeded.
 

Reading constraint file lab.xcf.
XCF parsing done.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mips_core> in library <work> with parameters.
	text_start = "00000000010000000000000000000000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000010000000000000000000000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <mux4_1> in library <work> with parameters.
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000010000000000000000000100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <mux2_1> in library <work> with parameters.
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <add_const> in library <work> with parameters.
	add_value = "00000000000000000000000000000100"

Analyzing hierarchy for module <memLoader> in library <work>.

Analyzing hierarchy for module <mips_decode> in library <work>.

Analyzing hierarchy for module <regfile> in library <work>.

Analyzing hierarchy for module <mux4_1> in library <work> with parameters.
	width = "00000000000000000000000000000101"

Analyzing hierarchy for module <memdecoder> in library <work>.

Analyzing hierarchy for module <mips_ALU> in library <work>.

Analyzing hierarchy for module <shift_reg> in library <work>.

Analyzing hierarchy for module <exception_unit> in library <work>.

Analyzing hierarchy for module <syscall_unit> in library <work>.

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000100000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mips_core>.
	text_start = 32'b00000000010000000000000000000000
Module <mips_core> is correct for synthesis.
 
Analyzing module <register.1> in library <work>.
	reset_value = 32'b00000000010000000000000000000000
	width = 32'sb00000000000000000000000000100000
Module <register.1> is correct for synthesis.
 
Analyzing module <mux4_1.1> in library <work>.
	width = 32'sb00000000000000000000000000100000
Module <mux4_1.1> is correct for synthesis.
 
Analyzing module <register.2> in library <work>.
	reset_value = 32'b00000000010000000000000000000100
	width = 32'sb00000000000000000000000000100000
Module <register.2> is correct for synthesis.
 
Analyzing module <mux2_1> in library <work>.
	width = 32'sb00000000000000000000000000100000
Module <mux2_1> is correct for synthesis.
 
Analyzing module <add_const> in library <work>.
	add_value = 32'sb00000000000000000000000000000100
Module <add_const> is correct for synthesis.
 
Analyzing module <memLoader> in library <work>.
Module <memLoader> is correct for synthesis.
 
Analyzing module <mips_decode> in library <work>.
Module <mips_decode> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
Analyzing module <mux4_1.2> in library <work>.
	width = 32'sb00000000000000000000000000000101
Module <mux4_1.2> is correct for synthesis.
 
Analyzing module <memdecoder> in library <work>.
Module <memdecoder> is correct for synthesis.
 
Analyzing module <mips_ALU> in library <work>.
Module <mips_ALU> is correct for synthesis.
 
Analyzing module <shift_reg> in library <work>.
Module <shift_reg> is correct for synthesis.
 
Analyzing module <exception_unit> in library <work>.
Module <exception_unit> is correct for synthesis.
 
Analyzing module <syscall_unit> in library <work>.
Module <syscall_unit> is correct for synthesis.
 
Analyzing module <register.3> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000000001
Module <register.3> is correct for synthesis.
 
Analyzing module <register.4> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000100000
Module <register.4> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <regfile> has a constant value of 100000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <register_1>.
    Related source file is "src/mips_core.v".
    Found 32-bit register for signal <q>.
Unit <register_1> synthesized.


Synthesizing Unit <mux4_1_1>.
    Related source file is "src/mips_core.v".
Unit <mux4_1_1> synthesized.


Synthesizing Unit <register_2>.
    Related source file is "src/mips_core.v".
    Found 32-bit register for signal <q>.
Unit <register_2> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "src/mips_core.v".
Unit <mux2_1> synthesized.


Synthesizing Unit <add_const>.
    Related source file is "src/mips_core.v".
    Found 32-bit adder for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_const> synthesized.


Synthesizing Unit <memLoader>.
    Related source file is "src/mips_core.v".
    Found 2-bit comparator greater for signal <dataOut$cmp_gt0000> created at line 552.
    Summary:
	inferred   1 Comparator(s).
Unit <memLoader> synthesized.


Synthesizing Unit <mips_decode>.
    Related source file is "src/mips_decode.v".
    Found 4x5-bit ROM for signal <$rom0000>.
    Found 32x1-bit ROM for signal <ctrl_we$mux0000>.
    Summary:
	inferred   2 ROM(s).
Unit <mips_decode> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "src/regfile.v".
WARNING:Xst:647 - Input <halted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 54.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 55.
    Found 1024-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <regfile> synthesized.


Synthesizing Unit <mux4_1_2>.
    Related source file is "src/mips_core.v".
Unit <mux4_1_2> synthesized.


Synthesizing Unit <memdecoder>.
    Related source file is "src/mips_core.v".
    Found 2-bit comparator greater for signal <memOut$cmp_gt0000> created at line 499.
    Summary:
	inferred   1 Comparator(s).
Unit <memdecoder> synthesized.


Synthesizing Unit <mips_ALU>.
    Related source file is "src/mips_core.v".
WARNING:Xst:737 - Found 32-bit latch for signal <alu__out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit addsub for signal <alu__out$addsub0000>.
    Found 32-bit comparator equal for signal <alu__out$cmp_eq0000> created at line 309.
    Found 32-bit comparator greatequal for signal <alu__out$cmp_ge0000> created at line 312.
    Found 32-bit comparator greater for signal <alu__out$cmp_gt0000> created at line 314.
    Found 32-bit comparator lessequal for signal <alu__out$cmp_le0000> created at line 311.
    Found 32-bit comparator less for signal <alu__out$cmp_lt0000> created at line 307.
    Found 32-bit comparator less for signal <alu__out$cmp_lt0001> created at line 308.
    Found 32-bit comparator not equal for signal <alu__out$cmp_ne0000> created at line 310.
    Found 32-bit 14-to-1 multiplexer for signal <alu__out$mux0001>.
    Found 32-bit xor2 for signal <alu__out$xor0000> created at line 306.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <mips_ALU> synthesized.


Synthesizing Unit <shift_reg>.
    Related source file is "src/mips_core.v".
    Found 32-bit shifter logical left for signal <q$shift0000> created at line 369.
    Found 32-bit shifter arithmetic right for signal <q$shift0001> created at line 371.
    Found 32-bit shifter logical right for signal <q$shift0002> created at line 373.
    Summary:
	inferred   3 Combinational logic shifter(s).
Unit <shift_reg> synthesized.


Synthesizing Unit <exception_unit>.
    Related source file is "src/exception_unit.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <exception_unit> synthesized.


Synthesizing Unit <syscall_unit>.
    Related source file is "src/syscall_unit.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <syscall_unit> synthesized.


Synthesizing Unit <register_3>.
    Related source file is "src/mips_core.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <register_3> synthesized.


Synthesizing Unit <register_4>.
    Related source file is "src/mips_core.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <register_4> synthesized.


Synthesizing Unit <mips_core>.
    Related source file is "src/mips_core.v".
WARNING:Xst:647 - Input <mem_excpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <load_epc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <load_bva_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <epc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcd_se_mem_offset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcd_funct1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcd_code> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcd_bczft> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cause> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bad_v_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <$add0000> created at line 111.
    Found 2-bit comparator greater for signal <$cmp_gt0000> created at line 115.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <mips_core> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <EPCReg> of the block <register_4> are unconnected in block <mips_core>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <CauseReg> of the block <register_4> are unconnected in block <mips_core>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <BadVAddrReg> of the block <register_4> are unconnected in block <mips_core>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x1-bit ROM                                          : 1
 4x5-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
# Registers                                            : 35
 1-bit register                                        : 1
 32-bit register                                       : 34
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 10
 2-bit comparator greater                              : 3
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 3
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 32-to-1 multiplexer                            : 2
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <mem_0_31> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_30> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_29> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_28> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_27> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_26> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_25> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_24> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_23> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_22> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_21> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_20> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_19> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_18> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_17> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_16> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_15> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_14> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_13> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_12> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_11> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_10> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_9> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_8> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_7> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_6> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_5> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_4> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_3> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_2> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_1> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_0_0> (without init value) has a constant value of 0 in block <file>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x1-bit ROM                                          : 1
 4x5-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
# Registers                                            : 1089
 Flip-Flops                                            : 1089
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 10
 2-bit comparator greater                              : 3
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 65
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 14-to-1 multiplexer                            : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mem_0_31> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_30> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_29> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_28> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_27> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_26> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_25> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_24> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_23> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_22> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_21> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_20> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_19> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_18> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_17> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_16> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_15> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_14> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_13> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_12> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_11> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_10> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_9> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_8> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_7> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_6> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_5> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_4> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_3> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_2> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_1> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_0_0> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mips_core> ...

Optimizing unit <regfile> ...

Optimizing unit <shift_reg> ...

Optimizing unit <register_4> ...

Optimizing unit <mips_ALU> ...

Mapping all equations...
Annotating constraints using XCF file 'lab.xcf'
XCF parsing done.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips_core, actual ratio is 3.
INFO:Xst:2260 - The FF/Latch <PCReg2/q_0> in Unit <mips_core> is equivalent to the following FF/Latch : <PCReg/q_0> 
INFO:Xst:2260 - The FF/Latch <PCReg2/q_1> in Unit <mips_core> is equivalent to the following FF/Latch : <PCReg/q_1> 
INFO:Xst:2261 - The FF/Latch <PCReg2/q_0> in Unit <mips_core> is equivalent to the following FF/Latch, which will be removed : <PCReg/q_0> 
INFO:Xst:2261 - The FF/Latch <PCReg2/q_1> in Unit <mips_core> is equivalent to the following FF/Latch, which will be removed : <PCReg/q_1> 
FlipFlop PCReg/q_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop PCReg/q_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop PCReg/q_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop PCReg/q_28 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_31 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_30 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_29 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_28 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_27 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_26 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_25 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_24 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_23 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_22 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_21 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_20 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_19 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_18 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_17 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_16 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch ALU/alu__out_2 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1059
 Flip-Flops                                            : 1059

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab.ngr
Top Level Output File Name         : lab
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 165

Cell Usage :
# BELS                             : 2022
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 29
#      LUT2                        : 38
#      LUT3                        : 40
#      LUT4                        : 221
#      LUT5                        : 163
#      LUT6                        : 1073
#      MUXCY                       : 177
#      MUXF7                       : 153
#      VCC                         : 1
#      XORCY                       : 122
# FlipFlops/Latches                : 1121
#      FDC                         : 1
#      FDCE                        : 1055
#      FDPE                        : 3
#      LD                          : 62
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 163
#      IBUF                        : 66
#      OBUF                        : 97
# Others                           : 1
#      TIMESPEC                    : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1061  out of  69120     1%  
 Number of Slice LUTs:                 1568  out of  69120     2%  
    Number used as Logic:              1568  out of  69120     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1792
   Number with an unused Flip Flop:     731  out of   1792    40%  
   Number with an unused LUT:           224  out of   1792    12%  
   Number of fully used LUT-FF pairs:   837  out of   1792    46%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                         165
 Number of bonded IOBs:                 164  out of    640    25%  
    IOB Flip Flops/Latches:              60

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+-------------------------+-------+
Clock Signal                                | Clock buffer(FF name)   | Load  |
--------------------------------------------+-------------------------+-------+
clk                                         | BUFGP                   | 1059  |
ALU/alu__out_or00011(ALU/alu__out_or00011:O)| BUFG(*)(ALU/alu__out_31)| 62    |
--------------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------+------------------------+-------+
Control Signal                                        | Buffer(FF name)        | Load  |
------------------------------------------------------+------------------------+-------+
file/rst_b_inv321_INV_0_1(file/rst_b_inv321_INV_0_1:O)| NONE(Halt/q_0)         | 355   |
Halt/rst_b_inv(file/rst_b_inv321_INV_0:O)             | NONE(file/mem_10_0)    | 352   |
file/rst_b_inv321_INV_0_2(file/rst_b_inv321_INV_0_2:O)| NONE(file/mem_20_0)    | 352   |
------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.539ns (Maximum Frequency: 132.636MHz)
   Minimum input arrival time before clock: 8.540ns
   Maximum output required time after clock: 6.431ns
   Maximum combinational path delay: 6.951ns

=========================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 25 nS HIGH 12.500 nS
  Clock period: 7.539ns (frequency: 132.636MHz)
  Total number of paths / destination ports: 2692019 / 1125
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  17.483ns
  Source:               file/mem_26_31 (FF)
  Destination:          file/mem_2_30 (FF)
  Data Path Delay:      7.539ns (Levels of Logic = 9)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 25.000ns

  Data Path: file/mem_26_31 (FF) to file/mem_2_30 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.396   0.823  file/mem_26_31 (file/mem_26_31)
     LUT6:I1->O            1   0.086   0.819  file/mux56_81 (file/mux56_81)
     LUT6:I1->O            1   0.086   0.000  file/mux56_3 (file/mux56_3)
     MUXF7:I1->O           1   0.214   0.901  file/mux56_2_f7 (file/_varindex0001<31>)
     LUT6:I0->O            5   0.086   0.680  file/rt_data<31>1 (rt_data<31>)
     LUT5:I1->O           16   0.086   0.888  shiftMux/out<31>1 (shift_data<31>)
     LUT6:I1->O            1   0.086   0.901  writeData/out<30>227 (writeData/out<30>227)
     LUT6:I0->O            1   0.086   0.819  writeData/out<30>263 (writeData/out<30>263)
     LUT5:I0->O            1   0.086   0.412  writeData/out<30>348_SW0 (N451)
     LUT6:I5->O           31   0.086   0.000  writeData/out<30>348 (rd_data<30>)
     FDCE:D                   -0.022          file/mem_2_30
    ----------------------------------------
    Total                      7.539ns (1.298ns logic, 6.241ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: TS_ID = MAXDELAY FROM TIMEGRP "IIN" TO TIMEGRP "DOUT" 10 nS
  Total number of paths / destination ports: 2003 / 36
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  3.049ns
  Source:               inst<16> (PAD)
  Destination:          mem_data_in<31> (PAD)
  Data Path Delay:      6.951ns (Levels of Logic = 7)

  Data Path: inst<16> (PAD) to mem_data_in<31> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           264   0.694   1.045  inst_16_IBUF (inst_16_IBUF)
     LUT6:I0->O            1   0.086   0.819  file/mux56_81 (file/mux56_81)
     LUT6:I1->O            1   0.086   0.000  file/mux56_3 (file/mux56_3)
     MUXF7:I1->O           1   0.214   0.901  file/mux56_2_f7 (file/_varindex0001<31>)
     LUT6:I0->O            5   0.086   0.505  file/rt_data<31>1 (rt_data<31>)
     LUT6:I4->O            1   0.086   0.286  ldToMem/dataOut<31>1 (mem_data_in_31_OBUF)
     OBUF:I->O                 2.144          mem_data_in_31_OBUF (mem_data_in<31>)
    ----------------------------------------
    Total                      6.951ns (3.396ns logic, 3.555ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: NET mem_data_out<31> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 4619 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.135ns
  Source:               mem_data_out<31> (PAD)
  Destination:          file/mem_2_19 (FF)
  Data Path Delay:      4.887ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<31> (PAD) to file/mem_2_19 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.694   0.425  mem_data_out_31_IBUF (mem_data_out_31_IBUF)
     LUT6:I5->O            4   0.086   0.425  sel_mem/memOut<15>11 (N01)
     LUT5:I4->O            1   0.086   0.000  sel_mem/memOut_mux0000<7>1 (sel_mem/memOut_mux0000<7>1)
     MUXF7:I1->O           5   0.214   0.919  sel_mem/memOut_mux0000<7>_f7 (sel_mem/memOut_mux0000<7>)
     LUT6:I0->O           15   0.086   0.966  sel_mem/memOut<16>1 (N19)
     LUT6:I0->O            1   0.086   0.000  writeData/out<19>1551 (writeData/out<19>1551)
     MUXF7:I1->O           1   0.214   0.600  writeData/out<19>155_f7 (writeData/out<19>155)
     LUT6:I3->O           31   0.086   0.000  writeData/out<19>161 (rd_data<19>)
     FDCE:D                   -0.022          file/mem_2_19
    ----------------------------------------
    Total                      4.887ns (1.552ns logic, 3.335ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: NET mem_data_out<30> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1209 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.065ns
  Source:               mem_data_out<30> (PAD)
  Destination:          file/mem_2_4 (FF)
  Data Path Delay:      4.957ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<30> (PAD) to file/mem_2_4 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.694   0.613  mem_data_out_30_IBUF (mem_data_out_30_IBUF)
     LUT6:I3->O            7   0.086   0.847  shiftMux/out<30>1 (shift_data<30>)
     LUT6:I1->O            5   0.086   0.430  sr/q<0>81 (sr/q<0>_bdd15)
     LUT5:I4->O            2   0.086   0.666  sr/q<0>71 (sr/q<0>_bdd12)
     LUT5:I1->O            2   0.086   0.491  sr/q<20>71 (sr/q<20>_bdd2)
     LUT2:I0->O            1   0.086   0.000  writeData/out<4>243_SW01 (writeData/out<4>243_SW0)
     MUXF7:I1->O           1   0.214   0.487  writeData/out<4>243_SW0_f7 (N373)
     LUT6:I4->O           31   0.086   0.000  writeData/out<4>243 (rd_data<4>)
     FDCE:D                   -0.022          file/mem_2_4
    ----------------------------------------
    Total                      4.957ns (1.424ns logic, 3.533ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: NET mem_data_out<29> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1209 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.284ns
  Source:               mem_data_out<29> (PAD)
  Destination:          file/mem_2_4 (FF)
  Data Path Delay:      4.738ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<29> (PAD) to file/mem_2_4 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.694   0.613  mem_data_out_29_IBUF (mem_data_out_29_IBUF)
     LUT6:I3->O            7   0.086   0.628  shiftMux/out<29>1 (shift_data<29>)
     LUT6:I3->O            5   0.086   0.430  sr/q<0>81 (sr/q<0>_bdd15)
     LUT5:I4->O            2   0.086   0.666  sr/q<0>71 (sr/q<0>_bdd12)
     LUT5:I1->O            2   0.086   0.491  sr/q<20>71 (sr/q<20>_bdd2)
     LUT2:I0->O            1   0.086   0.000  writeData/out<4>243_SW01 (writeData/out<4>243_SW0)
     MUXF7:I1->O           1   0.214   0.487  writeData/out<4>243_SW0_f7 (N373)
     LUT6:I4->O           31   0.086   0.000  writeData/out<4>243 (rd_data<4>)
     FDCE:D                   -0.022          file/mem_2_4
    ----------------------------------------
    Total                      4.738ns (1.424ns logic, 3.314ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: NET mem_data_out<28> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1209 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.172ns
  Source:               mem_data_out<28> (PAD)
  Destination:          file/mem_2_25 (FF)
  Data Path Delay:      4.850ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<28> (PAD) to file/mem_2_25 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.694   0.613  mem_data_out_28_IBUF (mem_data_out_28_IBUF)
     LUT6:I3->O            8   0.086   0.444  shiftMux/out<28>1 (shift_data<28>)
     LUT6:I5->O            4   0.086   0.500  sr/q<13>141 (sr/q<13>_bdd25)
     LUT3:I1->O            2   0.086   0.604  sr/q<21>81 (sr/q<21>_bdd12)
     LUT6:I3->O            2   0.086   0.666  sr/q<25>51 (sr/q<25>_bdd2)
     LUT5:I1->O            1   0.086   0.000  writeData/out<25>175_SW02 (writeData/out<25>175_SW01)
     MUXF7:I0->O           1   0.213   0.600  writeData/out<25>175_SW0_f7 (N417)
     LUT5:I2->O           31   0.086   0.000  writeData/out<25>175 (rd_data<25>)
     FDCE:D                   -0.022          file/mem_2_25
    ----------------------------------------
    Total                      4.850ns (1.423ns logic, 3.427ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: NET mem_data_out<27> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1178 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  9.765ns
  Source:               mem_data_out<27> (PAD)
  Destination:          file/mem_2_25 (FF)
  Data Path Delay:      5.257ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<27> (PAD) to file/mem_2_25 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.694   0.613  mem_data_out_27_IBUF (mem_data_out_27_IBUF)
     LUT6:I3->O            8   0.086   0.851  shiftMux/out<27>1 (shift_data<27>)
     LUT6:I1->O            4   0.086   0.500  sr/q<13>141 (sr/q<13>_bdd25)
     LUT3:I1->O            2   0.086   0.604  sr/q<21>81 (sr/q<21>_bdd12)
     LUT6:I3->O            2   0.086   0.666  sr/q<25>51 (sr/q<25>_bdd2)
     LUT5:I1->O            1   0.086   0.000  writeData/out<25>175_SW02 (writeData/out<25>175_SW01)
     MUXF7:I0->O           1   0.213   0.600  writeData/out<25>175_SW0_f7 (N417)
     LUT5:I2->O           31   0.086   0.000  writeData/out<25>175 (rd_data<25>)
     FDCE:D                   -0.022          file/mem_2_25
    ----------------------------------------
    Total                      5.257ns (1.423ns logic, 3.834ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: NET mem_data_out<26> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1178 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  9.984ns
  Source:               mem_data_out<26> (PAD)
  Destination:          file/mem_2_25 (FF)
  Data Path Delay:      5.038ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<26> (PAD) to file/mem_2_25 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.694   0.613  mem_data_out_26_IBUF (mem_data_out_26_IBUF)
     LUT6:I3->O            8   0.086   0.632  shiftMux/out<26>1 (shift_data<26>)
     LUT6:I3->O            4   0.086   0.500  sr/q<13>141 (sr/q<13>_bdd25)
     LUT3:I1->O            2   0.086   0.604  sr/q<21>81 (sr/q<21>_bdd12)
     LUT6:I3->O            2   0.086   0.666  sr/q<25>51 (sr/q<25>_bdd2)
     LUT5:I1->O            1   0.086   0.000  writeData/out<25>175_SW02 (writeData/out<25>175_SW01)
     MUXF7:I0->O           1   0.213   0.600  writeData/out<25>175_SW0_f7 (N417)
     LUT5:I2->O           31   0.086   0.000  writeData/out<25>175 (rd_data<25>)
     FDCE:D                   -0.022          file/mem_2_25
    ----------------------------------------
    Total                      5.038ns (1.423ns logic, 3.615ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: NET mem_data_out<25> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1178 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.054ns
  Source:               mem_data_out<25> (PAD)
  Destination:          file/mem_2_26 (FF)
  Data Path Delay:      4.968ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<25> (PAD) to file/mem_2_26 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.694   0.613  mem_data_out_25_IBUF (mem_data_out_25_IBUF)
     LUT6:I3->O            8   0.086   0.519  shiftMux/out<25>1 (shift_data<25>)
     LUT3:I1->O            2   0.086   0.666  sr/q<25>41 (sr/q<25>_bdd5)
     LUT5:I1->O            1   0.086   0.000  sr/q<26>2_G (N524)
     MUXF7:I1->O           2   0.214   0.290  sr/q<26>2 (sr/q<26>_bdd0)
     MUXF7:S->O            1   0.281   0.662  writeData/out<26>55_f7 (writeData/out<26>55)
     LUT6:I2->O            1   0.086   0.600  writeData/out<26>206_SW0 (N387)
     LUT6:I3->O           31   0.086   0.000  writeData/out<26>206 (rd_data<26>)
     FDCE:D                   -0.022          file/mem_2_26
    ----------------------------------------
    Total                      4.968ns (1.619ns logic, 3.349ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: NET mem_data_out<24> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1178 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.184ns
  Source:               mem_data_out<24> (PAD)
  Destination:          file/mem_2_29 (FF)
  Data Path Delay:      4.838ns (Levels of Logic = 7)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<24> (PAD) to file/mem_2_29 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.694   0.613  mem_data_out_24_IBUF (mem_data_out_24_IBUF)
     LUT6:I3->O            7   0.086   0.515  shiftMux/out<24>1 (shift_data<24>)
     LUT3:I1->O            2   0.086   0.604  sr/q<24>41 (sr/q<24>_bdd5)
     LUT5:I2->O            2   0.086   0.823  sr/q<25>31 (sr/q<25>_bdd1)
     LUT6:I1->O            1   0.086   0.662  writeData/out<29>129 (writeData/out<29>129)
     LUT6:I2->O            1   0.086   0.412  writeData/out<29>348_SW0 (N363)
     LUT6:I5->O           31   0.086   0.000  writeData/out<29>348 (rd_data<29>)
     FDCE:D                   -0.022          file/mem_2_29
    ----------------------------------------
    Total                      4.838ns (1.210ns logic, 3.628ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: NET mem_data_out<23> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 2015 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.124ns
  Source:               mem_data_out<23> (PAD)
  Destination:          file/mem_2_26 (FF)
  Data Path Delay:      4.898ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<23> (PAD) to file/mem_2_26 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.694   0.613  mem_data_out_23_IBUF (mem_data_out_23_IBUF)
     LUT6:I3->O            9   0.086   0.449  shiftMux/out<23>1 (shift_data<23>)
     LUT3:I2->O            2   0.086   0.666  sr/q<25>41 (sr/q<25>_bdd5)
     LUT5:I1->O            1   0.086   0.000  sr/q<26>2_G (N524)
     MUXF7:I1->O           2   0.214   0.290  sr/q<26>2 (sr/q<26>_bdd0)
     MUXF7:S->O            1   0.281   0.662  writeData/out<26>55_f7 (writeData/out<26>55)
     LUT6:I2->O            1   0.086   0.600  writeData/out<26>206_SW0 (N387)
     LUT6:I3->O           31   0.086   0.000  writeData/out<26>206 (rd_data<26>)
     FDCE:D                   -0.022          file/mem_2_26
    ----------------------------------------
    Total                      4.898ns (1.619ns logic, 3.279ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: NET mem_data_out<22> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1209 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.232ns
  Source:               mem_data_out<22> (PAD)
  Destination:          file/mem_2_1 (FF)
  Data Path Delay:      4.790ns (Levels of Logic = 7)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<22> (PAD) to file/mem_2_1 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_22_IBUF (mem_data_out_22_IBUF)
     LUT6:I3->O            8   0.086   0.519  shiftMux/out<22>1 (shift_data<22>)
     LUT3:I1->O            3   0.086   0.609  sr/q<10>281 (sr/q<10>_bdd53)
     LUT5:I2->O            3   0.086   0.421  sr/q<17>81 (sr/q<17>_bdd12)
     LUT5:I4->O            2   0.086   0.823  sr/q<17>71 (sr/q<17>_bdd2)
     LUT6:I1->O            1   0.086   0.600  writeData/out<1>247_SW0 (N367)
     LUT5:I2->O           31   0.086   0.000  writeData/out<1>247 (rd_data<1>)
     FDCE:D                   -0.022          file/mem_2_1
    ----------------------------------------
    Total                      4.790ns (1.210ns logic, 3.580ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: NET mem_data_out<21> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1271 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.209ns
  Source:               mem_data_out<21> (PAD)
  Destination:          file/mem_2_4 (FF)
  Data Path Delay:      4.813ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<21> (PAD) to file/mem_2_4 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_21_IBUF (mem_data_out_21_IBUF)
     LUT6:I3->O            9   0.086   0.524  shiftMux/out<21>1 (shift_data<21>)
     LUT3:I1->O            4   0.086   0.613  sr/q<0>121 (sr/q<0>_bdd23)
     LUT5:I2->O            2   0.086   0.666  sr/q<0>71 (sr/q<0>_bdd12)
     LUT5:I1->O            2   0.086   0.491  sr/q<20>71 (sr/q<20>_bdd2)
     LUT2:I0->O            1   0.086   0.000  writeData/out<4>243_SW01 (writeData/out<4>243_SW0)
     MUXF7:I1->O           1   0.214   0.487  writeData/out<4>243_SW0_f7 (N373)
     LUT6:I4->O           31   0.086   0.000  writeData/out<4>243 (rd_data<4>)
     FDCE:D                   -0.022          file/mem_2_4
    ----------------------------------------
    Total                      4.813ns (1.424ns logic, 3.389ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: NET mem_data_out<20> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1240 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.322ns
  Source:               mem_data_out<20> (PAD)
  Destination:          file/mem_2_4 (FF)
  Data Path Delay:      4.700ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<20> (PAD) to file/mem_2_4 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_20_IBUF (mem_data_out_20_IBUF)
     LUT6:I3->O            9   0.086   0.524  shiftMux/out<20>1 (shift_data<20>)
     LUT3:I1->O            4   0.086   0.500  sr/q<0>131 (sr/q<0>_bdd24)
     LUT5:I3->O            2   0.086   0.666  sr/q<0>71 (sr/q<0>_bdd12)
     LUT5:I1->O            2   0.086   0.491  sr/q<20>71 (sr/q<20>_bdd2)
     LUT2:I0->O            1   0.086   0.000  writeData/out<4>243_SW01 (writeData/out<4>243_SW0)
     MUXF7:I1->O           1   0.214   0.487  writeData/out<4>243_SW0_f7 (N373)
     LUT6:I4->O           31   0.086   0.000  writeData/out<4>243 (rd_data<4>)
     FDCE:D                   -0.022          file/mem_2_4
    ----------------------------------------
    Total                      4.700ns (1.424ns logic, 3.276ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: NET mem_data_out<19> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1271 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.304ns
  Source:               mem_data_out<19> (PAD)
  Destination:          file/mem_2_27 (FF)
  Data Path Delay:      4.718ns (Levels of Logic = 7)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<19> (PAD) to file/mem_2_27 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_19_IBUF (mem_data_out_19_IBUF)
     LUT6:I3->O            9   0.086   0.856  shiftMux/out<19>1 (shift_data<19>)
     LUT6:I1->O            1   0.086   0.000  sr/q<27>2_F (N547)
     MUXF7:I0->O           2   0.213   0.905  sr/q<27>2 (sr/q<27>_bdd0)
     LUT6:I0->O            1   0.086   0.412  writeData/out<27>43 (writeData/out<27>43)
     LUT6:I5->O            1   0.086   0.600  writeData/out<27>208_SW0 (N419)
     LUT5:I2->O           31   0.086   0.000  writeData/out<27>208 (rd_data<27>)
     FDCE:D                   -0.022          file/mem_2_27
    ----------------------------------------
    Total                      4.718ns (1.337ns logic, 3.381ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: NET mem_data_out<18> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1519 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.121ns
  Source:               mem_data_out<18> (PAD)
  Destination:          file/mem_2_28 (FF)
  Data Path Delay:      4.901ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<18> (PAD) to file/mem_2_28 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_18_IBUF (mem_data_out_18_IBUF)
     LUT6:I3->O           12   0.086   0.870  shiftMux/out<18>1 (shift_data<18>)
     LUT6:I1->O            4   0.086   0.425  sr/q<20>51 (sr/q<20>_bdd7)
     LUT6:I5->O            1   0.086   0.000  writeData/out<28>351 (writeData/out<28>351)
     MUXF7:I1->O           1   0.214   0.600  writeData/out<28>35_f7 (writeData/out<28>35)
     LUT6:I3->O            1   0.086   0.487  writeData/out<28>91 (writeData/out<28>91)
     LUT6:I4->O            1   0.086   0.487  writeData/out<28>272_SW0 (N453)
     LUT5:I3->O           31   0.086   0.000  writeData/out<28>272 (rd_data<28>)
     FDCE:D                   -0.022          file/mem_2_28
    ----------------------------------------
    Total                      4.901ns (1.424ns logic, 3.477ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: NET mem_data_out<17> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1674 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  9.841ns
  Source:               mem_data_out<17> (PAD)
  Destination:          file/mem_2_2 (FF)
  Data Path Delay:      5.181ns (Levels of Logic = 11)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<17> (PAD) to file/mem_2_2 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_17_IBUF (mem_data_out_17_IBUF)
     LUT6:I3->O           10   0.086   0.453  shiftMux/out<17>1 (shift_data<17>)
     LUT3:I2->O            4   0.086   0.425  sr/q<10>301 (sr/q<10>_bdd57)
     LUT3:I2->O            1   0.086   0.000  sr/q<2>21 (sr/q<2>2)
     MUXF7:I1->O           3   0.214   0.421  sr/q<2>2_f7 (sr/q<2>_bdd0)
     LUT6:I5->O            1   0.086   0.000  writeData/out<2>97_G (N532)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>97 (writeData/out<2>97)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>282_SW01 (writeData/out<2>282_SW0)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>282_SW0_f7 (N423)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>2822 (writeData/out<2>2821)
     MUXF7:I0->O          31   0.213   0.000  writeData/out<2>282_f7 (rd_data<2>)
     FDCE:D                   -0.022          file/mem_2_2
    ----------------------------------------
    Total                      5.181ns (2.065ns logic, 3.116ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: NET mem_data_out<16> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1705 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  9.761ns
  Source:               mem_data_out<16> (PAD)
  Destination:          file/mem_2_2 (FF)
  Data Path Delay:      5.261ns (Levels of Logic = 11)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<16> (PAD) to file/mem_2_2 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_16_IBUF (mem_data_out_16_IBUF)
     LUT6:I3->O           11   0.086   0.458  shiftMux/out<16>1 (shift_data<16>)
     LUT3:I2->O            4   0.086   0.500  sr/q<10>311 (sr/q<10>_bdd58)
     LUT3:I1->O            1   0.086   0.000  sr/q<2>21 (sr/q<2>2)
     MUXF7:I1->O           3   0.214   0.421  sr/q<2>2_f7 (sr/q<2>_bdd0)
     LUT6:I5->O            1   0.086   0.000  writeData/out<2>97_G (N532)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>97 (writeData/out<2>97)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>282_SW01 (writeData/out<2>282_SW0)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>282_SW0_f7 (N423)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>2822 (writeData/out<2>2821)
     MUXF7:I0->O          31   0.213   0.000  writeData/out<2>282_f7 (rd_data<2>)
     FDCE:D                   -0.022          file/mem_2_2
    ----------------------------------------
    Total                      5.261ns (2.065ns logic, 3.196ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: NET mem_data_out<15> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 3782 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  9.728ns
  Source:               mem_data_out<15> (PAD)
  Destination:          file/mem_2_19 (FF)
  Data Path Delay:      5.294ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<15> (PAD) to file/mem_2_19 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.694   0.832  mem_data_out_15_IBUF (mem_data_out_15_IBUF)
     LUT6:I1->O            4   0.086   0.425  sel_mem/memOut<15>11 (N01)
     LUT5:I4->O            1   0.086   0.000  sel_mem/memOut_mux0000<7>1 (sel_mem/memOut_mux0000<7>1)
     MUXF7:I1->O           5   0.214   0.919  sel_mem/memOut_mux0000<7>_f7 (sel_mem/memOut_mux0000<7>)
     LUT6:I0->O           15   0.086   0.966  sel_mem/memOut<16>1 (N19)
     LUT6:I0->O            1   0.086   0.000  writeData/out<19>1551 (writeData/out<19>1551)
     MUXF7:I1->O           1   0.214   0.600  writeData/out<19>155_f7 (writeData/out<19>155)
     LUT6:I3->O           31   0.086   0.000  writeData/out<19>161 (rd_data<19>)
     FDCE:D                   -0.022          file/mem_2_19
    ----------------------------------------
    Total                      5.294ns (1.552ns logic, 3.742ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: NET mem_data_out<14> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1488 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  9.700ns
  Source:               mem_data_out<14> (PAD)
  Destination:          file/mem_2_2 (FF)
  Data Path Delay:      5.322ns (Levels of Logic = 11)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<14> (PAD) to file/mem_2_2 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_14_IBUF (mem_data_out_14_IBUF)
     LUT6:I3->O            8   0.086   0.519  shiftMux/out<14>1 (shift_data<14>)
     LUT3:I1->O            4   0.086   0.500  sr/q<10>311 (sr/q<10>_bdd58)
     LUT3:I1->O            1   0.086   0.000  sr/q<2>21 (sr/q<2>2)
     MUXF7:I1->O           3   0.214   0.421  sr/q<2>2_f7 (sr/q<2>_bdd0)
     LUT6:I5->O            1   0.086   0.000  writeData/out<2>97_G (N532)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>97 (writeData/out<2>97)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>282_SW01 (writeData/out<2>282_SW0)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>282_SW0_f7 (N423)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>2822 (writeData/out<2>2821)
     MUXF7:I0->O          31   0.213   0.000  writeData/out<2>282_f7 (rd_data<2>)
     FDCE:D                   -0.022          file/mem_2_2
    ----------------------------------------
    Total                      5.322ns (2.065ns logic, 3.257ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: NET mem_data_out<13> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1395 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.321ns
  Source:               mem_data_out<13> (PAD)
  Destination:          file/mem_2_2 (FF)
  Data Path Delay:      4.701ns (Levels of Logic = 9)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<13> (PAD) to file/mem_2_2 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_13_IBUF (mem_data_out_13_IBUF)
     LUT6:I3->O            8   0.086   0.444  shiftMux/out<13>1 (shift_data<13>)
     LUT3:I2->O            4   0.086   0.675  sr/q<10>371 (sr/q<10>_bdd70)
     LUT6:I2->O            1   0.086   0.000  writeData/out<2>97_G (N532)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>97 (writeData/out<2>97)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>282_SW01 (writeData/out<2>282_SW0)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>282_SW0_f7 (N423)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>2822 (writeData/out<2>2821)
     MUXF7:I0->O          31   0.213   0.000  writeData/out<2>282_f7 (rd_data<2>)
     FDCE:D                   -0.022          file/mem_2_2
    ----------------------------------------
    Total                      4.701ns (1.765ns logic, 2.936ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: NET mem_data_out<12> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1333 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.241ns
  Source:               mem_data_out<12> (PAD)
  Destination:          file/mem_2_3 (FF)
  Data Path Delay:      4.781ns (Levels of Logic = 9)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<12> (PAD) to file/mem_2_3 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_12_IBUF (mem_data_out_12_IBUF)
     LUT6:I3->O            9   0.086   0.524  shiftMux/out<12>1 (shift_data<12>)
     LUT3:I1->O            4   0.086   0.675  sr/q<0>241 (sr/q<0>_bdd46)
     LUT6:I2->O            1   0.086   0.000  writeData/out<3>97_G (N530)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<3>97 (writeData/out<3>97)
     LUT6:I3->O            1   0.086   0.000  writeData/out<3>282_SW01 (writeData/out<3>282_SW0)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<3>282_SW0_f7 (N421)
     LUT6:I3->O            1   0.086   0.000  writeData/out<3>2822 (writeData/out<3>2821)
     MUXF7:I0->O          31   0.213   0.000  writeData/out<3>282_f7 (rd_data<3>)
     FDCE:D                   -0.022          file/mem_2_3
    ----------------------------------------
    Total                      4.781ns (1.765ns logic, 3.016ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: NET mem_data_out<11> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1364 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.241ns
  Source:               mem_data_out<11> (PAD)
  Destination:          file/mem_2_2 (FF)
  Data Path Delay:      4.781ns (Levels of Logic = 9)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<11> (PAD) to file/mem_2_2 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_11_IBUF (mem_data_out_11_IBUF)
     LUT6:I3->O            9   0.086   0.524  shiftMux/out<11>1 (shift_data<11>)
     LUT3:I1->O            4   0.086   0.675  sr/q<10>371 (sr/q<10>_bdd70)
     LUT6:I2->O            1   0.086   0.000  writeData/out<2>97_G (N532)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>97 (writeData/out<2>97)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>282_SW01 (writeData/out<2>282_SW0)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>282_SW0_f7 (N423)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>2822 (writeData/out<2>2821)
     MUXF7:I0->O          31   0.213   0.000  writeData/out<2>282_f7 (rd_data<2>)
     FDCE:D                   -0.022          file/mem_2_2
    ----------------------------------------
    Total                      4.781ns (1.765ns logic, 3.016ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: NET mem_data_out<10> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1519 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.164ns
  Source:               mem_data_out<10> (PAD)
  Destination:          file/mem_2_3 (FF)
  Data Path Delay:      4.858ns (Levels of Logic = 10)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<10> (PAD) to file/mem_2_3 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_10_IBUF (mem_data_out_10_IBUF)
     LUT6:I3->O           10   0.086   0.641  shiftMux/out<10>1 (shift_data<10>)
     LUT6:I3->O            1   0.086   0.000  sr/q<3>2_G (N558)
     MUXF7:I1->O           3   0.214   0.421  sr/q<3>2 (sr/q<3>_bdd0)
     LUT6:I5->O            1   0.086   0.000  writeData/out<3>97_G (N530)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<3>97 (writeData/out<3>97)
     LUT6:I3->O            1   0.086   0.000  writeData/out<3>282_SW01 (writeData/out<3>282_SW0)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<3>282_SW0_f7 (N421)
     LUT6:I3->O            1   0.086   0.000  writeData/out<3>2822 (writeData/out<3>2821)
     MUXF7:I0->O          31   0.213   0.000  writeData/out<3>282_f7 (rd_data<3>)
     FDCE:D                   -0.022          file/mem_2_3
    ----------------------------------------
    Total                      4.858ns (1.979ns logic, 2.879ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: NET mem_data_out<9> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1612 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.274ns
  Source:               mem_data_out<9> (PAD)
  Destination:          file/mem_2_10 (FF)
  Data Path Delay:      4.748ns (Levels of Logic = 7)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<9> (PAD) to file/mem_2_10 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_9_IBUF (mem_data_out_9_IBUF)
     LUT6:I3->O           10   0.086   0.703  shiftMux/out<9>1 (shift_data<9>)
     LUT6:I2->O            1   0.086   0.000  sr/q<10>7_F (N539)
     MUXF7:I0->O           5   0.213   0.680  sr/q<10>7 (sr/q<10>_bdd6)
     LUT5:I1->O            1   0.086   0.819  writeData/out<10>29 (writeData/out<10>29)
     LUT6:I1->O            1   0.086   0.600  writeData/out<10>241_SW0 (N371)
     LUT6:I3->O           31   0.086   0.000  writeData/out<10>241 (rd_data<10>)
     FDCE:D                   -0.022          file/mem_2_10
    ----------------------------------------
    Total                      4.748ns (1.337ns logic, 3.411ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: NET mem_data_out<8> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1612 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  9.606ns
  Source:               mem_data_out<8> (PAD)
  Destination:          file/mem_2_2 (FF)
  Data Path Delay:      5.416ns (Levels of Logic = 11)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<8> (PAD) to file/mem_2_2 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_8_IBUF (mem_data_out_8_IBUF)
     LUT6:I3->O            9   0.086   0.449  shiftMux/out<8>1 (shift_data<8>)
     LUT3:I2->O            2   0.086   0.666  sr/q<1>31 (sr/q<1>_bdd3)
     LUT5:I1->O            1   0.086   0.000  sr/q<2>22 (sr/q<2>21)
     MUXF7:I0->O           3   0.213   0.421  sr/q<2>2_f7 (sr/q<2>_bdd0)
     LUT6:I5->O            1   0.086   0.000  writeData/out<2>97_G (N532)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>97 (writeData/out<2>97)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>282_SW01 (writeData/out<2>282_SW0)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>282_SW0_f7 (N423)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>2822 (writeData/out<2>2821)
     MUXF7:I0->O          31   0.213   0.000  writeData/out<2>282_f7 (rd_data<2>)
     FDCE:D                   -0.022          file/mem_2_2
    ----------------------------------------
    Total                      5.416ns (2.064ns logic, 3.352ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: NET mem_data_out<7> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 2387 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  9.771ns
  Source:               mem_data_out<7> (PAD)
  Destination:          file/mem_2_12 (FF)
  Data Path Delay:      5.251ns (Levels of Logic = 7)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<7> (PAD) to file/mem_2_12 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_7_IBUF (mem_data_out_7_IBUF)
     LUT6:I3->O            9   0.086   0.699  shiftMux/out<7>1 (shift_data<7>)
     LUT6:I2->O            3   0.086   0.671  sr/q<12>41 (sr/q<12>_bdd7)
     LUT5:I1->O            4   0.086   0.832  sr/q<12>31 (sr/q<12>_bdd4)
     LUT6:I1->O            1   0.086   0.819  writeData/out<12>133 (writeData/out<12>133)
     LUT5:I0->O            1   0.086   0.412  writeData/out<12>259_SW0 (N425)
     LUT6:I5->O           31   0.086   0.000  writeData/out<12>259 (rd_data<12>)
     FDCE:D                   -0.022          file/mem_2_12
    ----------------------------------------
    Total                      5.251ns (1.210ns logic, 4.041ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: NET mem_data_out<6> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1674 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  9.531ns
  Source:               mem_data_out<6> (PAD)
  Destination:          file/mem_2_2 (FF)
  Data Path Delay:      5.491ns (Levels of Logic = 11)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<6> (PAD) to file/mem_2_2 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_6_IBUF (mem_data_out_6_IBUF)
     LUT6:I3->O            9   0.086   0.524  shiftMux/out<6>1 (shift_data<6>)
     LUT3:I1->O            2   0.086   0.666  sr/q<1>31 (sr/q<1>_bdd3)
     LUT5:I1->O            1   0.086   0.000  sr/q<2>22 (sr/q<2>21)
     MUXF7:I0->O           3   0.213   0.421  sr/q<2>2_f7 (sr/q<2>_bdd0)
     LUT6:I5->O            1   0.086   0.000  writeData/out<2>97_G (N532)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>97 (writeData/out<2>97)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>282_SW01 (writeData/out<2>282_SW0)
     MUXF7:I1->O           2   0.214   0.604  writeData/out<2>282_SW0_f7 (N423)
     LUT6:I3->O            1   0.086   0.000  writeData/out<2>2822 (writeData/out<2>2821)
     MUXF7:I0->O          31   0.213   0.000  writeData/out<2>282_f7 (rd_data<2>)
     FDCE:D                   -0.022          file/mem_2_2
    ----------------------------------------
    Total                      5.491ns (2.064ns logic, 3.427ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: NET mem_data_out<5> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1767 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  9.828ns
  Source:               mem_data_out<5> (PAD)
  Destination:          file/mem_2_12 (FF)
  Data Path Delay:      5.194ns (Levels of Logic = 7)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<5> (PAD) to file/mem_2_12 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_5_IBUF (mem_data_out_5_IBUF)
     LUT6:I3->O           10   0.086   0.641  shiftMux/out<5>1 (shift_data<5>)
     LUT6:I3->O            3   0.086   0.671  sr/q<12>41 (sr/q<12>_bdd7)
     LUT5:I1->O            4   0.086   0.832  sr/q<12>31 (sr/q<12>_bdd4)
     LUT6:I1->O            1   0.086   0.819  writeData/out<12>133 (writeData/out<12>133)
     LUT5:I0->O            1   0.086   0.412  writeData/out<12>259_SW0 (N425)
     LUT6:I5->O           31   0.086   0.000  writeData/out<12>259 (rd_data<12>)
     FDCE:D                   -0.022          file/mem_2_12
    ----------------------------------------
    Total                      5.194ns (1.210ns logic, 3.984ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: NET mem_data_out<4> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1767 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.109ns
  Source:               mem_data_out<4> (PAD)
  Destination:          file/mem_2_26 (FF)
  Data Path Delay:      4.913ns (Levels of Logic = 8)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<4> (PAD) to file/mem_2_26 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_4_IBUF (mem_data_out_4_IBUF)
     LUT6:I3->O           12   0.086   0.870  shiftMux/out<4>1 (shift_data<4>)
     LUT6:I1->O            1   0.086   0.000  sr/q<10>32 (sr/q<10>31)
     MUXF7:I0->O           6   0.213   0.623  sr/q<10>3_f7 (sr/q<10>_bdd5)
     LUT6:I3->O            1   0.086   0.000  writeData/out<26>551 (writeData/out<26>551)
     MUXF7:I1->O           1   0.214   0.662  writeData/out<26>55_f7 (writeData/out<26>55)
     LUT6:I2->O            1   0.086   0.600  writeData/out<26>206_SW0 (N387)
     LUT6:I3->O           31   0.086   0.000  writeData/out<26>206 (rd_data<26>)
     FDCE:D                   -0.022          file/mem_2_26
    ----------------------------------------
    Total                      4.913ns (1.551ns logic, 3.362ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: NET mem_data_out<3> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1829 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.261ns
  Source:               mem_data_out<3> (PAD)
  Destination:          file/mem_2_25 (FF)
  Data Path Delay:      4.761ns (Levels of Logic = 7)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<3> (PAD) to file/mem_2_25 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_3_IBUF (mem_data_out_3_IBUF)
     LUT6:I3->O           12   0.086   0.870  shiftMux/out<3>1 (shift_data<3>)
     LUT6:I1->O            7   0.086   0.929  sr/q<13>71 (sr/q<13>_bdd13)
     LUT6:I0->O            2   0.086   0.416  writeData/out<5>74 (writeData/out<25>18)
     LUT5:I4->O            1   0.086   0.000  writeData/out<25>175_SW01 (writeData/out<25>175_SW0)
     MUXF7:I1->O           1   0.214   0.600  writeData/out<25>175_SW0_f7 (N417)
     LUT5:I2->O           31   0.086   0.000  writeData/out<25>175 (rd_data<25>)
     FDCE:D                   -0.022          file/mem_2_25
    ----------------------------------------
    Total                      4.761ns (1.338ns logic, 3.423ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: NET mem_data_out<2> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1891 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.197ns
  Source:               mem_data_out<2> (PAD)
  Destination:          file/mem_2_12 (FF)
  Data Path Delay:      4.825ns (Levels of Logic = 7)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<2> (PAD) to file/mem_2_12 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_2_IBUF (mem_data_out_2_IBUF)
     LUT6:I3->O           12   0.086   0.870  shiftMux/out<2>1 (shift_data<2>)
     LUT6:I1->O            2   0.086   0.491  sr/q<12>6_SW3 (N359)
     LUT3:I1->O            2   0.086   0.416  sr/q<12>6 (sr/q<12>_bdd5)
     LUT6:I5->O            1   0.086   0.819  writeData/out<12>133 (writeData/out<12>133)
     LUT5:I0->O            1   0.086   0.412  writeData/out<12>259_SW0 (N425)
     LUT6:I5->O           31   0.086   0.000  writeData/out<12>259 (rd_data<12>)
     FDCE:D                   -0.022          file/mem_2_12
    ----------------------------------------
    Total                      4.825ns (1.210ns logic, 3.615ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: NET mem_data_out<1> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1736 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.327ns
  Source:               mem_data_out<1> (PAD)
  Destination:          file/mem_2_10 (FF)
  Data Path Delay:      4.695ns (Levels of Logic = 7)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<1> (PAD) to file/mem_2_10 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.609  mem_data_out_1_IBUF (mem_data_out_1_IBUF)
     LUT6:I3->O           12   0.086   0.651  shiftMux/out<1>1 (shift_data<1>)
     LUT6:I3->O            1   0.086   0.000  sr/q<10>7_F (N539)
     MUXF7:I0->O           5   0.213   0.680  sr/q<10>7 (sr/q<10>_bdd6)
     LUT5:I1->O            1   0.086   0.819  writeData/out<10>29 (writeData/out<10>29)
     LUT6:I1->O            1   0.086   0.600  writeData/out<10>241_SW0 (N371)
     LUT6:I3->O           31   0.086   0.000  writeData/out<10>241 (rd_data<10>)
     FDCE:D                   -0.022          file/mem_2_10
    ----------------------------------------
    Total                      4.695ns (1.337ns logic, 3.358ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: NET mem_data_out<0> OFFSET = IN 15 nS BEFORE "CLK"
  Total number of paths / destination ports: 1581 / 992
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  10.519ns
  Source:               mem_data_out<0> (PAD)
  Destination:          file/mem_2_10 (FF)
  Data Path Delay:      4.503ns (Levels of Logic = 7)
  Destination Clock:    clk rising at 15.000ns

  Data Path: mem_data_out<0> (PAD) to file/mem_2_10 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.604  mem_data_out_0_IBUF (mem_data_out_0_IBUF)
     LUT6:I3->O           12   0.086   0.463  shiftMux/out<0>1 (shift_data<0>)
     LUT5:I4->O            1   0.086   0.000  sr/q<10>7_G (N540)
     MUXF7:I1->O           5   0.214   0.680  sr/q<10>7 (sr/q<10>_bdd6)
     LUT5:I1->O            1   0.086   0.819  writeData/out<10>29 (writeData/out<10>29)
     LUT6:I1->O            1   0.086   0.600  writeData/out<10>241_SW0 (N371)
     LUT6:I3->O           31   0.086   0.000  writeData/out<10>241 (rd_data<10>)
     FDCE:D                   -0.022          file/mem_2_10
    ----------------------------------------
    Total                      4.503ns (1.338ns logic, 3.165ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: NET inst_addr<29> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_31_1 (FF)
  Destination:          inst_addr<29> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_31_1 (FF) to inst_addr<29> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_31_1 (PCReg/q_31_1)
     OBUF:I->O                 2.144          inst_addr_29_OBUF (inst_addr<29>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<28> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_30_1 (FF)
  Destination:          inst_addr<28> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_30_1 (FF) to inst_addr<28> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_30_1 (PCReg/q_30_1)
     OBUF:I->O                 2.144          inst_addr_28_OBUF (inst_addr<28>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<27> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_29_1 (FF)
  Destination:          inst_addr<27> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_29_1 (FF) to inst_addr<27> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_29_1 (PCReg/q_29_1)
     OBUF:I->O                 2.144          inst_addr_27_OBUF (inst_addr<27>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<26> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_28_1 (FF)
  Destination:          inst_addr<26> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_28_1 (FF) to inst_addr<26> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_28_1 (PCReg/q_28_1)
     OBUF:I->O                 2.144          inst_addr_26_OBUF (inst_addr<26>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<25> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_27 (FF)
  Destination:          inst_addr<25> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_27 (FF) to inst_addr<25> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_27 (PCReg/q_27)
     OBUF:I->O                 2.144          inst_addr_25_OBUF (inst_addr<25>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<24> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_26 (FF)
  Destination:          inst_addr<24> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_26 (FF) to inst_addr<24> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_26 (PCReg/q_26)
     OBUF:I->O                 2.144          inst_addr_24_OBUF (inst_addr<24>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<23> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_25 (FF)
  Destination:          inst_addr<23> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_25 (FF) to inst_addr<23> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_25 (PCReg/q_25)
     OBUF:I->O                 2.144          inst_addr_23_OBUF (inst_addr<23>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<22> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_24 (FF)
  Destination:          inst_addr<22> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_24 (FF) to inst_addr<22> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_24 (PCReg/q_24)
     OBUF:I->O                 2.144          inst_addr_22_OBUF (inst_addr<22>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<21> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_23 (FF)
  Destination:          inst_addr<21> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_23 (FF) to inst_addr<21> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_23 (PCReg/q_23)
     OBUF:I->O                 2.144          inst_addr_21_OBUF (inst_addr<21>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<20> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_22 (FF)
  Destination:          inst_addr<20> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_22 (FF) to inst_addr<20> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.396   0.286  PCReg/q_22 (PCReg/q_22)
     OBUF:I->O                 2.144          inst_addr_20_OBUF (inst_addr<20>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<19> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_21 (FF)
  Destination:          inst_addr<19> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_21 (FF) to inst_addr<19> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_21 (PCReg/q_21)
     OBUF:I->O                 2.144          inst_addr_19_OBUF (inst_addr<19>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<18> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_20 (FF)
  Destination:          inst_addr<18> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_20 (FF) to inst_addr<18> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_20 (PCReg/q_20)
     OBUF:I->O                 2.144          inst_addr_18_OBUF (inst_addr<18>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<17> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_19 (FF)
  Destination:          inst_addr<17> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_19 (FF) to inst_addr<17> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_19 (PCReg/q_19)
     OBUF:I->O                 2.144          inst_addr_17_OBUF (inst_addr<17>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<16> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_18 (FF)
  Destination:          inst_addr<16> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_18 (FF) to inst_addr<16> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_18 (PCReg/q_18)
     OBUF:I->O                 2.144          inst_addr_16_OBUF (inst_addr<16>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<15> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_17 (FF)
  Destination:          inst_addr<15> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_17 (FF) to inst_addr<15> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_17 (PCReg/q_17)
     OBUF:I->O                 2.144          inst_addr_15_OBUF (inst_addr<15>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<14> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_16 (FF)
  Destination:          inst_addr<14> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_16 (FF) to inst_addr<14> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_16 (PCReg/q_16)
     OBUF:I->O                 2.144          inst_addr_14_OBUF (inst_addr<14>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<13> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_15 (FF)
  Destination:          inst_addr<13> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_15 (FF) to inst_addr<13> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_15 (PCReg/q_15)
     OBUF:I->O                 2.144          inst_addr_13_OBUF (inst_addr<13>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<12> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_14 (FF)
  Destination:          inst_addr<12> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_14 (FF) to inst_addr<12> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_14 (PCReg/q_14)
     OBUF:I->O                 2.144          inst_addr_12_OBUF (inst_addr<12>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<11> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_13 (FF)
  Destination:          inst_addr<11> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_13 (FF) to inst_addr<11> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_13 (PCReg/q_13)
     OBUF:I->O                 2.144          inst_addr_11_OBUF (inst_addr<11>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<10> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_12 (FF)
  Destination:          inst_addr<10> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_12 (FF) to inst_addr<10> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_12 (PCReg/q_12)
     OBUF:I->O                 2.144          inst_addr_10_OBUF (inst_addr<10>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<9> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_11 (FF)
  Destination:          inst_addr<9> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_11 (FF) to inst_addr<9> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_11 (PCReg/q_11)
     OBUF:I->O                 2.144          inst_addr_9_OBUF (inst_addr<9>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<8> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_10 (FF)
  Destination:          inst_addr<8> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_10 (FF) to inst_addr<8> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_10 (PCReg/q_10)
     OBUF:I->O                 2.144          inst_addr_8_OBUF (inst_addr<8>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<7> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_9 (FF)
  Destination:          inst_addr<7> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_9 (FF) to inst_addr<7> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_9 (PCReg/q_9)
     OBUF:I->O                 2.144          inst_addr_7_OBUF (inst_addr<7>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<6> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_8 (FF)
  Destination:          inst_addr<6> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_8 (FF) to inst_addr<6> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_8 (PCReg/q_8)
     OBUF:I->O                 2.144          inst_addr_6_OBUF (inst_addr<6>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<5> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_7 (FF)
  Destination:          inst_addr<5> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_7 (FF) to inst_addr<5> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_7 (PCReg/q_7)
     OBUF:I->O                 2.144          inst_addr_5_OBUF (inst_addr<5>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<4> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_6 (FF)
  Destination:          inst_addr<4> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_6 (FF) to inst_addr<4> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_6 (PCReg/q_6)
     OBUF:I->O                 2.144          inst_addr_4_OBUF (inst_addr<4>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<3> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_5 (FF)
  Destination:          inst_addr<3> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_5 (FF) to inst_addr<3> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_5 (PCReg/q_5)
     OBUF:I->O                 2.144          inst_addr_3_OBUF (inst_addr<3>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<2> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_4 (FF)
  Destination:          inst_addr<2> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_4 (FF) to inst_addr<2> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_4 (PCReg/q_4)
     OBUF:I->O                 2.144          inst_addr_2_OBUF (inst_addr<2>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<1> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_3 (FF)
  Destination:          inst_addr<1> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_3 (FF) to inst_addr<1> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_3 (PCReg/q_3)
     OBUF:I->O                 2.144          inst_addr_1_OBUF (inst_addr<1>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: NET inst_addr<0> OFFSET = OUT 15 nS AFTER "CLK"
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.174ns
  Source:               PCReg/q_2 (FF)
  Destination:          inst_addr<0> (PAD)
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Data Path: PCReg/q_2 (FF) to inst_addr<0> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.286  PCReg/q_2 (PCReg/q_2)
     OBUF:I->O                 2.144          inst_addr_0_OBUF (inst_addr<0>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 35.02 secs
 
--> 


Total memory usage is 637592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   83 (   0 filtered)
Number of infos    :    8 (   0 filtered)

