{
  "module_name": "rt1305.h",
  "hash_id": "3b8ca246bf59fecd7c8f26ff0bcffb482c5658955d2e48ff8163c195b9f7c17e",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt1305.h",
  "human_readable_source": " \n \n\n#ifndef _RT1305_H_\n#define _RT1305_H_\n\n#define RT1305_DEVICE_ID_NUM 0x6251\n\n#define RT1305_RESET\t\t\t\t0x00\n#define RT1305_CLK_1\t\t\t\t0x04\n#define RT1305_CLK_2\t\t\t\t0x05\n#define RT1305_CLK_3\t\t\t\t0x06\n#define RT1305_DFLL_REG\t\t\t\t0x07\n#define RT1305_CAL_EFUSE_CLOCK\t0x08\n#define RT1305_PLL0_1\t\t\t\t0x0a\n#define RT1305_PLL0_2\t\t\t\t0x0b\n#define RT1305_PLL1_1\t\t\t\t0x0c\n#define RT1305_PLL1_2\t\t\t\t0x0d\n#define RT1305_MIXER_CTRL_1 0x10\n#define RT1305_MIXER_CTRL_2 0x11\n#define RT1305_DAC_SET_1             0x12\n#define RT1305_DAC_SET_2             0x14\n#define RT1305_ADC_SET_1            0x16\n#define RT1305_ADC_SET_2            0x17\n#define RT1305_ADC_SET_3            0x18\n#define RT1305_PATH_SET             0x20\n#define RT1305_SPDIF_IN_SET_1                 0x22\n#define RT1305_SPDIF_IN_SET_2                 0x24\n#define RT1305_SPDIF_IN_SET_3                 0x26\n#define RT1305_SPDIF_OUT_SET_1                 0x28\n#define RT1305_SPDIF_OUT_SET_2                 0x2a\n#define RT1305_SPDIF_OUT_SET_3                 0x2b\n#define RT1305_I2S_SET_1                       0x2d\n#define RT1305_I2S_SET_2                      0x2e\n#define RT1305_PBTL_MONO_MODE_SRC            0x2f\n#define RT1305_MANUALLY_I2C_DEVICE 0x32\n#define RT1305_POWER_STATUS                  0x39\n#define RT1305_POWER_CTRL_1                  0x3a\n#define RT1305_POWER_CTRL_2                  0x3b\n#define RT1305_POWER_CTRL_3                  0x3c\n#define RT1305_POWER_CTRL_4                  0x3d\n#define RT1305_POWER_CTRL_5                  0x3e\n#define RT1305_CLOCK_DETECT                  0x3f\n#define RT1305_BIQUAD_SET_1                  0x40\n#define RT1305_BIQUAD_SET_2                  0x42\n#define RT1305_ADJUSTED_HPF_1             0x46\n#define RT1305_ADJUSTED_HPF_2               0x47\n#define RT1305_EQ_SET_1                  0x4b\n#define RT1305_EQ_SET_2                  0x4c\n#define RT1305_SPK_TEMP_PROTECTION_0 0x4f\n#define RT1305_SPK_TEMP_PROTECTION_1 0x50\n#define RT1305_SPK_TEMP_PROTECTION_2 0x51\n#define RT1305_SPK_TEMP_PROTECTION_3 0x52\n#define RT1305_SPK_DC_DETECT_1                  0x53\n#define RT1305_SPK_DC_DETECT_2                  0x54\n#define RT1305_LOUDNESS 0x58\n#define RT1305_THERMAL_FOLD_BACK_1 0x5e\n#define RT1305_THERMAL_FOLD_BACK_2 0x5f\n#define RT1305_SILENCE_DETECT                  0x60\n#define RT1305_ALC_DRC_1                  0x62\n#define RT1305_ALC_DRC_2                  0x63\n#define RT1305_ALC_DRC_3                  0x64\n#define RT1305_ALC_DRC_4                  0x65\n#define RT1305_PRIV_INDEX\t\t\t0x6a\n#define RT1305_PRIV_DATA\t\t\t0x6c\n#define RT1305_SPK_EXCURSION_LIMITER_7 0x76\n#define RT1305_VERSION_ID\t\t\t0x7a\n#define RT1305_VENDOR_ID\t\t\t0x7c\n#define RT1305_DEVICE_ID\t\t\t0x7e\n#define RT1305_EFUSE_1                  0x80\n#define RT1305_EFUSE_2                  0x81\n#define RT1305_EFUSE_3                  0x82\n#define RT1305_DC_CALIB_1                  0x90\n#define RT1305_DC_CALIB_2                  0x91\n#define RT1305_DC_CALIB_3                  0x92\n#define RT1305_DAC_OFFSET_1            0x93\n#define RT1305_DAC_OFFSET_2            0x94\n#define RT1305_DAC_OFFSET_3            0x95\n#define RT1305_DAC_OFFSET_4            0x96\n#define RT1305_DAC_OFFSET_5            0x97\n#define RT1305_DAC_OFFSET_6            0x98\n#define RT1305_DAC_OFFSET_7            0x99\n#define RT1305_DAC_OFFSET_8            0x9a\n#define RT1305_DAC_OFFSET_9            0x9b\n#define RT1305_DAC_OFFSET_10            0x9c\n#define RT1305_DAC_OFFSET_11            0x9d\n#define RT1305_DAC_OFFSET_12            0x9e\n#define RT1305_DAC_OFFSET_13            0x9f\n#define RT1305_DAC_OFFSET_14            0xa0\n#define RT1305_TRIM_1                  0xb0\n#define RT1305_TRIM_2                  0xb1\n#define RT1305_TUNE_INTERNAL_OSC             0xb2\n#define RT1305_BIQUAD1_H0_L_28_16 0xc0\n#define RT1305_BIQUAD3_A2_R_15_0 0xfb\n#define RT1305_MAX_REG\t                 0xff\n\n \n#define RT1305_SEL_PLL_SRC_2_MASK\t\t\t(0x1 << 15)\n#define RT1305_SEL_PLL_SRC_2_SFT\t\t\t15\n#define RT1305_SEL_PLL_SRC_2_MCLK\t\t\t(0x0 << 15)\n#define RT1305_SEL_PLL_SRC_2_RCCLK\t\t\t(0x1 << 15)\n#define RT1305_DIV_PLL_SRC_2_MASK\t\t\t(0x3 << 13)\n#define RT1305_DIV_PLL_SRC_2_SFT\t\t\t13\n#define RT1305_SEL_PLL_SRC_1_MASK\t\t\t(0x3 << 10)\n#define RT1305_SEL_PLL_SRC_1_SFT\t\t\t10\n#define RT1305_SEL_PLL_SRC_1_PLL2\t\t\t(0x0 << 10)\n#define RT1305_SEL_PLL_SRC_1_BCLK\t\t\t(0x1 << 10)\n#define RT1305_SEL_PLL_SRC_1_DFLL\t\t\t(0x2 << 10)\n#define RT1305_SEL_FS_SYS_PRE_MASK\t\t\t(0x3 << 8)\n#define RT1305_SEL_FS_SYS_PRE_SFT\t\t\t8\n#define RT1305_SEL_FS_SYS_PRE_MCLK\t\t\t(0x0 << 8)\n#define RT1305_SEL_FS_SYS_PRE_PLL\t\t\t(0x1 << 8)\n#define RT1305_SEL_FS_SYS_PRE_RCCLK\t\t\t(0x2 << 8)\n#define RT1305_DIV_FS_SYS_MASK\t\t\t\t(0x7 << 4)\n#define RT1305_DIV_FS_SYS_SFT\t\t\t\t4\n\n \n#define RT1305_PLL_1_M_SFT\t\t12\n#define RT1305_PLL_1_M_BYPASS_MASK\t\t\t(0x1 << 11)\n#define RT1305_PLL_1_M_BYPASS_SFT\t\t11\n#define RT1305_PLL_1_M_BYPASS\t\t\t(0x1 << 11)\n#define RT1305_PLL_1_N_MASK\t\t\t(0x1ff << 0)\n\n \n#define RT1305_DVOL_MUTE_L_EN_SFT\t\t15\n#define RT1305_DVOL_MUTE_R_EN_SFT\t\t14\n\n \n#define RT1305_SEL_I2S_OUT_MODE_MASK\t\t(0x1 << 15)\n#define RT1305_SEL_I2S_OUT_MODE_SFT\t\t\t15\n#define RT1305_SEL_I2S_OUT_MODE_S\t\t\t(0x0 << 15)\n#define RT1305_SEL_I2S_OUT_MODE_M\t\t\t(0x1 << 15)\n\n \n#define RT1305_I2S_DF_SEL_MASK\t\t\t(0x3 << 12)\n#define RT1305_I2S_DF_SEL_SFT\t\t\t12\n#define RT1305_I2S_DF_SEL_I2S\t\t\t(0x0 << 12)\n#define RT1305_I2S_DF_SEL_LEFT\t\t\t(0x1 << 12)\n#define RT1305_I2S_DF_SEL_PCM_A\t\t\t(0x2 << 12)\n#define RT1305_I2S_DF_SEL_PCM_B\t\t\t(0x3 << 12)\n#define RT1305_I2S_DL_SEL_MASK\t\t\t(0x3 << 10)\n#define RT1305_I2S_DL_SEL_SFT\t\t\t10\n#define RT1305_I2S_DL_SEL_16B\t\t\t(0x0 << 10)\n#define RT1305_I2S_DL_SEL_20B\t\t\t(0x1 << 10)\n#define RT1305_I2S_DL_SEL_24B\t\t\t(0x2 << 10)\n#define RT1305_I2S_DL_SEL_8B\t\t\t(0x3 << 10)\n#define RT1305_I2S_BCLK_MASK\t\t(0x1 << 9)\n#define RT1305_I2S_BCLK_SFT\t\t\t9\n#define RT1305_I2S_BCLK_NORMAL\t\t(0x0 << 9)\n#define RT1305_I2S_BCLK_INV\t\t\t(0x1 << 9)\n\n \n#define RT1305_POW_PDB_JD_MASK\t\t\t\t(0x1 << 12)\n#define RT1305_POW_PDB_JD\t\t\t\t(0x1 << 12)\n#define RT1305_POW_PDB_JD_BIT\t\t\t12\n#define RT1305_POW_PLL0_EN\t\t\t\t(0x1 << 11)\n#define RT1305_POW_PLL0_EN_BIT\t\t\t11\n#define RT1305_POW_PLL1_EN\t\t\t\t(0x1 << 10)\n#define RT1305_POW_PLL1_EN_BIT\t\t\t10\n#define RT1305_POW_PDB_JD_POLARITY\t\t\t\t(0x1 << 9)\n#define RT1305_POW_PDB_JD_POLARITY_BIT\t\t\t9\n#define RT1305_POW_MBIAS_LV\t\t\t\t(0x1 << 8)\n#define RT1305_POW_MBIAS_LV_BIT\t\t\t8\n#define RT1305_POW_BG_MBIAS_LV\t\t\t\t(0x1 << 7)\n#define RT1305_POW_BG_MBIAS_LV_BIT\t\t\t7\n#define RT1305_POW_LDO2\t\t\t\t(0x1 << 6)\n#define RT1305_POW_LDO2_BIT\t\t\t6\n#define RT1305_POW_BG2\t\t\t\t(0x1 << 5)\n#define RT1305_POW_BG2_BIT\t\t\t5\n#define RT1305_POW_LDO2_IB2\t\t\t\t(0x1 << 4)\n#define RT1305_POW_LDO2_IB2_BIT\t\t\t4\n#define RT1305_POW_VREF\t\t\t\t(0x1 << 3)\n#define RT1305_POW_VREF_BIT\t\t\t3\n#define RT1305_POW_VREF1\t\t\t\t(0x1 << 2)\n#define RT1305_POW_VREF1_BIT\t\t\t2\n#define RT1305_POW_VREF2\t\t\t\t(0x1 << 1)\n#define RT1305_POW_VREF2_BIT\t\t\t1\n\n \n#define RT1305_POW_DISC_VREF           (1 << 15)\n#define RT1305_POW_DISC_VREF_BIT       15\n#define RT1305_POW_FASTB_VREF          (1 << 14)\n#define RT1305_POW_FASTB_VREF_BIT          14\n#define RT1305_POW_ULTRA_FAST_VREF     (1 << 13)\n#define RT1305_POW_ULTRA_FAST_VREF_BIT     13\n#define RT1305_POW_CKXEN_DAC           (1 << 12)\n#define RT1305_POW_CKXEN_DAC_BIT           12\n#define RT1305_POW_EN_CKGEN_DAC        (1 << 11)\n#define RT1305_POW_EN_CKGEN_DAC_BIT        11\n#define RT1305_POW_DAC1_L          (1 << 10)\n#define RT1305_POW_DAC1_L_BIT          10\n#define RT1305_POW_DAC1_R          (1 << 9)\n#define RT1305_POW_DAC1_R_BIT          9\n#define RT1305_POW_CLAMP           (1 << 8)\n#define RT1305_POW_CLAMP_BIT           8\n#define RT1305_POW_BUFL            (1 << 7)\n#define RT1305_POW_BUFL_BIT            7\n#define RT1305_POW_BUFR              (1 << 6)\n#define RT1305_POW_BUFR_BIT              6\n#define RT1305_POW_EN_CKGEN_ADC       (1 << 5)\n#define RT1305_POW_EN_CKGEN_ADC_BIT       5\n#define RT1305_POW_ADC3_L             (1 << 4)\n#define RT1305_POW_ADC3_L_BIT             4\n#define RT1305_POW_ADC3_R             (1 << 3)\n#define RT1305_POW_ADC3_R_BIT             3\n#define RT1305_POW_TRIOSC               (1 << 2)\n#define RT1305_POW_TRIOSC_BIT               2\n#define RT1305_POR_AVDD1              (1 << 1)\n#define RT1305_POR_AVDD1_BIT              1\n#define RT1305_POR_AVDD2           (1 << 0)\n#define RT1305_POR_AVDD2_BIT           0\n\n \n#define RT1305_POW_VSENSE_RCH           (1 << 15)\n#define RT1305_POW_VSENSE_RCH_BIT        15\n#define RT1305_POW_VSENSE_LCH           (1 << 14)\n#define RT1305_POW_VSENSE_LCH_BIT           14\n#define RT1305_POW_ISENSE_RCH            (1 << 13)\n#define RT1305_POW_ISENSE_RCH_BIT          13\n#define RT1305_POW_ISENSE_LCH            (1 << 12)\n#define RT1305_POW_ISENSE_LCH_BIT            12\n#define RT1305_POW_POR_AVDD1            (1 << 11)\n#define RT1305_POW_POR_AVDD1_BIT          11\n#define RT1305_POW_POR_AVDD2            (1 << 10)\n#define RT1305_POW_POR_AVDD2_BIT            10\n#define RT1305_EN_K_HV            (1 << 9)\n#define RT1305_EN_K_HV_BIT           9\n#define RT1305_EN_PRE_K_HV            (1 << 8)\n#define RT1305_EN_PRE_K_HV_BIT           8\n#define RT1305_EN_EFUSE_1P8V            (1 << 7)\n#define RT1305_EN_EFUSE_1P8V_BIT           7\n#define RT1305_EN_EFUSE_5V             (1 << 6)\n#define RT1305_EN_EFUSE_5V_BIT           6\n#define RT1305_EN_VCM_6172           (1 << 5)\n#define RT1305_EN_VCM_6172_BIT          5\n#define RT1305_POR_EFUSE           (1 << 4)\n#define RT1305_POR_EFUSE_BIT             4\n\n \n#define RT1305_SEL_CLK_DET_SRC_MASK\t\t\t(0x1 << 12)\n#define RT1305_SEL_CLK_DET_SRC_SFT\t\t\t12\n#define RT1305_SEL_CLK_DET_SRC_MCLK\t\t\t(0x0 << 12)\n#define RT1305_SEL_CLK_DET_SRC_BCLK\t\t\t(0x1 << 12)\n\n\n \nenum {\n\tRT1305_FS_SYS_PRE_S_MCLK,\n\tRT1305_FS_SYS_PRE_S_PLL1,\n\tRT1305_FS_SYS_PRE_S_RCCLK,\t \n};\n\n \nenum {\n\tRT1305_PLL1_S_BCLK,\n\tRT1305_PLL2_S_MCLK,\n\tRT1305_PLL2_S_RCCLK,\t \n};\n\nenum {\n\tRT1305_AIF1,\n\tRT1305_AIFS\n};\n\n#define R0_UPPER 0x2E8BA2 \n#define R0_LOWER 0x666666 \n\n#endif\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}