# Reading pref.tcl
# do Full_Adder_using_NAND_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/aryav/Desktop/Quartus_Dada/LABs/Lab1_adder/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:53 on Aug 18,2022
# vcom -reportprogress 300 -93 -work work C:/Users/aryav/Desktop/Quartus_Dada/LABs/Lab1_adder/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# End time: 16:26:53 on Aug 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aryav/Desktop/Quartus_Dada/LABs/Lab1_adder/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:53 on Aug 18,2022
# vcom -reportprogress 300 -93 -work work C:/Users/aryav/Desktop/Quartus_Dada/LABs/Lab1_adder/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# ** Error: (vcom-11) Could not find work.full_adder_with_nand.
# ** Error (suppressible): C:/Users/aryav/Desktop/Quartus_Dada/LABs/Lab1_adder/DUT.vhdl(24): (vcom-1195) Cannot find expanded name "work.Full_adder_with_nand".
# ** Error: C:/Users/aryav/Desktop/Quartus_Dada/LABs/Lab1_adder/DUT.vhdl(24): (vcom-1105) Name (indexed name) does not denote an entity name.
# ** Error: C:/Users/aryav/Desktop/Quartus_Dada/LABs/Lab1_adder/DUT.vhdl(24): Unknown expanded name.
# ** Note: C:/Users/aryav/Desktop/Quartus_Dada/LABs/Lab1_adder/DUT.vhdl(38): VHDL Compiler exiting
# End time: 16:26:53 on Aug 18,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Full_Adder_using_NAND_run_msim_rtl_vhdl.do line 9
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/aryav/Desktop/Quartus_Dada/LABs/Lab1_adder/DUT.vhdl}"
