library ieee;
use ieee.std_logic_1164.all;
use work.matrix_pkg.all;

entity func_test is
port (
	a: in  matrix(3 downto 0, 4 downto 0);
	o: out matrix(3 downto 0, 4 downto 0)
);
end entity;

architecture rtl of func_test is
begin

end rtl;