vhdl work "Decoder_SevenSeg.vhd"
verilog work "scheme.vf"
