{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765343877638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765343877639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 10:47:57 2025 " "Processing started: Wed Dec 10 10:47:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765343877639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343877639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADS_busSystem -c ADS_busSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADS_busSystem -c ADS_busSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343877639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765343877950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765343877950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_with_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_with_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_with_bram " "Found entity 1: slave_with_bram" {  } { { "RTL_files/slave_with_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_with_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(27) " "Verilog HDL Declaration information at slave_port.v(27): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343886149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(28) " "Verilog HDL Declaration information at slave_port.v(28): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343886149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(26) " "Verilog HDL Declaration information at slave_port.v(26): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343886149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(19) " "Verilog HDL Declaration information at slave_port.v(19): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343886149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(7) " "Verilog HDL Declaration information at slave_port.v(7): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343886149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "RTL_files/slave_memory_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_memory_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_bram_2k.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_bram_2k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram_2k " "Found entity 1: slave_bram_2k" {  } { { "RTL_files/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram " "Found entity 1: slave_bram" {  } { { "RTL_files/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "RTL_files/mux3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "RTL_files/mux2.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(38) " "Verilog HDL Declaration information at master_port.v(38): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "RTL_files/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/master_port.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343886157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(40) " "Verilog HDL Declaration information at master_port.v(40): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "RTL_files/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/master_port.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343886157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(37) " "Verilog HDL Declaration information at master_port.v(37): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "RTL_files/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/master_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343886157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "RTL_files/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/master_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/demo_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/demo_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_tb " "Found entity 1: demo_top_tb" {  } { { "RTL_files/demo_top_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/demo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/demo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top " "Found entity 1: demo_top" {  } { { "RTL_files/demo_top.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/demo_master.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/demo_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_master " "Found entity 1: demo_master" {  } { { "RTL_files/demo_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "RTL_files/dec3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/dec3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "RTL_files/bus_m2_s3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/bus_m2_s3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "RTL_files/arbiter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "RTL_files/addr_decoder.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/addr_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_bram " "Found entity 1: master_bram" {  } { { "../ADS_bus_simulation/RTL/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/top_with_bb_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/top_with_bb_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_with_bb_v1 " "Found entity 1: top_with_bb_v1" {  } { { "../ADS_bus_simulation/RTL/top_with_bb_v1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/top_with_bb_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/demo_top_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/demo_top_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bb " "Found entity 1: demo_top_bb" {  } { { "../ADS_bus_simulation/RTL/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/demo_top_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_other " "Found entity 1: uart_tx_other" {  } { { "../ADS_bus_simulation/RTL/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../ADS_bus_simulation/RTL/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_other " "Found entity 1: uart_rx_other" {  } { { "../ADS_bus_simulation/RTL/uart_rx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../ADS_bus_simulation/RTL/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_other.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_other " "Found entity 1: uart_other" {  } { { "../ADS_bus_simulation/RTL/uart_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../ADS_bus_simulation/RTL/uart.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886181 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_with_bram.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_with_bram.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_with_bram.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_with_bram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343886182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_with_bram.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_with_bram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886183 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343886184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_port.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_port.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886184 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_memory_bram.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_memory_bram.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_memory_bram.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_memory_bram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343886185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_memory_bram.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_memory_bram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886185 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram_2k.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram_2k.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343886186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram_2k.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram_2k.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886186 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343886187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886187 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux3.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux3.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux3.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux3.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343886189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux3.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886189 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux2.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux2.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux2.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343886190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux2.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(37) " "Verilog HDL Declaration information at master_port.v(37): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343886191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343886191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343886191 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "master_port master_port.v(1) " "Verilog HDL error at master_port.v(1): module \"master_port\" cannot be declared more than once" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1765343886191 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "master_port master_port.v(1) " "HDL info at master_port.v(1): see declaration for object \"master_port\"" {  } { { "RTL_files/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/master_port.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343886191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_port.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_port.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../ADS_bus_simulation/RTL/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886193 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/dec3.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/dec3.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/dec3.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/dec3.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343886194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/dec3.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/dec3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886194 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/bus_m2_s3.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/bus_m2_s3.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343886195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_m2_s3.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_m2_s3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "../ADS_bus_simulation/RTL/bus_bridge_slave.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "../ADS_bus_simulation/RTL/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/baudrate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/baudrate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "../ADS_bus_simulation/RTL/baudrate.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/baudrate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886199 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/arbiter.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/arbiter.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/arbiter.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/arbiter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343886200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886200 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_decoder.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/addr_decoder.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_decoder.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/addr_decoder.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343886201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_decoder.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_decoder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_convert " "Found entity 1: addr_convert" {  } { { "../ADS_bus_simulation/RTL/addr_convert.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_convert.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343886202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/output_files/ADS_busSystem.map.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/output_files/ADS_busSystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886243 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765343886315 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 10 10:48:06 2025 " "Processing ended: Wed Dec 10 10:48:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765343886315 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765343886315 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765343886315 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886315 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343886983 ""}
