#include <linux/module.h>
#include <linux/pci.h>
#include <linux/interrupt.h>
#include <linux/errno.h>
#include <rtai.h>
#include <rtai_sched.h>
#include <rtai_fifos.h>

#include "cfg.h"
#include "window.h"
#include "wavelet.h"
#include "svm.h"

// ------------
// FIFO defines

#define FIFO_DATA    0
//#define FIFO_DEBUG   2

#if defined(FIFO_DEBUG)
#define rtf_put_dbg(var) rtf_put(FIFO_DEBUG, (void*)&(var), (sizeof(var)))
#else
#define rtf_put_dbg(var) do {} while(0)
#endif

// -------------------
// PCI address defines

// Base address (bar0)
#define PCIE_AVALONTOP  0x0000

#define AVALONTOP_WADDR   0x10
#define AVALONTOP_RFLAG   0x10
#define AVALONTOP_WSTOP   0x14
#define AVALONTOP_GSZREF  0x18
#define AVALONTOP_GTSDEQ  0x1c

#define AVALONTOP_DMINRDY 0x20
#define AVALONTOP_DMINSUM 0x24
#define AVALONTOP_DMINGET 0x28
#define AVALONTOP_DMINFBK 0x20

#define AVALONTOP_SCHEDPULSE 0x84
#define AVALONTOP_WISRSTATUS 0x88

#define DMA_BITS 32
#define DMA_WORDS_REQUIRED_FOR_ALL_CH 3
#define WIN_MAX_SIZE 256
#define DMA_BUF_WORDS (2*DMA_WORDS_REQUIRED_FOR_ALL_CH*WIN_MAX_SIZE)
#define DMA_BUF_SIZE (DMA_BUF_WORDS*sizeof(uint64_t))


#if defined(AVALONTOP_WISRSTATUS)
#define WISRSTATUS(x) iowrite32((x), avalontop_base + AVALONTOP_WISRSTATUS)
#else
#define WISRSTATUS(x) do {} while(0)
#endif


// ------------
// Misc defines

#define KB  1024
#define MB  1024*KB

#define WRAP_WIN(x) ((x) & (2*WaveletInSize - 1))

// -----------------------
// PCI / IRQ / DMA globals

static void *avalontop_base;

static uint8_t n_devices = 0;

static uint32_t epoch = 1;
static uint64_t *dma_ptr = NULL;
static dma_addr_t dma_handle;

// -----
// Enums

typedef enum {
    NotDetected = 0,
    A = 1,
    B = 2,
    Both = A | B,
} SpikesInWin;

static inline bool __attribute__((pure)) is_single(const SpikesInWin spk) {
    return (spk == A) || (spk == B);
}

#define IARRSZ (B + 1)
#define INDIVARR(a, b) {0, (a), (b)}

// -------------------------------------------------
// FP/vector unit context saving for the IRQ routine
static FPU_ENV saved_fpu_reg, our_fpu_reg;
static unsigned long saved_cr0;


//-------------------------------------------------
// This function is called for each detected spike.
// ts: spike timestamp
// individual: A or B
static void emit_result(uint32_t ts, SpikesInWin individual) {
    WARN_ON(!is_single(individual));
    rtf_put(FIFO_DATA, (void*)&ts, sizeof(ts));
    rtf_put(FIFO_DATA, (void*)&individual, sizeof(individual));
}


// Get the result from the DistMinimizer hardware module
static inline void distminimizer_get_result(SpikesInWin *spk, int *offA, int *offB) {
    while (!ioread32(avalontop_base + AVALONTOP_DMINRDY));
    uint32_t rotspk = ioread32(avalontop_base + AVALONTOP_DMINGET);
    *spk = rotspk & 0xffff;
    if (*spk == Both) {
        const int rot = rotspk >> 16;
        *offA = (rot & 0x7f) << 1;
        *offB = ((((rot - 1) >> 7) + 1) & 0x7f) << 1;
    }
}

static inline void distminimizer_send_feedback(SpikesInWin feedback) {
    WARN_ON(feedback == NotDetected);
    iowrite32(feedback, avalontop_base + AVALONTOP_DMINFBK);
}

// Process a window received from the WindowMaker hardware module
// The caller is responsible for saving/restoring FP/vector unit state.
// Calls emit_result for each detected spike.
static noinline void process_window(const void *in, const uint32_t ts, const int size, const int ref) {
    const uint32_t singleSpkTs = ts - ref;

    static float ALIGNED(32) sig[NumChannels][WaveletOutSize];
    static float ALIGNED(32) max_amplitude[NumChannels] = {};
    static double ALIGNED(32) features[NumFeatures];

    rtf_put_dbg(ts);
    rtf_put_dbg(size);
    rtf_put_dbg(ref);

    //-----------------------------------------
    // Classify all suitable channels using SVM

    prepare_window((const aint16 *)in, size, ref, sig);
    for (int ch = 0; ch < NumChannels; ch++)
        max_amplitude[ch] = scalar_max_abs_float8_arr(sig[ch], WaveletInSize);

    SpikesInWin svmResult = NotDetected;
    int svmChannels = 0;
    double minProb = 1.0;

    if (size <= MaxWinSizeForSVM) {
        for (int ch = 0; ch < NumChannels; ch++) {
            const float amp = max_amplitude[ch];
            if (amp >= OnlyAbove && amp <= SaturationThreshold) {
                dtcwpt_normed_fulltree(sig[ch]);
                svm_prepare_features(sig[ch], features);
                const double dec_val = svm_decision_value(features);

                svmResult |= (dec_val >= 0.0) ? A : B;

                const double prob = sigmoid_predict(dec_val);
                minProb = __builtin_fmin(minProb, __builtin_fmax(prob, 1.0-prob));

                ++svmChannels;
            }
        }
    }

    rtf_put_dbg(svmChannels);
    rtf_put_dbg(minProb);
    rtf_put_dbg(svmResult);

    //--------------------------------------------
    // Obtain DistMinimizer hardware module result

    SpikesInWin dminResult;
    int offA = 0, offB = 0;
    distminimizer_get_result(&dminResult, &offA, &offB);

    rtf_put_dbg(dminResult);
    rtf_put_dbg(offA);
    rtf_put_dbg(offB);

    //----------------------------------------------
    // Declare last timestamp and last IPI variables

    static uint32_t last_ts [IARRSZ] = INDIVARR(1<<31, 1<<31);
    static uint32_t last_ipi[IARRSZ] = INDIVARR(0, 0);

    //------------------------------------------------------------
    // Check for detection in forbidden region (refractory period)

    bool svmPoisoned = false;

#define CHECK_FORB(indiv) do { \
    if (ts - last_ts[indiv] <= RefractoryPeriod) { \
        svmPoisoned = svmPoisoned || ((svmResult & indiv) != 0); \
        svmResult &= ~indiv; \
        dminResult &= ~indiv; \
    } } while(0)

    CHECK_FORB(A);
    CHECK_FORB(B);
#undef CHECK_FORB

    rtf_put_dbg(svmPoisoned);
    rtf_put_dbg(svmResult);
    rtf_put_dbg(dminResult);

    //-----------------------------------------------------------
    // Sync DistMinimizer if SVM detects high specificity results

    static SpikesInWin syncStatus = NotDetected;
    rtf_put_dbg(syncStatus);

    static bool initialized = false;
    if (syncStatus == Both)
        initialized = true;

    SpikesInWin feedback = Both, result = NotDetected;

    if ((syncStatus != Both)
            && !svmPoisoned
            && is_single(svmResult)
            && (size <= HighSpecMaxWinSize)
            && (svmChannels >= HighSpecMinCh)
            && (minProb >= HighSpecProbThreshold)) {

        if ((syncStatus & svmResult) == 0) {
            result = feedback = svmResult;
            syncStatus |= svmResult;
        }

    }

    //--------------------------------------
    // Combine SVM and DistMinimizer results

    static int disagreement = 0;
    rtf_put_dbg(disagreement);

    // If not detected by high specificity treatment above
    if (result == NotDetected) {
        if (svmResult == dminResult) {
            result = svmResult;

            if (!svmPoisoned) {
                disagreement = 0;
                feedback = result;
            }
        }
        else if (svmResult == NotDetected) {
            result = feedback = dminResult;
        }
        else {
            ++disagreement;

            const uint32_t posA_guess = last_ts[A] + last_ipi[A] - ts + size;
            const uint32_t posB_guess = last_ts[B] + last_ipi[B] - ts + size;
            const SpikesInWin spk_guess =
                    ((posA_guess >= 0 && posA_guess <= size) * A) |
                    ((posB_guess >= 0 && posB_guess <= size) * B);

            if ((svmResult == spk_guess || dminResult == spk_guess) && spk_guess != NotDetected)
                result = feedback = spk_guess;
            else
                result = dminResult;
        }

        if (disagreement >= ContinuityHysteresis) {
            syncStatus = NotDetected;
            disagreement = 0;
        }
    }

    //--------------------------------
    // Emit final feedback and results

    rtf_put_dbg(feedback);
    rtf_put_dbg(result);

    distminimizer_send_feedback(feedback);

    static int start_to_ref[IARRSZ] = INDIVARR(0, 0);

    if (is_single(result)) {
        // Update distance of reference from start of window
        start_to_ref[result] = size - ref;
        // Update IPI / timestamp values
        last_ipi[result] = singleSpkTs - last_ts[result];
        last_ts [result] = singleSpkTs;
        // Emit result
        if (likely(initialized)) {
            emit_result(singleSpkTs, result);
        }
    }
    else if (result == Both) {
        const uint32_t start_ts = ts - size;
        const int posA = WRAP_WIN(offA + start_to_ref[A]);
        const int posB = WRAP_WIN(offB + start_to_ref[B]);
        const uint32_t ts_A = start_ts + posA;
        const uint32_t ts_B = start_ts + posB;
        // Update IPI / timestamp values
        last_ipi[A] = ts_A - last_ts[A];
        last_ipi[B] = ts_B - last_ts[B];
        last_ts [A] = ts_A;
        last_ts [B] = ts_B;
        // Emit result
        if (likely(initialized)) {
            if (posA <= posB) {
                emit_result(ts_A, A);
                emit_result(ts_B, B);
            }
            else {
                emit_result(ts_B, B);
                emit_result(ts_A, A);
            }
        }
    }
}

// -------- Interrupt handler --------
static int irq_handler(unsigned irq, void *cookie_) {
    const uint32_t flag = ioread32(avalontop_base + AVALONTOP_RFLAG);
    const int irq_is_ours = (flag == epoch);
    //rt_printk("gymnort_recog: got IRQ, flag=%d, is_ours=%d.\n", flag, irq_is_ours);

    if (likely(irq_is_ours)) {
        WISRSTATUS(1);

        const int firstIndex = (flag % 2 == 1) ? 0 : DMA_BUF_WORDS/2;
        const uint32_t refsz = ioread32(avalontop_base + AVALONTOP_GSZREF);
        const int size = refsz & 0xffff;
        const int ref = refsz >> 16;
        const uint32_t ts = ioread32(avalontop_base + AVALONTOP_GTSDEQ);

        save_fpcr_and_enable_fpu(saved_cr0);
        save_fpenv(saved_fpu_reg);
        restore_fpenv(our_fpu_reg);

        process_window((void*)&dma_ptr[firstIndex], ts, size, ref);

        save_fpenv(our_fpu_reg);
        restore_fpenv(saved_fpu_reg);
        restore_fpcr(saved_cr0);

        ++epoch;

        WISRSTATUS(0);
    }

    rt_unmask_irq(irq);
    return irq_is_ours;
}


static struct pci_device_id pci_ids[] = {
    { PCI_DEVICE(0x1172, 0x0de4), }, // Demo numbers
    { 0, }
};
MODULE_DEVICE_TABLE(pci, pci_ids);

static int pci_probe(struct pci_dev *dev, const struct pci_device_id *id);
static void pci_remove(struct pci_dev *dev);

static struct pci_driver pci_driver = {
    .name       = "gymnort_recog",
    .id_table   = pci_ids,
    .probe      = pci_probe,
    .remove     = pci_remove,
};

static int pci_probe(struct pci_dev *dev, const struct pci_device_id *id) {
    unsigned long resource;
    int retval;

    if (++n_devices > 1)
        return -EOVERFLOW;

    retval = pci_enable_device(dev);

    if (retval) {
        rt_printk("gymnort_recog: ERROR: Unable to enable device: %d\n",retval);
        return retval;
    }
    else
        rt_printk("gymnort_recog: device enabled!\n");

    // Allow device to master the bus (required for DMA)
    pci_set_master(dev);

    // Set coherent DMA address limitation
    retval = pci_set_consistent_dma_mask(dev, DMA_BIT_MASK(DMA_BITS));
    if (retval) {
        rt_printk("gymnort_recog: ERROR: Unable to set DMA bit mask: %d\n", retval);
        return retval;
    }

    // Allocate a memory block suitable for coherent DMA
    dma_ptr = dma_alloc_coherent(&dev->dev, DMA_BUF_SIZE, &dma_handle, GFP_KERNEL);
    if (dma_ptr == NULL) {
        rt_printk("gymnort_recog: could not allocate memory for DMA\n");
        return -ENOMEM;
    }

    rt_printk("gymnort_recog: Allocated coherent memory: dma_handle=0x%x, ptr=%p\n", dma_handle, dma_ptr);

    // Gets a pointer to bar0
    resource = pci_resource_start(dev,0);
    avalontop_base = ioremap_nocache(resource + PCIE_AVALONTOP, 16);

    // Read vendor ID
    rt_printk("gymnort_recog: Found Vendor id: 0x%0.4x\n", dev->vendor);
    rt_printk("gymnort_recog: Found Device id: 0x%0.4x\n", dev->device);

    // Read IRQ Number
    rt_printk("gymnort_recog: Found IRQ: %d\n", dev->irq);

    // Request IRQ and install handler
    retval = rt_request_irq(dev->irq, irq_handler, NULL, 0);
    if (retval) {
        rt_printk("gymnort_recog: request_irq failed!\n");
        return retval;
    }

    rt_startup_irq(dev->irq);

    rt_printk("gymnort_recog: enabling WindowDMA\n");
    iowrite32(dma_handle, avalontop_base + AVALONTOP_WADDR);

    return 0;
}

static void pci_remove(struct pci_dev *dev) {

    rt_release_irq(dev->irq);

    --n_devices;

    if (dma_ptr != NULL)
        dma_free_coherent(&dev->dev, DMA_BUF_SIZE, dma_ptr, dma_handle);

    iounmap(avalontop_base);

    pci_set_drvdata(dev,NULL);
    rt_printk("gymnort_recog: Interrupt handler uninstalled.\n");
}

/*******************************
 *  Driver Init/Exit Functions *
 *******************************/

static int __init m_init(void) {
    int retval;

    save_fpenv(our_fpu_reg);

    rtf_create(FIFO_DATA, 16*MB);
#if defined(FIFO_DEBUG)
    rtf_create(FIFO_DEBUG, 16*MB);
#endif

    // Register PCI Driver
    // IRQ is requested on pci_probe
    retval = pci_register_driver(&pci_driver);
    if (retval)
        rt_printk("gymnort_recog: ERROR: cannot register pci.\n");
    else
        rt_printk("gymnort_recog: pci driver registered.\n");

    return retval;
}

static void __exit m_exit(void) {
    iowrite32(0, avalontop_base + AVALONTOP_WSTOP);

    rtf_destroy(FIFO_DATA);
#if defined(FIFO_DEBUG)
    rtf_destroy(FIFO_DEBUG);
#endif

    pci_unregister_driver(&pci_driver);
    rt_printk("gymnort_recog: pci driver unregistered.\n");
}

module_init(m_init);
module_exit(m_exit);
MODULE_LICENSE("GPL");
