
velociraptor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009dcc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  08009ee0  08009ee0  00019ee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2c4  0800a2c4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800a2c4  0800a2c4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a2c4  0800a2c4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2c4  0800a2c4  0001a2c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a2c8  0800a2c8  0001a2c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a2cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000468  200001dc  0800a4a8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000644  0800a4a8  00020644  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001157a  00000000  00000000  00020248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b5c  00000000  00000000  000317c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010d8  00000000  00000000  00034320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d1c  00000000  00000000  000353f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019b3e  00000000  00000000  00036114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000132f8  00000000  00000000  0004fc52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000930d7  00000000  00000000  00062f4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000058a8  00000000  00000000  000f6024  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000fb8cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08009ec4 	.word	0x08009ec4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08009ec4 	.word	0x08009ec4

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2uiz>:
 8000a28:	004a      	lsls	r2, r1, #1
 8000a2a:	d211      	bcs.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d211      	bcs.n	8000a56 <__aeabi_d2uiz+0x2e>
 8000a32:	d50d      	bpl.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d40e      	bmi.n	8000a5c <__aeabi_d2uiz+0x34>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_d2uiz+0x3a>
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2f>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a70:	bf24      	itt	cs
 8000a72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a7a:	d90d      	bls.n	8000a98 <__aeabi_d2f+0x30>
 8000a7c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a88:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a90:	bf08      	it	eq
 8000a92:	f020 0001 	biceq.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a9c:	d121      	bne.n	8000ae2 <__aeabi_d2f+0x7a>
 8000a9e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aa2:	bfbc      	itt	lt
 8000aa4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	4770      	bxlt	lr
 8000aaa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab2:	f1c2 0218 	rsb	r2, r2, #24
 8000ab6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000abe:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac2:	bf18      	it	ne
 8000ac4:	f040 0001 	orrne.w	r0, r0, #1
 8000ac8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000acc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad4:	ea40 000c 	orr.w	r0, r0, ip
 8000ad8:	fa23 f302 	lsr.w	r3, r3, r2
 8000adc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae0:	e7cc      	b.n	8000a7c <__aeabi_d2f+0x14>
 8000ae2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ae6:	d107      	bne.n	8000af8 <__aeabi_d2f+0x90>
 8000ae8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aec:	bf1e      	ittt	ne
 8000aee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000af2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000af6:	4770      	bxne	lr
 8000af8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000afc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_frsub>:
 8000b08:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b0c:	e002      	b.n	8000b14 <__addsf3>
 8000b0e:	bf00      	nop

08000b10 <__aeabi_fsub>:
 8000b10:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b14 <__addsf3>:
 8000b14:	0042      	lsls	r2, r0, #1
 8000b16:	bf1f      	itttt	ne
 8000b18:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b1c:	ea92 0f03 	teqne	r2, r3
 8000b20:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b24:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b28:	d06a      	beq.n	8000c00 <__addsf3+0xec>
 8000b2a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b2e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b32:	bfc1      	itttt	gt
 8000b34:	18d2      	addgt	r2, r2, r3
 8000b36:	4041      	eorgt	r1, r0
 8000b38:	4048      	eorgt	r0, r1
 8000b3a:	4041      	eorgt	r1, r0
 8000b3c:	bfb8      	it	lt
 8000b3e:	425b      	neglt	r3, r3
 8000b40:	2b19      	cmp	r3, #25
 8000b42:	bf88      	it	hi
 8000b44:	4770      	bxhi	lr
 8000b46:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b52:	bf18      	it	ne
 8000b54:	4240      	negne	r0, r0
 8000b56:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b5a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b5e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4249      	negne	r1, r1
 8000b66:	ea92 0f03 	teq	r2, r3
 8000b6a:	d03f      	beq.n	8000bec <__addsf3+0xd8>
 8000b6c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b70:	fa41 fc03 	asr.w	ip, r1, r3
 8000b74:	eb10 000c 	adds.w	r0, r0, ip
 8000b78:	f1c3 0320 	rsb	r3, r3, #32
 8000b7c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b80:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b84:	d502      	bpl.n	8000b8c <__addsf3+0x78>
 8000b86:	4249      	negs	r1, r1
 8000b88:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b8c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b90:	d313      	bcc.n	8000bba <__addsf3+0xa6>
 8000b92:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b96:	d306      	bcc.n	8000ba6 <__addsf3+0x92>
 8000b98:	0840      	lsrs	r0, r0, #1
 8000b9a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b9e:	f102 0201 	add.w	r2, r2, #1
 8000ba2:	2afe      	cmp	r2, #254	; 0xfe
 8000ba4:	d251      	bcs.n	8000c4a <__addsf3+0x136>
 8000ba6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000baa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bae:	bf08      	it	eq
 8000bb0:	f020 0001 	biceq.w	r0, r0, #1
 8000bb4:	ea40 0003 	orr.w	r0, r0, r3
 8000bb8:	4770      	bx	lr
 8000bba:	0049      	lsls	r1, r1, #1
 8000bbc:	eb40 0000 	adc.w	r0, r0, r0
 8000bc0:	3a01      	subs	r2, #1
 8000bc2:	bf28      	it	cs
 8000bc4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bc8:	d2ed      	bcs.n	8000ba6 <__addsf3+0x92>
 8000bca:	fab0 fc80 	clz	ip, r0
 8000bce:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bd2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bd6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bda:	bfaa      	itet	ge
 8000bdc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000be0:	4252      	neglt	r2, r2
 8000be2:	4318      	orrge	r0, r3
 8000be4:	bfbc      	itt	lt
 8000be6:	40d0      	lsrlt	r0, r2
 8000be8:	4318      	orrlt	r0, r3
 8000bea:	4770      	bx	lr
 8000bec:	f092 0f00 	teq	r2, #0
 8000bf0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bf4:	bf06      	itte	eq
 8000bf6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bfa:	3201      	addeq	r2, #1
 8000bfc:	3b01      	subne	r3, #1
 8000bfe:	e7b5      	b.n	8000b6c <__addsf3+0x58>
 8000c00:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c04:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c08:	bf18      	it	ne
 8000c0a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c0e:	d021      	beq.n	8000c54 <__addsf3+0x140>
 8000c10:	ea92 0f03 	teq	r2, r3
 8000c14:	d004      	beq.n	8000c20 <__addsf3+0x10c>
 8000c16:	f092 0f00 	teq	r2, #0
 8000c1a:	bf08      	it	eq
 8000c1c:	4608      	moveq	r0, r1
 8000c1e:	4770      	bx	lr
 8000c20:	ea90 0f01 	teq	r0, r1
 8000c24:	bf1c      	itt	ne
 8000c26:	2000      	movne	r0, #0
 8000c28:	4770      	bxne	lr
 8000c2a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c2e:	d104      	bne.n	8000c3a <__addsf3+0x126>
 8000c30:	0040      	lsls	r0, r0, #1
 8000c32:	bf28      	it	cs
 8000c34:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c38:	4770      	bx	lr
 8000c3a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c3e:	bf3c      	itt	cc
 8000c40:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bxcc	lr
 8000c46:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c4a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c4e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c52:	4770      	bx	lr
 8000c54:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c58:	bf16      	itet	ne
 8000c5a:	4608      	movne	r0, r1
 8000c5c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c60:	4601      	movne	r1, r0
 8000c62:	0242      	lsls	r2, r0, #9
 8000c64:	bf06      	itte	eq
 8000c66:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c6a:	ea90 0f01 	teqeq	r0, r1
 8000c6e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c72:	4770      	bx	lr

08000c74 <__aeabi_ui2f>:
 8000c74:	f04f 0300 	mov.w	r3, #0
 8000c78:	e004      	b.n	8000c84 <__aeabi_i2f+0x8>
 8000c7a:	bf00      	nop

08000c7c <__aeabi_i2f>:
 8000c7c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c80:	bf48      	it	mi
 8000c82:	4240      	negmi	r0, r0
 8000c84:	ea5f 0c00 	movs.w	ip, r0
 8000c88:	bf08      	it	eq
 8000c8a:	4770      	bxeq	lr
 8000c8c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c90:	4601      	mov	r1, r0
 8000c92:	f04f 0000 	mov.w	r0, #0
 8000c96:	e01c      	b.n	8000cd2 <__aeabi_l2f+0x2a>

08000c98 <__aeabi_ul2f>:
 8000c98:	ea50 0201 	orrs.w	r2, r0, r1
 8000c9c:	bf08      	it	eq
 8000c9e:	4770      	bxeq	lr
 8000ca0:	f04f 0300 	mov.w	r3, #0
 8000ca4:	e00a      	b.n	8000cbc <__aeabi_l2f+0x14>
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_l2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cb4:	d502      	bpl.n	8000cbc <__aeabi_l2f+0x14>
 8000cb6:	4240      	negs	r0, r0
 8000cb8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cbc:	ea5f 0c01 	movs.w	ip, r1
 8000cc0:	bf02      	ittt	eq
 8000cc2:	4684      	moveq	ip, r0
 8000cc4:	4601      	moveq	r1, r0
 8000cc6:	2000      	moveq	r0, #0
 8000cc8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000ccc:	bf08      	it	eq
 8000cce:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cd2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cd6:	fabc f28c 	clz	r2, ip
 8000cda:	3a08      	subs	r2, #8
 8000cdc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ce0:	db10      	blt.n	8000d04 <__aeabi_l2f+0x5c>
 8000ce2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ce6:	4463      	add	r3, ip
 8000ce8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cec:	f1c2 0220 	rsb	r2, r2, #32
 8000cf0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cf4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf8:	eb43 0002 	adc.w	r0, r3, r2
 8000cfc:	bf08      	it	eq
 8000cfe:	f020 0001 	biceq.w	r0, r0, #1
 8000d02:	4770      	bx	lr
 8000d04:	f102 0220 	add.w	r2, r2, #32
 8000d08:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d14:	fa21 f202 	lsr.w	r2, r1, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d22:	4770      	bx	lr

08000d24 <__aeabi_fmul>:
 8000d24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d2c:	bf1e      	ittt	ne
 8000d2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d32:	ea92 0f0c 	teqne	r2, ip
 8000d36:	ea93 0f0c 	teqne	r3, ip
 8000d3a:	d06f      	beq.n	8000e1c <__aeabi_fmul+0xf8>
 8000d3c:	441a      	add	r2, r3
 8000d3e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d42:	0240      	lsls	r0, r0, #9
 8000d44:	bf18      	it	ne
 8000d46:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d4a:	d01e      	beq.n	8000d8a <__aeabi_fmul+0x66>
 8000d4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d50:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d54:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d58:	fba0 3101 	umull	r3, r1, r0, r1
 8000d5c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d60:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d64:	bf3e      	ittt	cc
 8000d66:	0049      	lslcc	r1, r1, #1
 8000d68:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d6c:	005b      	lslcc	r3, r3, #1
 8000d6e:	ea40 0001 	orr.w	r0, r0, r1
 8000d72:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d76:	2afd      	cmp	r2, #253	; 0xfd
 8000d78:	d81d      	bhi.n	8000db6 <__aeabi_fmul+0x92>
 8000d7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d7e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d82:	bf08      	it	eq
 8000d84:	f020 0001 	biceq.w	r0, r0, #1
 8000d88:	4770      	bx	lr
 8000d8a:	f090 0f00 	teq	r0, #0
 8000d8e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d92:	bf08      	it	eq
 8000d94:	0249      	lsleq	r1, r1, #9
 8000d96:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d9a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d9e:	3a7f      	subs	r2, #127	; 0x7f
 8000da0:	bfc2      	ittt	gt
 8000da2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000da6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000daa:	4770      	bxgt	lr
 8000dac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000db0:	f04f 0300 	mov.w	r3, #0
 8000db4:	3a01      	subs	r2, #1
 8000db6:	dc5d      	bgt.n	8000e74 <__aeabi_fmul+0x150>
 8000db8:	f112 0f19 	cmn.w	r2, #25
 8000dbc:	bfdc      	itt	le
 8000dbe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dc2:	4770      	bxle	lr
 8000dc4:	f1c2 0200 	rsb	r2, r2, #0
 8000dc8:	0041      	lsls	r1, r0, #1
 8000dca:	fa21 f102 	lsr.w	r1, r1, r2
 8000dce:	f1c2 0220 	rsb	r2, r2, #32
 8000dd2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dda:	f140 0000 	adc.w	r0, r0, #0
 8000dde:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000de2:	bf08      	it	eq
 8000de4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000de8:	4770      	bx	lr
 8000dea:	f092 0f00 	teq	r2, #0
 8000dee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000df2:	bf02      	ittt	eq
 8000df4:	0040      	lsleq	r0, r0, #1
 8000df6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dfa:	3a01      	subeq	r2, #1
 8000dfc:	d0f9      	beq.n	8000df2 <__aeabi_fmul+0xce>
 8000dfe:	ea40 000c 	orr.w	r0, r0, ip
 8000e02:	f093 0f00 	teq	r3, #0
 8000e06:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e0a:	bf02      	ittt	eq
 8000e0c:	0049      	lsleq	r1, r1, #1
 8000e0e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e12:	3b01      	subeq	r3, #1
 8000e14:	d0f9      	beq.n	8000e0a <__aeabi_fmul+0xe6>
 8000e16:	ea41 010c 	orr.w	r1, r1, ip
 8000e1a:	e78f      	b.n	8000d3c <__aeabi_fmul+0x18>
 8000e1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e20:	ea92 0f0c 	teq	r2, ip
 8000e24:	bf18      	it	ne
 8000e26:	ea93 0f0c 	teqne	r3, ip
 8000e2a:	d00a      	beq.n	8000e42 <__aeabi_fmul+0x11e>
 8000e2c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e30:	bf18      	it	ne
 8000e32:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e36:	d1d8      	bne.n	8000dea <__aeabi_fmul+0xc6>
 8000e38:	ea80 0001 	eor.w	r0, r0, r1
 8000e3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e40:	4770      	bx	lr
 8000e42:	f090 0f00 	teq	r0, #0
 8000e46:	bf17      	itett	ne
 8000e48:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e4c:	4608      	moveq	r0, r1
 8000e4e:	f091 0f00 	teqne	r1, #0
 8000e52:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e56:	d014      	beq.n	8000e82 <__aeabi_fmul+0x15e>
 8000e58:	ea92 0f0c 	teq	r2, ip
 8000e5c:	d101      	bne.n	8000e62 <__aeabi_fmul+0x13e>
 8000e5e:	0242      	lsls	r2, r0, #9
 8000e60:	d10f      	bne.n	8000e82 <__aeabi_fmul+0x15e>
 8000e62:	ea93 0f0c 	teq	r3, ip
 8000e66:	d103      	bne.n	8000e70 <__aeabi_fmul+0x14c>
 8000e68:	024b      	lsls	r3, r1, #9
 8000e6a:	bf18      	it	ne
 8000e6c:	4608      	movne	r0, r1
 8000e6e:	d108      	bne.n	8000e82 <__aeabi_fmul+0x15e>
 8000e70:	ea80 0001 	eor.w	r0, r0, r1
 8000e74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e80:	4770      	bx	lr
 8000e82:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e86:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e8a:	4770      	bx	lr

08000e8c <__aeabi_fdiv>:
 8000e8c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e90:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e94:	bf1e      	ittt	ne
 8000e96:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e9a:	ea92 0f0c 	teqne	r2, ip
 8000e9e:	ea93 0f0c 	teqne	r3, ip
 8000ea2:	d069      	beq.n	8000f78 <__aeabi_fdiv+0xec>
 8000ea4:	eba2 0203 	sub.w	r2, r2, r3
 8000ea8:	ea80 0c01 	eor.w	ip, r0, r1
 8000eac:	0249      	lsls	r1, r1, #9
 8000eae:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eb2:	d037      	beq.n	8000f24 <__aeabi_fdiv+0x98>
 8000eb4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000eb8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ebc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ec0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ec4:	428b      	cmp	r3, r1
 8000ec6:	bf38      	it	cc
 8000ec8:	005b      	lslcc	r3, r3, #1
 8000eca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ece:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	bf24      	itt	cs
 8000ed6:	1a5b      	subcs	r3, r3, r1
 8000ed8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000edc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ee0:	bf24      	itt	cs
 8000ee2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ee6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eee:	bf24      	itt	cs
 8000ef0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ef4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ef8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000efc:	bf24      	itt	cs
 8000efe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f06:	011b      	lsls	r3, r3, #4
 8000f08:	bf18      	it	ne
 8000f0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f0e:	d1e0      	bne.n	8000ed2 <__aeabi_fdiv+0x46>
 8000f10:	2afd      	cmp	r2, #253	; 0xfd
 8000f12:	f63f af50 	bhi.w	8000db6 <__aeabi_fmul+0x92>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f1c:	bf08      	it	eq
 8000f1e:	f020 0001 	biceq.w	r0, r0, #1
 8000f22:	4770      	bx	lr
 8000f24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f2c:	327f      	adds	r2, #127	; 0x7f
 8000f2e:	bfc2      	ittt	gt
 8000f30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f38:	4770      	bxgt	lr
 8000f3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f3e:	f04f 0300 	mov.w	r3, #0
 8000f42:	3a01      	subs	r2, #1
 8000f44:	e737      	b.n	8000db6 <__aeabi_fmul+0x92>
 8000f46:	f092 0f00 	teq	r2, #0
 8000f4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f4e:	bf02      	ittt	eq
 8000f50:	0040      	lsleq	r0, r0, #1
 8000f52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f56:	3a01      	subeq	r2, #1
 8000f58:	d0f9      	beq.n	8000f4e <__aeabi_fdiv+0xc2>
 8000f5a:	ea40 000c 	orr.w	r0, r0, ip
 8000f5e:	f093 0f00 	teq	r3, #0
 8000f62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f66:	bf02      	ittt	eq
 8000f68:	0049      	lsleq	r1, r1, #1
 8000f6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f6e:	3b01      	subeq	r3, #1
 8000f70:	d0f9      	beq.n	8000f66 <__aeabi_fdiv+0xda>
 8000f72:	ea41 010c 	orr.w	r1, r1, ip
 8000f76:	e795      	b.n	8000ea4 <__aeabi_fdiv+0x18>
 8000f78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f7c:	ea92 0f0c 	teq	r2, ip
 8000f80:	d108      	bne.n	8000f94 <__aeabi_fdiv+0x108>
 8000f82:	0242      	lsls	r2, r0, #9
 8000f84:	f47f af7d 	bne.w	8000e82 <__aeabi_fmul+0x15e>
 8000f88:	ea93 0f0c 	teq	r3, ip
 8000f8c:	f47f af70 	bne.w	8000e70 <__aeabi_fmul+0x14c>
 8000f90:	4608      	mov	r0, r1
 8000f92:	e776      	b.n	8000e82 <__aeabi_fmul+0x15e>
 8000f94:	ea93 0f0c 	teq	r3, ip
 8000f98:	d104      	bne.n	8000fa4 <__aeabi_fdiv+0x118>
 8000f9a:	024b      	lsls	r3, r1, #9
 8000f9c:	f43f af4c 	beq.w	8000e38 <__aeabi_fmul+0x114>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e76e      	b.n	8000e82 <__aeabi_fmul+0x15e>
 8000fa4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fa8:	bf18      	it	ne
 8000faa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fae:	d1ca      	bne.n	8000f46 <__aeabi_fdiv+0xba>
 8000fb0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fb4:	f47f af5c 	bne.w	8000e70 <__aeabi_fmul+0x14c>
 8000fb8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fbc:	f47f af3c 	bne.w	8000e38 <__aeabi_fmul+0x114>
 8000fc0:	e75f      	b.n	8000e82 <__aeabi_fmul+0x15e>
 8000fc2:	bf00      	nop

08000fc4 <__gesf2>:
 8000fc4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000fc8:	e006      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fca:	bf00      	nop

08000fcc <__lesf2>:
 8000fcc:	f04f 0c01 	mov.w	ip, #1
 8000fd0:	e002      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fd2:	bf00      	nop

08000fd4 <__cmpsf2>:
 8000fd4:	f04f 0c01 	mov.w	ip, #1
 8000fd8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fdc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fe4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fe8:	bf18      	it	ne
 8000fea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fee:	d011      	beq.n	8001014 <__cmpsf2+0x40>
 8000ff0:	b001      	add	sp, #4
 8000ff2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ff6:	bf18      	it	ne
 8000ff8:	ea90 0f01 	teqne	r0, r1
 8000ffc:	bf58      	it	pl
 8000ffe:	ebb2 0003 	subspl.w	r0, r2, r3
 8001002:	bf88      	it	hi
 8001004:	17c8      	asrhi	r0, r1, #31
 8001006:	bf38      	it	cc
 8001008:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800100c:	bf18      	it	ne
 800100e:	f040 0001 	orrne.w	r0, r0, #1
 8001012:	4770      	bx	lr
 8001014:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001018:	d102      	bne.n	8001020 <__cmpsf2+0x4c>
 800101a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800101e:	d105      	bne.n	800102c <__cmpsf2+0x58>
 8001020:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001024:	d1e4      	bne.n	8000ff0 <__cmpsf2+0x1c>
 8001026:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800102a:	d0e1      	beq.n	8000ff0 <__cmpsf2+0x1c>
 800102c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <__aeabi_cfrcmple>:
 8001034:	4684      	mov	ip, r0
 8001036:	4608      	mov	r0, r1
 8001038:	4661      	mov	r1, ip
 800103a:	e7ff      	b.n	800103c <__aeabi_cfcmpeq>

0800103c <__aeabi_cfcmpeq>:
 800103c:	b50f      	push	{r0, r1, r2, r3, lr}
 800103e:	f7ff ffc9 	bl	8000fd4 <__cmpsf2>
 8001042:	2800      	cmp	r0, #0
 8001044:	bf48      	it	mi
 8001046:	f110 0f00 	cmnmi.w	r0, #0
 800104a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800104c <__aeabi_fcmpeq>:
 800104c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001050:	f7ff fff4 	bl	800103c <__aeabi_cfcmpeq>
 8001054:	bf0c      	ite	eq
 8001056:	2001      	moveq	r0, #1
 8001058:	2000      	movne	r0, #0
 800105a:	f85d fb08 	ldr.w	pc, [sp], #8
 800105e:	bf00      	nop

08001060 <__aeabi_fcmplt>:
 8001060:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001064:	f7ff ffea 	bl	800103c <__aeabi_cfcmpeq>
 8001068:	bf34      	ite	cc
 800106a:	2001      	movcc	r0, #1
 800106c:	2000      	movcs	r0, #0
 800106e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001072:	bf00      	nop

08001074 <__aeabi_fcmple>:
 8001074:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001078:	f7ff ffe0 	bl	800103c <__aeabi_cfcmpeq>
 800107c:	bf94      	ite	ls
 800107e:	2001      	movls	r0, #1
 8001080:	2000      	movhi	r0, #0
 8001082:	f85d fb08 	ldr.w	pc, [sp], #8
 8001086:	bf00      	nop

08001088 <__aeabi_fcmpge>:
 8001088:	f84d ed08 	str.w	lr, [sp, #-8]!
 800108c:	f7ff ffd2 	bl	8001034 <__aeabi_cfrcmple>
 8001090:	bf94      	ite	ls
 8001092:	2001      	movls	r0, #1
 8001094:	2000      	movhi	r0, #0
 8001096:	f85d fb08 	ldr.w	pc, [sp], #8
 800109a:	bf00      	nop

0800109c <__aeabi_fcmpgt>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff ffc8 	bl	8001034 <__aeabi_cfrcmple>
 80010a4:	bf34      	ite	cc
 80010a6:	2001      	movcc	r0, #1
 80010a8:	2000      	movcs	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_fcmpun>:
 80010b0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010b4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010bc:	d102      	bne.n	80010c4 <__aeabi_fcmpun+0x14>
 80010be:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010c2:	d108      	bne.n	80010d6 <__aeabi_fcmpun+0x26>
 80010c4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010c8:	d102      	bne.n	80010d0 <__aeabi_fcmpun+0x20>
 80010ca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ce:	d102      	bne.n	80010d6 <__aeabi_fcmpun+0x26>
 80010d0:	f04f 0000 	mov.w	r0, #0
 80010d4:	4770      	bx	lr
 80010d6:	f04f 0001 	mov.w	r0, #1
 80010da:	4770      	bx	lr

080010dc <__aeabi_f2uiz>:
 80010dc:	0042      	lsls	r2, r0, #1
 80010de:	d20e      	bcs.n	80010fe <__aeabi_f2uiz+0x22>
 80010e0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010e4:	d30b      	bcc.n	80010fe <__aeabi_f2uiz+0x22>
 80010e6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ea:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ee:	d409      	bmi.n	8001104 <__aeabi_f2uiz+0x28>
 80010f0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010f8:	fa23 f002 	lsr.w	r0, r3, r2
 80010fc:	4770      	bx	lr
 80010fe:	f04f 0000 	mov.w	r0, #0
 8001102:	4770      	bx	lr
 8001104:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001108:	d101      	bne.n	800110e <__aeabi_f2uiz+0x32>
 800110a:	0242      	lsls	r2, r0, #9
 800110c:	d102      	bne.n	8001114 <__aeabi_f2uiz+0x38>
 800110e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001112:	4770      	bx	lr
 8001114:	f04f 0000 	mov.w	r0, #0
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop

0800111c <__aeabi_d2lz>:
 800111c:	b538      	push	{r3, r4, r5, lr}
 800111e:	4605      	mov	r5, r0
 8001120:	460c      	mov	r4, r1
 8001122:	2200      	movs	r2, #0
 8001124:	2300      	movs	r3, #0
 8001126:	4628      	mov	r0, r5
 8001128:	4621      	mov	r1, r4
 800112a:	f7ff fc3f 	bl	80009ac <__aeabi_dcmplt>
 800112e:	b928      	cbnz	r0, 800113c <__aeabi_d2lz+0x20>
 8001130:	4628      	mov	r0, r5
 8001132:	4621      	mov	r1, r4
 8001134:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001138:	f000 b80a 	b.w	8001150 <__aeabi_d2ulz>
 800113c:	4628      	mov	r0, r5
 800113e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001142:	f000 f805 	bl	8001150 <__aeabi_d2ulz>
 8001146:	4240      	negs	r0, r0
 8001148:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800114c:	bd38      	pop	{r3, r4, r5, pc}
 800114e:	bf00      	nop

08001150 <__aeabi_d2ulz>:
 8001150:	b5d0      	push	{r4, r6, r7, lr}
 8001152:	2200      	movs	r2, #0
 8001154:	4b0b      	ldr	r3, [pc, #44]	; (8001184 <__aeabi_d2ulz+0x34>)
 8001156:	4606      	mov	r6, r0
 8001158:	460f      	mov	r7, r1
 800115a:	f7ff f9b5 	bl	80004c8 <__aeabi_dmul>
 800115e:	f7ff fc63 	bl	8000a28 <__aeabi_d2uiz>
 8001162:	4604      	mov	r4, r0
 8001164:	f7ff f936 	bl	80003d4 <__aeabi_ui2d>
 8001168:	2200      	movs	r2, #0
 800116a:	4b07      	ldr	r3, [pc, #28]	; (8001188 <__aeabi_d2ulz+0x38>)
 800116c:	f7ff f9ac 	bl	80004c8 <__aeabi_dmul>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	4630      	mov	r0, r6
 8001176:	4639      	mov	r1, r7
 8001178:	f7fe ffee 	bl	8000158 <__aeabi_dsub>
 800117c:	f7ff fc54 	bl	8000a28 <__aeabi_d2uiz>
 8001180:	4621      	mov	r1, r4
 8001182:	bdd0      	pop	{r4, r6, r7, pc}
 8001184:	3df00000 	.word	0x3df00000
 8001188:	41f00000 	.word	0x41f00000

0800118c <ADXL345_Select>:
extern SPI_HandleTypeDef hspi1;

adxl_data_t adxl_data;
//adxl_data2_t adxl_data2;

void ADXL345_Select(void) {
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ADXL345_SPI_CS_PORT, ADXL345_SPI_CS_PIN, GPIO_PIN_RESET); // CS low
 8001190:	2200      	movs	r2, #0
 8001192:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001196:	4802      	ldr	r0, [pc, #8]	; (80011a0 <ADXL345_Select+0x14>)
 8001198:	f002 fe35 	bl	8003e06 <HAL_GPIO_WritePin>
}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40010800 	.word	0x40010800

080011a4 <ADXL345_Deselect>:

void ADXL345_Deselect(void) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ADXL345_SPI_CS_PORT, ADXL345_SPI_CS_PIN, GPIO_PIN_SET); // CS high
 80011a8:	2201      	movs	r2, #1
 80011aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011ae:	4802      	ldr	r0, [pc, #8]	; (80011b8 <ADXL345_Deselect+0x14>)
 80011b0:	f002 fe29 	bl	8003e06 <HAL_GPIO_WritePin>
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40010800 	.word	0x40010800

080011bc <ADXL345_Init>:

void ADXL345_Init(void) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
	ADXL345_WriteRegister(0x2D, 0x08); // POWER_CTL register (0x2D): Set to measurement mode
 80011c0:	2108      	movs	r1, #8
 80011c2:	202d      	movs	r0, #45	; 0x2d
 80011c4:	f000 f846 	bl	8001254 <ADXL345_WriteRegister>

	// Set the output data rate (ODR) and range
	ADXL345_WriteRegister(0x2C, 0x0A); // BW_RATE register (0x2C): Set ODR to 100 Hz (0x0A)
 80011c8:	210a      	movs	r1, #10
 80011ca:	202c      	movs	r0, #44	; 0x2c
 80011cc:	f000 f842 	bl	8001254 <ADXL345_WriteRegister>

	// Set the full-scale range
	ADXL345_WriteRegister(0x31, 0x09); // DATA_FORMAT register (0x31): Full-resolution, 16g (0x0B)
 80011d0:	2109      	movs	r1, #9
 80011d2:	2031      	movs	r0, #49	; 0x31
 80011d4:	f000 f83e 	bl	8001254 <ADXL345_WriteRegister>

	// Ensure FIFO is in bypass mode
	ADXL345_WriteRegister(0x38, 0x00); // FIFO_CTL register (0x38): FIFO in bypass mode
 80011d8:	2100      	movs	r1, #0
 80011da:	2038      	movs	r0, #56	; 0x38
 80011dc:	f000 f83a 	bl	8001254 <ADXL345_WriteRegister>

	// Enable Data Ready interrupt
	ADXL345_WriteRegister(0x2E, 0x80); // INT_ENABLE register (0x2E): Enable Data Ready interrupt
 80011e0:	2180      	movs	r1, #128	; 0x80
 80011e2:	202e      	movs	r0, #46	; 0x2e
 80011e4:	f000 f836 	bl	8001254 <ADXL345_WriteRegister>

	// Map Data Ready interrupt to INT1
	ADXL345_WriteRegister(0x2F, 0x00); // INT_MAP register (0x2F): Route Data Ready to INT1 (bit 0 = 0)
 80011e8:	2100      	movs	r1, #0
 80011ea:	202f      	movs	r0, #47	; 0x2f
 80011ec:	f000 f832 	bl	8001254 <ADXL345_WriteRegister>

	// lectura inicial para disparar el modo continuo (si no no anda!)
	ADXL345_ReadXYZ(&(adxl_data.accel[0].x), &(adxl_data.accel[0].y), &(adxl_data.accel[0].z));
 80011f0:	4a03      	ldr	r2, [pc, #12]	; (8001200 <ADXL345_Init+0x44>)
 80011f2:	4904      	ldr	r1, [pc, #16]	; (8001204 <ADXL345_Init+0x48>)
 80011f4:	4804      	ldr	r0, [pc, #16]	; (8001208 <ADXL345_Init+0x4c>)
 80011f6:	f000 f84b 	bl	8001290 <ADXL345_ReadXYZ>
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	200001fe 	.word	0x200001fe
 8001204:	200001fc 	.word	0x200001fc
 8001208:	200001fa 	.word	0x200001fa

0800120c <ADXL345_ReadRegister>:

uint8_t ADXL345_ReadRegister(uint8_t reg) {
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]
    uint8_t receivedData;
    reg |= 0x80; // Set MSB to 1 for read operation
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800121c:	b2db      	uxtb	r3, r3
 800121e:	71fb      	strb	r3, [r7, #7]

    ADXL345_Select();
 8001220:	f7ff ffb4 	bl	800118c <ADXL345_Select>
    HAL_SPI_Transmit(&hspi1, &reg, 1, HAL_MAX_DELAY);   // Send register address
 8001224:	1df9      	adds	r1, r7, #7
 8001226:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800122a:	2201      	movs	r2, #1
 800122c:	4808      	ldr	r0, [pc, #32]	; (8001250 <ADXL345_ReadRegister+0x44>)
 800122e:	f003 fb6f 	bl	8004910 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &receivedData, 1, HAL_MAX_DELAY); // Read register value
 8001232:	f107 010f 	add.w	r1, r7, #15
 8001236:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800123a:	2201      	movs	r2, #1
 800123c:	4804      	ldr	r0, [pc, #16]	; (8001250 <ADXL345_ReadRegister+0x44>)
 800123e:	f003 fcab 	bl	8004b98 <HAL_SPI_Receive>
    ADXL345_Deselect();
 8001242:	f7ff ffaf 	bl	80011a4 <ADXL345_Deselect>

    return receivedData;
 8001246:	7bfb      	ldrb	r3, [r7, #15]
}
 8001248:	4618      	mov	r0, r3
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	20000238 	.word	0x20000238

08001254 <ADXL345_WriteRegister>:

void ADXL345_WriteRegister(uint8_t reg, uint8_t value) {
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	460a      	mov	r2, r1
 800125e:	71fb      	strb	r3, [r7, #7]
 8001260:	4613      	mov	r3, r2
 8001262:	71bb      	strb	r3, [r7, #6]
    uint8_t txData[2];

    // Combine register address and value into a transmission array
    txData[0] = reg;       // Register address
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	733b      	strb	r3, [r7, #12]
    txData[1] = value;     // Data to write
 8001268:	79bb      	ldrb	r3, [r7, #6]
 800126a:	737b      	strb	r3, [r7, #13]

    ADXL345_Select();
 800126c:	f7ff ff8e 	bl	800118c <ADXL345_Select>
    HAL_SPI_Transmit(&hspi1, txData, 2, HAL_MAX_DELAY); // Transmit register address and data
 8001270:	f107 010c 	add.w	r1, r7, #12
 8001274:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001278:	2202      	movs	r2, #2
 800127a:	4804      	ldr	r0, [pc, #16]	; (800128c <ADXL345_WriteRegister+0x38>)
 800127c:	f003 fb48 	bl	8004910 <HAL_SPI_Transmit>
    ADXL345_Deselect();
 8001280:	f7ff ff90 	bl	80011a4 <ADXL345_Deselect>
}
 8001284:	bf00      	nop
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20000238 	.word	0x20000238

08001290 <ADXL345_ReadXYZ>:

void ADXL345_ReadXYZ(int16_t *x, int16_t *y, int16_t *z) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
    uint8_t x0, x1, y0, y1, z0, z1;

    // Read X-axis
    x0 = ADXL345_ReadRegister(0x32); // X0
 800129c:	2032      	movs	r0, #50	; 0x32
 800129e:	f7ff ffb5 	bl	800120c <ADXL345_ReadRegister>
 80012a2:	4603      	mov	r3, r0
 80012a4:	75fb      	strb	r3, [r7, #23]
    x1 = ADXL345_ReadRegister(0x33); // X1
 80012a6:	2033      	movs	r0, #51	; 0x33
 80012a8:	f7ff ffb0 	bl	800120c <ADXL345_ReadRegister>
 80012ac:	4603      	mov	r3, r0
 80012ae:	75bb      	strb	r3, [r7, #22]

    // Read Y-axis
    y0 = ADXL345_ReadRegister(0x34); // Y0
 80012b0:	2034      	movs	r0, #52	; 0x34
 80012b2:	f7ff ffab 	bl	800120c <ADXL345_ReadRegister>
 80012b6:	4603      	mov	r3, r0
 80012b8:	757b      	strb	r3, [r7, #21]
    y1 = ADXL345_ReadRegister(0x35); // Y1
 80012ba:	2035      	movs	r0, #53	; 0x35
 80012bc:	f7ff ffa6 	bl	800120c <ADXL345_ReadRegister>
 80012c0:	4603      	mov	r3, r0
 80012c2:	753b      	strb	r3, [r7, #20]

    // Read Z-axis
    z0 = ADXL345_ReadRegister(0x36); // Z0
 80012c4:	2036      	movs	r0, #54	; 0x36
 80012c6:	f7ff ffa1 	bl	800120c <ADXL345_ReadRegister>
 80012ca:	4603      	mov	r3, r0
 80012cc:	74fb      	strb	r3, [r7, #19]
    z1 = ADXL345_ReadRegister(0x37); // Z1
 80012ce:	2037      	movs	r0, #55	; 0x37
 80012d0:	f7ff ff9c 	bl	800120c <ADXL345_ReadRegister>
 80012d4:	4603      	mov	r3, r0
 80012d6:	74bb      	strb	r3, [r7, #18]

    // Combine high and low bytes
    *x = (int16_t)((x1 << 8) | x0);
 80012d8:	7dbb      	ldrb	r3, [r7, #22]
 80012da:	021b      	lsls	r3, r3, #8
 80012dc:	b21a      	sxth	r2, r3
 80012de:	7dfb      	ldrb	r3, [r7, #23]
 80012e0:	b21b      	sxth	r3, r3
 80012e2:	4313      	orrs	r3, r2
 80012e4:	b21a      	sxth	r2, r3
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)((y1 << 8) | y0);
 80012ea:	7d3b      	ldrb	r3, [r7, #20]
 80012ec:	021b      	lsls	r3, r3, #8
 80012ee:	b21a      	sxth	r2, r3
 80012f0:	7d7b      	ldrb	r3, [r7, #21]
 80012f2:	b21b      	sxth	r3, r3
 80012f4:	4313      	orrs	r3, r2
 80012f6:	b21a      	sxth	r2, r3
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)((z1 << 8) | z0);
 80012fc:	7cbb      	ldrb	r3, [r7, #18]
 80012fe:	021b      	lsls	r3, r3, #8
 8001300:	b21a      	sxth	r2, r3
 8001302:	7cfb      	ldrb	r3, [r7, #19]
 8001304:	b21b      	sxth	r3, r3
 8001306:	4313      	orrs	r3, r2
 8001308:	b21a      	sxth	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	801a      	strh	r2, [r3, #0]
}
 800130e:	bf00      	nop
 8001310:	3718      	adds	r7, #24
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <ADXL345_CheckDevice>:

uint8_t ADXL345_CheckDevice(void) {
 8001316:	b580      	push	{r7, lr}
 8001318:	b082      	sub	sp, #8
 800131a:	af00      	add	r7, sp, #0
    uint8_t deviceID = ADXL345_ReadRegister(0x00); // 0x00 is the DEVID register
 800131c:	2000      	movs	r0, #0
 800131e:	f7ff ff75 	bl	800120c <ADXL345_ReadRegister>
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
    if (deviceID == 0xE5) {
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2be5      	cmp	r3, #229	; 0xe5
 800132a:	d101      	bne.n	8001330 <ADXL345_CheckDevice+0x1a>
        return 1; // Device is present and responding correctly
 800132c:	2301      	movs	r3, #1
 800132e:	e000      	b.n	8001332 <ADXL345_CheckDevice+0x1c>
    } else {
        return 0; // Device is not responding
 8001330:	2300      	movs	r3, #0
    }
}
 8001332:	4618      	mov	r0, r3
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
	...

0800133c <ADXL345_IRQHandler>:

void ADXL345_IRQHandler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
	int16_t *x, *y, *z;

	//escritura en buffer inactivo
	x = &(adxl_data.accel[!adxl_data.active_buffer].x);
 8001342:	4b21      	ldr	r3, [pc, #132]	; (80013c8 <ADXL345_IRQHandler+0x8c>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	bf0c      	ite	eq
 800134a:	2301      	moveq	r3, #1
 800134c:	2300      	movne	r3, #0
 800134e:	b2db      	uxtb	r3, r3
 8001350:	461a      	mov	r2, r3
 8001352:	4613      	mov	r3, r2
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	4413      	add	r3, r2
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	4a1b      	ldr	r2, [pc, #108]	; (80013c8 <ADXL345_IRQHandler+0x8c>)
 800135c:	4413      	add	r3, r2
 800135e:	3302      	adds	r3, #2
 8001360:	60fb      	str	r3, [r7, #12]
	y = &(adxl_data.accel[!adxl_data.active_buffer].y);
 8001362:	4b19      	ldr	r3, [pc, #100]	; (80013c8 <ADXL345_IRQHandler+0x8c>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	bf0c      	ite	eq
 800136a:	2301      	moveq	r3, #1
 800136c:	2300      	movne	r3, #0
 800136e:	b2db      	uxtb	r3, r3
 8001370:	461a      	mov	r2, r3
 8001372:	4613      	mov	r3, r2
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	4413      	add	r3, r2
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	4a13      	ldr	r2, [pc, #76]	; (80013c8 <ADXL345_IRQHandler+0x8c>)
 800137c:	4413      	add	r3, r2
 800137e:	3304      	adds	r3, #4
 8001380:	60bb      	str	r3, [r7, #8]
	z = &(adxl_data.accel[!adxl_data.active_buffer].z);
 8001382:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <ADXL345_IRQHandler+0x8c>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	bf0c      	ite	eq
 800138a:	2301      	moveq	r3, #1
 800138c:	2300      	movne	r3, #0
 800138e:	b2db      	uxtb	r3, r3
 8001390:	461a      	mov	r2, r3
 8001392:	4613      	mov	r3, r2
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	4413      	add	r3, r2
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	4a0b      	ldr	r2, [pc, #44]	; (80013c8 <ADXL345_IRQHandler+0x8c>)
 800139c:	4413      	add	r3, r2
 800139e:	3306      	adds	r3, #6
 80013a0:	607b      	str	r3, [r7, #4]

	ADXL345_ReadXYZ(x, y, z);
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	68b9      	ldr	r1, [r7, #8]
 80013a6:	68f8      	ldr	r0, [r7, #12]
 80013a8:	f7ff ff72 	bl	8001290 <ADXL345_ReadXYZ>

	adxl_data.active_buffer = !adxl_data.active_buffer;
 80013ac:	4b06      	ldr	r3, [pc, #24]	; (80013c8 <ADXL345_IRQHandler+0x8c>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	bf0c      	ite	eq
 80013b4:	2301      	moveq	r3, #1
 80013b6:	2300      	movne	r3, #0
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	461a      	mov	r2, r3
 80013bc:	4b02      	ldr	r3, [pc, #8]	; (80013c8 <ADXL345_IRQHandler+0x8c>)
 80013be:	701a      	strb	r2, [r3, #0]
}
 80013c0:	bf00      	nop
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	200001f8 	.word	0x200001f8

080013cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013d0:	f001 fc22 	bl	8002c18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013d4:	f000 f819 	bl	800140a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013d8:	f000 fa68 	bl	80018ac <MX_GPIO_Init>
  MX_DMA_Init();
 80013dc:	f000 fa40 	bl	8001860 <MX_DMA_Init>
  MX_TIM4_Init();
 80013e0:	f000 f97c 	bl	80016dc <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80013e4:	f000 fa12 	bl	800180c <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80013e8:	f000 f92a 	bl	8001640 <MX_TIM3_Init>
  MX_ADC2_Init();
 80013ec:	f000 f868 	bl	80014c0 <MX_ADC2_Init>
  MX_TIM2_Init();
 80013f0:	f000 f8da 	bl	80015a8 <MX_TIM2_Init>
  MX_SPI1_Init();
 80013f4:	f000 f8a2 	bl	800153c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  velociraptor2_init();
 80013f8:	f000 fe32 	bl	8002060 <velociraptor2_init>
  velociraptor2_comms_init();
 80013fc:	f001 fb0a 	bl	8002a14 <velociraptor2_comms_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	velociraptor2_main_loop();
 8001400:	f001 f80c 	bl	800241c <velociraptor2_main_loop>
	velociraptor2_comms_loop();
 8001404:	f001 fb12 	bl	8002a2c <velociraptor2_comms_loop>
	velociraptor2_main_loop();
 8001408:	e7fa      	b.n	8001400 <main+0x34>

0800140a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b094      	sub	sp, #80	; 0x50
 800140e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001410:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001414:	2228      	movs	r2, #40	; 0x28
 8001416:	2100      	movs	r1, #0
 8001418:	4618      	mov	r0, r3
 800141a:	f006 fe25 	bl	8008068 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]
 800142c:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800143a:	2301      	movs	r3, #1
 800143c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800143e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001444:	2300      	movs	r3, #0
 8001446:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001448:	2301      	movs	r3, #1
 800144a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800144c:	2302      	movs	r3, #2
 800144e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001450:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001454:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001456:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800145a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800145c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001460:	4618      	mov	r0, r3
 8001462:	f002 fd0b 	bl	8003e7c <HAL_RCC_OscConfig>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800146c:	f000 face 	bl	8001a0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001470:	230f      	movs	r3, #15
 8001472:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001474:	2302      	movs	r3, #2
 8001476:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001478:	2300      	movs	r3, #0
 800147a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800147c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001480:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001482:	2300      	movs	r3, #0
 8001484:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	2102      	movs	r1, #2
 800148c:	4618      	mov	r0, r3
 800148e:	f002 ff77 	bl	8004380 <HAL_RCC_ClockConfig>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001498:	f000 fab8 	bl	8001a0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800149c:	2302      	movs	r3, #2
 800149e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80014a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014a4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	4618      	mov	r0, r3
 80014aa:	f003 f8f7 	bl	800469c <HAL_RCCEx_PeriphCLKConfig>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80014b4:	f000 faaa 	bl	8001a0c <Error_Handler>
  }
}
 80014b8:	bf00      	nop
 80014ba:	3750      	adds	r7, #80	; 0x50
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014c6:	1d3b      	adds	r3, r7, #4
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80014d0:	4b18      	ldr	r3, [pc, #96]	; (8001534 <MX_ADC2_Init+0x74>)
 80014d2:	4a19      	ldr	r2, [pc, #100]	; (8001538 <MX_ADC2_Init+0x78>)
 80014d4:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014d6:	4b17      	ldr	r3, [pc, #92]	; (8001534 <MX_ADC2_Init+0x74>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80014dc:	4b15      	ldr	r3, [pc, #84]	; (8001534 <MX_ADC2_Init+0x74>)
 80014de:	2200      	movs	r2, #0
 80014e0:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80014e2:	4b14      	ldr	r3, [pc, #80]	; (8001534 <MX_ADC2_Init+0x74>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014e8:	4b12      	ldr	r3, [pc, #72]	; (8001534 <MX_ADC2_Init+0x74>)
 80014ea:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80014ee:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014f0:	4b10      	ldr	r3, [pc, #64]	; (8001534 <MX_ADC2_Init+0x74>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80014f6:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <MX_ADC2_Init+0x74>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80014fc:	480d      	ldr	r0, [pc, #52]	; (8001534 <MX_ADC2_Init+0x74>)
 80014fe:	f001 fc11 	bl	8002d24 <HAL_ADC_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001508:	f000 fa80 	bl	8001a0c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800150c:	2300      	movs	r3, #0
 800150e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001510:	2301      	movs	r3, #1
 8001512:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001514:	2300      	movs	r3, #0
 8001516:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	4619      	mov	r1, r3
 800151c:	4805      	ldr	r0, [pc, #20]	; (8001534 <MX_ADC2_Init+0x74>)
 800151e:	f001 fd93 	bl	8003048 <HAL_ADC_ConfigChannel>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001528:	f000 fa70 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800152c:	bf00      	nop
 800152e:	3710      	adds	r7, #16
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000208 	.word	0x20000208
 8001538:	40012800 	.word	0x40012800

0800153c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001540:	4b17      	ldr	r3, [pc, #92]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001542:	4a18      	ldr	r2, [pc, #96]	; (80015a4 <MX_SPI1_Init+0x68>)
 8001544:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001546:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001548:	f44f 7282 	mov.w	r2, #260	; 0x104
 800154c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800154e:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001554:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001556:	2200      	movs	r2, #0
 8001558:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800155a:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <MX_SPI1_Init+0x64>)
 800155c:	2202      	movs	r2, #2
 800155e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001560:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001562:	2201      	movs	r2, #1
 8001564:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001566:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001568:	f44f 7200 	mov.w	r2, #512	; 0x200
 800156c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800156e:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001570:	2218      	movs	r2, #24
 8001572:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001574:	4b0a      	ldr	r3, [pc, #40]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001576:	2200      	movs	r2, #0
 8001578:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <MX_SPI1_Init+0x64>)
 800157c:	2200      	movs	r2, #0
 800157e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001580:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001582:	2200      	movs	r2, #0
 8001584:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <MX_SPI1_Init+0x64>)
 8001588:	220a      	movs	r2, #10
 800158a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800158c:	4804      	ldr	r0, [pc, #16]	; (80015a0 <MX_SPI1_Init+0x64>)
 800158e:	f003 f93b 	bl	8004808 <HAL_SPI_Init>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001598:	f000 fa38 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800159c:	bf00      	nop
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20000238 	.word	0x20000238
 80015a4:	40013000 	.word	0x40013000

080015a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015bc:	463b      	mov	r3, r7
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015c4:	4b1d      	ldr	r3, [pc, #116]	; (800163c <MX_TIM2_Init+0x94>)
 80015c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 720-1;
 80015cc:	4b1b      	ldr	r3, [pc, #108]	; (800163c <MX_TIM2_Init+0x94>)
 80015ce:	f240 22cf 	movw	r2, #719	; 0x2cf
 80015d2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d4:	4b19      	ldr	r3, [pc, #100]	; (800163c <MX_TIM2_Init+0x94>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 80015da:	4b18      	ldr	r3, [pc, #96]	; (800163c <MX_TIM2_Init+0x94>)
 80015dc:	2209      	movs	r2, #9
 80015de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e0:	4b16      	ldr	r3, [pc, #88]	; (800163c <MX_TIM2_Init+0x94>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015e6:	4b15      	ldr	r3, [pc, #84]	; (800163c <MX_TIM2_Init+0x94>)
 80015e8:	2280      	movs	r2, #128	; 0x80
 80015ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015ec:	4813      	ldr	r0, [pc, #76]	; (800163c <MX_TIM2_Init+0x94>)
 80015ee:	f003 fea0 	bl	8005332 <HAL_TIM_Base_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80015f8:	f000 fa08 	bl	8001a0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001600:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001602:	f107 0308 	add.w	r3, r7, #8
 8001606:	4619      	mov	r1, r3
 8001608:	480c      	ldr	r0, [pc, #48]	; (800163c <MX_TIM2_Init+0x94>)
 800160a:	f004 f9df 	bl	80059cc <HAL_TIM_ConfigClockSource>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001614:	f000 f9fa 	bl	8001a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001618:	2300      	movs	r3, #0
 800161a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800161c:	2300      	movs	r3, #0
 800161e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001620:	463b      	mov	r3, r7
 8001622:	4619      	mov	r1, r3
 8001624:	4805      	ldr	r0, [pc, #20]	; (800163c <MX_TIM2_Init+0x94>)
 8001626:	f004 fd75 	bl	8006114 <HAL_TIMEx_MasterConfigSynchronization>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001630:	f000 f9ec 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001634:	bf00      	nop
 8001636:	3718      	adds	r7, #24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20000290 	.word	0x20000290

08001640 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001646:	f107 0308 	add.w	r3, r7, #8
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	609a      	str	r2, [r3, #8]
 8001652:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001654:	463b      	mov	r3, r7
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800165c:	4b1d      	ldr	r3, [pc, #116]	; (80016d4 <MX_TIM3_Init+0x94>)
 800165e:	4a1e      	ldr	r2, [pc, #120]	; (80016d8 <MX_TIM3_Init+0x98>)
 8001660:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001662:	4b1c      	ldr	r3, [pc, #112]	; (80016d4 <MX_TIM3_Init+0x94>)
 8001664:	2200      	movs	r2, #0
 8001666:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001668:	4b1a      	ldr	r3, [pc, #104]	; (80016d4 <MX_TIM3_Init+0x94>)
 800166a:	2200      	movs	r2, #0
 800166c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1080-1;
 800166e:	4b19      	ldr	r3, [pc, #100]	; (80016d4 <MX_TIM3_Init+0x94>)
 8001670:	f240 4237 	movw	r2, #1079	; 0x437
 8001674:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001676:	4b17      	ldr	r3, [pc, #92]	; (80016d4 <MX_TIM3_Init+0x94>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800167c:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <MX_TIM3_Init+0x94>)
 800167e:	2200      	movs	r2, #0
 8001680:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001682:	4814      	ldr	r0, [pc, #80]	; (80016d4 <MX_TIM3_Init+0x94>)
 8001684:	f003 fe55 	bl	8005332 <HAL_TIM_Base_Init>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800168e:	f000 f9bd 	bl	8001a0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001692:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001696:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001698:	f107 0308 	add.w	r3, r7, #8
 800169c:	4619      	mov	r1, r3
 800169e:	480d      	ldr	r0, [pc, #52]	; (80016d4 <MX_TIM3_Init+0x94>)
 80016a0:	f004 f994 	bl	80059cc <HAL_TIM_ConfigClockSource>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80016aa:	f000 f9af 	bl	8001a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016ae:	2320      	movs	r3, #32
 80016b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b2:	2300      	movs	r3, #0
 80016b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	4806      	ldr	r0, [pc, #24]	; (80016d4 <MX_TIM3_Init+0x94>)
 80016bc:	f004 fd2a 	bl	8006114 <HAL_TIMEx_MasterConfigSynchronization>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80016c6:	f000 f9a1 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200002d8 	.word	0x200002d8
 80016d8:	40000400 	.word	0x40000400

080016dc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b08e      	sub	sp, #56	; 0x38
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f0:	f107 0320 	add.w	r3, r7, #32
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016fa:	1d3b      	adds	r3, r7, #4
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	611a      	str	r2, [r3, #16]
 8001708:	615a      	str	r2, [r3, #20]
 800170a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800170c:	4b3d      	ldr	r3, [pc, #244]	; (8001804 <MX_TIM4_Init+0x128>)
 800170e:	4a3e      	ldr	r2, [pc, #248]	; (8001808 <MX_TIM4_Init+0x12c>)
 8001710:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001712:	4b3c      	ldr	r3, [pc, #240]	; (8001804 <MX_TIM4_Init+0x128>)
 8001714:	2200      	movs	r2, #0
 8001716:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001718:	4b3a      	ldr	r3, [pc, #232]	; (8001804 <MX_TIM4_Init+0x128>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 720-1;
 800171e:	4b39      	ldr	r3, [pc, #228]	; (8001804 <MX_TIM4_Init+0x128>)
 8001720:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001724:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001726:	4b37      	ldr	r3, [pc, #220]	; (8001804 <MX_TIM4_Init+0x128>)
 8001728:	2200      	movs	r2, #0
 800172a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800172c:	4b35      	ldr	r3, [pc, #212]	; (8001804 <MX_TIM4_Init+0x128>)
 800172e:	2280      	movs	r2, #128	; 0x80
 8001730:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001732:	4834      	ldr	r0, [pc, #208]	; (8001804 <MX_TIM4_Init+0x128>)
 8001734:	f003 fdfd 	bl	8005332 <HAL_TIM_Base_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800173e:	f000 f965 	bl	8001a0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001742:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001746:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001748:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800174c:	4619      	mov	r1, r3
 800174e:	482d      	ldr	r0, [pc, #180]	; (8001804 <MX_TIM4_Init+0x128>)
 8001750:	f004 f93c 	bl	80059cc <HAL_TIM_ConfigClockSource>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800175a:	f000 f957 	bl	8001a0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800175e:	4829      	ldr	r0, [pc, #164]	; (8001804 <MX_TIM4_Init+0x128>)
 8001760:	f003 fe88 	bl	8005474 <HAL_TIM_PWM_Init>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800176a:	f000 f94f 	bl	8001a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800176e:	2300      	movs	r3, #0
 8001770:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001772:	2300      	movs	r3, #0
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001776:	f107 0320 	add.w	r3, r7, #32
 800177a:	4619      	mov	r1, r3
 800177c:	4821      	ldr	r0, [pc, #132]	; (8001804 <MX_TIM4_Init+0x128>)
 800177e:	f004 fcc9 	bl	8006114 <HAL_TIMEx_MasterConfigSynchronization>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001788:	f000 f940 	bl	8001a0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800178c:	2360      	movs	r3, #96	; 0x60
 800178e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001794:	2300      	movs	r3, #0
 8001796:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001798:	2300      	movs	r3, #0
 800179a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800179c:	1d3b      	adds	r3, r7, #4
 800179e:	2200      	movs	r2, #0
 80017a0:	4619      	mov	r1, r3
 80017a2:	4818      	ldr	r0, [pc, #96]	; (8001804 <MX_TIM4_Init+0x128>)
 80017a4:	f004 f850 	bl	8005848 <HAL_TIM_PWM_ConfigChannel>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80017ae:	f000 f92d 	bl	8001a0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017b2:	1d3b      	adds	r3, r7, #4
 80017b4:	2204      	movs	r2, #4
 80017b6:	4619      	mov	r1, r3
 80017b8:	4812      	ldr	r0, [pc, #72]	; (8001804 <MX_TIM4_Init+0x128>)
 80017ba:	f004 f845 	bl	8005848 <HAL_TIM_PWM_ConfigChannel>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80017c4:	f000 f922 	bl	8001a0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017c8:	1d3b      	adds	r3, r7, #4
 80017ca:	2208      	movs	r2, #8
 80017cc:	4619      	mov	r1, r3
 80017ce:	480d      	ldr	r0, [pc, #52]	; (8001804 <MX_TIM4_Init+0x128>)
 80017d0:	f004 f83a 	bl	8005848 <HAL_TIM_PWM_ConfigChannel>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 80017da:	f000 f917 	bl	8001a0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	220c      	movs	r2, #12
 80017e2:	4619      	mov	r1, r3
 80017e4:	4807      	ldr	r0, [pc, #28]	; (8001804 <MX_TIM4_Init+0x128>)
 80017e6:	f004 f82f 	bl	8005848 <HAL_TIM_PWM_ConfigChannel>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 80017f0:	f000 f90c 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80017f4:	4803      	ldr	r0, [pc, #12]	; (8001804 <MX_TIM4_Init+0x128>)
 80017f6:	f000 fa23 	bl	8001c40 <HAL_TIM_MspPostInit>

}
 80017fa:	bf00      	nop
 80017fc:	3738      	adds	r7, #56	; 0x38
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000320 	.word	0x20000320
 8001808:	40000800 	.word	0x40000800

0800180c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <MX_USART1_UART_Init+0x4c>)
 8001812:	4a12      	ldr	r2, [pc, #72]	; (800185c <MX_USART1_UART_Init+0x50>)
 8001814:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <MX_USART1_UART_Init+0x4c>)
 8001818:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800181c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <MX_USART1_UART_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <MX_USART1_UART_Init+0x4c>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800182a:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <MX_USART1_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001830:	4b09      	ldr	r3, [pc, #36]	; (8001858 <MX_USART1_UART_Init+0x4c>)
 8001832:	220c      	movs	r2, #12
 8001834:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001836:	4b08      	ldr	r3, [pc, #32]	; (8001858 <MX_USART1_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800183c:	4b06      	ldr	r3, [pc, #24]	; (8001858 <MX_USART1_UART_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <MX_USART1_UART_Init+0x4c>)
 8001844:	f004 fcd6 	bl	80061f4 <HAL_UART_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800184e:	f000 f8dd 	bl	8001a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20000368 	.word	0x20000368
 800185c:	40013800 	.word	0x40013800

08001860 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001866:	4b10      	ldr	r3, [pc, #64]	; (80018a8 <MX_DMA_Init+0x48>)
 8001868:	695b      	ldr	r3, [r3, #20]
 800186a:	4a0f      	ldr	r2, [pc, #60]	; (80018a8 <MX_DMA_Init+0x48>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	6153      	str	r3, [r2, #20]
 8001872:	4b0d      	ldr	r3, [pc, #52]	; (80018a8 <MX_DMA_Init+0x48>)
 8001874:	695b      	ldr	r3, [r3, #20]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800187e:	2200      	movs	r2, #0
 8001880:	2100      	movs	r1, #0
 8001882:	200e      	movs	r0, #14
 8001884:	f001 fe4b 	bl	800351e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001888:	200e      	movs	r0, #14
 800188a:	f001 fe64 	bl	8003556 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	2100      	movs	r1, #0
 8001892:	200f      	movs	r0, #15
 8001894:	f001 fe43 	bl	800351e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001898:	200f      	movs	r0, #15
 800189a:	f001 fe5c 	bl	8003556 <HAL_NVIC_EnableIRQ>

}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40021000 	.word	0x40021000

080018ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b088      	sub	sp, #32
 80018b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b2:	f107 0310 	add.w	r3, r7, #16
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	605a      	str	r2, [r3, #4]
 80018bc:	609a      	str	r2, [r3, #8]
 80018be:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c0:	4b4d      	ldr	r3, [pc, #308]	; (80019f8 <MX_GPIO_Init+0x14c>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	4a4c      	ldr	r2, [pc, #304]	; (80019f8 <MX_GPIO_Init+0x14c>)
 80018c6:	f043 0310 	orr.w	r3, r3, #16
 80018ca:	6193      	str	r3, [r2, #24]
 80018cc:	4b4a      	ldr	r3, [pc, #296]	; (80019f8 <MX_GPIO_Init+0x14c>)
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	f003 0310 	and.w	r3, r3, #16
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018d8:	4b47      	ldr	r3, [pc, #284]	; (80019f8 <MX_GPIO_Init+0x14c>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	4a46      	ldr	r2, [pc, #280]	; (80019f8 <MX_GPIO_Init+0x14c>)
 80018de:	f043 0320 	orr.w	r3, r3, #32
 80018e2:	6193      	str	r3, [r2, #24]
 80018e4:	4b44      	ldr	r3, [pc, #272]	; (80019f8 <MX_GPIO_Init+0x14c>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	f003 0320 	and.w	r3, r3, #32
 80018ec:	60bb      	str	r3, [r7, #8]
 80018ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f0:	4b41      	ldr	r3, [pc, #260]	; (80019f8 <MX_GPIO_Init+0x14c>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	4a40      	ldr	r2, [pc, #256]	; (80019f8 <MX_GPIO_Init+0x14c>)
 80018f6:	f043 0304 	orr.w	r3, r3, #4
 80018fa:	6193      	str	r3, [r2, #24]
 80018fc:	4b3e      	ldr	r3, [pc, #248]	; (80019f8 <MX_GPIO_Init+0x14c>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	f003 0304 	and.w	r3, r3, #4
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001908:	4b3b      	ldr	r3, [pc, #236]	; (80019f8 <MX_GPIO_Init+0x14c>)
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	4a3a      	ldr	r2, [pc, #232]	; (80019f8 <MX_GPIO_Init+0x14c>)
 800190e:	f043 0308 	orr.w	r3, r3, #8
 8001912:	6193      	str	r3, [r2, #24]
 8001914:	4b38      	ldr	r3, [pc, #224]	; (80019f8 <MX_GPIO_Init+0x14c>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	f003 0308 	and.w	r3, r3, #8
 800191c:	603b      	str	r3, [r7, #0]
 800191e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001920:	2200      	movs	r2, #0
 8001922:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001926:	4835      	ldr	r0, [pc, #212]	; (80019fc <MX_GPIO_Init+0x150>)
 8001928:	f002 fa6d 	bl	8003e06 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800192c:	2200      	movs	r2, #0
 800192e:	f248 111e 	movw	r1, #33054	; 0x811e
 8001932:	4833      	ldr	r0, [pc, #204]	; (8001a00 <MX_GPIO_Init+0x154>)
 8001934:	f002 fa67 	bl	8003e06 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001938:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800193c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193e:	2301      	movs	r3, #1
 8001940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001946:	2302      	movs	r3, #2
 8001948:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800194a:	f107 0310 	add.w	r3, r7, #16
 800194e:	4619      	mov	r1, r3
 8001950:	482a      	ldr	r0, [pc, #168]	; (80019fc <MX_GPIO_Init+0x150>)
 8001952:	f002 f8bd 	bl	8003ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001956:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800195a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800195c:	2300      	movs	r3, #0
 800195e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001960:	2301      	movs	r3, #1
 8001962:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001964:	f107 0310 	add.w	r3, r7, #16
 8001968:	4619      	mov	r1, r3
 800196a:	4824      	ldr	r0, [pc, #144]	; (80019fc <MX_GPIO_Init+0x150>)
 800196c:	f002 f8b0 	bl	8003ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001970:	f44f 738f 	mov.w	r3, #286	; 0x11e
 8001974:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001976:	2301      	movs	r3, #1
 8001978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197a:	2300      	movs	r3, #0
 800197c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197e:	2302      	movs	r3, #2
 8001980:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001982:	f107 0310 	add.w	r3, r7, #16
 8001986:	4619      	mov	r1, r3
 8001988:	481d      	ldr	r0, [pc, #116]	; (8001a00 <MX_GPIO_Init+0x154>)
 800198a:	f002 f8a1 	bl	8003ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800198e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001992:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001998:	2301      	movs	r3, #1
 800199a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199c:	f107 0310 	add.w	r3, r7, #16
 80019a0:	4619      	mov	r1, r3
 80019a2:	4818      	ldr	r0, [pc, #96]	; (8001a04 <MX_GPIO_Init+0x158>)
 80019a4:	f002 f894 	bl	8003ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019ae:	4b16      	ldr	r3, [pc, #88]	; (8001a08 <MX_GPIO_Init+0x15c>)
 80019b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b2:	2300      	movs	r3, #0
 80019b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b6:	f107 0310 	add.w	r3, r7, #16
 80019ba:	4619      	mov	r1, r3
 80019bc:	4810      	ldr	r0, [pc, #64]	; (8001a00 <MX_GPIO_Init+0x154>)
 80019be:	f002 f887 	bl	8003ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80019c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c8:	2301      	movs	r3, #1
 80019ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019d0:	2303      	movs	r3, #3
 80019d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d4:	f107 0310 	add.w	r3, r7, #16
 80019d8:	4619      	mov	r1, r3
 80019da:	4809      	ldr	r0, [pc, #36]	; (8001a00 <MX_GPIO_Init+0x154>)
 80019dc:	f002 f878 	bl	8003ad0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80019e0:	2200      	movs	r2, #0
 80019e2:	2100      	movs	r1, #0
 80019e4:	2028      	movs	r0, #40	; 0x28
 80019e6:	f001 fd9a 	bl	800351e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80019ea:	2028      	movs	r0, #40	; 0x28
 80019ec:	f001 fdb3 	bl	8003556 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019f0:	bf00      	nop
 80019f2:	3720      	adds	r7, #32
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40021000 	.word	0x40021000
 80019fc:	40011000 	.word	0x40011000
 8001a00:	40010800 	.word	0x40010800
 8001a04:	40010c00 	.word	0x40010c00
 8001a08:	10110000 	.word	0x10110000

08001a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a10:	b672      	cpsid	i
}
 8001a12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <Error_Handler+0x8>
	...

08001a18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a1e:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <HAL_MspInit+0x5c>)
 8001a20:	699b      	ldr	r3, [r3, #24]
 8001a22:	4a14      	ldr	r2, [pc, #80]	; (8001a74 <HAL_MspInit+0x5c>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	6193      	str	r3, [r2, #24]
 8001a2a:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <HAL_MspInit+0x5c>)
 8001a2c:	699b      	ldr	r3, [r3, #24]
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a36:	4b0f      	ldr	r3, [pc, #60]	; (8001a74 <HAL_MspInit+0x5c>)
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	4a0e      	ldr	r2, [pc, #56]	; (8001a74 <HAL_MspInit+0x5c>)
 8001a3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a40:	61d3      	str	r3, [r2, #28]
 8001a42:	4b0c      	ldr	r3, [pc, #48]	; (8001a74 <HAL_MspInit+0x5c>)
 8001a44:	69db      	ldr	r3, [r3, #28]
 8001a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4a:	607b      	str	r3, [r7, #4]
 8001a4c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a4e:	4b0a      	ldr	r3, [pc, #40]	; (8001a78 <HAL_MspInit+0x60>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	4a04      	ldr	r2, [pc, #16]	; (8001a78 <HAL_MspInit+0x60>)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr
 8001a74:	40021000 	.word	0x40021000
 8001a78:	40010000 	.word	0x40010000

08001a7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b088      	sub	sp, #32
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	f107 0310 	add.w	r3, r7, #16
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC2)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a14      	ldr	r2, [pc, #80]	; (8001ae8 <HAL_ADC_MspInit+0x6c>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d121      	bne.n	8001ae0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001a9c:	4b13      	ldr	r3, [pc, #76]	; (8001aec <HAL_ADC_MspInit+0x70>)
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	4a12      	ldr	r2, [pc, #72]	; (8001aec <HAL_ADC_MspInit+0x70>)
 8001aa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001aa6:	6193      	str	r3, [r2, #24]
 8001aa8:	4b10      	ldr	r3, [pc, #64]	; (8001aec <HAL_ADC_MspInit+0x70>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab4:	4b0d      	ldr	r3, [pc, #52]	; (8001aec <HAL_ADC_MspInit+0x70>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	4a0c      	ldr	r2, [pc, #48]	; (8001aec <HAL_ADC_MspInit+0x70>)
 8001aba:	f043 0304 	orr.w	r3, r3, #4
 8001abe:	6193      	str	r3, [r2, #24]
 8001ac0:	4b0a      	ldr	r3, [pc, #40]	; (8001aec <HAL_ADC_MspInit+0x70>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	f003 0304 	and.w	r3, r3, #4
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA0-WKUP     ------> ADC2_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001acc:	2301      	movs	r3, #1
 8001ace:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad4:	f107 0310 	add.w	r3, r7, #16
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4805      	ldr	r0, [pc, #20]	; (8001af0 <HAL_ADC_MspInit+0x74>)
 8001adc:	f001 fff8 	bl	8003ad0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001ae0:	bf00      	nop
 8001ae2:	3720      	adds	r7, #32
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40012800 	.word	0x40012800
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40010800 	.word	0x40010800

08001af4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08a      	sub	sp, #40	; 0x28
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	f107 0314 	add.w	r3, r7, #20
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a22      	ldr	r2, [pc, #136]	; (8001b98 <HAL_SPI_MspInit+0xa4>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d13d      	bne.n	8001b90 <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b14:	4b21      	ldr	r3, [pc, #132]	; (8001b9c <HAL_SPI_MspInit+0xa8>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	4a20      	ldr	r2, [pc, #128]	; (8001b9c <HAL_SPI_MspInit+0xa8>)
 8001b1a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b1e:	6193      	str	r3, [r2, #24]
 8001b20:	4b1e      	ldr	r3, [pc, #120]	; (8001b9c <HAL_SPI_MspInit+0xa8>)
 8001b22:	699b      	ldr	r3, [r3, #24]
 8001b24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b28:	613b      	str	r3, [r7, #16]
 8001b2a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2c:	4b1b      	ldr	r3, [pc, #108]	; (8001b9c <HAL_SPI_MspInit+0xa8>)
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	4a1a      	ldr	r2, [pc, #104]	; (8001b9c <HAL_SPI_MspInit+0xa8>)
 8001b32:	f043 0308 	orr.w	r3, r3, #8
 8001b36:	6193      	str	r3, [r2, #24]
 8001b38:	4b18      	ldr	r3, [pc, #96]	; (8001b9c <HAL_SPI_MspInit+0xa8>)
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	f003 0308 	and.w	r3, r3, #8
 8001b40:	60fb      	str	r3, [r7, #12]
 8001b42:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001b44:	2328      	movs	r3, #40	; 0x28
 8001b46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b50:	f107 0314 	add.w	r3, r7, #20
 8001b54:	4619      	mov	r1, r3
 8001b56:	4812      	ldr	r0, [pc, #72]	; (8001ba0 <HAL_SPI_MspInit+0xac>)
 8001b58:	f001 ffba 	bl	8003ad0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b5c:	2310      	movs	r3, #16
 8001b5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b60:	2300      	movs	r3, #0
 8001b62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b68:	f107 0314 	add.w	r3, r7, #20
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	480c      	ldr	r0, [pc, #48]	; (8001ba0 <HAL_SPI_MspInit+0xac>)
 8001b70:	f001 ffae 	bl	8003ad0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8001b74:	4b0b      	ldr	r3, [pc, #44]	; (8001ba4 <HAL_SPI_MspInit+0xb0>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	627b      	str	r3, [r7, #36]	; 0x24
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001b80:	627b      	str	r3, [r7, #36]	; 0x24
 8001b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	627b      	str	r3, [r7, #36]	; 0x24
 8001b8a:	4a06      	ldr	r2, [pc, #24]	; (8001ba4 <HAL_SPI_MspInit+0xb0>)
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001b90:	bf00      	nop
 8001b92:	3728      	adds	r7, #40	; 0x28
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40013000 	.word	0x40013000
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40010c00 	.word	0x40010c00
 8001ba4:	40010000 	.word	0x40010000

08001ba8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bb8:	d114      	bne.n	8001be4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bba:	4b1e      	ldr	r3, [pc, #120]	; (8001c34 <HAL_TIM_Base_MspInit+0x8c>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	4a1d      	ldr	r2, [pc, #116]	; (8001c34 <HAL_TIM_Base_MspInit+0x8c>)
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	61d3      	str	r3, [r2, #28]
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <HAL_TIM_Base_MspInit+0x8c>)
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	201c      	movs	r0, #28
 8001bd8:	f001 fca1 	bl	800351e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bdc:	201c      	movs	r0, #28
 8001bde:	f001 fcba 	bl	8003556 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001be2:	e022      	b.n	8001c2a <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM3)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a13      	ldr	r2, [pc, #76]	; (8001c38 <HAL_TIM_Base_MspInit+0x90>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d10c      	bne.n	8001c08 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bee:	4b11      	ldr	r3, [pc, #68]	; (8001c34 <HAL_TIM_Base_MspInit+0x8c>)
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	4a10      	ldr	r2, [pc, #64]	; (8001c34 <HAL_TIM_Base_MspInit+0x8c>)
 8001bf4:	f043 0302 	orr.w	r3, r3, #2
 8001bf8:	61d3      	str	r3, [r2, #28]
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	; (8001c34 <HAL_TIM_Base_MspInit+0x8c>)
 8001bfc:	69db      	ldr	r3, [r3, #28]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	693b      	ldr	r3, [r7, #16]
}
 8001c06:	e010      	b.n	8001c2a <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM4)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a0b      	ldr	r2, [pc, #44]	; (8001c3c <HAL_TIM_Base_MspInit+0x94>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d10b      	bne.n	8001c2a <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c12:	4b08      	ldr	r3, [pc, #32]	; (8001c34 <HAL_TIM_Base_MspInit+0x8c>)
 8001c14:	69db      	ldr	r3, [r3, #28]
 8001c16:	4a07      	ldr	r2, [pc, #28]	; (8001c34 <HAL_TIM_Base_MspInit+0x8c>)
 8001c18:	f043 0304 	orr.w	r3, r3, #4
 8001c1c:	61d3      	str	r3, [r2, #28]
 8001c1e:	4b05      	ldr	r3, [pc, #20]	; (8001c34 <HAL_TIM_Base_MspInit+0x8c>)
 8001c20:	69db      	ldr	r3, [r3, #28]
 8001c22:	f003 0304 	and.w	r3, r3, #4
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
}
 8001c2a:	bf00      	nop
 8001c2c:	3718      	adds	r7, #24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40000400 	.word	0x40000400
 8001c3c:	40000800 	.word	0x40000800

08001c40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b088      	sub	sp, #32
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c48:	f107 0310 	add.w	r3, r7, #16
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a10      	ldr	r2, [pc, #64]	; (8001c9c <HAL_TIM_MspPostInit+0x5c>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d118      	bne.n	8001c92 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c60:	4b0f      	ldr	r3, [pc, #60]	; (8001ca0 <HAL_TIM_MspPostInit+0x60>)
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	4a0e      	ldr	r2, [pc, #56]	; (8001ca0 <HAL_TIM_MspPostInit+0x60>)
 8001c66:	f043 0308 	orr.w	r3, r3, #8
 8001c6a:	6193      	str	r3, [r2, #24]
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <HAL_TIM_MspPostInit+0x60>)
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	f003 0308 	and.w	r3, r3, #8
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001c78:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001c7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c82:	2302      	movs	r3, #2
 8001c84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c86:	f107 0310 	add.w	r3, r7, #16
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4805      	ldr	r0, [pc, #20]	; (8001ca4 <HAL_TIM_MspPostInit+0x64>)
 8001c8e:	f001 ff1f 	bl	8003ad0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001c92:	bf00      	nop
 8001c94:	3720      	adds	r7, #32
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40000800 	.word	0x40000800
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	40010c00 	.word	0x40010c00

08001ca8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b088      	sub	sp, #32
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	f107 0310 	add.w	r3, r7, #16
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a47      	ldr	r2, [pc, #284]	; (8001de0 <HAL_UART_MspInit+0x138>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	f040 8086 	bne.w	8001dd6 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cca:	4b46      	ldr	r3, [pc, #280]	; (8001de4 <HAL_UART_MspInit+0x13c>)
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	4a45      	ldr	r2, [pc, #276]	; (8001de4 <HAL_UART_MspInit+0x13c>)
 8001cd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cd4:	6193      	str	r3, [r2, #24]
 8001cd6:	4b43      	ldr	r3, [pc, #268]	; (8001de4 <HAL_UART_MspInit+0x13c>)
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce2:	4b40      	ldr	r3, [pc, #256]	; (8001de4 <HAL_UART_MspInit+0x13c>)
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	4a3f      	ldr	r2, [pc, #252]	; (8001de4 <HAL_UART_MspInit+0x13c>)
 8001ce8:	f043 0304 	orr.w	r3, r3, #4
 8001cec:	6193      	str	r3, [r2, #24]
 8001cee:	4b3d      	ldr	r3, [pc, #244]	; (8001de4 <HAL_UART_MspInit+0x13c>)
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	f003 0304 	and.w	r3, r3, #4
 8001cf6:	60bb      	str	r3, [r7, #8]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cfa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d00:	2302      	movs	r3, #2
 8001d02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d04:	2303      	movs	r3, #3
 8001d06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d08:	f107 0310 	add.w	r3, r7, #16
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4836      	ldr	r0, [pc, #216]	; (8001de8 <HAL_UART_MspInit+0x140>)
 8001d10:	f001 fede 	bl	8003ad0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d22:	f107 0310 	add.w	r3, r7, #16
 8001d26:	4619      	mov	r1, r3
 8001d28:	482f      	ldr	r0, [pc, #188]	; (8001de8 <HAL_UART_MspInit+0x140>)
 8001d2a:	f001 fed1 	bl	8003ad0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001d2e:	4b2f      	ldr	r3, [pc, #188]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001d30:	4a2f      	ldr	r2, [pc, #188]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001d32:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d34:	4b2d      	ldr	r3, [pc, #180]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d3a:	4b2c      	ldr	r3, [pc, #176]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d40:	4b2a      	ldr	r3, [pc, #168]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001d42:	2280      	movs	r2, #128	; 0x80
 8001d44:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d46:	4b29      	ldr	r3, [pc, #164]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d4c:	4b27      	ldr	r3, [pc, #156]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001d52:	4b26      	ldr	r3, [pc, #152]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d58:	4b24      	ldr	r3, [pc, #144]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001d5e:	4823      	ldr	r0, [pc, #140]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001d60:	f001 fc14 	bl	800358c <HAL_DMA_Init>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8001d6a:	f7ff fe4f 	bl	8001a0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a1e      	ldr	r2, [pc, #120]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001d72:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d74:	4a1d      	ldr	r2, [pc, #116]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001d7a:	4b1e      	ldr	r3, [pc, #120]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001d7c:	4a1e      	ldr	r2, [pc, #120]	; (8001df8 <HAL_UART_MspInit+0x150>)
 8001d7e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d80:	4b1c      	ldr	r3, [pc, #112]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001d82:	2210      	movs	r2, #16
 8001d84:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d86:	4b1b      	ldr	r3, [pc, #108]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d8c:	4b19      	ldr	r3, [pc, #100]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001d8e:	2280      	movs	r2, #128	; 0x80
 8001d90:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d98:	4b16      	ldr	r3, [pc, #88]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001da4:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001daa:	4812      	ldr	r0, [pc, #72]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001dac:	f001 fbee 	bl	800358c <HAL_DMA_Init>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8001db6:	f7ff fe29 	bl	8001a0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a0d      	ldr	r2, [pc, #52]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001dbe:	639a      	str	r2, [r3, #56]	; 0x38
 8001dc0:	4a0c      	ldr	r2, [pc, #48]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	2100      	movs	r1, #0
 8001dca:	2025      	movs	r0, #37	; 0x25
 8001dcc:	f001 fba7 	bl	800351e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001dd0:	2025      	movs	r0, #37	; 0x25
 8001dd2:	f001 fbc0 	bl	8003556 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001dd6:	bf00      	nop
 8001dd8:	3720      	adds	r7, #32
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40013800 	.word	0x40013800
 8001de4:	40021000 	.word	0x40021000
 8001de8:	40010800 	.word	0x40010800
 8001dec:	200003b0 	.word	0x200003b0
 8001df0:	40020058 	.word	0x40020058
 8001df4:	200003f4 	.word	0x200003f4
 8001df8:	40020044 	.word	0x40020044

08001dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e00:	e7fe      	b.n	8001e00 <NMI_Handler+0x4>

08001e02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e02:	b480      	push	{r7}
 8001e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e06:	e7fe      	b.n	8001e06 <HardFault_Handler+0x4>

08001e08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e0c:	e7fe      	b.n	8001e0c <MemManage_Handler+0x4>

08001e0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e12:	e7fe      	b.n	8001e12 <BusFault_Handler+0x4>

08001e14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e18:	e7fe      	b.n	8001e18 <UsageFault_Handler+0x4>

08001e1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bc80      	pop	{r7}
 8001e24:	4770      	bx	lr

08001e26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc80      	pop	{r7}
 8001e30:	4770      	bx	lr

08001e32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
	...

08001e40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e44:	f000 ff2e 	bl	8002ca4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if(brake_timer) brake_timer--;
 8001e48:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <SysTick_Handler+0x20>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d004      	beq.n	8001e5a <SysTick_Handler+0x1a>
 8001e50:	4b03      	ldr	r3, [pc, #12]	; (8001e60 <SysTick_Handler+0x20>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	4a02      	ldr	r2, [pc, #8]	; (8001e60 <SysTick_Handler+0x20>)
 8001e58:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	200004e0 	.word	0x200004e0

08001e64 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001e68:	4802      	ldr	r0, [pc, #8]	; (8001e74 <DMA1_Channel4_IRQHandler+0x10>)
 8001e6a:	f001 fcfd 	bl	8003868 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	200003f4 	.word	0x200003f4

08001e78 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001e7c:	4803      	ldr	r0, [pc, #12]	; (8001e8c <DMA1_Channel5_IRQHandler+0x14>)
 8001e7e:	f001 fcf3 	bl	8003868 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
  rx_process_flag = 1;
 8001e82:	4b03      	ldr	r3, [pc, #12]	; (8001e90 <DMA1_Channel5_IRQHandler+0x18>)
 8001e84:	2201      	movs	r2, #1
 8001e86:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001e88:	bf00      	nop
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	200003b0 	.word	0x200003b0
 8001e90:	200004f3 	.word	0x200004f3

08001e94 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e98:	4803      	ldr	r0, [pc, #12]	; (8001ea8 <TIM2_IRQHandler+0x14>)
 8001e9a:	f003 fbe5 	bl	8005668 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  velociraptor2_timer_handler();
 8001e9e:	f000 fbf1 	bl	8002684 <velociraptor2_timer_handler>
  /* USER CODE END TIM2_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20000290 	.word	0x20000290

08001eac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001eb0:	4802      	ldr	r0, [pc, #8]	; (8001ebc <USART1_IRQHandler+0x10>)
 8001eb2:	f004 fa85 	bl	80063c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000368 	.word	0x20000368

08001ec0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001ec4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001ec8:	f001 ffb6 	bl	8003e38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  ADXL345_IRQHandler();
 8001ecc:	f7ff fa36 	bl	800133c <ADXL345_IRQHandler>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return 1;
 8001ed8:	2301      	movs	r3, #1
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr

08001ee2 <_kill>:

int _kill(int pid, int sig)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b082      	sub	sp, #8
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
 8001eea:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001eec:	f006 f8c4 	bl	8008078 <__errno>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2216      	movs	r2, #22
 8001ef4:	601a      	str	r2, [r3, #0]
  return -1;
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <_exit>:

void _exit (int status)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f0a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7ff ffe7 	bl	8001ee2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f14:	e7fe      	b.n	8001f14 <_exit+0x12>

08001f16 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b086      	sub	sp, #24
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	60f8      	str	r0, [r7, #12]
 8001f1e:	60b9      	str	r1, [r7, #8]
 8001f20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f22:	2300      	movs	r3, #0
 8001f24:	617b      	str	r3, [r7, #20]
 8001f26:	e00a      	b.n	8001f3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f28:	f3af 8000 	nop.w
 8001f2c:	4601      	mov	r1, r0
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	1c5a      	adds	r2, r3, #1
 8001f32:	60ba      	str	r2, [r7, #8]
 8001f34:	b2ca      	uxtb	r2, r1
 8001f36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	617b      	str	r3, [r7, #20]
 8001f3e:	697a      	ldr	r2, [r7, #20]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	dbf0      	blt.n	8001f28 <_read+0x12>
  }

  return len;
 8001f46:	687b      	ldr	r3, [r7, #4]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
 8001f60:	e009      	b.n	8001f76 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	1c5a      	adds	r2, r3, #1
 8001f66:	60ba      	str	r2, [r7, #8]
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	3301      	adds	r3, #1
 8001f74:	617b      	str	r3, [r7, #20]
 8001f76:	697a      	ldr	r2, [r7, #20]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	dbf1      	blt.n	8001f62 <_write+0x12>
  }
  return len;
 8001f7e:	687b      	ldr	r3, [r7, #4]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3718      	adds	r7, #24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <_close>:

int _close(int file)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bc80      	pop	{r7}
 8001f9c:	4770      	bx	lr

08001f9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
 8001fa6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fae:	605a      	str	r2, [r3, #4]
  return 0;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr

08001fbc <_isatty>:

int _isatty(int file)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fc4:	2301      	movs	r3, #1
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr

08001fd0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3714      	adds	r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr

08001fe8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ff0:	4a14      	ldr	r2, [pc, #80]	; (8002044 <_sbrk+0x5c>)
 8001ff2:	4b15      	ldr	r3, [pc, #84]	; (8002048 <_sbrk+0x60>)
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ffc:	4b13      	ldr	r3, [pc, #76]	; (800204c <_sbrk+0x64>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d102      	bne.n	800200a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002004:	4b11      	ldr	r3, [pc, #68]	; (800204c <_sbrk+0x64>)
 8002006:	4a12      	ldr	r2, [pc, #72]	; (8002050 <_sbrk+0x68>)
 8002008:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800200a:	4b10      	ldr	r3, [pc, #64]	; (800204c <_sbrk+0x64>)
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4413      	add	r3, r2
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	429a      	cmp	r2, r3
 8002016:	d207      	bcs.n	8002028 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002018:	f006 f82e 	bl	8008078 <__errno>
 800201c:	4603      	mov	r3, r0
 800201e:	220c      	movs	r2, #12
 8002020:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002022:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002026:	e009      	b.n	800203c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002028:	4b08      	ldr	r3, [pc, #32]	; (800204c <_sbrk+0x64>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800202e:	4b07      	ldr	r3, [pc, #28]	; (800204c <_sbrk+0x64>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4413      	add	r3, r2
 8002036:	4a05      	ldr	r2, [pc, #20]	; (800204c <_sbrk+0x64>)
 8002038:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800203a:	68fb      	ldr	r3, [r7, #12]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20005000 	.word	0x20005000
 8002048:	00000400 	.word	0x00000400
 800204c:	20000438 	.word	0x20000438
 8002050:	20000648 	.word	0x20000648

08002054 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr

08002060 <velociraptor2_init>:
uint8_t cross_line_flag = 0;
uint32_t brake_timer = 0;
float * error_ptr = &(line_sensor.error);

void velociraptor2_init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
	ADXL345_Deselect();
 8002066:	f7ff f89d 	bl	80011a4 <ADXL345_Deselect>
	if (ADXL345_CheckDevice()) {
 800206a:	f7ff f954 	bl	8001316 <ADXL345_CheckDevice>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d01b      	beq.n	80020ac <velociraptor2_init+0x4c>
		for(uint8_t i = 0; i < 2; i++)
 8002074:	2300      	movs	r3, #0
 8002076:	71fb      	strb	r3, [r7, #7]
 8002078:	e014      	b.n	80020a4 <velociraptor2_init+0x44>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800207a:	2201      	movs	r2, #1
 800207c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002080:	486b      	ldr	r0, [pc, #428]	; (8002230 <velociraptor2_init+0x1d0>)
 8002082:	f001 fec0 	bl	8003e06 <HAL_GPIO_WritePin>
			HAL_Delay(50);
 8002086:	2032      	movs	r0, #50	; 0x32
 8002088:	f000 fe28 	bl	8002cdc <HAL_Delay>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800208c:	2200      	movs	r2, #0
 800208e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002092:	4867      	ldr	r0, [pc, #412]	; (8002230 <velociraptor2_init+0x1d0>)
 8002094:	f001 feb7 	bl	8003e06 <HAL_GPIO_WritePin>
			HAL_Delay(50);
 8002098:	2032      	movs	r0, #50	; 0x32
 800209a:	f000 fe1f 	bl	8002cdc <HAL_Delay>
		for(uint8_t i = 0; i < 2; i++)
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	3301      	adds	r3, #1
 80020a2:	71fb      	strb	r3, [r7, #7]
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d9e7      	bls.n	800207a <velociraptor2_init+0x1a>
 80020aa:	e00e      	b.n	80020ca <velociraptor2_init+0x6a>
		}
	}
	else
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80020ac:	2201      	movs	r2, #1
 80020ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020b2:	485f      	ldr	r0, [pc, #380]	; (8002230 <velociraptor2_init+0x1d0>)
 80020b4:	f001 fea7 	bl	8003e06 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 80020b8:	2032      	movs	r0, #50	; 0x32
 80020ba:	f000 fe0f 	bl	8002cdc <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80020be:	2200      	movs	r2, #0
 80020c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020c4:	485a      	ldr	r0, [pc, #360]	; (8002230 <velociraptor2_init+0x1d0>)
 80020c6:	f001 fe9e 	bl	8003e06 <HAL_GPIO_WritePin>
	}
	ADXL345_Init();
 80020ca:	f7ff f877 	bl	80011bc <ADXL345_Init>

	debounce_data.gpio[0] = GPIOB;
 80020ce:	4b59      	ldr	r3, [pc, #356]	; (8002234 <velociraptor2_init+0x1d4>)
 80020d0:	4a59      	ldr	r2, [pc, #356]	; (8002238 <velociraptor2_init+0x1d8>)
 80020d2:	601a      	str	r2, [r3, #0]
	debounce_data.gpio[1] = GPIOB;
 80020d4:	4b57      	ldr	r3, [pc, #348]	; (8002234 <velociraptor2_init+0x1d4>)
 80020d6:	4a58      	ldr	r2, [pc, #352]	; (8002238 <velociraptor2_init+0x1d8>)
 80020d8:	605a      	str	r2, [r3, #4]
	debounce_data.gpio[2] = GPIOC;
 80020da:	4b56      	ldr	r3, [pc, #344]	; (8002234 <velociraptor2_init+0x1d4>)
 80020dc:	4a57      	ldr	r2, [pc, #348]	; (800223c <velociraptor2_init+0x1dc>)
 80020de:	609a      	str	r2, [r3, #8]
	debounce_data.gpio[3] = GPIOC;
 80020e0:	4b54      	ldr	r3, [pc, #336]	; (8002234 <velociraptor2_init+0x1d4>)
 80020e2:	4a56      	ldr	r2, [pc, #344]	; (800223c <velociraptor2_init+0x1dc>)
 80020e4:	60da      	str	r2, [r3, #12]
	debounce_data.pin[0] = GPIO_PIN_11;
 80020e6:	4b53      	ldr	r3, [pc, #332]	; (8002234 <velociraptor2_init+0x1d4>)
 80020e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020ec:	821a      	strh	r2, [r3, #16]
	debounce_data.pin[1] = GPIO_PIN_10;
 80020ee:	4b51      	ldr	r3, [pc, #324]	; (8002234 <velociraptor2_init+0x1d4>)
 80020f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020f4:	825a      	strh	r2, [r3, #18]
	debounce_data.pin[2] = GPIO_PIN_15;
 80020f6:	4b4f      	ldr	r3, [pc, #316]	; (8002234 <velociraptor2_init+0x1d4>)
 80020f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80020fc:	829a      	strh	r2, [r3, #20]
	debounce_data.pin[3] = GPIO_PIN_14;
 80020fe:	4b4d      	ldr	r3, [pc, #308]	; (8002234 <velociraptor2_init+0x1d4>)
 8002100:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002104:	82da      	strh	r2, [r3, #22]

	for(uint8_t i = 0; i < 4; i++)
 8002106:	2300      	movs	r3, #0
 8002108:	71bb      	strb	r3, [r7, #6]
 800210a:	e018      	b.n	800213e <velociraptor2_init+0xde>
	{
		debounce_data.state[i] = GPIO_PIN_SET;
 800210c:	79bb      	ldrb	r3, [r7, #6]
 800210e:	4a49      	ldr	r2, [pc, #292]	; (8002234 <velociraptor2_init+0x1d4>)
 8002110:	4413      	add	r3, r2
 8002112:	2201      	movs	r2, #1
 8002114:	761a      	strb	r2, [r3, #24]
		debounce_data.prev_state[i]	= GPIO_PIN_SET;
 8002116:	79bb      	ldrb	r3, [r7, #6]
 8002118:	4a46      	ldr	r2, [pc, #280]	; (8002234 <velociraptor2_init+0x1d4>)
 800211a:	4413      	add	r3, r2
 800211c:	2201      	movs	r2, #1
 800211e:	771a      	strb	r2, [r3, #28]
		debounce_data.flag[i] = 0;
 8002120:	79bb      	ldrb	r3, [r7, #6]
 8002122:	4a44      	ldr	r2, [pc, #272]	; (8002234 <velociraptor2_init+0x1d4>)
 8002124:	4413      	add	r3, r2
 8002126:	2200      	movs	r2, #0
 8002128:	f883 2020 	strb.w	r2, [r3, #32]
		debounce_data.ticks[i] = 0;
 800212c:	79bb      	ldrb	r3, [r7, #6]
 800212e:	4a41      	ldr	r2, [pc, #260]	; (8002234 <velociraptor2_init+0x1d4>)
 8002130:	4413      	add	r3, r2
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	for(uint8_t i = 0; i < 4; i++)
 8002138:	79bb      	ldrb	r3, [r7, #6]
 800213a:	3301      	adds	r3, #1
 800213c:	71bb      	strb	r3, [r7, #6]
 800213e:	79bb      	ldrb	r3, [r7, #6]
 8002140:	2b03      	cmp	r3, #3
 8002142:	d9e3      	bls.n	800210c <velociraptor2_init+0xac>
	}

	// Datos sensores
	line_sensor.active_sensor = 0;
 8002144:	4b3e      	ldr	r3, [pc, #248]	; (8002240 <velociraptor2_init+0x1e0>)
 8002146:	2200      	movs	r2, #0
 8002148:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	line_sensor.active_buffer = BUFFER_0;
 800214c:	4b3c      	ldr	r3, [pc, #240]	; (8002240 <velociraptor2_init+0x1e0>)
 800214e:	2200      	movs	r2, #0
 8002150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	line_sensor.flag_data_ready = 0;
 8002154:	4b3a      	ldr	r3, [pc, #232]	; (8002240 <velociraptor2_init+0x1e0>)
 8002156:	2200      	movs	r2, #0
 8002158:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	line_sensor.prev_error = 0.f;
 800215c:	4b38      	ldr	r3, [pc, #224]	; (8002240 <velociraptor2_init+0x1e0>)
 800215e:	f04f 0200 	mov.w	r2, #0
 8002162:	639a      	str	r2, [r3, #56]	; 0x38
	line_sensor.track_color = B_OVER_W;
 8002164:	4b36      	ldr	r3, [pc, #216]	; (8002240 <velociraptor2_init+0x1e0>)
 8002166:	2201      	movs	r2, #1
 8002168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	//especfico al array de sensores que estoy usando!!!
	line_sensor.threshold[0] = 1000;
 800216c:	4b34      	ldr	r3, [pc, #208]	; (8002240 <velociraptor2_init+0x1e0>)
 800216e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002172:	841a      	strh	r2, [r3, #32]
	line_sensor.threshold[1] = 1500;
 8002174:	4b32      	ldr	r3, [pc, #200]	; (8002240 <velociraptor2_init+0x1e0>)
 8002176:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800217a:	845a      	strh	r2, [r3, #34]	; 0x22
	line_sensor.threshold[2] = 1500;
 800217c:	4b30      	ldr	r3, [pc, #192]	; (8002240 <velociraptor2_init+0x1e0>)
 800217e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002182:	849a      	strh	r2, [r3, #36]	; 0x24
	line_sensor.threshold[3] = 1800;
 8002184:	4b2e      	ldr	r3, [pc, #184]	; (8002240 <velociraptor2_init+0x1e0>)
 8002186:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800218a:	84da      	strh	r2, [r3, #38]	; 0x26
	line_sensor.threshold[4] = 2000;
 800218c:	4b2c      	ldr	r3, [pc, #176]	; (8002240 <velociraptor2_init+0x1e0>)
 800218e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002192:	851a      	strh	r2, [r3, #40]	; 0x28
	line_sensor.threshold[5] = 1500;
 8002194:	4b2a      	ldr	r3, [pc, #168]	; (8002240 <velociraptor2_init+0x1e0>)
 8002196:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800219a:	855a      	strh	r2, [r3, #42]	; 0x2a
	line_sensor.threshold[6] = 1500;
 800219c:	4b28      	ldr	r3, [pc, #160]	; (8002240 <velociraptor2_init+0x1e0>)
 800219e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80021a2:	859a      	strh	r2, [r3, #44]	; 0x2c
	line_sensor.threshold[7] = 1500;
 80021a4:	4b26      	ldr	r3, [pc, #152]	; (8002240 <velociraptor2_init+0x1e0>)
 80021a6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80021aa:	85da      	strh	r2, [r3, #46]	; 0x2e
	line_sensor.out_of_sight = 0;
 80021ac:	4b24      	ldr	r3, [pc, #144]	; (8002240 <velociraptor2_init+0x1e0>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

	pid.correction = 0.f;
 80021b4:	4b23      	ldr	r3, [pc, #140]	; (8002244 <velociraptor2_init+0x1e4>)
 80021b6:	f04f 0200 	mov.w	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
	pid.error_dv = 0.f;
 80021bc:	4b21      	ldr	r3, [pc, #132]	; (8002244 <velociraptor2_init+0x1e4>)
 80021be:	f04f 0200 	mov.w	r2, #0
 80021c2:	60da      	str	r2, [r3, #12]
	pid.error_int = 0.f;
 80021c4:	4b1f      	ldr	r3, [pc, #124]	; (8002244 <velociraptor2_init+0x1e4>)
 80021c6:	f04f 0200 	mov.w	r2, #0
 80021ca:	609a      	str	r2, [r3, #8]
	pid.kp = 1.f;
 80021cc:	4b1d      	ldr	r3, [pc, #116]	; (8002244 <velociraptor2_init+0x1e4>)
 80021ce:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80021d2:	611a      	str	r2, [r3, #16]
	pid.ki = 0.f;
 80021d4:	4b1b      	ldr	r3, [pc, #108]	; (8002244 <velociraptor2_init+0x1e4>)
 80021d6:	f04f 0200 	mov.w	r2, #0
 80021da:	615a      	str	r2, [r3, #20]
	pid.kd = 0.6f;
 80021dc:	4b19      	ldr	r3, [pc, #100]	; (8002244 <velociraptor2_init+0x1e4>)
 80021de:	4a1a      	ldr	r2, [pc, #104]	; (8002248 <velociraptor2_init+0x1e8>)
 80021e0:	619a      	str	r2, [r3, #24]
	pid.prev_error = 0.f;
 80021e2:	4b18      	ldr	r3, [pc, #96]	; (8002244 <velociraptor2_init+0x1e4>)
 80021e4:	f04f 0200 	mov.w	r2, #0
 80021e8:	605a      	str	r2, [r3, #4]

	speed.max_speed = 1.0f;
 80021ea:	4b18      	ldr	r3, [pc, #96]	; (800224c <velociraptor2_init+0x1ec>)
 80021ec:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80021f0:	601a      	str	r2, [r3, #0]
	speed.brake_factor = 0.9f;
 80021f2:	4b16      	ldr	r3, [pc, #88]	; (800224c <velociraptor2_init+0x1ec>)
 80021f4:	4a16      	ldr	r2, [pc, #88]	; (8002250 <velociraptor2_init+0x1f0>)
 80021f6:	615a      	str	r2, [r3, #20]
	speed.slope_correction = 0.0f;
 80021f8:	4b14      	ldr	r3, [pc, #80]	; (800224c <velociraptor2_init+0x1ec>)
 80021fa:	f04f 0200 	mov.w	r2, #0
 80021fe:	609a      	str	r2, [r3, #8]

	// Timer adc
	HAL_TIM_Base_Start_IT(&htim2);
 8002200:	4814      	ldr	r0, [pc, #80]	; (8002254 <velociraptor2_init+0x1f4>)
 8002202:	f003 f8e5 	bl	80053d0 <HAL_TIM_Base_Start_IT>

	// Timer motores
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002206:	2100      	movs	r1, #0
 8002208:	4813      	ldr	r0, [pc, #76]	; (8002258 <velociraptor2_init+0x1f8>)
 800220a:	f003 f98b 	bl	8005524 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800220e:	2104      	movs	r1, #4
 8002210:	4811      	ldr	r0, [pc, #68]	; (8002258 <velociraptor2_init+0x1f8>)
 8002212:	f003 f987 	bl	8005524 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002216:	2108      	movs	r1, #8
 8002218:	480f      	ldr	r0, [pc, #60]	; (8002258 <velociraptor2_init+0x1f8>)
 800221a:	f003 f983 	bl	8005524 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800221e:	210c      	movs	r1, #12
 8002220:	480d      	ldr	r0, [pc, #52]	; (8002258 <velociraptor2_init+0x1f8>)
 8002222:	f003 f97f 	bl	8005524 <HAL_TIM_PWM_Start>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40010800 	.word	0x40010800
 8002234:	200004b4 	.word	0x200004b4
 8002238:	40010c00 	.word	0x40010c00
 800223c:	40011000 	.word	0x40011000
 8002240:	20000440 	.word	0x20000440
 8002244:	20000480 	.word	0x20000480
 8002248:	3f19999a 	.word	0x3f19999a
 800224c:	2000049c 	.word	0x2000049c
 8002250:	3f666666 	.word	0x3f666666
 8002254:	20000290 	.word	0x20000290
 8002258:	20000320 	.word	0x20000320

0800225c <velociraptor2_motors_pid>:

void velociraptor2_motors_pid(void)
{
 800225c:	b598      	push	{r3, r4, r7, lr}
 800225e:	af00      	add	r7, sp, #0
	velociraptor2_calc_error();
 8002260:	f000 f95a 	bl	8002518 <velociraptor2_calc_error>

	pid.error_int += line_sensor.error;
 8002264:	4b6a      	ldr	r3, [pc, #424]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	4a6a      	ldr	r2, [pc, #424]	; (8002414 <velociraptor2_motors_pid+0x1b8>)
 800226a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800226c:	4611      	mov	r1, r2
 800226e:	4618      	mov	r0, r3
 8002270:	f7fe fc50 	bl	8000b14 <__addsf3>
 8002274:	4603      	mov	r3, r0
 8002276:	461a      	mov	r2, r3
 8002278:	4b65      	ldr	r3, [pc, #404]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 800227a:	609a      	str	r2, [r3, #8]
	pid.error_dv = line_sensor.error - pid.prev_error;
 800227c:	4b65      	ldr	r3, [pc, #404]	; (8002414 <velociraptor2_motors_pid+0x1b8>)
 800227e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002280:	4a63      	ldr	r2, [pc, #396]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 8002282:	6852      	ldr	r2, [r2, #4]
 8002284:	4611      	mov	r1, r2
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe fc42 	bl	8000b10 <__aeabi_fsub>
 800228c:	4603      	mov	r3, r0
 800228e:	461a      	mov	r2, r3
 8002290:	4b5f      	ldr	r3, [pc, #380]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 8002292:	60da      	str	r2, [r3, #12]

	pid.correction = pid.kp * line_sensor.error;
 8002294:	4b5e      	ldr	r3, [pc, #376]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	4a5e      	ldr	r2, [pc, #376]	; (8002414 <velociraptor2_motors_pid+0x1b8>)
 800229a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800229c:	4611      	mov	r1, r2
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe fd40 	bl	8000d24 <__aeabi_fmul>
 80022a4:	4603      	mov	r3, r0
 80022a6:	461a      	mov	r2, r3
 80022a8:	4b59      	ldr	r3, [pc, #356]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80022aa:	601a      	str	r2, [r3, #0]
	pid.correction += pid.ki * pid.error_int;
 80022ac:	4b58      	ldr	r3, [pc, #352]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80022ae:	681c      	ldr	r4, [r3, #0]
 80022b0:	4b57      	ldr	r3, [pc, #348]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80022b2:	695b      	ldr	r3, [r3, #20]
 80022b4:	4a56      	ldr	r2, [pc, #344]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80022b6:	6892      	ldr	r2, [r2, #8]
 80022b8:	4611      	mov	r1, r2
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7fe fd32 	bl	8000d24 <__aeabi_fmul>
 80022c0:	4603      	mov	r3, r0
 80022c2:	4619      	mov	r1, r3
 80022c4:	4620      	mov	r0, r4
 80022c6:	f7fe fc25 	bl	8000b14 <__addsf3>
 80022ca:	4603      	mov	r3, r0
 80022cc:	461a      	mov	r2, r3
 80022ce:	4b50      	ldr	r3, [pc, #320]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80022d0:	601a      	str	r2, [r3, #0]
	pid.correction += pid.kd * pid.error_dv;
 80022d2:	4b4f      	ldr	r3, [pc, #316]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80022d4:	681c      	ldr	r4, [r3, #0]
 80022d6:	4b4e      	ldr	r3, [pc, #312]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	4a4d      	ldr	r2, [pc, #308]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80022dc:	68d2      	ldr	r2, [r2, #12]
 80022de:	4611      	mov	r1, r2
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7fe fd1f 	bl	8000d24 <__aeabi_fmul>
 80022e6:	4603      	mov	r3, r0
 80022e8:	4619      	mov	r1, r3
 80022ea:	4620      	mov	r0, r4
 80022ec:	f7fe fc12 	bl	8000b14 <__addsf3>
 80022f0:	4603      	mov	r3, r0
 80022f2:	461a      	mov	r2, r3
 80022f4:	4b46      	ldr	r3, [pc, #280]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80022f6:	601a      	str	r2, [r3, #0]

	if(pid.correction >= 0) speed.base_speed = 1.0f - pid.correction * speed.brake_factor;
 80022f8:	4b45      	ldr	r3, [pc, #276]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f04f 0100 	mov.w	r1, #0
 8002300:	4618      	mov	r0, r3
 8002302:	f7fe fec1 	bl	8001088 <__aeabi_fcmpge>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d011      	beq.n	8002330 <velociraptor2_motors_pid+0xd4>
 800230c:	4b40      	ldr	r3, [pc, #256]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a41      	ldr	r2, [pc, #260]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 8002312:	6952      	ldr	r2, [r2, #20]
 8002314:	4611      	mov	r1, r2
 8002316:	4618      	mov	r0, r3
 8002318:	f7fe fd04 	bl	8000d24 <__aeabi_fmul>
 800231c:	4603      	mov	r3, r0
 800231e:	4619      	mov	r1, r3
 8002320:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002324:	f7fe fbf4 	bl	8000b10 <__aeabi_fsub>
 8002328:	4603      	mov	r3, r0
 800232a:	461a      	mov	r2, r3
 800232c:	4b3a      	ldr	r3, [pc, #232]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 800232e:	605a      	str	r2, [r3, #4]
	if(pid.correction < 0) speed.base_speed = 1.0f + pid.correction * speed.brake_factor;
 8002330:	4b37      	ldr	r3, [pc, #220]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f04f 0100 	mov.w	r1, #0
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe fe91 	bl	8001060 <__aeabi_fcmplt>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d011      	beq.n	8002368 <velociraptor2_motors_pid+0x10c>
 8002344:	4b32      	ldr	r3, [pc, #200]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a33      	ldr	r2, [pc, #204]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 800234a:	6952      	ldr	r2, [r2, #20]
 800234c:	4611      	mov	r1, r2
 800234e:	4618      	mov	r0, r3
 8002350:	f7fe fce8 	bl	8000d24 <__aeabi_fmul>
 8002354:	4603      	mov	r3, r0
 8002356:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe fbda 	bl	8000b14 <__addsf3>
 8002360:	4603      	mov	r3, r0
 8002362:	461a      	mov	r2, r3
 8002364:	4b2c      	ldr	r3, [pc, #176]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 8002366:	605a      	str	r2, [r3, #4]

	speed.l_speed = speed.max_speed * (1.0f - speed.slope_correction) * (speed.base_speed + pid.correction);
 8002368:	4b2b      	ldr	r3, [pc, #172]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 800236a:	681c      	ldr	r4, [r3, #0]
 800236c:	4b2a      	ldr	r3, [pc, #168]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	4619      	mov	r1, r3
 8002372:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002376:	f7fe fbcb 	bl	8000b10 <__aeabi_fsub>
 800237a:	4603      	mov	r3, r0
 800237c:	4619      	mov	r1, r3
 800237e:	4620      	mov	r0, r4
 8002380:	f7fe fcd0 	bl	8000d24 <__aeabi_fmul>
 8002384:	4603      	mov	r3, r0
 8002386:	461c      	mov	r4, r3
 8002388:	4b23      	ldr	r3, [pc, #140]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	4a20      	ldr	r2, [pc, #128]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 800238e:	6812      	ldr	r2, [r2, #0]
 8002390:	4611      	mov	r1, r2
 8002392:	4618      	mov	r0, r3
 8002394:	f7fe fbbe 	bl	8000b14 <__addsf3>
 8002398:	4603      	mov	r3, r0
 800239a:	4619      	mov	r1, r3
 800239c:	4620      	mov	r0, r4
 800239e:	f7fe fcc1 	bl	8000d24 <__aeabi_fmul>
 80023a2:	4603      	mov	r3, r0
 80023a4:	461a      	mov	r2, r3
 80023a6:	4b1c      	ldr	r3, [pc, #112]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 80023a8:	60da      	str	r2, [r3, #12]
	speed.r_speed = speed.max_speed * (1.0f - speed.slope_correction) * (speed.base_speed - pid.correction);
 80023aa:	4b1b      	ldr	r3, [pc, #108]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 80023ac:	681c      	ldr	r4, [r3, #0]
 80023ae:	4b1a      	ldr	r3, [pc, #104]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	4619      	mov	r1, r3
 80023b4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80023b8:	f7fe fbaa 	bl	8000b10 <__aeabi_fsub>
 80023bc:	4603      	mov	r3, r0
 80023be:	4619      	mov	r1, r3
 80023c0:	4620      	mov	r0, r4
 80023c2:	f7fe fcaf 	bl	8000d24 <__aeabi_fmul>
 80023c6:	4603      	mov	r3, r0
 80023c8:	461c      	mov	r4, r3
 80023ca:	4b13      	ldr	r3, [pc, #76]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	4a10      	ldr	r2, [pc, #64]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80023d0:	6812      	ldr	r2, [r2, #0]
 80023d2:	4611      	mov	r1, r2
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe fb9b 	bl	8000b10 <__aeabi_fsub>
 80023da:	4603      	mov	r3, r0
 80023dc:	4619      	mov	r1, r3
 80023de:	4620      	mov	r0, r4
 80023e0:	f7fe fca0 	bl	8000d24 <__aeabi_fmul>
 80023e4:	4603      	mov	r3, r0
 80023e6:	461a      	mov	r2, r3
 80023e8:	4b0b      	ldr	r3, [pc, #44]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 80023ea:	611a      	str	r2, [r3, #16]

	pid.prev_error = line_sensor.error;
 80023ec:	4b09      	ldr	r3, [pc, #36]	; (8002414 <velociraptor2_motors_pid+0x1b8>)
 80023ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023f0:	4a07      	ldr	r2, [pc, #28]	; (8002410 <velociraptor2_motors_pid+0x1b4>)
 80023f2:	6053      	str	r3, [r2, #4]

	velociraptor2_setmotorspeed(MOTOR_L, speed.l_speed);
 80023f4:	4b08      	ldr	r3, [pc, #32]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	4619      	mov	r1, r3
 80023fa:	2001      	movs	r0, #1
 80023fc:	f000 f9cc 	bl	8002798 <velociraptor2_setmotorspeed>
	velociraptor2_setmotorspeed(MOTOR_R, speed.r_speed);
 8002400:	4b05      	ldr	r3, [pc, #20]	; (8002418 <velociraptor2_motors_pid+0x1bc>)
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	4619      	mov	r1, r3
 8002406:	2002      	movs	r0, #2
 8002408:	f000 f9c6 	bl	8002798 <velociraptor2_setmotorspeed>
}
 800240c:	bf00      	nop
 800240e:	bd98      	pop	{r3, r4, r7, pc}
 8002410:	20000480 	.word	0x20000480
 8002414:	20000440 	.word	0x20000440
 8002418:	2000049c 	.word	0x2000049c

0800241c <velociraptor2_main_loop>:
		speed.slope_correction = 1.0f;
	}
}

void velociraptor2_main_loop(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
	velociraptor2_debounce_loop();
 8002420:	f000 fa9e 	bl	8002960 <velociraptor2_debounce_loop>

	switch(robot_state)
 8002424:	4b33      	ldr	r3, [pc, #204]	; (80024f4 <velociraptor2_main_loop+0xd8>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b02      	cmp	r3, #2
 800242a:	d053      	beq.n	80024d4 <velociraptor2_main_loop+0xb8>
 800242c:	2b02      	cmp	r3, #2
 800242e:	dc5e      	bgt.n	80024ee <velociraptor2_main_loop+0xd2>
 8002430:	2b00      	cmp	r3, #0
 8002432:	d002      	beq.n	800243a <velociraptor2_main_loop+0x1e>
 8002434:	2b01      	cmp	r3, #1
 8002436:	d015      	beq.n	8002464 <velociraptor2_main_loop+0x48>
			robot_state = running;
		}

		break;
	}
}
 8002438:	e059      	b.n	80024ee <velociraptor2_main_loop+0xd2>
		if(debounce_data.flag[3] && !debounce_data.state[3])
 800243a:	4b2f      	ldr	r3, [pc, #188]	; (80024f8 <velociraptor2_main_loop+0xdc>)
 800243c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002440:	2b00      	cmp	r3, #0
 8002442:	d04f      	beq.n	80024e4 <velociraptor2_main_loop+0xc8>
 8002444:	4b2c      	ldr	r3, [pc, #176]	; (80024f8 <velociraptor2_main_loop+0xdc>)
 8002446:	7edb      	ldrb	r3, [r3, #27]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d14b      	bne.n	80024e4 <velociraptor2_main_loop+0xc8>
			debounce_data.flag[3] = 0;
 800244c:	4b2a      	ldr	r3, [pc, #168]	; (80024f8 <velociraptor2_main_loop+0xdc>)
 800244e:	2200      	movs	r2, #0
 8002450:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			robot_state = running;
 8002454:	4b27      	ldr	r3, [pc, #156]	; (80024f4 <velociraptor2_main_loop+0xd8>)
 8002456:	2201      	movs	r2, #1
 8002458:	701a      	strb	r2, [r3, #0]
			pid.error_int = 0.f;
 800245a:	4b28      	ldr	r3, [pc, #160]	; (80024fc <velociraptor2_main_loop+0xe0>)
 800245c:	f04f 0200 	mov.w	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
		break;
 8002462:	e03f      	b.n	80024e4 <velociraptor2_main_loop+0xc8>
		if(line_sensor.flag_data_ready)
 8002464:	4b26      	ldr	r3, [pc, #152]	; (8002500 <velociraptor2_main_loop+0xe4>)
 8002466:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800246a:	2b00      	cmp	r3, #0
 800246c:	d01f      	beq.n	80024ae <velociraptor2_main_loop+0x92>
			if(speed.slope_correction > 0.95f && line_sensor.error < 0.2f && line_sensor.error > -0.2f)
 800246e:	4b25      	ldr	r3, [pc, #148]	; (8002504 <velociraptor2_main_loop+0xe8>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	4925      	ldr	r1, [pc, #148]	; (8002508 <velociraptor2_main_loop+0xec>)
 8002474:	4618      	mov	r0, r3
 8002476:	f7fe fe11 	bl	800109c <__aeabi_fcmpgt>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d014      	beq.n	80024aa <velociraptor2_main_loop+0x8e>
 8002480:	4b1f      	ldr	r3, [pc, #124]	; (8002500 <velociraptor2_main_loop+0xe4>)
 8002482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002484:	4921      	ldr	r1, [pc, #132]	; (800250c <velociraptor2_main_loop+0xf0>)
 8002486:	4618      	mov	r0, r3
 8002488:	f7fe fdea 	bl	8001060 <__aeabi_fcmplt>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d00b      	beq.n	80024aa <velociraptor2_main_loop+0x8e>
 8002492:	4b1b      	ldr	r3, [pc, #108]	; (8002500 <velociraptor2_main_loop+0xe4>)
 8002494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002496:	491e      	ldr	r1, [pc, #120]	; (8002510 <velociraptor2_main_loop+0xf4>)
 8002498:	4618      	mov	r0, r3
 800249a:	f7fe fdff 	bl	800109c <__aeabi_fcmpgt>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <velociraptor2_main_loop+0x8e>
				velociraptor2_brake();
 80024a4:	f000 f95a 	bl	800275c <velociraptor2_brake>
 80024a8:	e001      	b.n	80024ae <velociraptor2_main_loop+0x92>
				velociraptor2_motors_pid();
 80024aa:	f7ff fed7 	bl	800225c <velociraptor2_motors_pid>
		if(debounce_data.flag[2] && !debounce_data.state[2])
 80024ae:	4b12      	ldr	r3, [pc, #72]	; (80024f8 <velociraptor2_main_loop+0xdc>)
 80024b0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d017      	beq.n	80024e8 <velociraptor2_main_loop+0xcc>
 80024b8:	4b0f      	ldr	r3, [pc, #60]	; (80024f8 <velociraptor2_main_loop+0xdc>)
 80024ba:	7e9b      	ldrb	r3, [r3, #26]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d113      	bne.n	80024e8 <velociraptor2_main_loop+0xcc>
			velociraptor2_brake();
 80024c0:	f000 f94c 	bl	800275c <velociraptor2_brake>
			debounce_data.flag[2] = 0;
 80024c4:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <velociraptor2_main_loop+0xdc>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			robot_state = stopped;
 80024cc:	4b09      	ldr	r3, [pc, #36]	; (80024f4 <velociraptor2_main_loop+0xd8>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	701a      	strb	r2, [r3, #0]
		break;
 80024d2:	e009      	b.n	80024e8 <velociraptor2_main_loop+0xcc>
		if(!brake_timer)
 80024d4:	4b0f      	ldr	r3, [pc, #60]	; (8002514 <velociraptor2_main_loop+0xf8>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d107      	bne.n	80024ec <velociraptor2_main_loop+0xd0>
			robot_state = running;
 80024dc:	4b05      	ldr	r3, [pc, #20]	; (80024f4 <velociraptor2_main_loop+0xd8>)
 80024de:	2201      	movs	r2, #1
 80024e0:	701a      	strb	r2, [r3, #0]
		break;
 80024e2:	e003      	b.n	80024ec <velociraptor2_main_loop+0xd0>
		break;
 80024e4:	bf00      	nop
 80024e6:	e002      	b.n	80024ee <velociraptor2_main_loop+0xd2>
		break;
 80024e8:	bf00      	nop
 80024ea:	e000      	b.n	80024ee <velociraptor2_main_loop+0xd2>
		break;
 80024ec:	bf00      	nop
}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	2000043c 	.word	0x2000043c
 80024f8:	200004b4 	.word	0x200004b4
 80024fc:	20000480 	.word	0x20000480
 8002500:	20000440 	.word	0x20000440
 8002504:	2000049c 	.word	0x2000049c
 8002508:	3f733333 	.word	0x3f733333
 800250c:	3e4ccccd 	.word	0x3e4ccccd
 8002510:	be4ccccd 	.word	0xbe4ccccd
 8002514:	200004e0 	.word	0x200004e0

08002518 <velociraptor2_calc_error>:

void velociraptor2_calc_error(void)
{
 8002518:	b590      	push	{r4, r7, lr}
 800251a:	b087      	sub	sp, #28
 800251c:	af00      	add	r7, sp, #0
	line_sensor.flag_data_ready = 0;
 800251e:	4b54      	ldr	r3, [pc, #336]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002520:	2200      	movs	r2, #0
 8002522:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	cross_line_flag = 1;
 8002526:	4b53      	ldr	r3, [pc, #332]	; (8002674 <velociraptor2_calc_error+0x15c>)
 8002528:	2201      	movs	r2, #1
 800252a:	701a      	strb	r2, [r3, #0]

	uint16_t * buffer_ptr = line_sensor.sensor_val;
 800252c:	4b50      	ldr	r3, [pc, #320]	; (8002670 <velociraptor2_calc_error+0x158>)
 800252e:	60bb      	str	r3, [r7, #8]
	buffer_ptr += 8 * (line_sensor.active_buffer == BUFFER_1);
 8002530:	4b4f      	ldr	r3, [pc, #316]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002532:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002536:	2b01      	cmp	r3, #1
 8002538:	d101      	bne.n	800253e <velociraptor2_calc_error+0x26>
 800253a:	2310      	movs	r3, #16
 800253c:	e000      	b.n	8002540 <velociraptor2_calc_error+0x28>
 800253e:	2300      	movs	r3, #0
 8002540:	68ba      	ldr	r2, [r7, #8]
 8002542:	4413      	add	r3, r2
 8002544:	60bb      	str	r3, [r7, #8]

	int32_t weighted_sum = 0;
 8002546:	2300      	movs	r3, #0
 8002548:	617b      	str	r3, [r7, #20]
	int32_t active_sensors = 0;
 800254a:	2300      	movs	r3, #0
 800254c:	613b      	str	r3, [r7, #16]

	line_sensor.error = line_sensor.prev_error;
 800254e:	4b48      	ldr	r3, [pc, #288]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002552:	4a47      	ldr	r2, [pc, #284]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002554:	6353      	str	r3, [r2, #52]	; 0x34

	for(uint8_t n = 0; n < 8; n++)
 8002556:	2300      	movs	r3, #0
 8002558:	73fb      	strb	r3, [r7, #15]
 800255a:	e03f      	b.n	80025dc <velociraptor2_calc_error+0xc4>
	{
		uint8_t cond = (line_sensor.track_color == W_OVER_B ?
 800255c:	4b44      	ldr	r3, [pc, #272]	; (8002670 <velociraptor2_calc_error+0x158>)
 800255e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002562:	2b00      	cmp	r3, #0
 8002564:	d10f      	bne.n	8002586 <velociraptor2_calc_error+0x6e>
				buffer_ptr[n] > line_sensor.threshold[n] :
 8002566:	7bfb      	ldrb	r3, [r7, #15]
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	68ba      	ldr	r2, [r7, #8]
 800256c:	4413      	add	r3, r2
 800256e:	881a      	ldrh	r2, [r3, #0]
 8002570:	7bfb      	ldrb	r3, [r7, #15]
 8002572:	493f      	ldr	r1, [pc, #252]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002574:	3310      	adds	r3, #16
 8002576:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800257a:	429a      	cmp	r2, r3
 800257c:	bf8c      	ite	hi
 800257e:	2301      	movhi	r3, #1
 8002580:	2300      	movls	r3, #0
 8002582:	b2db      	uxtb	r3, r3
 8002584:	e00e      	b.n	80025a4 <velociraptor2_calc_error+0x8c>
				buffer_ptr[n] < line_sensor.threshold[n]);
 8002586:	7bfb      	ldrb	r3, [r7, #15]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	4413      	add	r3, r2
 800258e:	881a      	ldrh	r2, [r3, #0]
 8002590:	7bfb      	ldrb	r3, [r7, #15]
 8002592:	4937      	ldr	r1, [pc, #220]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002594:	3310      	adds	r3, #16
 8002596:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800259a:	429a      	cmp	r2, r3
 800259c:	bf34      	ite	cc
 800259e:	2301      	movcc	r3, #1
 80025a0:	2300      	movcs	r3, #0
 80025a2:	b2db      	uxtb	r3, r3
		uint8_t cond = (line_sensor.track_color == W_OVER_B ?
 80025a4:	71fb      	strb	r3, [r7, #7]

		active_sensors += cond;
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4413      	add	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
		weighted_sum += n * cond;
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
 80025b0:	79fa      	ldrb	r2, [r7, #7]
 80025b2:	fb02 f303 	mul.w	r3, r2, r3
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	4413      	add	r3, r2
 80025ba:	617b      	str	r3, [r7, #20]
		if(n == 0 || n == 7) cross_line_flag &= cond;
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d002      	beq.n	80025c8 <velociraptor2_calc_error+0xb0>
 80025c2:	7bfb      	ldrb	r3, [r7, #15]
 80025c4:	2b07      	cmp	r3, #7
 80025c6:	d106      	bne.n	80025d6 <velociraptor2_calc_error+0xbe>
 80025c8:	4b2a      	ldr	r3, [pc, #168]	; (8002674 <velociraptor2_calc_error+0x15c>)
 80025ca:	781a      	ldrb	r2, [r3, #0]
 80025cc:	79fb      	ldrb	r3, [r7, #7]
 80025ce:	4013      	ands	r3, r2
 80025d0:	b2da      	uxtb	r2, r3
 80025d2:	4b28      	ldr	r3, [pc, #160]	; (8002674 <velociraptor2_calc_error+0x15c>)
 80025d4:	701a      	strb	r2, [r3, #0]
	for(uint8_t n = 0; n < 8; n++)
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
 80025d8:	3301      	adds	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
 80025dc:	7bfb      	ldrb	r3, [r7, #15]
 80025de:	2b07      	cmp	r3, #7
 80025e0:	d9bc      	bls.n	800255c <velociraptor2_calc_error+0x44>
	}

	if(active_sensors > 0)
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	dd24      	ble.n	8002632 <velociraptor2_calc_error+0x11a>
	{
		line_sensor.error = (float) weighted_sum / ((float) active_sensors * 3.5f);
 80025e8:	6978      	ldr	r0, [r7, #20]
 80025ea:	f7fe fb47 	bl	8000c7c <__aeabi_i2f>
 80025ee:	4604      	mov	r4, r0
 80025f0:	6938      	ldr	r0, [r7, #16]
 80025f2:	f7fe fb43 	bl	8000c7c <__aeabi_i2f>
 80025f6:	4603      	mov	r3, r0
 80025f8:	491f      	ldr	r1, [pc, #124]	; (8002678 <velociraptor2_calc_error+0x160>)
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe fb92 	bl	8000d24 <__aeabi_fmul>
 8002600:	4603      	mov	r3, r0
 8002602:	4619      	mov	r1, r3
 8002604:	4620      	mov	r0, r4
 8002606:	f7fe fc41 	bl	8000e8c <__aeabi_fdiv>
 800260a:	4603      	mov	r3, r0
 800260c:	461a      	mov	r2, r3
 800260e:	4b18      	ldr	r3, [pc, #96]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002610:	635a      	str	r2, [r3, #52]	; 0x34
		line_sensor.error -= 1.f;
 8002612:	4b17      	ldr	r3, [pc, #92]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002616:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800261a:	4618      	mov	r0, r3
 800261c:	f7fe fa78 	bl	8000b10 <__aeabi_fsub>
 8002620:	4603      	mov	r3, r0
 8002622:	461a      	mov	r2, r3
 8002624:	4b12      	ldr	r3, [pc, #72]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002626:	635a      	str	r2, [r3, #52]	; 0x34
		line_sensor.out_of_sight = 0;
 8002628:	4b11      	ldr	r3, [pc, #68]	; (8002670 <velociraptor2_calc_error+0x158>)
 800262a:	2200      	movs	r2, #0
 800262c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8002630:	e015      	b.n	800265e <velociraptor2_calc_error+0x146>
	}
	else
	{
		if(line_sensor.error > 0.95f || line_sensor.error < -0.95f)
 8002632:	4b0f      	ldr	r3, [pc, #60]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002636:	4911      	ldr	r1, [pc, #68]	; (800267c <velociraptor2_calc_error+0x164>)
 8002638:	4618      	mov	r0, r3
 800263a:	f7fe fd2f 	bl	800109c <__aeabi_fcmpgt>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d108      	bne.n	8002656 <velociraptor2_calc_error+0x13e>
 8002644:	4b0a      	ldr	r3, [pc, #40]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002648:	490d      	ldr	r1, [pc, #52]	; (8002680 <velociraptor2_calc_error+0x168>)
 800264a:	4618      	mov	r0, r3
 800264c:	f7fe fd08 	bl	8001060 <__aeabi_fcmplt>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d003      	beq.n	800265e <velociraptor2_calc_error+0x146>
		{
			line_sensor.out_of_sight = 1;
 8002656:	4b06      	ldr	r3, [pc, #24]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
		}
	}

	line_sensor.prev_error = line_sensor.error;
 800265e:	4b04      	ldr	r3, [pc, #16]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002662:	4a03      	ldr	r2, [pc, #12]	; (8002670 <velociraptor2_calc_error+0x158>)
 8002664:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002666:	bf00      	nop
 8002668:	371c      	adds	r7, #28
 800266a:	46bd      	mov	sp, r7
 800266c:	bd90      	pop	{r4, r7, pc}
 800266e:	bf00      	nop
 8002670:	20000440 	.word	0x20000440
 8002674:	200004dc 	.word	0x200004dc
 8002678:	40600000 	.word	0x40600000
 800267c:	3f733333 	.word	0x3f733333
 8002680:	bf733333 	.word	0xbf733333

08002684 <velociraptor2_timer_handler>:

void velociraptor2_timer_handler(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
	velociraptor2_linesensor_routine();
 8002688:	f000 f802 	bl	8002690 <velociraptor2_linesensor_routine>
}
 800268c:	bf00      	nop
 800268e:	bd80      	pop	{r7, pc}

08002690 <velociraptor2_linesensor_routine>:

void velociraptor2_linesensor_routine(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
	line_sensor.sensor_val[line_sensor.active_sensor] = HAL_ADC_GetValue(&hadc2);
 8002694:	482e      	ldr	r0, [pc, #184]	; (8002750 <velociraptor2_linesensor_routine+0xc0>)
 8002696:	f000 fccb 	bl	8003030 <HAL_ADC_GetValue>
 800269a:	4601      	mov	r1, r0
 800269c:	4b2d      	ldr	r3, [pc, #180]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 800269e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026a2:	461a      	mov	r2, r3
 80026a4:	b289      	uxth	r1, r1
 80026a6:	4b2b      	ldr	r3, [pc, #172]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 80026a8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	line_sensor.active_sensor += 1;
 80026ac:	4b29      	ldr	r3, [pc, #164]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 80026ae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026b2:	3301      	adds	r3, #1
 80026b4:	b2da      	uxtb	r2, r3
 80026b6:	4b27      	ldr	r3, [pc, #156]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 80026b8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	line_sensor.active_sensor %= 16;
 80026bc:	4b25      	ldr	r3, [pc, #148]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 80026be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026c2:	f003 030f 	and.w	r3, r3, #15
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	4b22      	ldr	r3, [pc, #136]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 80026ca:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	if(!(line_sensor.active_sensor % 8))
 80026ce:	4b21      	ldr	r3, [pc, #132]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 80026d0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026d4:	f003 0307 	and.w	r3, r3, #7
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d111      	bne.n	8002702 <velociraptor2_linesensor_routine+0x72>
	{
		if(!line_sensor.active_sensor) line_sensor.active_buffer = BUFFER_0;
 80026de:	4b1d      	ldr	r3, [pc, #116]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 80026e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d104      	bne.n	80026f2 <velociraptor2_linesensor_routine+0x62>
 80026e8:	4b1a      	ldr	r3, [pc, #104]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80026f0:	e003      	b.n	80026fa <velociraptor2_linesensor_routine+0x6a>
		else line_sensor.active_buffer = BUFFER_1;
 80026f2:	4b18      	ldr	r3, [pc, #96]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 80026f4:	2201      	movs	r2, #1
 80026f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

		line_sensor.flag_data_ready = 1;
 80026fa:	4b16      	ldr	r3, [pc, #88]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, line_sensor.active_sensor & 1);
 8002702:	4b14      	ldr	r3, [pc, #80]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 8002704:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	b2db      	uxtb	r3, r3
 800270e:	461a      	mov	r2, r3
 8002710:	2102      	movs	r1, #2
 8002712:	4811      	ldr	r0, [pc, #68]	; (8002758 <velociraptor2_linesensor_routine+0xc8>)
 8002714:	f001 fb77 	bl	8003e06 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, line_sensor.active_sensor & 2);
 8002718:	4b0e      	ldr	r3, [pc, #56]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 800271a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	b2db      	uxtb	r3, r3
 8002724:	461a      	mov	r2, r3
 8002726:	2104      	movs	r1, #4
 8002728:	480b      	ldr	r0, [pc, #44]	; (8002758 <velociraptor2_linesensor_routine+0xc8>)
 800272a:	f001 fb6c 	bl	8003e06 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, line_sensor.active_sensor & 4);
 800272e:	4b09      	ldr	r3, [pc, #36]	; (8002754 <velociraptor2_linesensor_routine+0xc4>)
 8002730:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002734:	f003 0304 	and.w	r3, r3, #4
 8002738:	b2db      	uxtb	r3, r3
 800273a:	461a      	mov	r2, r3
 800273c:	2108      	movs	r1, #8
 800273e:	4806      	ldr	r0, [pc, #24]	; (8002758 <velociraptor2_linesensor_routine+0xc8>)
 8002740:	f001 fb61 	bl	8003e06 <HAL_GPIO_WritePin>

	HAL_ADC_Start(&hadc2);
 8002744:	4802      	ldr	r0, [pc, #8]	; (8002750 <velociraptor2_linesensor_routine+0xc0>)
 8002746:	f000 fbc5 	bl	8002ed4 <HAL_ADC_Start>
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20000208 	.word	0x20000208
 8002754:	20000440 	.word	0x20000440
 8002758:	40010800 	.word	0x40010800

0800275c <velociraptor2_brake>:

void velociraptor2_brake(void)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
	uint32_t aux_arrel = __HAL_TIM_GET_AUTORELOAD(&htim4);
 8002762:	4b0c      	ldr	r3, [pc, #48]	; (8002794 <velociraptor2_brake+0x38>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002768:	607b      	str	r3, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, aux_arrel);
 800276a:	4b0a      	ldr	r3, [pc, #40]	; (8002794 <velociraptor2_brake+0x38>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, aux_arrel);
 8002772:	4b08      	ldr	r3, [pc, #32]	; (8002794 <velociraptor2_brake+0x38>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, aux_arrel);
 800277a:	4b06      	ldr	r3, [pc, #24]	; (8002794 <velociraptor2_brake+0x38>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, aux_arrel);
 8002782:	4b04      	ldr	r3, [pc, #16]	; (8002794 <velociraptor2_brake+0x38>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	641a      	str	r2, [r3, #64]	; 0x40
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr
 8002794:	20000320 	.word	0x20000320

08002798 <velociraptor2_setmotorspeed>:

void velociraptor2_setmotorspeed(uint8_t n_motor, float speed)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	6039      	str	r1, [r7, #0]
 80027a2:	71fb      	strb	r3, [r7, #7]
	if (speed > 1.0f) speed = 1.0f;
 80027a4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80027a8:	6838      	ldr	r0, [r7, #0]
 80027aa:	f7fe fc77 	bl	800109c <__aeabi_fcmpgt>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d002      	beq.n	80027ba <velociraptor2_setmotorspeed+0x22>
 80027b4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80027b8:	603b      	str	r3, [r7, #0]
	if (speed < -1.0f) speed = -1.0f;
 80027ba:	4965      	ldr	r1, [pc, #404]	; (8002950 <velociraptor2_setmotorspeed+0x1b8>)
 80027bc:	6838      	ldr	r0, [r7, #0]
 80027be:	f7fe fc4f 	bl	8001060 <__aeabi_fcmplt>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <velociraptor2_setmotorspeed+0x34>
 80027c8:	4b61      	ldr	r3, [pc, #388]	; (8002950 <velociraptor2_setmotorspeed+0x1b8>)
 80027ca:	603b      	str	r3, [r7, #0]

	float lower_lim = (float) MIN_LOADED_SPEED / (float) MAXSPEED;
 80027cc:	4b61      	ldr	r3, [pc, #388]	; (8002954 <velociraptor2_setmotorspeed+0x1bc>)
 80027ce:	60fb      	str	r3, [r7, #12]

	if (speed < 0.0f)
 80027d0:	f04f 0100 	mov.w	r1, #0
 80027d4:	6838      	ldr	r0, [r7, #0]
 80027d6:	f7fe fc43 	bl	8001060 <__aeabi_fcmplt>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d04a      	beq.n	8002876 <velociraptor2_setmotorspeed+0xde>
	{
		speed *= -1;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80027e6:	603b      	str	r3, [r7, #0]
		speed *= (1.0f - lower_lim);
 80027e8:	68f9      	ldr	r1, [r7, #12]
 80027ea:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80027ee:	f7fe f98f 	bl	8000b10 <__aeabi_fsub>
 80027f2:	4603      	mov	r3, r0
 80027f4:	4619      	mov	r1, r3
 80027f6:	6838      	ldr	r0, [r7, #0]
 80027f8:	f7fe fa94 	bl	8000d24 <__aeabi_fmul>
 80027fc:	4603      	mov	r3, r0
 80027fe:	603b      	str	r3, [r7, #0]
		speed += lower_lim;
 8002800:	68f9      	ldr	r1, [r7, #12]
 8002802:	6838      	ldr	r0, [r7, #0]
 8002804:	f7fe f986 	bl	8000b14 <__addsf3>
 8002808:	4603      	mov	r3, r0
 800280a:	603b      	str	r3, [r7, #0]
		speed *= (MAXSPEED - 1);
 800280c:	4952      	ldr	r1, [pc, #328]	; (8002958 <velociraptor2_setmotorspeed+0x1c0>)
 800280e:	6838      	ldr	r0, [r7, #0]
 8002810:	f7fe fa88 	bl	8000d24 <__aeabi_fmul>
 8002814:	4603      	mov	r3, r0
 8002816:	603b      	str	r3, [r7, #0]

		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_3 : TIM_CHANNEL_2, (uint16_t) speed);
 8002818:	79fb      	ldrb	r3, [r7, #7]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d008      	beq.n	8002830 <velociraptor2_setmotorspeed+0x98>
 800281e:	6838      	ldr	r0, [r7, #0]
 8002820:	f7fe fc5c 	bl	80010dc <__aeabi_f2uiz>
 8002824:	4603      	mov	r3, r0
 8002826:	b29a      	uxth	r2, r3
 8002828:	4b4c      	ldr	r3, [pc, #304]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	639a      	str	r2, [r3, #56]	; 0x38
 800282e:	e015      	b.n	800285c <velociraptor2_setmotorspeed+0xc4>
 8002830:	79fb      	ldrb	r3, [r7, #7]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d109      	bne.n	800284a <velociraptor2_setmotorspeed+0xb2>
 8002836:	6838      	ldr	r0, [r7, #0]
 8002838:	f7fe fc50 	bl	80010dc <__aeabi_f2uiz>
 800283c:	4603      	mov	r3, r0
 800283e:	b299      	uxth	r1, r3
 8002840:	4b46      	ldr	r3, [pc, #280]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	460b      	mov	r3, r1
 8002846:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002848:	e008      	b.n	800285c <velociraptor2_setmotorspeed+0xc4>
 800284a:	6838      	ldr	r0, [r7, #0]
 800284c:	f7fe fc46 	bl	80010dc <__aeabi_f2uiz>
 8002850:	4603      	mov	r3, r0
 8002852:	b299      	uxth	r1, r3
 8002854:	4b41      	ldr	r3, [pc, #260]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	460b      	mov	r3, r1
 800285a:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_4 : TIM_CHANNEL_1, 0);
 800285c:	79fb      	ldrb	r3, [r7, #7]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d004      	beq.n	800286c <velociraptor2_setmotorspeed+0xd4>
 8002862:	4b3e      	ldr	r3, [pc, #248]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2200      	movs	r2, #0
 8002868:	635a      	str	r2, [r3, #52]	; 0x34
	else
	{
		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_1 : TIM_CHANNEL_3, 0);
		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_2 : TIM_CHANNEL_4, 0);
	}
}
 800286a:	e06d      	b.n	8002948 <velociraptor2_setmotorspeed+0x1b0>
		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_4 : TIM_CHANNEL_1, 0);
 800286c:	4b3b      	ldr	r3, [pc, #236]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2200      	movs	r2, #0
 8002872:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002874:	e068      	b.n	8002948 <velociraptor2_setmotorspeed+0x1b0>
	else if (speed > 0.0f)
 8002876:	f04f 0100 	mov.w	r1, #0
 800287a:	6838      	ldr	r0, [r7, #0]
 800287c:	f7fe fc0e 	bl	800109c <__aeabi_fcmpgt>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d040      	beq.n	8002908 <velociraptor2_setmotorspeed+0x170>
		speed *= (1.0f - lower_lim);
 8002886:	68f9      	ldr	r1, [r7, #12]
 8002888:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800288c:	f7fe f940 	bl	8000b10 <__aeabi_fsub>
 8002890:	4603      	mov	r3, r0
 8002892:	4619      	mov	r1, r3
 8002894:	6838      	ldr	r0, [r7, #0]
 8002896:	f7fe fa45 	bl	8000d24 <__aeabi_fmul>
 800289a:	4603      	mov	r3, r0
 800289c:	603b      	str	r3, [r7, #0]
		speed += lower_lim;
 800289e:	68f9      	ldr	r1, [r7, #12]
 80028a0:	6838      	ldr	r0, [r7, #0]
 80028a2:	f7fe f937 	bl	8000b14 <__addsf3>
 80028a6:	4603      	mov	r3, r0
 80028a8:	603b      	str	r3, [r7, #0]
		speed *= (MAXSPEED - 1);
 80028aa:	492b      	ldr	r1, [pc, #172]	; (8002958 <velociraptor2_setmotorspeed+0x1c0>)
 80028ac:	6838      	ldr	r0, [r7, #0]
 80028ae:	f7fe fa39 	bl	8000d24 <__aeabi_fmul>
 80028b2:	4603      	mov	r3, r0
 80028b4:	603b      	str	r3, [r7, #0]
		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_4 : TIM_CHANNEL_1, (uint16_t) speed);
 80028b6:	79fb      	ldrb	r3, [r7, #7]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d008      	beq.n	80028ce <velociraptor2_setmotorspeed+0x136>
 80028bc:	6838      	ldr	r0, [r7, #0]
 80028be:	f7fe fc0d 	bl	80010dc <__aeabi_f2uiz>
 80028c2:	4603      	mov	r3, r0
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	4b25      	ldr	r3, [pc, #148]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	635a      	str	r2, [r3, #52]	; 0x34
 80028cc:	e007      	b.n	80028de <velociraptor2_setmotorspeed+0x146>
 80028ce:	6838      	ldr	r0, [r7, #0]
 80028d0:	f7fe fc04 	bl	80010dc <__aeabi_f2uiz>
 80028d4:	4603      	mov	r3, r0
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	4b20      	ldr	r3, [pc, #128]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_3 : TIM_CHANNEL_2, 0);
 80028de:	79fb      	ldrb	r3, [r7, #7]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d004      	beq.n	80028ee <velociraptor2_setmotorspeed+0x156>
 80028e4:	4b1d      	ldr	r3, [pc, #116]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2200      	movs	r2, #0
 80028ea:	639a      	str	r2, [r3, #56]	; 0x38
}
 80028ec:	e02c      	b.n	8002948 <velociraptor2_setmotorspeed+0x1b0>
		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_3 : TIM_CHANNEL_2, 0);
 80028ee:	79fb      	ldrb	r3, [r7, #7]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d104      	bne.n	80028fe <velociraptor2_setmotorspeed+0x166>
 80028f4:	4b19      	ldr	r3, [pc, #100]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	2300      	movs	r3, #0
 80028fa:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80028fc:	e024      	b.n	8002948 <velociraptor2_setmotorspeed+0x1b0>
		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_3 : TIM_CHANNEL_2, 0);
 80028fe:	4b17      	ldr	r3, [pc, #92]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	2300      	movs	r3, #0
 8002904:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002906:	e01f      	b.n	8002948 <velociraptor2_setmotorspeed+0x1b0>
		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_1 : TIM_CHANNEL_3, 0);
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d104      	bne.n	8002918 <velociraptor2_setmotorspeed+0x180>
 800290e:	4b13      	ldr	r3, [pc, #76]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2200      	movs	r2, #0
 8002914:	635a      	str	r2, [r3, #52]	; 0x34
 8002916:	e00b      	b.n	8002930 <velociraptor2_setmotorspeed+0x198>
 8002918:	79fb      	ldrb	r3, [r7, #7]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d004      	beq.n	8002928 <velociraptor2_setmotorspeed+0x190>
 800291e:	4b0f      	ldr	r3, [pc, #60]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	2300      	movs	r3, #0
 8002924:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002926:	e003      	b.n	8002930 <velociraptor2_setmotorspeed+0x198>
 8002928:	4b0c      	ldr	r3, [pc, #48]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	2300      	movs	r3, #0
 800292e:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_2 : TIM_CHANNEL_4, 0);
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	2b01      	cmp	r3, #1
 8002934:	d104      	bne.n	8002940 <velociraptor2_setmotorspeed+0x1a8>
 8002936:	4b09      	ldr	r3, [pc, #36]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2200      	movs	r2, #0
 800293c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800293e:	e003      	b.n	8002948 <velociraptor2_setmotorspeed+0x1b0>
		__HAL_TIM_SET_COMPARE(&htim4, (n_motor == MOTOR_L) ? TIM_CHANNEL_2 : TIM_CHANNEL_4, 0);
 8002940:	4b06      	ldr	r3, [pc, #24]	; (800295c <velociraptor2_setmotorspeed+0x1c4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2200      	movs	r2, #0
 8002946:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002948:	bf00      	nop
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	bf800000 	.word	0xbf800000
 8002954:	3ef8e38e 	.word	0x3ef8e38e
 8002958:	4433c000 	.word	0x4433c000
 800295c:	20000320 	.word	0x20000320

08002960 <velociraptor2_debounce_loop>:

void velociraptor2_debounce_loop(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 4; i++)
 8002966:	2300      	movs	r3, #0
 8002968:	71fb      	strb	r3, [r7, #7]
 800296a:	e048      	b.n	80029fe <velociraptor2_debounce_loop+0x9e>
	{
		GPIO_PinState current_state = HAL_GPIO_ReadPin(debounce_data.gpio[i], debounce_data.pin[i]);
 800296c:	79fb      	ldrb	r3, [r7, #7]
 800296e:	4a28      	ldr	r2, [pc, #160]	; (8002a10 <velociraptor2_debounce_loop+0xb0>)
 8002970:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002974:	79fb      	ldrb	r3, [r7, #7]
 8002976:	4926      	ldr	r1, [pc, #152]	; (8002a10 <velociraptor2_debounce_loop+0xb0>)
 8002978:	3308      	adds	r3, #8
 800297a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800297e:	4619      	mov	r1, r3
 8002980:	4610      	mov	r0, r2
 8002982:	f001 fa29 	bl	8003dd8 <HAL_GPIO_ReadPin>
 8002986:	4603      	mov	r3, r0
 8002988:	71bb      	strb	r3, [r7, #6]
		if(current_state != debounce_data.prev_state[i])
 800298a:	79fb      	ldrb	r3, [r7, #7]
 800298c:	4a20      	ldr	r2, [pc, #128]	; (8002a10 <velociraptor2_debounce_loop+0xb0>)
 800298e:	4413      	add	r3, r2
 8002990:	7f1b      	ldrb	r3, [r3, #28]
 8002992:	79ba      	ldrb	r2, [r7, #6]
 8002994:	429a      	cmp	r2, r3
 8002996:	d00a      	beq.n	80029ae <velociraptor2_debounce_loop+0x4e>
		{
			debounce_data.prev_state[i] = current_state;
 8002998:	79fb      	ldrb	r3, [r7, #7]
 800299a:	4a1d      	ldr	r2, [pc, #116]	; (8002a10 <velociraptor2_debounce_loop+0xb0>)
 800299c:	4413      	add	r3, r2
 800299e:	79ba      	ldrb	r2, [r7, #6]
 80029a0:	771a      	strb	r2, [r3, #28]
			debounce_data.ticks[i] = DEBOUNCE_TICKS;
 80029a2:	79fb      	ldrb	r3, [r7, #7]
 80029a4:	4a1a      	ldr	r2, [pc, #104]	; (8002a10 <velociraptor2_debounce_loop+0xb0>)
 80029a6:	4413      	add	r3, r2
 80029a8:	2214      	movs	r2, #20
 80029aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
		if(debounce_data.ticks[i])
 80029ae:	79fb      	ldrb	r3, [r7, #7]
 80029b0:	4a17      	ldr	r2, [pc, #92]	; (8002a10 <velociraptor2_debounce_loop+0xb0>)
 80029b2:	4413      	add	r3, r2
 80029b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d01d      	beq.n	80029f8 <velociraptor2_debounce_loop+0x98>
		{
			debounce_data.ticks[i]--;
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	4a14      	ldr	r2, [pc, #80]	; (8002a10 <velociraptor2_debounce_loop+0xb0>)
 80029c0:	441a      	add	r2, r3
 80029c2:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80029c6:	3a01      	subs	r2, #1
 80029c8:	b2d1      	uxtb	r1, r2
 80029ca:	4a11      	ldr	r2, [pc, #68]	; (8002a10 <velociraptor2_debounce_loop+0xb0>)
 80029cc:	4413      	add	r3, r2
 80029ce:	460a      	mov	r2, r1
 80029d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			if(!debounce_data.ticks[i])
 80029d4:	79fb      	ldrb	r3, [r7, #7]
 80029d6:	4a0e      	ldr	r2, [pc, #56]	; (8002a10 <velociraptor2_debounce_loop+0xb0>)
 80029d8:	4413      	add	r3, r2
 80029da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10a      	bne.n	80029f8 <velociraptor2_debounce_loop+0x98>
			{
				debounce_data.state[i] = current_state;
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	4a0a      	ldr	r2, [pc, #40]	; (8002a10 <velociraptor2_debounce_loop+0xb0>)
 80029e6:	4413      	add	r3, r2
 80029e8:	79ba      	ldrb	r2, [r7, #6]
 80029ea:	761a      	strb	r2, [r3, #24]
				debounce_data.flag[i] = 1;
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	4a08      	ldr	r2, [pc, #32]	; (8002a10 <velociraptor2_debounce_loop+0xb0>)
 80029f0:	4413      	add	r3, r2
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 2020 	strb.w	r2, [r3, #32]
	for(uint8_t i = 0; i < 4; i++)
 80029f8:	79fb      	ldrb	r3, [r7, #7]
 80029fa:	3301      	adds	r3, #1
 80029fc:	71fb      	strb	r3, [r7, #7]
 80029fe:	79fb      	ldrb	r3, [r7, #7]
 8002a00:	2b03      	cmp	r3, #3
 8002a02:	d9b3      	bls.n	800296c <velociraptor2_debounce_loop+0xc>
			}
		}
	}
}
 8002a04:	bf00      	nop
 8002a06:	bf00      	nop
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	200004b4 	.word	0x200004b4

08002a14 <velociraptor2_comms_init>:
uint8_t tx_buff[3] = "ok";
uint8_t err_tx_buff[4] = "err";
uint8_t rx_process_flag = 0;

void velociraptor2_comms_init(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
	rx_buff[10] = '\0';
 8002a18:	4b03      	ldr	r3, [pc, #12]	; (8002a28 <velociraptor2_comms_init+0x14>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	729a      	strb	r2, [r3, #10]
}
 8002a1e:	bf00      	nop
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	200004e8 	.word	0x200004e8

08002a2c <velociraptor2_comms_loop>:

void velociraptor2_comms_loop(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
	switch(comms_state)
 8002a30:	4b5d      	ldr	r3, [pc, #372]	; (8002ba8 <velociraptor2_comms_loop+0x17c>)
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d01c      	beq.n	8002a72 <velociraptor2_comms_loop+0x46>
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	f300 80b2 	bgt.w	8002ba2 <velociraptor2_comms_loop+0x176>
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d002      	beq.n	8002a48 <velociraptor2_comms_loop+0x1c>
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d009      	beq.n	8002a5a <velociraptor2_comms_loop+0x2e>
		}

		comms_state = idle;
		break;
	}
}
 8002a46:	e0ac      	b.n	8002ba2 <velociraptor2_comms_loop+0x176>
		HAL_UART_Receive_DMA(&huart1, rx_buff, 10);
 8002a48:	220a      	movs	r2, #10
 8002a4a:	4958      	ldr	r1, [pc, #352]	; (8002bac <velociraptor2_comms_loop+0x180>)
 8002a4c:	4858      	ldr	r0, [pc, #352]	; (8002bb0 <velociraptor2_comms_loop+0x184>)
 8002a4e:	f003 fc91 	bl	8006374 <HAL_UART_Receive_DMA>
		comms_state = receiving;
 8002a52:	4b55      	ldr	r3, [pc, #340]	; (8002ba8 <velociraptor2_comms_loop+0x17c>)
 8002a54:	2201      	movs	r2, #1
 8002a56:	701a      	strb	r2, [r3, #0]
		break;
 8002a58:	e0a3      	b.n	8002ba2 <velociraptor2_comms_loop+0x176>
		if(rx_process_flag)
 8002a5a:	4b56      	ldr	r3, [pc, #344]	; (8002bb4 <velociraptor2_comms_loop+0x188>)
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 809e 	beq.w	8002ba0 <velociraptor2_comms_loop+0x174>
			rx_process_flag = 0;
 8002a64:	4b53      	ldr	r3, [pc, #332]	; (8002bb4 <velociraptor2_comms_loop+0x188>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	701a      	strb	r2, [r3, #0]
			comms_state = processing;
 8002a6a:	4b4f      	ldr	r3, [pc, #316]	; (8002ba8 <velociraptor2_comms_loop+0x17c>)
 8002a6c:	2202      	movs	r2, #2
 8002a6e:	701a      	strb	r2, [r3, #0]
		break;
 8002a70:	e096      	b.n	8002ba0 <velociraptor2_comms_loop+0x174>
		switch(rx_buff[0])
 8002a72:	4b4e      	ldr	r3, [pc, #312]	; (8002bac <velociraptor2_comms_loop+0x180>)
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	3b4d      	subs	r3, #77	; 0x4d
 8002a78:	2b23      	cmp	r3, #35	; 0x23
 8002a7a:	f200 8087 	bhi.w	8002b8c <velociraptor2_comms_loop+0x160>
 8002a7e:	a201      	add	r2, pc, #4	; (adr r2, 8002a84 <velociraptor2_comms_loop+0x58>)
 8002a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a84:	08002b5d 	.word	0x08002b5d
 8002a88:	08002b8d 	.word	0x08002b8d
 8002a8c:	08002b8d 	.word	0x08002b8d
 8002a90:	08002b8d 	.word	0x08002b8d
 8002a94:	08002b8d 	.word	0x08002b8d
 8002a98:	08002b8d 	.word	0x08002b8d
 8002a9c:	08002b8d 	.word	0x08002b8d
 8002aa0:	08002b8d 	.word	0x08002b8d
 8002aa4:	08002b8d 	.word	0x08002b8d
 8002aa8:	08002b8d 	.word	0x08002b8d
 8002aac:	08002b8d 	.word	0x08002b8d
 8002ab0:	08002b8d 	.word	0x08002b8d
 8002ab4:	08002b8d 	.word	0x08002b8d
 8002ab8:	08002b8d 	.word	0x08002b8d
 8002abc:	08002b8d 	.word	0x08002b8d
 8002ac0:	08002b8d 	.word	0x08002b8d
 8002ac4:	08002b8d 	.word	0x08002b8d
 8002ac8:	08002b8d 	.word	0x08002b8d
 8002acc:	08002b8d 	.word	0x08002b8d
 8002ad0:	08002b8d 	.word	0x08002b8d
 8002ad4:	08002b8d 	.word	0x08002b8d
 8002ad8:	08002b75 	.word	0x08002b75
 8002adc:	08002b8d 	.word	0x08002b8d
 8002ae0:	08002b45 	.word	0x08002b45
 8002ae4:	08002b8d 	.word	0x08002b8d
 8002ae8:	08002b8d 	.word	0x08002b8d
 8002aec:	08002b8d 	.word	0x08002b8d
 8002af0:	08002b8d 	.word	0x08002b8d
 8002af4:	08002b2d 	.word	0x08002b2d
 8002af8:	08002b8d 	.word	0x08002b8d
 8002afc:	08002b8d 	.word	0x08002b8d
 8002b00:	08002b8d 	.word	0x08002b8d
 8002b04:	08002b8d 	.word	0x08002b8d
 8002b08:	08002b8d 	.word	0x08002b8d
 8002b0c:	08002b8d 	.word	0x08002b8d
 8002b10:	08002b15 	.word	0x08002b15
			pid.kp = atoff((char *) &(rx_buff[1]));
 8002b14:	4828      	ldr	r0, [pc, #160]	; (8002bb8 <velociraptor2_comms_loop+0x18c>)
 8002b16:	f004 fb61 	bl	80071dc <atoff>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	4a27      	ldr	r2, [pc, #156]	; (8002bbc <velociraptor2_comms_loop+0x190>)
 8002b1e:	6113      	str	r3, [r2, #16]
			HAL_UART_Transmit_DMA(&huart1, tx_buff, 3);
 8002b20:	2203      	movs	r2, #3
 8002b22:	4927      	ldr	r1, [pc, #156]	; (8002bc0 <velociraptor2_comms_loop+0x194>)
 8002b24:	4822      	ldr	r0, [pc, #136]	; (8002bb0 <velociraptor2_comms_loop+0x184>)
 8002b26:	f003 fbb5 	bl	8006294 <HAL_UART_Transmit_DMA>
			break;
 8002b2a:	e035      	b.n	8002b98 <velociraptor2_comms_loop+0x16c>
			pid.ki = atoff((char *) &(rx_buff[1]));
 8002b2c:	4822      	ldr	r0, [pc, #136]	; (8002bb8 <velociraptor2_comms_loop+0x18c>)
 8002b2e:	f004 fb55 	bl	80071dc <atoff>
 8002b32:	4603      	mov	r3, r0
 8002b34:	4a21      	ldr	r2, [pc, #132]	; (8002bbc <velociraptor2_comms_loop+0x190>)
 8002b36:	6153      	str	r3, [r2, #20]
			HAL_UART_Transmit_DMA(&huart1, tx_buff, 3);
 8002b38:	2203      	movs	r2, #3
 8002b3a:	4921      	ldr	r1, [pc, #132]	; (8002bc0 <velociraptor2_comms_loop+0x194>)
 8002b3c:	481c      	ldr	r0, [pc, #112]	; (8002bb0 <velociraptor2_comms_loop+0x184>)
 8002b3e:	f003 fba9 	bl	8006294 <HAL_UART_Transmit_DMA>
			break;
 8002b42:	e029      	b.n	8002b98 <velociraptor2_comms_loop+0x16c>
			pid.kd = atoff((char *) &(rx_buff[1]));
 8002b44:	481c      	ldr	r0, [pc, #112]	; (8002bb8 <velociraptor2_comms_loop+0x18c>)
 8002b46:	f004 fb49 	bl	80071dc <atoff>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	4a1b      	ldr	r2, [pc, #108]	; (8002bbc <velociraptor2_comms_loop+0x190>)
 8002b4e:	6193      	str	r3, [r2, #24]
			HAL_UART_Transmit_DMA(&huart1, tx_buff, 3);
 8002b50:	2203      	movs	r2, #3
 8002b52:	491b      	ldr	r1, [pc, #108]	; (8002bc0 <velociraptor2_comms_loop+0x194>)
 8002b54:	4816      	ldr	r0, [pc, #88]	; (8002bb0 <velociraptor2_comms_loop+0x184>)
 8002b56:	f003 fb9d 	bl	8006294 <HAL_UART_Transmit_DMA>
			break;
 8002b5a:	e01d      	b.n	8002b98 <velociraptor2_comms_loop+0x16c>
			speed.max_speed = atoff((char *) &(rx_buff[1]));
 8002b5c:	4816      	ldr	r0, [pc, #88]	; (8002bb8 <velociraptor2_comms_loop+0x18c>)
 8002b5e:	f004 fb3d 	bl	80071dc <atoff>
 8002b62:	4603      	mov	r3, r0
 8002b64:	4a17      	ldr	r2, [pc, #92]	; (8002bc4 <velociraptor2_comms_loop+0x198>)
 8002b66:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit_DMA(&huart1, tx_buff, 3);
 8002b68:	2203      	movs	r2, #3
 8002b6a:	4915      	ldr	r1, [pc, #84]	; (8002bc0 <velociraptor2_comms_loop+0x194>)
 8002b6c:	4810      	ldr	r0, [pc, #64]	; (8002bb0 <velociraptor2_comms_loop+0x184>)
 8002b6e:	f003 fb91 	bl	8006294 <HAL_UART_Transmit_DMA>
			break;
 8002b72:	e011      	b.n	8002b98 <velociraptor2_comms_loop+0x16c>
			speed.brake_factor = atoff((char *) &(rx_buff[1]));
 8002b74:	4810      	ldr	r0, [pc, #64]	; (8002bb8 <velociraptor2_comms_loop+0x18c>)
 8002b76:	f004 fb31 	bl	80071dc <atoff>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	4a11      	ldr	r2, [pc, #68]	; (8002bc4 <velociraptor2_comms_loop+0x198>)
 8002b7e:	6113      	str	r3, [r2, #16]
			HAL_UART_Transmit_DMA(&huart1, tx_buff, 3);
 8002b80:	2203      	movs	r2, #3
 8002b82:	490f      	ldr	r1, [pc, #60]	; (8002bc0 <velociraptor2_comms_loop+0x194>)
 8002b84:	480a      	ldr	r0, [pc, #40]	; (8002bb0 <velociraptor2_comms_loop+0x184>)
 8002b86:	f003 fb85 	bl	8006294 <HAL_UART_Transmit_DMA>
			break;
 8002b8a:	e005      	b.n	8002b98 <velociraptor2_comms_loop+0x16c>
			HAL_UART_Transmit_DMA(&huart1, err_tx_buff, 4);
 8002b8c:	2204      	movs	r2, #4
 8002b8e:	490e      	ldr	r1, [pc, #56]	; (8002bc8 <velociraptor2_comms_loop+0x19c>)
 8002b90:	4807      	ldr	r0, [pc, #28]	; (8002bb0 <velociraptor2_comms_loop+0x184>)
 8002b92:	f003 fb7f 	bl	8006294 <HAL_UART_Transmit_DMA>
			break;
 8002b96:	bf00      	nop
		comms_state = idle;
 8002b98:	4b03      	ldr	r3, [pc, #12]	; (8002ba8 <velociraptor2_comms_loop+0x17c>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	701a      	strb	r2, [r3, #0]
		break;
 8002b9e:	e000      	b.n	8002ba2 <velociraptor2_comms_loop+0x176>
		break;
 8002ba0:	bf00      	nop
}
 8002ba2:	bf00      	nop
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	200004e4 	.word	0x200004e4
 8002bac:	200004e8 	.word	0x200004e8
 8002bb0:	20000368 	.word	0x20000368
 8002bb4:	200004f3 	.word	0x200004f3
 8002bb8:	200004e9 	.word	0x200004e9
 8002bbc:	20000480 	.word	0x20000480
 8002bc0:	20000004 	.word	0x20000004
 8002bc4:	2000049c 	.word	0x2000049c
 8002bc8:	20000008 	.word	0x20000008

08002bcc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bcc:	f7ff fa42 	bl	8002054 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bd0:	480b      	ldr	r0, [pc, #44]	; (8002c00 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002bd2:	490c      	ldr	r1, [pc, #48]	; (8002c04 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002bd4:	4a0c      	ldr	r2, [pc, #48]	; (8002c08 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bd8:	e002      	b.n	8002be0 <LoopCopyDataInit>

08002bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bde:	3304      	adds	r3, #4

08002be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002be4:	d3f9      	bcc.n	8002bda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002be6:	4a09      	ldr	r2, [pc, #36]	; (8002c0c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002be8:	4c09      	ldr	r4, [pc, #36]	; (8002c10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bec:	e001      	b.n	8002bf2 <LoopFillZerobss>

08002bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bf0:	3204      	adds	r2, #4

08002bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bf4:	d3fb      	bcc.n	8002bee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bf6:	f005 fa45 	bl	8008084 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bfa:	f7fe fbe7 	bl	80013cc <main>
  bx lr
 8002bfe:	4770      	bx	lr
  ldr r0, =_sdata
 8002c00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c04:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002c08:	0800a2cc 	.word	0x0800a2cc
  ldr r2, =_sbss
 8002c0c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002c10:	20000644 	.word	0x20000644

08002c14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c14:	e7fe      	b.n	8002c14 <ADC1_2_IRQHandler>
	...

08002c18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c1c:	4b08      	ldr	r3, [pc, #32]	; (8002c40 <HAL_Init+0x28>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a07      	ldr	r2, [pc, #28]	; (8002c40 <HAL_Init+0x28>)
 8002c22:	f043 0310 	orr.w	r3, r3, #16
 8002c26:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c28:	2003      	movs	r0, #3
 8002c2a:	f000 fc6d 	bl	8003508 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c2e:	200f      	movs	r0, #15
 8002c30:	f000 f808 	bl	8002c44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c34:	f7fe fef0 	bl	8001a18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	40022000 	.word	0x40022000

08002c44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c4c:	4b12      	ldr	r3, [pc, #72]	; (8002c98 <HAL_InitTick+0x54>)
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	4b12      	ldr	r3, [pc, #72]	; (8002c9c <HAL_InitTick+0x58>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	4619      	mov	r1, r3
 8002c56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c62:	4618      	mov	r0, r3
 8002c64:	f000 fc85 	bl	8003572 <HAL_SYSTICK_Config>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e00e      	b.n	8002c90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2b0f      	cmp	r3, #15
 8002c76:	d80a      	bhi.n	8002c8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c78:	2200      	movs	r2, #0
 8002c7a:	6879      	ldr	r1, [r7, #4]
 8002c7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c80:	f000 fc4d 	bl	800351e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c84:	4a06      	ldr	r2, [pc, #24]	; (8002ca0 <HAL_InitTick+0x5c>)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	e000      	b.n	8002c90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3708      	adds	r7, #8
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	20000000 	.word	0x20000000
 8002c9c:	20000010 	.word	0x20000010
 8002ca0:	2000000c 	.word	0x2000000c

08002ca4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ca8:	4b05      	ldr	r3, [pc, #20]	; (8002cc0 <HAL_IncTick+0x1c>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	461a      	mov	r2, r3
 8002cae:	4b05      	ldr	r3, [pc, #20]	; (8002cc4 <HAL_IncTick+0x20>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	4a03      	ldr	r2, [pc, #12]	; (8002cc4 <HAL_IncTick+0x20>)
 8002cb6:	6013      	str	r3, [r2, #0]
}
 8002cb8:	bf00      	nop
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bc80      	pop	{r7}
 8002cbe:	4770      	bx	lr
 8002cc0:	20000010 	.word	0x20000010
 8002cc4:	200004f4 	.word	0x200004f4

08002cc8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0
  return uwTick;
 8002ccc:	4b02      	ldr	r3, [pc, #8]	; (8002cd8 <HAL_GetTick+0x10>)
 8002cce:	681b      	ldr	r3, [r3, #0]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bc80      	pop	{r7}
 8002cd6:	4770      	bx	lr
 8002cd8:	200004f4 	.word	0x200004f4

08002cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ce4:	f7ff fff0 	bl	8002cc8 <HAL_GetTick>
 8002ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cf4:	d005      	beq.n	8002d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cf6:	4b0a      	ldr	r3, [pc, #40]	; (8002d20 <HAL_Delay+0x44>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	4413      	add	r3, r2
 8002d00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d02:	bf00      	nop
 8002d04:	f7ff ffe0 	bl	8002cc8 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d8f7      	bhi.n	8002d04 <HAL_Delay+0x28>
  {
  }
}
 8002d14:	bf00      	nop
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	20000010 	.word	0x20000010

08002d24 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002d34:	2300      	movs	r3, #0
 8002d36:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e0be      	b.n	8002ec4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d109      	bne.n	8002d68 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f7fe fe8a 	bl	8001a7c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 fabf 	bl	80032ec <ADC_ConversionStop_Disable>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d76:	f003 0310 	and.w	r3, r3, #16
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f040 8099 	bne.w	8002eb2 <HAL_ADC_Init+0x18e>
 8002d80:	7dfb      	ldrb	r3, [r7, #23]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f040 8095 	bne.w	8002eb2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d8c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d90:	f023 0302 	bic.w	r3, r3, #2
 8002d94:	f043 0202 	orr.w	r2, r3, #2
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002da4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	7b1b      	ldrb	r3, [r3, #12]
 8002daa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002dac:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002dae:	68ba      	ldr	r2, [r7, #8]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dbc:	d003      	beq.n	8002dc6 <HAL_ADC_Init+0xa2>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d102      	bne.n	8002dcc <HAL_ADC_Init+0xa8>
 8002dc6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002dca:	e000      	b.n	8002dce <HAL_ADC_Init+0xaa>
 8002dcc:	2300      	movs	r3, #0
 8002dce:	693a      	ldr	r2, [r7, #16]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	7d1b      	ldrb	r3, [r3, #20]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d119      	bne.n	8002e10 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	7b1b      	ldrb	r3, [r3, #12]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d109      	bne.n	8002df8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	3b01      	subs	r3, #1
 8002dea:	035a      	lsls	r2, r3, #13
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002df4:	613b      	str	r3, [r7, #16]
 8002df6:	e00b      	b.n	8002e10 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfc:	f043 0220 	orr.w	r2, r3, #32
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e08:	f043 0201 	orr.w	r2, r3, #1
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	689a      	ldr	r2, [r3, #8]
 8002e2a:	4b28      	ldr	r3, [pc, #160]	; (8002ecc <HAL_ADC_Init+0x1a8>)
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6812      	ldr	r2, [r2, #0]
 8002e32:	68b9      	ldr	r1, [r7, #8]
 8002e34:	430b      	orrs	r3, r1
 8002e36:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e40:	d003      	beq.n	8002e4a <HAL_ADC_Init+0x126>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d104      	bne.n	8002e54 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	051b      	lsls	r3, r3, #20
 8002e52:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	430a      	orrs	r2, r1
 8002e66:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689a      	ldr	r2, [r3, #8]
 8002e6e:	4b18      	ldr	r3, [pc, #96]	; (8002ed0 <HAL_ADC_Init+0x1ac>)
 8002e70:	4013      	ands	r3, r2
 8002e72:	68ba      	ldr	r2, [r7, #8]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d10b      	bne.n	8002e90 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e82:	f023 0303 	bic.w	r3, r3, #3
 8002e86:	f043 0201 	orr.w	r2, r3, #1
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e8e:	e018      	b.n	8002ec2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e94:	f023 0312 	bic.w	r3, r3, #18
 8002e98:	f043 0210 	orr.w	r2, r3, #16
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea4:	f043 0201 	orr.w	r2, r3, #1
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002eb0:	e007      	b.n	8002ec2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb6:	f043 0210 	orr.w	r2, r3, #16
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ec2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3718      	adds	r7, #24
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	ffe1f7fd 	.word	0xffe1f7fd
 8002ed0:	ff1f0efe 	.word	0xff1f0efe

08002ed4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002edc:	2300      	movs	r3, #0
 8002ede:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d101      	bne.n	8002eee <HAL_ADC_Start+0x1a>
 8002eea:	2302      	movs	r3, #2
 8002eec:	e098      	b.n	8003020 <HAL_ADC_Start+0x14c>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 f99e 	bl	8003238 <ADC_Enable>
 8002efc:	4603      	mov	r3, r0
 8002efe:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002f00:	7bfb      	ldrb	r3, [r7, #15]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f040 8087 	bne.w	8003016 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f10:	f023 0301 	bic.w	r3, r3, #1
 8002f14:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a41      	ldr	r2, [pc, #260]	; (8003028 <HAL_ADC_Start+0x154>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d105      	bne.n	8002f32 <HAL_ADC_Start+0x5e>
 8002f26:	4b41      	ldr	r3, [pc, #260]	; (800302c <HAL_ADC_Start+0x158>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d115      	bne.n	8002f5e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d026      	beq.n	8002f9a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f54:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f5c:	e01d      	b.n	8002f9a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f62:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a2f      	ldr	r2, [pc, #188]	; (800302c <HAL_ADC_Start+0x158>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d004      	beq.n	8002f7e <HAL_ADC_Start+0xaa>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a2b      	ldr	r2, [pc, #172]	; (8003028 <HAL_ADC_Start+0x154>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d10d      	bne.n	8002f9a <HAL_ADC_Start+0xc6>
 8002f7e:	4b2b      	ldr	r3, [pc, #172]	; (800302c <HAL_ADC_Start+0x158>)
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d007      	beq.n	8002f9a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f92:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d006      	beq.n	8002fb4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002faa:	f023 0206 	bic.w	r2, r3, #6
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002fb2:	e002      	b.n	8002fba <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f06f 0202 	mvn.w	r2, #2
 8002fca:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002fd6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002fda:	d113      	bne.n	8003004 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002fe0:	4a11      	ldr	r2, [pc, #68]	; (8003028 <HAL_ADC_Start+0x154>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d105      	bne.n	8002ff2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002fe6:	4b11      	ldr	r3, [pc, #68]	; (800302c <HAL_ADC_Start+0x158>)
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d108      	bne.n	8003004 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003000:	609a      	str	r2, [r3, #8]
 8003002:	e00c      	b.n	800301e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003012:	609a      	str	r2, [r3, #8]
 8003014:	e003      	b.n	800301e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800301e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003020:	4618      	mov	r0, r3
 8003022:	3710      	adds	r7, #16
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	40012800 	.word	0x40012800
 800302c:	40012400 	.word	0x40012400

08003030 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800303e:	4618      	mov	r0, r3
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003052:	2300      	movs	r3, #0
 8003054:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003056:	2300      	movs	r3, #0
 8003058:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003060:	2b01      	cmp	r3, #1
 8003062:	d101      	bne.n	8003068 <HAL_ADC_ConfigChannel+0x20>
 8003064:	2302      	movs	r3, #2
 8003066:	e0dc      	b.n	8003222 <HAL_ADC_ConfigChannel+0x1da>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	2b06      	cmp	r3, #6
 8003076:	d81c      	bhi.n	80030b2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	4613      	mov	r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	4413      	add	r3, r2
 8003088:	3b05      	subs	r3, #5
 800308a:	221f      	movs	r2, #31
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	43db      	mvns	r3, r3
 8003092:	4019      	ands	r1, r3
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	6818      	ldr	r0, [r3, #0]
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	4613      	mov	r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	4413      	add	r3, r2
 80030a2:	3b05      	subs	r3, #5
 80030a4:	fa00 f203 	lsl.w	r2, r0, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	430a      	orrs	r2, r1
 80030ae:	635a      	str	r2, [r3, #52]	; 0x34
 80030b0:	e03c      	b.n	800312c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2b0c      	cmp	r3, #12
 80030b8:	d81c      	bhi.n	80030f4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685a      	ldr	r2, [r3, #4]
 80030c4:	4613      	mov	r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	4413      	add	r3, r2
 80030ca:	3b23      	subs	r3, #35	; 0x23
 80030cc:	221f      	movs	r2, #31
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	43db      	mvns	r3, r3
 80030d4:	4019      	ands	r1, r3
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	6818      	ldr	r0, [r3, #0]
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	3b23      	subs	r3, #35	; 0x23
 80030e6:	fa00 f203 	lsl.w	r2, r0, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	631a      	str	r2, [r3, #48]	; 0x30
 80030f2:	e01b      	b.n	800312c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685a      	ldr	r2, [r3, #4]
 80030fe:	4613      	mov	r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4413      	add	r3, r2
 8003104:	3b41      	subs	r3, #65	; 0x41
 8003106:	221f      	movs	r2, #31
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	4019      	ands	r1, r3
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	6818      	ldr	r0, [r3, #0]
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685a      	ldr	r2, [r3, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	3b41      	subs	r3, #65	; 0x41
 8003120:	fa00 f203 	lsl.w	r2, r0, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	430a      	orrs	r2, r1
 800312a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2b09      	cmp	r3, #9
 8003132:	d91c      	bls.n	800316e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68d9      	ldr	r1, [r3, #12]
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	4613      	mov	r3, r2
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	4413      	add	r3, r2
 8003144:	3b1e      	subs	r3, #30
 8003146:	2207      	movs	r2, #7
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	43db      	mvns	r3, r3
 800314e:	4019      	ands	r1, r3
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	6898      	ldr	r0, [r3, #8]
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	4613      	mov	r3, r2
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	4413      	add	r3, r2
 800315e:	3b1e      	subs	r3, #30
 8003160:	fa00 f203 	lsl.w	r2, r0, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	430a      	orrs	r2, r1
 800316a:	60da      	str	r2, [r3, #12]
 800316c:	e019      	b.n	80031a2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6919      	ldr	r1, [r3, #16]
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	4613      	mov	r3, r2
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	4413      	add	r3, r2
 800317e:	2207      	movs	r2, #7
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	43db      	mvns	r3, r3
 8003186:	4019      	ands	r1, r3
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	6898      	ldr	r0, [r3, #8]
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	4613      	mov	r3, r2
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	4413      	add	r3, r2
 8003196:	fa00 f203 	lsl.w	r2, r0, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	430a      	orrs	r2, r1
 80031a0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2b10      	cmp	r3, #16
 80031a8:	d003      	beq.n	80031b2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80031ae:	2b11      	cmp	r3, #17
 80031b0:	d132      	bne.n	8003218 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a1d      	ldr	r2, [pc, #116]	; (800322c <HAL_ADC_ConfigChannel+0x1e4>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d125      	bne.n	8003208 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d126      	bne.n	8003218 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80031d8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2b10      	cmp	r3, #16
 80031e0:	d11a      	bne.n	8003218 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80031e2:	4b13      	ldr	r3, [pc, #76]	; (8003230 <HAL_ADC_ConfigChannel+0x1e8>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a13      	ldr	r2, [pc, #76]	; (8003234 <HAL_ADC_ConfigChannel+0x1ec>)
 80031e8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ec:	0c9a      	lsrs	r2, r3, #18
 80031ee:	4613      	mov	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	4413      	add	r3, r2
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80031f8:	e002      	b.n	8003200 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	3b01      	subs	r3, #1
 80031fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1f9      	bne.n	80031fa <HAL_ADC_ConfigChannel+0x1b2>
 8003206:	e007      	b.n	8003218 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320c:	f043 0220 	orr.w	r2, r3, #32
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003220:	7bfb      	ldrb	r3, [r7, #15]
}
 8003222:	4618      	mov	r0, r3
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	bc80      	pop	{r7}
 800322a:	4770      	bx	lr
 800322c:	40012400 	.word	0x40012400
 8003230:	20000000 	.word	0x20000000
 8003234:	431bde83 	.word	0x431bde83

08003238 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003240:	2300      	movs	r3, #0
 8003242:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003244:	2300      	movs	r3, #0
 8003246:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	2b01      	cmp	r3, #1
 8003254:	d040      	beq.n	80032d8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f042 0201 	orr.w	r2, r2, #1
 8003264:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003266:	4b1f      	ldr	r3, [pc, #124]	; (80032e4 <ADC_Enable+0xac>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a1f      	ldr	r2, [pc, #124]	; (80032e8 <ADC_Enable+0xb0>)
 800326c:	fba2 2303 	umull	r2, r3, r2, r3
 8003270:	0c9b      	lsrs	r3, r3, #18
 8003272:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003274:	e002      	b.n	800327c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	3b01      	subs	r3, #1
 800327a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f9      	bne.n	8003276 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003282:	f7ff fd21 	bl	8002cc8 <HAL_GetTick>
 8003286:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003288:	e01f      	b.n	80032ca <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800328a:	f7ff fd1d 	bl	8002cc8 <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	2b02      	cmp	r3, #2
 8003296:	d918      	bls.n	80032ca <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d011      	beq.n	80032ca <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032aa:	f043 0210 	orr.w	r2, r3, #16
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b6:	f043 0201 	orr.w	r2, r3, #1
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e007      	b.n	80032da <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d1d8      	bne.n	800328a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20000000 	.word	0x20000000
 80032e8:	431bde83 	.word	0x431bde83

080032ec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032f4:	2300      	movs	r3, #0
 80032f6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b01      	cmp	r3, #1
 8003304:	d12e      	bne.n	8003364 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689a      	ldr	r2, [r3, #8]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0201 	bic.w	r2, r2, #1
 8003314:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003316:	f7ff fcd7 	bl	8002cc8 <HAL_GetTick>
 800331a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800331c:	e01b      	b.n	8003356 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800331e:	f7ff fcd3 	bl	8002cc8 <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	2b02      	cmp	r3, #2
 800332a:	d914      	bls.n	8003356 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f003 0301 	and.w	r3, r3, #1
 8003336:	2b01      	cmp	r3, #1
 8003338:	d10d      	bne.n	8003356 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333e:	f043 0210 	orr.w	r2, r3, #16
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334a:	f043 0201 	orr.w	r2, r3, #1
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e007      	b.n	8003366 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f003 0301 	and.w	r3, r3, #1
 8003360:	2b01      	cmp	r3, #1
 8003362:	d0dc      	beq.n	800331e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
	...

08003370 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f003 0307 	and.w	r3, r3, #7
 800337e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003380:	4b0c      	ldr	r3, [pc, #48]	; (80033b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003386:	68ba      	ldr	r2, [r7, #8]
 8003388:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800338c:	4013      	ands	r3, r2
 800338e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003398:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800339c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033a2:	4a04      	ldr	r2, [pc, #16]	; (80033b4 <__NVIC_SetPriorityGrouping+0x44>)
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	60d3      	str	r3, [r2, #12]
}
 80033a8:	bf00      	nop
 80033aa:	3714      	adds	r7, #20
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bc80      	pop	{r7}
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	e000ed00 	.word	0xe000ed00

080033b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033bc:	4b04      	ldr	r3, [pc, #16]	; (80033d0 <__NVIC_GetPriorityGrouping+0x18>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	0a1b      	lsrs	r3, r3, #8
 80033c2:	f003 0307 	and.w	r3, r3, #7
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bc80      	pop	{r7}
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	e000ed00 	.word	0xe000ed00

080033d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	4603      	mov	r3, r0
 80033dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	db0b      	blt.n	80033fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033e6:	79fb      	ldrb	r3, [r7, #7]
 80033e8:	f003 021f 	and.w	r2, r3, #31
 80033ec:	4906      	ldr	r1, [pc, #24]	; (8003408 <__NVIC_EnableIRQ+0x34>)
 80033ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f2:	095b      	lsrs	r3, r3, #5
 80033f4:	2001      	movs	r0, #1
 80033f6:	fa00 f202 	lsl.w	r2, r0, r2
 80033fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr
 8003408:	e000e100 	.word	0xe000e100

0800340c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	4603      	mov	r3, r0
 8003414:	6039      	str	r1, [r7, #0]
 8003416:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341c:	2b00      	cmp	r3, #0
 800341e:	db0a      	blt.n	8003436 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	b2da      	uxtb	r2, r3
 8003424:	490c      	ldr	r1, [pc, #48]	; (8003458 <__NVIC_SetPriority+0x4c>)
 8003426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342a:	0112      	lsls	r2, r2, #4
 800342c:	b2d2      	uxtb	r2, r2
 800342e:	440b      	add	r3, r1
 8003430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003434:	e00a      	b.n	800344c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	b2da      	uxtb	r2, r3
 800343a:	4908      	ldr	r1, [pc, #32]	; (800345c <__NVIC_SetPriority+0x50>)
 800343c:	79fb      	ldrb	r3, [r7, #7]
 800343e:	f003 030f 	and.w	r3, r3, #15
 8003442:	3b04      	subs	r3, #4
 8003444:	0112      	lsls	r2, r2, #4
 8003446:	b2d2      	uxtb	r2, r2
 8003448:	440b      	add	r3, r1
 800344a:	761a      	strb	r2, [r3, #24]
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	bc80      	pop	{r7}
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	e000e100 	.word	0xe000e100
 800345c:	e000ed00 	.word	0xe000ed00

08003460 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003460:	b480      	push	{r7}
 8003462:	b089      	sub	sp, #36	; 0x24
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	f1c3 0307 	rsb	r3, r3, #7
 800347a:	2b04      	cmp	r3, #4
 800347c:	bf28      	it	cs
 800347e:	2304      	movcs	r3, #4
 8003480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	3304      	adds	r3, #4
 8003486:	2b06      	cmp	r3, #6
 8003488:	d902      	bls.n	8003490 <NVIC_EncodePriority+0x30>
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	3b03      	subs	r3, #3
 800348e:	e000      	b.n	8003492 <NVIC_EncodePriority+0x32>
 8003490:	2300      	movs	r3, #0
 8003492:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003494:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	43da      	mvns	r2, r3
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	401a      	ands	r2, r3
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	fa01 f303 	lsl.w	r3, r1, r3
 80034b2:	43d9      	mvns	r1, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034b8:	4313      	orrs	r3, r2
         );
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3724      	adds	r7, #36	; 0x24
 80034be:	46bd      	mov	sp, r7
 80034c0:	bc80      	pop	{r7}
 80034c2:	4770      	bx	lr

080034c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3b01      	subs	r3, #1
 80034d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034d4:	d301      	bcc.n	80034da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034d6:	2301      	movs	r3, #1
 80034d8:	e00f      	b.n	80034fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034da:	4a0a      	ldr	r2, [pc, #40]	; (8003504 <SysTick_Config+0x40>)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	3b01      	subs	r3, #1
 80034e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034e2:	210f      	movs	r1, #15
 80034e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034e8:	f7ff ff90 	bl	800340c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034ec:	4b05      	ldr	r3, [pc, #20]	; (8003504 <SysTick_Config+0x40>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034f2:	4b04      	ldr	r3, [pc, #16]	; (8003504 <SysTick_Config+0x40>)
 80034f4:	2207      	movs	r2, #7
 80034f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3708      	adds	r7, #8
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	e000e010 	.word	0xe000e010

08003508 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f7ff ff2d 	bl	8003370 <__NVIC_SetPriorityGrouping>
}
 8003516:	bf00      	nop
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800351e:	b580      	push	{r7, lr}
 8003520:	b086      	sub	sp, #24
 8003522:	af00      	add	r7, sp, #0
 8003524:	4603      	mov	r3, r0
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	607a      	str	r2, [r7, #4]
 800352a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800352c:	2300      	movs	r3, #0
 800352e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003530:	f7ff ff42 	bl	80033b8 <__NVIC_GetPriorityGrouping>
 8003534:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	68b9      	ldr	r1, [r7, #8]
 800353a:	6978      	ldr	r0, [r7, #20]
 800353c:	f7ff ff90 	bl	8003460 <NVIC_EncodePriority>
 8003540:	4602      	mov	r2, r0
 8003542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003546:	4611      	mov	r1, r2
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff ff5f 	bl	800340c <__NVIC_SetPriority>
}
 800354e:	bf00      	nop
 8003550:	3718      	adds	r7, #24
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003556:	b580      	push	{r7, lr}
 8003558:	b082      	sub	sp, #8
 800355a:	af00      	add	r7, sp, #0
 800355c:	4603      	mov	r3, r0
 800355e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003560:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003564:	4618      	mov	r0, r3
 8003566:	f7ff ff35 	bl	80033d4 <__NVIC_EnableIRQ>
}
 800356a:	bf00      	nop
 800356c:	3708      	adds	r7, #8
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b082      	sub	sp, #8
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f7ff ffa2 	bl	80034c4 <SysTick_Config>
 8003580:	4603      	mov	r3, r0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
	...

0800358c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003594:	2300      	movs	r3, #0
 8003596:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e043      	b.n	800362a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	461a      	mov	r2, r3
 80035a8:	4b22      	ldr	r3, [pc, #136]	; (8003634 <HAL_DMA_Init+0xa8>)
 80035aa:	4413      	add	r3, r2
 80035ac:	4a22      	ldr	r2, [pc, #136]	; (8003638 <HAL_DMA_Init+0xac>)
 80035ae:	fba2 2303 	umull	r2, r3, r2, r3
 80035b2:	091b      	lsrs	r3, r3, #4
 80035b4:	009a      	lsls	r2, r3, #2
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a1f      	ldr	r2, [pc, #124]	; (800363c <HAL_DMA_Init+0xb0>)
 80035be:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80035d6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80035da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80035e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	69db      	ldr	r3, [r3, #28]
 8003602:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	4313      	orrs	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3714      	adds	r7, #20
 800362e:	46bd      	mov	sp, r7
 8003630:	bc80      	pop	{r7}
 8003632:	4770      	bx	lr
 8003634:	bffdfff8 	.word	0xbffdfff8
 8003638:	cccccccd 	.word	0xcccccccd
 800363c:	40020000 	.word	0x40020000

08003640 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
 800364c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800364e:	2300      	movs	r3, #0
 8003650:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d101      	bne.n	8003660 <HAL_DMA_Start_IT+0x20>
 800365c:	2302      	movs	r3, #2
 800365e:	e04b      	b.n	80036f8 <HAL_DMA_Start_IT+0xb8>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b01      	cmp	r3, #1
 8003672:	d13a      	bne.n	80036ea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2202      	movs	r2, #2
 8003678:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 0201 	bic.w	r2, r2, #1
 8003690:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	68b9      	ldr	r1, [r7, #8]
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 f9eb 	bl	8003a74 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d008      	beq.n	80036b8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f042 020e 	orr.w	r2, r2, #14
 80036b4:	601a      	str	r2, [r3, #0]
 80036b6:	e00f      	b.n	80036d8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 0204 	bic.w	r2, r2, #4
 80036c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 020a 	orr.w	r2, r2, #10
 80036d6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 0201 	orr.w	r2, r2, #1
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	e005      	b.n	80036f6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80036f2:	2302      	movs	r3, #2
 80036f4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80036f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3718      	adds	r7, #24
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003708:	2300      	movs	r3, #0
 800370a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d008      	beq.n	800372a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2204      	movs	r2, #4
 800371c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e020      	b.n	800376c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 020e 	bic.w	r2, r2, #14
 8003738:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0201 	bic.w	r2, r2, #1
 8003748:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003752:	2101      	movs	r1, #1
 8003754:	fa01 f202 	lsl.w	r2, r1, r2
 8003758:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800376a:	7bfb      	ldrb	r3, [r7, #15]
}
 800376c:	4618      	mov	r0, r3
 800376e:	3714      	adds	r7, #20
 8003770:	46bd      	mov	sp, r7
 8003772:	bc80      	pop	{r7}
 8003774:	4770      	bx	lr
	...

08003778 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003780:	2300      	movs	r3, #0
 8003782:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d005      	beq.n	800379c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2204      	movs	r2, #4
 8003794:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	73fb      	strb	r3, [r7, #15]
 800379a:	e051      	b.n	8003840 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 020e 	bic.w	r2, r2, #14
 80037aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 0201 	bic.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a22      	ldr	r2, [pc, #136]	; (800384c <HAL_DMA_Abort_IT+0xd4>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d029      	beq.n	800381a <HAL_DMA_Abort_IT+0xa2>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a21      	ldr	r2, [pc, #132]	; (8003850 <HAL_DMA_Abort_IT+0xd8>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d022      	beq.n	8003816 <HAL_DMA_Abort_IT+0x9e>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a1f      	ldr	r2, [pc, #124]	; (8003854 <HAL_DMA_Abort_IT+0xdc>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d01a      	beq.n	8003810 <HAL_DMA_Abort_IT+0x98>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a1e      	ldr	r2, [pc, #120]	; (8003858 <HAL_DMA_Abort_IT+0xe0>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d012      	beq.n	800380a <HAL_DMA_Abort_IT+0x92>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a1c      	ldr	r2, [pc, #112]	; (800385c <HAL_DMA_Abort_IT+0xe4>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d00a      	beq.n	8003804 <HAL_DMA_Abort_IT+0x8c>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a1b      	ldr	r2, [pc, #108]	; (8003860 <HAL_DMA_Abort_IT+0xe8>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d102      	bne.n	80037fe <HAL_DMA_Abort_IT+0x86>
 80037f8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037fc:	e00e      	b.n	800381c <HAL_DMA_Abort_IT+0xa4>
 80037fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003802:	e00b      	b.n	800381c <HAL_DMA_Abort_IT+0xa4>
 8003804:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003808:	e008      	b.n	800381c <HAL_DMA_Abort_IT+0xa4>
 800380a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800380e:	e005      	b.n	800381c <HAL_DMA_Abort_IT+0xa4>
 8003810:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003814:	e002      	b.n	800381c <HAL_DMA_Abort_IT+0xa4>
 8003816:	2310      	movs	r3, #16
 8003818:	e000      	b.n	800381c <HAL_DMA_Abort_IT+0xa4>
 800381a:	2301      	movs	r3, #1
 800381c:	4a11      	ldr	r2, [pc, #68]	; (8003864 <HAL_DMA_Abort_IT+0xec>)
 800381e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003834:	2b00      	cmp	r3, #0
 8003836:	d003      	beq.n	8003840 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	4798      	blx	r3
    } 
  }
  return status;
 8003840:	7bfb      	ldrb	r3, [r7, #15]
}
 8003842:	4618      	mov	r0, r3
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	40020008 	.word	0x40020008
 8003850:	4002001c 	.word	0x4002001c
 8003854:	40020030 	.word	0x40020030
 8003858:	40020044 	.word	0x40020044
 800385c:	40020058 	.word	0x40020058
 8003860:	4002006c 	.word	0x4002006c
 8003864:	40020000 	.word	0x40020000

08003868 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003884:	2204      	movs	r2, #4
 8003886:	409a      	lsls	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	4013      	ands	r3, r2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d04f      	beq.n	8003930 <HAL_DMA_IRQHandler+0xc8>
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	2b00      	cmp	r3, #0
 8003898:	d04a      	beq.n	8003930 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0320 	and.w	r3, r3, #32
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d107      	bne.n	80038b8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f022 0204 	bic.w	r2, r2, #4
 80038b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a66      	ldr	r2, [pc, #408]	; (8003a58 <HAL_DMA_IRQHandler+0x1f0>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d029      	beq.n	8003916 <HAL_DMA_IRQHandler+0xae>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a65      	ldr	r2, [pc, #404]	; (8003a5c <HAL_DMA_IRQHandler+0x1f4>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d022      	beq.n	8003912 <HAL_DMA_IRQHandler+0xaa>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a63      	ldr	r2, [pc, #396]	; (8003a60 <HAL_DMA_IRQHandler+0x1f8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d01a      	beq.n	800390c <HAL_DMA_IRQHandler+0xa4>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a62      	ldr	r2, [pc, #392]	; (8003a64 <HAL_DMA_IRQHandler+0x1fc>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d012      	beq.n	8003906 <HAL_DMA_IRQHandler+0x9e>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a60      	ldr	r2, [pc, #384]	; (8003a68 <HAL_DMA_IRQHandler+0x200>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00a      	beq.n	8003900 <HAL_DMA_IRQHandler+0x98>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a5f      	ldr	r2, [pc, #380]	; (8003a6c <HAL_DMA_IRQHandler+0x204>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d102      	bne.n	80038fa <HAL_DMA_IRQHandler+0x92>
 80038f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80038f8:	e00e      	b.n	8003918 <HAL_DMA_IRQHandler+0xb0>
 80038fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80038fe:	e00b      	b.n	8003918 <HAL_DMA_IRQHandler+0xb0>
 8003900:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003904:	e008      	b.n	8003918 <HAL_DMA_IRQHandler+0xb0>
 8003906:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800390a:	e005      	b.n	8003918 <HAL_DMA_IRQHandler+0xb0>
 800390c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003910:	e002      	b.n	8003918 <HAL_DMA_IRQHandler+0xb0>
 8003912:	2340      	movs	r3, #64	; 0x40
 8003914:	e000      	b.n	8003918 <HAL_DMA_IRQHandler+0xb0>
 8003916:	2304      	movs	r3, #4
 8003918:	4a55      	ldr	r2, [pc, #340]	; (8003a70 <HAL_DMA_IRQHandler+0x208>)
 800391a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003920:	2b00      	cmp	r3, #0
 8003922:	f000 8094 	beq.w	8003a4e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800392e:	e08e      	b.n	8003a4e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003934:	2202      	movs	r2, #2
 8003936:	409a      	lsls	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	4013      	ands	r3, r2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d056      	beq.n	80039ee <HAL_DMA_IRQHandler+0x186>
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b00      	cmp	r3, #0
 8003948:	d051      	beq.n	80039ee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0320 	and.w	r3, r3, #32
 8003954:	2b00      	cmp	r3, #0
 8003956:	d10b      	bne.n	8003970 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 020a 	bic.w	r2, r2, #10
 8003966:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a38      	ldr	r2, [pc, #224]	; (8003a58 <HAL_DMA_IRQHandler+0x1f0>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d029      	beq.n	80039ce <HAL_DMA_IRQHandler+0x166>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a37      	ldr	r2, [pc, #220]	; (8003a5c <HAL_DMA_IRQHandler+0x1f4>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d022      	beq.n	80039ca <HAL_DMA_IRQHandler+0x162>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a35      	ldr	r2, [pc, #212]	; (8003a60 <HAL_DMA_IRQHandler+0x1f8>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d01a      	beq.n	80039c4 <HAL_DMA_IRQHandler+0x15c>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a34      	ldr	r2, [pc, #208]	; (8003a64 <HAL_DMA_IRQHandler+0x1fc>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d012      	beq.n	80039be <HAL_DMA_IRQHandler+0x156>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a32      	ldr	r2, [pc, #200]	; (8003a68 <HAL_DMA_IRQHandler+0x200>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d00a      	beq.n	80039b8 <HAL_DMA_IRQHandler+0x150>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a31      	ldr	r2, [pc, #196]	; (8003a6c <HAL_DMA_IRQHandler+0x204>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d102      	bne.n	80039b2 <HAL_DMA_IRQHandler+0x14a>
 80039ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80039b0:	e00e      	b.n	80039d0 <HAL_DMA_IRQHandler+0x168>
 80039b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039b6:	e00b      	b.n	80039d0 <HAL_DMA_IRQHandler+0x168>
 80039b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80039bc:	e008      	b.n	80039d0 <HAL_DMA_IRQHandler+0x168>
 80039be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80039c2:	e005      	b.n	80039d0 <HAL_DMA_IRQHandler+0x168>
 80039c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039c8:	e002      	b.n	80039d0 <HAL_DMA_IRQHandler+0x168>
 80039ca:	2320      	movs	r3, #32
 80039cc:	e000      	b.n	80039d0 <HAL_DMA_IRQHandler+0x168>
 80039ce:	2302      	movs	r3, #2
 80039d0:	4a27      	ldr	r2, [pc, #156]	; (8003a70 <HAL_DMA_IRQHandler+0x208>)
 80039d2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d034      	beq.n	8003a4e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80039ec:	e02f      	b.n	8003a4e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f2:	2208      	movs	r2, #8
 80039f4:	409a      	lsls	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	4013      	ands	r3, r2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d028      	beq.n	8003a50 <HAL_DMA_IRQHandler+0x1e8>
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	f003 0308 	and.w	r3, r3, #8
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d023      	beq.n	8003a50 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f022 020e 	bic.w	r2, r2, #14
 8003a16:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a20:	2101      	movs	r1, #1
 8003a22:	fa01 f202 	lsl.w	r2, r1, r2
 8003a26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d004      	beq.n	8003a50 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	4798      	blx	r3
    }
  }
  return;
 8003a4e:	bf00      	nop
 8003a50:	bf00      	nop
}
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40020008 	.word	0x40020008
 8003a5c:	4002001c 	.word	0x4002001c
 8003a60:	40020030 	.word	0x40020030
 8003a64:	40020044 	.word	0x40020044
 8003a68:	40020058 	.word	0x40020058
 8003a6c:	4002006c 	.word	0x4002006c
 8003a70:	40020000 	.word	0x40020000

08003a74 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
 8003a80:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a8a:	2101      	movs	r1, #1
 8003a8c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a90:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	2b10      	cmp	r3, #16
 8003aa0:	d108      	bne.n	8003ab4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003ab2:	e007      	b.n	8003ac4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	60da      	str	r2, [r3, #12]
}
 8003ac4:	bf00      	nop
 8003ac6:	3714      	adds	r7, #20
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bc80      	pop	{r7}
 8003acc:	4770      	bx	lr
	...

08003ad0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b08b      	sub	sp, #44	; 0x2c
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ada:	2300      	movs	r3, #0
 8003adc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ae2:	e169      	b.n	8003db8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	69fa      	ldr	r2, [r7, #28]
 8003af4:	4013      	ands	r3, r2
 8003af6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003af8:	69ba      	ldr	r2, [r7, #24]
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	f040 8158 	bne.w	8003db2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	4a9a      	ldr	r2, [pc, #616]	; (8003d70 <HAL_GPIO_Init+0x2a0>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d05e      	beq.n	8003bca <HAL_GPIO_Init+0xfa>
 8003b0c:	4a98      	ldr	r2, [pc, #608]	; (8003d70 <HAL_GPIO_Init+0x2a0>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d875      	bhi.n	8003bfe <HAL_GPIO_Init+0x12e>
 8003b12:	4a98      	ldr	r2, [pc, #608]	; (8003d74 <HAL_GPIO_Init+0x2a4>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d058      	beq.n	8003bca <HAL_GPIO_Init+0xfa>
 8003b18:	4a96      	ldr	r2, [pc, #600]	; (8003d74 <HAL_GPIO_Init+0x2a4>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d86f      	bhi.n	8003bfe <HAL_GPIO_Init+0x12e>
 8003b1e:	4a96      	ldr	r2, [pc, #600]	; (8003d78 <HAL_GPIO_Init+0x2a8>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d052      	beq.n	8003bca <HAL_GPIO_Init+0xfa>
 8003b24:	4a94      	ldr	r2, [pc, #592]	; (8003d78 <HAL_GPIO_Init+0x2a8>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d869      	bhi.n	8003bfe <HAL_GPIO_Init+0x12e>
 8003b2a:	4a94      	ldr	r2, [pc, #592]	; (8003d7c <HAL_GPIO_Init+0x2ac>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d04c      	beq.n	8003bca <HAL_GPIO_Init+0xfa>
 8003b30:	4a92      	ldr	r2, [pc, #584]	; (8003d7c <HAL_GPIO_Init+0x2ac>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d863      	bhi.n	8003bfe <HAL_GPIO_Init+0x12e>
 8003b36:	4a92      	ldr	r2, [pc, #584]	; (8003d80 <HAL_GPIO_Init+0x2b0>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d046      	beq.n	8003bca <HAL_GPIO_Init+0xfa>
 8003b3c:	4a90      	ldr	r2, [pc, #576]	; (8003d80 <HAL_GPIO_Init+0x2b0>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d85d      	bhi.n	8003bfe <HAL_GPIO_Init+0x12e>
 8003b42:	2b12      	cmp	r3, #18
 8003b44:	d82a      	bhi.n	8003b9c <HAL_GPIO_Init+0xcc>
 8003b46:	2b12      	cmp	r3, #18
 8003b48:	d859      	bhi.n	8003bfe <HAL_GPIO_Init+0x12e>
 8003b4a:	a201      	add	r2, pc, #4	; (adr r2, 8003b50 <HAL_GPIO_Init+0x80>)
 8003b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b50:	08003bcb 	.word	0x08003bcb
 8003b54:	08003ba5 	.word	0x08003ba5
 8003b58:	08003bb7 	.word	0x08003bb7
 8003b5c:	08003bf9 	.word	0x08003bf9
 8003b60:	08003bff 	.word	0x08003bff
 8003b64:	08003bff 	.word	0x08003bff
 8003b68:	08003bff 	.word	0x08003bff
 8003b6c:	08003bff 	.word	0x08003bff
 8003b70:	08003bff 	.word	0x08003bff
 8003b74:	08003bff 	.word	0x08003bff
 8003b78:	08003bff 	.word	0x08003bff
 8003b7c:	08003bff 	.word	0x08003bff
 8003b80:	08003bff 	.word	0x08003bff
 8003b84:	08003bff 	.word	0x08003bff
 8003b88:	08003bff 	.word	0x08003bff
 8003b8c:	08003bff 	.word	0x08003bff
 8003b90:	08003bff 	.word	0x08003bff
 8003b94:	08003bad 	.word	0x08003bad
 8003b98:	08003bc1 	.word	0x08003bc1
 8003b9c:	4a79      	ldr	r2, [pc, #484]	; (8003d84 <HAL_GPIO_Init+0x2b4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d013      	beq.n	8003bca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003ba2:	e02c      	b.n	8003bfe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	623b      	str	r3, [r7, #32]
          break;
 8003baa:	e029      	b.n	8003c00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	3304      	adds	r3, #4
 8003bb2:	623b      	str	r3, [r7, #32]
          break;
 8003bb4:	e024      	b.n	8003c00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	3308      	adds	r3, #8
 8003bbc:	623b      	str	r3, [r7, #32]
          break;
 8003bbe:	e01f      	b.n	8003c00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	330c      	adds	r3, #12
 8003bc6:	623b      	str	r3, [r7, #32]
          break;
 8003bc8:	e01a      	b.n	8003c00 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d102      	bne.n	8003bd8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003bd2:	2304      	movs	r3, #4
 8003bd4:	623b      	str	r3, [r7, #32]
          break;
 8003bd6:	e013      	b.n	8003c00 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d105      	bne.n	8003bec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003be0:	2308      	movs	r3, #8
 8003be2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	69fa      	ldr	r2, [r7, #28]
 8003be8:	611a      	str	r2, [r3, #16]
          break;
 8003bea:	e009      	b.n	8003c00 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003bec:	2308      	movs	r3, #8
 8003bee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	69fa      	ldr	r2, [r7, #28]
 8003bf4:	615a      	str	r2, [r3, #20]
          break;
 8003bf6:	e003      	b.n	8003c00 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	623b      	str	r3, [r7, #32]
          break;
 8003bfc:	e000      	b.n	8003c00 <HAL_GPIO_Init+0x130>
          break;
 8003bfe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	2bff      	cmp	r3, #255	; 0xff
 8003c04:	d801      	bhi.n	8003c0a <HAL_GPIO_Init+0x13a>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	e001      	b.n	8003c0e <HAL_GPIO_Init+0x13e>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	3304      	adds	r3, #4
 8003c0e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	2bff      	cmp	r3, #255	; 0xff
 8003c14:	d802      	bhi.n	8003c1c <HAL_GPIO_Init+0x14c>
 8003c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	e002      	b.n	8003c22 <HAL_GPIO_Init+0x152>
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1e:	3b08      	subs	r3, #8
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	210f      	movs	r1, #15
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c30:	43db      	mvns	r3, r3
 8003c32:	401a      	ands	r2, r3
 8003c34:	6a39      	ldr	r1, [r7, #32]
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	fa01 f303 	lsl.w	r3, r1, r3
 8003c3c:	431a      	orrs	r2, r3
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	f000 80b1 	beq.w	8003db2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003c50:	4b4d      	ldr	r3, [pc, #308]	; (8003d88 <HAL_GPIO_Init+0x2b8>)
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	4a4c      	ldr	r2, [pc, #304]	; (8003d88 <HAL_GPIO_Init+0x2b8>)
 8003c56:	f043 0301 	orr.w	r3, r3, #1
 8003c5a:	6193      	str	r3, [r2, #24]
 8003c5c:	4b4a      	ldr	r3, [pc, #296]	; (8003d88 <HAL_GPIO_Init+0x2b8>)
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	60bb      	str	r3, [r7, #8]
 8003c66:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003c68:	4a48      	ldr	r2, [pc, #288]	; (8003d8c <HAL_GPIO_Init+0x2bc>)
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	089b      	lsrs	r3, r3, #2
 8003c6e:	3302      	adds	r3, #2
 8003c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c74:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c78:	f003 0303 	and.w	r3, r3, #3
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	220f      	movs	r2, #15
 8003c80:	fa02 f303 	lsl.w	r3, r2, r3
 8003c84:	43db      	mvns	r3, r3
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4a40      	ldr	r2, [pc, #256]	; (8003d90 <HAL_GPIO_Init+0x2c0>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d013      	beq.n	8003cbc <HAL_GPIO_Init+0x1ec>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a3f      	ldr	r2, [pc, #252]	; (8003d94 <HAL_GPIO_Init+0x2c4>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d00d      	beq.n	8003cb8 <HAL_GPIO_Init+0x1e8>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a3e      	ldr	r2, [pc, #248]	; (8003d98 <HAL_GPIO_Init+0x2c8>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d007      	beq.n	8003cb4 <HAL_GPIO_Init+0x1e4>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	4a3d      	ldr	r2, [pc, #244]	; (8003d9c <HAL_GPIO_Init+0x2cc>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d101      	bne.n	8003cb0 <HAL_GPIO_Init+0x1e0>
 8003cac:	2303      	movs	r3, #3
 8003cae:	e006      	b.n	8003cbe <HAL_GPIO_Init+0x1ee>
 8003cb0:	2304      	movs	r3, #4
 8003cb2:	e004      	b.n	8003cbe <HAL_GPIO_Init+0x1ee>
 8003cb4:	2302      	movs	r3, #2
 8003cb6:	e002      	b.n	8003cbe <HAL_GPIO_Init+0x1ee>
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e000      	b.n	8003cbe <HAL_GPIO_Init+0x1ee>
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cc0:	f002 0203 	and.w	r2, r2, #3
 8003cc4:	0092      	lsls	r2, r2, #2
 8003cc6:	4093      	lsls	r3, r2
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003cce:	492f      	ldr	r1, [pc, #188]	; (8003d8c <HAL_GPIO_Init+0x2bc>)
 8003cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd2:	089b      	lsrs	r3, r3, #2
 8003cd4:	3302      	adds	r3, #2
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d006      	beq.n	8003cf6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ce8:	4b2d      	ldr	r3, [pc, #180]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003cea:	689a      	ldr	r2, [r3, #8]
 8003cec:	492c      	ldr	r1, [pc, #176]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	608b      	str	r3, [r1, #8]
 8003cf4:	e006      	b.n	8003d04 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003cf6:	4b2a      	ldr	r3, [pc, #168]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003cf8:	689a      	ldr	r2, [r3, #8]
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	43db      	mvns	r3, r3
 8003cfe:	4928      	ldr	r1, [pc, #160]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003d00:	4013      	ands	r3, r2
 8003d02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d006      	beq.n	8003d1e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003d10:	4b23      	ldr	r3, [pc, #140]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003d12:	68da      	ldr	r2, [r3, #12]
 8003d14:	4922      	ldr	r1, [pc, #136]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	60cb      	str	r3, [r1, #12]
 8003d1c:	e006      	b.n	8003d2c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003d1e:	4b20      	ldr	r3, [pc, #128]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003d20:	68da      	ldr	r2, [r3, #12]
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	43db      	mvns	r3, r3
 8003d26:	491e      	ldr	r1, [pc, #120]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003d28:	4013      	ands	r3, r2
 8003d2a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d006      	beq.n	8003d46 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003d38:	4b19      	ldr	r3, [pc, #100]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	4918      	ldr	r1, [pc, #96]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	604b      	str	r3, [r1, #4]
 8003d44:	e006      	b.n	8003d54 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003d46:	4b16      	ldr	r3, [pc, #88]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	43db      	mvns	r3, r3
 8003d4e:	4914      	ldr	r1, [pc, #80]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003d50:	4013      	ands	r3, r2
 8003d52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d021      	beq.n	8003da4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003d60:	4b0f      	ldr	r3, [pc, #60]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	490e      	ldr	r1, [pc, #56]	; (8003da0 <HAL_GPIO_Init+0x2d0>)
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	600b      	str	r3, [r1, #0]
 8003d6c:	e021      	b.n	8003db2 <HAL_GPIO_Init+0x2e2>
 8003d6e:	bf00      	nop
 8003d70:	10320000 	.word	0x10320000
 8003d74:	10310000 	.word	0x10310000
 8003d78:	10220000 	.word	0x10220000
 8003d7c:	10210000 	.word	0x10210000
 8003d80:	10120000 	.word	0x10120000
 8003d84:	10110000 	.word	0x10110000
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	40010000 	.word	0x40010000
 8003d90:	40010800 	.word	0x40010800
 8003d94:	40010c00 	.word	0x40010c00
 8003d98:	40011000 	.word	0x40011000
 8003d9c:	40011400 	.word	0x40011400
 8003da0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003da4:	4b0b      	ldr	r3, [pc, #44]	; (8003dd4 <HAL_GPIO_Init+0x304>)
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	43db      	mvns	r3, r3
 8003dac:	4909      	ldr	r1, [pc, #36]	; (8003dd4 <HAL_GPIO_Init+0x304>)
 8003dae:	4013      	ands	r3, r2
 8003db0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db4:	3301      	adds	r3, #1
 8003db6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbe:	fa22 f303 	lsr.w	r3, r2, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f47f ae8e 	bne.w	8003ae4 <HAL_GPIO_Init+0x14>
  }
}
 8003dc8:	bf00      	nop
 8003dca:	bf00      	nop
 8003dcc:	372c      	adds	r7, #44	; 0x2c
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bc80      	pop	{r7}
 8003dd2:	4770      	bx	lr
 8003dd4:	40010400 	.word	0x40010400

08003dd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	460b      	mov	r3, r1
 8003de2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	887b      	ldrh	r3, [r7, #2]
 8003dea:	4013      	ands	r3, r2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d002      	beq.n	8003df6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003df0:	2301      	movs	r3, #1
 8003df2:	73fb      	strb	r3, [r7, #15]
 8003df4:	e001      	b.n	8003dfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003df6:	2300      	movs	r3, #0
 8003df8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3714      	adds	r7, #20
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bc80      	pop	{r7}
 8003e04:	4770      	bx	lr

08003e06 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
 8003e0e:	460b      	mov	r3, r1
 8003e10:	807b      	strh	r3, [r7, #2]
 8003e12:	4613      	mov	r3, r2
 8003e14:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e16:	787b      	ldrb	r3, [r7, #1]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e1c:	887a      	ldrh	r2, [r7, #2]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003e22:	e003      	b.n	8003e2c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003e24:	887b      	ldrh	r3, [r7, #2]
 8003e26:	041a      	lsls	r2, r3, #16
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	611a      	str	r2, [r3, #16]
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bc80      	pop	{r7}
 8003e34:	4770      	bx	lr
	...

08003e38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	4603      	mov	r3, r0
 8003e40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003e42:	4b08      	ldr	r3, [pc, #32]	; (8003e64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e44:	695a      	ldr	r2, [r3, #20]
 8003e46:	88fb      	ldrh	r3, [r7, #6]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d006      	beq.n	8003e5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e4e:	4a05      	ldr	r2, [pc, #20]	; (8003e64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e50:	88fb      	ldrh	r3, [r7, #6]
 8003e52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e54:	88fb      	ldrh	r3, [r7, #6]
 8003e56:	4618      	mov	r0, r3
 8003e58:	f000 f806 	bl	8003e68 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e5c:	bf00      	nop
 8003e5e:	3708      	adds	r7, #8
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	40010400 	.word	0x40010400

08003e68 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003e72:	bf00      	nop
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bc80      	pop	{r7}
 8003e7a:	4770      	bx	lr

08003e7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e272      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0301 	and.w	r3, r3, #1
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f000 8087 	beq.w	8003faa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e9c:	4b92      	ldr	r3, [pc, #584]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f003 030c 	and.w	r3, r3, #12
 8003ea4:	2b04      	cmp	r3, #4
 8003ea6:	d00c      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ea8:	4b8f      	ldr	r3, [pc, #572]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f003 030c 	and.w	r3, r3, #12
 8003eb0:	2b08      	cmp	r3, #8
 8003eb2:	d112      	bne.n	8003eda <HAL_RCC_OscConfig+0x5e>
 8003eb4:	4b8c      	ldr	r3, [pc, #560]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ebc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ec0:	d10b      	bne.n	8003eda <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ec2:	4b89      	ldr	r3, [pc, #548]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d06c      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x12c>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d168      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e24c      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ee2:	d106      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x76>
 8003ee4:	4b80      	ldr	r3, [pc, #512]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a7f      	ldr	r2, [pc, #508]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003eea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eee:	6013      	str	r3, [r2, #0]
 8003ef0:	e02e      	b.n	8003f50 <HAL_RCC_OscConfig+0xd4>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d10c      	bne.n	8003f14 <HAL_RCC_OscConfig+0x98>
 8003efa:	4b7b      	ldr	r3, [pc, #492]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a7a      	ldr	r2, [pc, #488]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f04:	6013      	str	r3, [r2, #0]
 8003f06:	4b78      	ldr	r3, [pc, #480]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a77      	ldr	r2, [pc, #476]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f10:	6013      	str	r3, [r2, #0]
 8003f12:	e01d      	b.n	8003f50 <HAL_RCC_OscConfig+0xd4>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f1c:	d10c      	bne.n	8003f38 <HAL_RCC_OscConfig+0xbc>
 8003f1e:	4b72      	ldr	r3, [pc, #456]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a71      	ldr	r2, [pc, #452]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f28:	6013      	str	r3, [r2, #0]
 8003f2a:	4b6f      	ldr	r3, [pc, #444]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a6e      	ldr	r2, [pc, #440]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f34:	6013      	str	r3, [r2, #0]
 8003f36:	e00b      	b.n	8003f50 <HAL_RCC_OscConfig+0xd4>
 8003f38:	4b6b      	ldr	r3, [pc, #428]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a6a      	ldr	r2, [pc, #424]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f42:	6013      	str	r3, [r2, #0]
 8003f44:	4b68      	ldr	r3, [pc, #416]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a67      	ldr	r2, [pc, #412]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d013      	beq.n	8003f80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f58:	f7fe feb6 	bl	8002cc8 <HAL_GetTick>
 8003f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f60:	f7fe feb2 	bl	8002cc8 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b64      	cmp	r3, #100	; 0x64
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e200      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f72:	4b5d      	ldr	r3, [pc, #372]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0f0      	beq.n	8003f60 <HAL_RCC_OscConfig+0xe4>
 8003f7e:	e014      	b.n	8003faa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f80:	f7fe fea2 	bl	8002cc8 <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f88:	f7fe fe9e 	bl	8002cc8 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b64      	cmp	r3, #100	; 0x64
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e1ec      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f9a:	4b53      	ldr	r3, [pc, #332]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d1f0      	bne.n	8003f88 <HAL_RCC_OscConfig+0x10c>
 8003fa6:	e000      	b.n	8003faa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d063      	beq.n	800407e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fb6:	4b4c      	ldr	r3, [pc, #304]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f003 030c 	and.w	r3, r3, #12
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00b      	beq.n	8003fda <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003fc2:	4b49      	ldr	r3, [pc, #292]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f003 030c 	and.w	r3, r3, #12
 8003fca:	2b08      	cmp	r3, #8
 8003fcc:	d11c      	bne.n	8004008 <HAL_RCC_OscConfig+0x18c>
 8003fce:	4b46      	ldr	r3, [pc, #280]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d116      	bne.n	8004008 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fda:	4b43      	ldr	r3, [pc, #268]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d005      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x176>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d001      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e1c0      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff2:	4b3d      	ldr	r3, [pc, #244]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	00db      	lsls	r3, r3, #3
 8004000:	4939      	ldr	r1, [pc, #228]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8004002:	4313      	orrs	r3, r2
 8004004:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004006:	e03a      	b.n	800407e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d020      	beq.n	8004052 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004010:	4b36      	ldr	r3, [pc, #216]	; (80040ec <HAL_RCC_OscConfig+0x270>)
 8004012:	2201      	movs	r2, #1
 8004014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004016:	f7fe fe57 	bl	8002cc8 <HAL_GetTick>
 800401a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800401c:	e008      	b.n	8004030 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800401e:	f7fe fe53 	bl	8002cc8 <HAL_GetTick>
 8004022:	4602      	mov	r2, r0
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	1ad3      	subs	r3, r2, r3
 8004028:	2b02      	cmp	r3, #2
 800402a:	d901      	bls.n	8004030 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	e1a1      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004030:	4b2d      	ldr	r3, [pc, #180]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d0f0      	beq.n	800401e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800403c:	4b2a      	ldr	r3, [pc, #168]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	4927      	ldr	r1, [pc, #156]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 800404c:	4313      	orrs	r3, r2
 800404e:	600b      	str	r3, [r1, #0]
 8004050:	e015      	b.n	800407e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004052:	4b26      	ldr	r3, [pc, #152]	; (80040ec <HAL_RCC_OscConfig+0x270>)
 8004054:	2200      	movs	r2, #0
 8004056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004058:	f7fe fe36 	bl	8002cc8 <HAL_GetTick>
 800405c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800405e:	e008      	b.n	8004072 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004060:	f7fe fe32 	bl	8002cc8 <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	2b02      	cmp	r3, #2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e180      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004072:	4b1d      	ldr	r3, [pc, #116]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1f0      	bne.n	8004060 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0308 	and.w	r3, r3, #8
 8004086:	2b00      	cmp	r3, #0
 8004088:	d03a      	beq.n	8004100 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d019      	beq.n	80040c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004092:	4b17      	ldr	r3, [pc, #92]	; (80040f0 <HAL_RCC_OscConfig+0x274>)
 8004094:	2201      	movs	r2, #1
 8004096:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004098:	f7fe fe16 	bl	8002cc8 <HAL_GetTick>
 800409c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800409e:	e008      	b.n	80040b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040a0:	f7fe fe12 	bl	8002cc8 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e160      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040b2:	4b0d      	ldr	r3, [pc, #52]	; (80040e8 <HAL_RCC_OscConfig+0x26c>)
 80040b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d0f0      	beq.n	80040a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80040be:	2001      	movs	r0, #1
 80040c0:	f000 face 	bl	8004660 <RCC_Delay>
 80040c4:	e01c      	b.n	8004100 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040c6:	4b0a      	ldr	r3, [pc, #40]	; (80040f0 <HAL_RCC_OscConfig+0x274>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040cc:	f7fe fdfc 	bl	8002cc8 <HAL_GetTick>
 80040d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040d2:	e00f      	b.n	80040f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040d4:	f7fe fdf8 	bl	8002cc8 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d908      	bls.n	80040f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e146      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
 80040e6:	bf00      	nop
 80040e8:	40021000 	.word	0x40021000
 80040ec:	42420000 	.word	0x42420000
 80040f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f4:	4b92      	ldr	r3, [pc, #584]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80040f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f8:	f003 0302 	and.w	r3, r3, #2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1e9      	bne.n	80040d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0304 	and.w	r3, r3, #4
 8004108:	2b00      	cmp	r3, #0
 800410a:	f000 80a6 	beq.w	800425a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800410e:	2300      	movs	r3, #0
 8004110:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004112:	4b8b      	ldr	r3, [pc, #556]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 8004114:	69db      	ldr	r3, [r3, #28]
 8004116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10d      	bne.n	800413a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800411e:	4b88      	ldr	r3, [pc, #544]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	4a87      	ldr	r2, [pc, #540]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 8004124:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004128:	61d3      	str	r3, [r2, #28]
 800412a:	4b85      	ldr	r3, [pc, #532]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004132:	60bb      	str	r3, [r7, #8]
 8004134:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004136:	2301      	movs	r3, #1
 8004138:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800413a:	4b82      	ldr	r3, [pc, #520]	; (8004344 <HAL_RCC_OscConfig+0x4c8>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004142:	2b00      	cmp	r3, #0
 8004144:	d118      	bne.n	8004178 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004146:	4b7f      	ldr	r3, [pc, #508]	; (8004344 <HAL_RCC_OscConfig+0x4c8>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a7e      	ldr	r2, [pc, #504]	; (8004344 <HAL_RCC_OscConfig+0x4c8>)
 800414c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004150:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004152:	f7fe fdb9 	bl	8002cc8 <HAL_GetTick>
 8004156:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800415a:	f7fe fdb5 	bl	8002cc8 <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b64      	cmp	r3, #100	; 0x64
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e103      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800416c:	4b75      	ldr	r3, [pc, #468]	; (8004344 <HAL_RCC_OscConfig+0x4c8>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d106      	bne.n	800418e <HAL_RCC_OscConfig+0x312>
 8004180:	4b6f      	ldr	r3, [pc, #444]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 8004182:	6a1b      	ldr	r3, [r3, #32]
 8004184:	4a6e      	ldr	r2, [pc, #440]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 8004186:	f043 0301 	orr.w	r3, r3, #1
 800418a:	6213      	str	r3, [r2, #32]
 800418c:	e02d      	b.n	80041ea <HAL_RCC_OscConfig+0x36e>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d10c      	bne.n	80041b0 <HAL_RCC_OscConfig+0x334>
 8004196:	4b6a      	ldr	r3, [pc, #424]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 8004198:	6a1b      	ldr	r3, [r3, #32]
 800419a:	4a69      	ldr	r2, [pc, #420]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 800419c:	f023 0301 	bic.w	r3, r3, #1
 80041a0:	6213      	str	r3, [r2, #32]
 80041a2:	4b67      	ldr	r3, [pc, #412]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80041a4:	6a1b      	ldr	r3, [r3, #32]
 80041a6:	4a66      	ldr	r2, [pc, #408]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80041a8:	f023 0304 	bic.w	r3, r3, #4
 80041ac:	6213      	str	r3, [r2, #32]
 80041ae:	e01c      	b.n	80041ea <HAL_RCC_OscConfig+0x36e>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	2b05      	cmp	r3, #5
 80041b6:	d10c      	bne.n	80041d2 <HAL_RCC_OscConfig+0x356>
 80041b8:	4b61      	ldr	r3, [pc, #388]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80041ba:	6a1b      	ldr	r3, [r3, #32]
 80041bc:	4a60      	ldr	r2, [pc, #384]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80041be:	f043 0304 	orr.w	r3, r3, #4
 80041c2:	6213      	str	r3, [r2, #32]
 80041c4:	4b5e      	ldr	r3, [pc, #376]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80041c6:	6a1b      	ldr	r3, [r3, #32]
 80041c8:	4a5d      	ldr	r2, [pc, #372]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80041ca:	f043 0301 	orr.w	r3, r3, #1
 80041ce:	6213      	str	r3, [r2, #32]
 80041d0:	e00b      	b.n	80041ea <HAL_RCC_OscConfig+0x36e>
 80041d2:	4b5b      	ldr	r3, [pc, #364]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	4a5a      	ldr	r2, [pc, #360]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80041d8:	f023 0301 	bic.w	r3, r3, #1
 80041dc:	6213      	str	r3, [r2, #32]
 80041de:	4b58      	ldr	r3, [pc, #352]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	4a57      	ldr	r2, [pc, #348]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80041e4:	f023 0304 	bic.w	r3, r3, #4
 80041e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d015      	beq.n	800421e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041f2:	f7fe fd69 	bl	8002cc8 <HAL_GetTick>
 80041f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f8:	e00a      	b.n	8004210 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041fa:	f7fe fd65 	bl	8002cc8 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	f241 3288 	movw	r2, #5000	; 0x1388
 8004208:	4293      	cmp	r3, r2
 800420a:	d901      	bls.n	8004210 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e0b1      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004210:	4b4b      	ldr	r3, [pc, #300]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0ee      	beq.n	80041fa <HAL_RCC_OscConfig+0x37e>
 800421c:	e014      	b.n	8004248 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800421e:	f7fe fd53 	bl	8002cc8 <HAL_GetTick>
 8004222:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004224:	e00a      	b.n	800423c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004226:	f7fe fd4f 	bl	8002cc8 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	f241 3288 	movw	r2, #5000	; 0x1388
 8004234:	4293      	cmp	r3, r2
 8004236:	d901      	bls.n	800423c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e09b      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800423c:	4b40      	ldr	r3, [pc, #256]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 800423e:	6a1b      	ldr	r3, [r3, #32]
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1ee      	bne.n	8004226 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004248:	7dfb      	ldrb	r3, [r7, #23]
 800424a:	2b01      	cmp	r3, #1
 800424c:	d105      	bne.n	800425a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800424e:	4b3c      	ldr	r3, [pc, #240]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 8004250:	69db      	ldr	r3, [r3, #28]
 8004252:	4a3b      	ldr	r2, [pc, #236]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 8004254:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004258:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	69db      	ldr	r3, [r3, #28]
 800425e:	2b00      	cmp	r3, #0
 8004260:	f000 8087 	beq.w	8004372 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004264:	4b36      	ldr	r3, [pc, #216]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f003 030c 	and.w	r3, r3, #12
 800426c:	2b08      	cmp	r3, #8
 800426e:	d061      	beq.n	8004334 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	69db      	ldr	r3, [r3, #28]
 8004274:	2b02      	cmp	r3, #2
 8004276:	d146      	bne.n	8004306 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004278:	4b33      	ldr	r3, [pc, #204]	; (8004348 <HAL_RCC_OscConfig+0x4cc>)
 800427a:	2200      	movs	r2, #0
 800427c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427e:	f7fe fd23 	bl	8002cc8 <HAL_GetTick>
 8004282:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004284:	e008      	b.n	8004298 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004286:	f7fe fd1f 	bl	8002cc8 <HAL_GetTick>
 800428a:	4602      	mov	r2, r0
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	2b02      	cmp	r3, #2
 8004292:	d901      	bls.n	8004298 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e06d      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004298:	4b29      	ldr	r3, [pc, #164]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d1f0      	bne.n	8004286 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a1b      	ldr	r3, [r3, #32]
 80042a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ac:	d108      	bne.n	80042c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80042ae:	4b24      	ldr	r3, [pc, #144]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	4921      	ldr	r1, [pc, #132]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042c0:	4b1f      	ldr	r3, [pc, #124]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a19      	ldr	r1, [r3, #32]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d0:	430b      	orrs	r3, r1
 80042d2:	491b      	ldr	r1, [pc, #108]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042d8:	4b1b      	ldr	r3, [pc, #108]	; (8004348 <HAL_RCC_OscConfig+0x4cc>)
 80042da:	2201      	movs	r2, #1
 80042dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042de:	f7fe fcf3 	bl	8002cc8 <HAL_GetTick>
 80042e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042e4:	e008      	b.n	80042f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e6:	f7fe fcef 	bl	8002cc8 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e03d      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042f8:	4b11      	ldr	r3, [pc, #68]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d0f0      	beq.n	80042e6 <HAL_RCC_OscConfig+0x46a>
 8004304:	e035      	b.n	8004372 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004306:	4b10      	ldr	r3, [pc, #64]	; (8004348 <HAL_RCC_OscConfig+0x4cc>)
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800430c:	f7fe fcdc 	bl	8002cc8 <HAL_GetTick>
 8004310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004314:	f7fe fcd8 	bl	8002cc8 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e026      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004326:	4b06      	ldr	r3, [pc, #24]	; (8004340 <HAL_RCC_OscConfig+0x4c4>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1f0      	bne.n	8004314 <HAL_RCC_OscConfig+0x498>
 8004332:	e01e      	b.n	8004372 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	69db      	ldr	r3, [r3, #28]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d107      	bne.n	800434c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e019      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
 8004340:	40021000 	.word	0x40021000
 8004344:	40007000 	.word	0x40007000
 8004348:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800434c:	4b0b      	ldr	r3, [pc, #44]	; (800437c <HAL_RCC_OscConfig+0x500>)
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a1b      	ldr	r3, [r3, #32]
 800435c:	429a      	cmp	r2, r3
 800435e:	d106      	bne.n	800436e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800436a:	429a      	cmp	r2, r3
 800436c:	d001      	beq.n	8004372 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e000      	b.n	8004374 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3718      	adds	r7, #24
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}
 800437c:	40021000 	.word	0x40021000

08004380 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d101      	bne.n	8004394 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e0d0      	b.n	8004536 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004394:	4b6a      	ldr	r3, [pc, #424]	; (8004540 <HAL_RCC_ClockConfig+0x1c0>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d910      	bls.n	80043c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043a2:	4b67      	ldr	r3, [pc, #412]	; (8004540 <HAL_RCC_ClockConfig+0x1c0>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f023 0207 	bic.w	r2, r3, #7
 80043aa:	4965      	ldr	r1, [pc, #404]	; (8004540 <HAL_RCC_ClockConfig+0x1c0>)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043b2:	4b63      	ldr	r3, [pc, #396]	; (8004540 <HAL_RCC_ClockConfig+0x1c0>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0307 	and.w	r3, r3, #7
 80043ba:	683a      	ldr	r2, [r7, #0]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d001      	beq.n	80043c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e0b8      	b.n	8004536 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d020      	beq.n	8004412 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0304 	and.w	r3, r3, #4
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d005      	beq.n	80043e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043dc:	4b59      	ldr	r3, [pc, #356]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	4a58      	ldr	r2, [pc, #352]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 80043e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80043e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0308 	and.w	r3, r3, #8
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d005      	beq.n	8004400 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043f4:	4b53      	ldr	r3, [pc, #332]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	4a52      	ldr	r2, [pc, #328]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 80043fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80043fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004400:	4b50      	ldr	r3, [pc, #320]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	494d      	ldr	r1, [pc, #308]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 800440e:	4313      	orrs	r3, r2
 8004410:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b00      	cmp	r3, #0
 800441c:	d040      	beq.n	80044a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d107      	bne.n	8004436 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004426:	4b47      	ldr	r3, [pc, #284]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d115      	bne.n	800445e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e07f      	b.n	8004536 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	2b02      	cmp	r3, #2
 800443c:	d107      	bne.n	800444e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800443e:	4b41      	ldr	r3, [pc, #260]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d109      	bne.n	800445e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e073      	b.n	8004536 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800444e:	4b3d      	ldr	r3, [pc, #244]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d101      	bne.n	800445e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e06b      	b.n	8004536 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800445e:	4b39      	ldr	r3, [pc, #228]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f023 0203 	bic.w	r2, r3, #3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	4936      	ldr	r1, [pc, #216]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 800446c:	4313      	orrs	r3, r2
 800446e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004470:	f7fe fc2a 	bl	8002cc8 <HAL_GetTick>
 8004474:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004476:	e00a      	b.n	800448e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004478:	f7fe fc26 	bl	8002cc8 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	f241 3288 	movw	r2, #5000	; 0x1388
 8004486:	4293      	cmp	r3, r2
 8004488:	d901      	bls.n	800448e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e053      	b.n	8004536 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800448e:	4b2d      	ldr	r3, [pc, #180]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f003 020c 	and.w	r2, r3, #12
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	429a      	cmp	r2, r3
 800449e:	d1eb      	bne.n	8004478 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044a0:	4b27      	ldr	r3, [pc, #156]	; (8004540 <HAL_RCC_ClockConfig+0x1c0>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0307 	and.w	r3, r3, #7
 80044a8:	683a      	ldr	r2, [r7, #0]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d210      	bcs.n	80044d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ae:	4b24      	ldr	r3, [pc, #144]	; (8004540 <HAL_RCC_ClockConfig+0x1c0>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f023 0207 	bic.w	r2, r3, #7
 80044b6:	4922      	ldr	r1, [pc, #136]	; (8004540 <HAL_RCC_ClockConfig+0x1c0>)
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044be:	4b20      	ldr	r3, [pc, #128]	; (8004540 <HAL_RCC_ClockConfig+0x1c0>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0307 	and.w	r3, r3, #7
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d001      	beq.n	80044d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e032      	b.n	8004536 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0304 	and.w	r3, r3, #4
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d008      	beq.n	80044ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044dc:	4b19      	ldr	r3, [pc, #100]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	4916      	ldr	r1, [pc, #88]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 80044ea:	4313      	orrs	r3, r2
 80044ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0308 	and.w	r3, r3, #8
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d009      	beq.n	800450e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80044fa:	4b12      	ldr	r3, [pc, #72]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	490e      	ldr	r1, [pc, #56]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 800450a:	4313      	orrs	r3, r2
 800450c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800450e:	f000 f821 	bl	8004554 <HAL_RCC_GetSysClockFreq>
 8004512:	4602      	mov	r2, r0
 8004514:	4b0b      	ldr	r3, [pc, #44]	; (8004544 <HAL_RCC_ClockConfig+0x1c4>)
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	091b      	lsrs	r3, r3, #4
 800451a:	f003 030f 	and.w	r3, r3, #15
 800451e:	490a      	ldr	r1, [pc, #40]	; (8004548 <HAL_RCC_ClockConfig+0x1c8>)
 8004520:	5ccb      	ldrb	r3, [r1, r3]
 8004522:	fa22 f303 	lsr.w	r3, r2, r3
 8004526:	4a09      	ldr	r2, [pc, #36]	; (800454c <HAL_RCC_ClockConfig+0x1cc>)
 8004528:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800452a:	4b09      	ldr	r3, [pc, #36]	; (8004550 <HAL_RCC_ClockConfig+0x1d0>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4618      	mov	r0, r3
 8004530:	f7fe fb88 	bl	8002c44 <HAL_InitTick>

  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	3710      	adds	r7, #16
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	40022000 	.word	0x40022000
 8004544:	40021000 	.word	0x40021000
 8004548:	08009ee0 	.word	0x08009ee0
 800454c:	20000000 	.word	0x20000000
 8004550:	2000000c 	.word	0x2000000c

08004554 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800455a:	2300      	movs	r3, #0
 800455c:	60fb      	str	r3, [r7, #12]
 800455e:	2300      	movs	r3, #0
 8004560:	60bb      	str	r3, [r7, #8]
 8004562:	2300      	movs	r3, #0
 8004564:	617b      	str	r3, [r7, #20]
 8004566:	2300      	movs	r3, #0
 8004568:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800456e:	4b1e      	ldr	r3, [pc, #120]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f003 030c 	and.w	r3, r3, #12
 800457a:	2b04      	cmp	r3, #4
 800457c:	d002      	beq.n	8004584 <HAL_RCC_GetSysClockFreq+0x30>
 800457e:	2b08      	cmp	r3, #8
 8004580:	d003      	beq.n	800458a <HAL_RCC_GetSysClockFreq+0x36>
 8004582:	e027      	b.n	80045d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004584:	4b19      	ldr	r3, [pc, #100]	; (80045ec <HAL_RCC_GetSysClockFreq+0x98>)
 8004586:	613b      	str	r3, [r7, #16]
      break;
 8004588:	e027      	b.n	80045da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	0c9b      	lsrs	r3, r3, #18
 800458e:	f003 030f 	and.w	r3, r3, #15
 8004592:	4a17      	ldr	r2, [pc, #92]	; (80045f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004594:	5cd3      	ldrb	r3, [r2, r3]
 8004596:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d010      	beq.n	80045c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80045a2:	4b11      	ldr	r3, [pc, #68]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	0c5b      	lsrs	r3, r3, #17
 80045a8:	f003 0301 	and.w	r3, r3, #1
 80045ac:	4a11      	ldr	r2, [pc, #68]	; (80045f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80045ae:	5cd3      	ldrb	r3, [r2, r3]
 80045b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a0d      	ldr	r2, [pc, #52]	; (80045ec <HAL_RCC_GetSysClockFreq+0x98>)
 80045b6:	fb03 f202 	mul.w	r2, r3, r2
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c0:	617b      	str	r3, [r7, #20]
 80045c2:	e004      	b.n	80045ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a0c      	ldr	r2, [pc, #48]	; (80045f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80045c8:	fb02 f303 	mul.w	r3, r2, r3
 80045cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	613b      	str	r3, [r7, #16]
      break;
 80045d2:	e002      	b.n	80045da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80045d4:	4b05      	ldr	r3, [pc, #20]	; (80045ec <HAL_RCC_GetSysClockFreq+0x98>)
 80045d6:	613b      	str	r3, [r7, #16]
      break;
 80045d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045da:	693b      	ldr	r3, [r7, #16]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	371c      	adds	r7, #28
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bc80      	pop	{r7}
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop
 80045e8:	40021000 	.word	0x40021000
 80045ec:	007a1200 	.word	0x007a1200
 80045f0:	08009ef8 	.word	0x08009ef8
 80045f4:	08009f08 	.word	0x08009f08
 80045f8:	003d0900 	.word	0x003d0900

080045fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045fc:	b480      	push	{r7}
 80045fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004600:	4b02      	ldr	r3, [pc, #8]	; (800460c <HAL_RCC_GetHCLKFreq+0x10>)
 8004602:	681b      	ldr	r3, [r3, #0]
}
 8004604:	4618      	mov	r0, r3
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr
 800460c:	20000000 	.word	0x20000000

08004610 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004614:	f7ff fff2 	bl	80045fc <HAL_RCC_GetHCLKFreq>
 8004618:	4602      	mov	r2, r0
 800461a:	4b05      	ldr	r3, [pc, #20]	; (8004630 <HAL_RCC_GetPCLK1Freq+0x20>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	0a1b      	lsrs	r3, r3, #8
 8004620:	f003 0307 	and.w	r3, r3, #7
 8004624:	4903      	ldr	r1, [pc, #12]	; (8004634 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004626:	5ccb      	ldrb	r3, [r1, r3]
 8004628:	fa22 f303 	lsr.w	r3, r2, r3
}
 800462c:	4618      	mov	r0, r3
 800462e:	bd80      	pop	{r7, pc}
 8004630:	40021000 	.word	0x40021000
 8004634:	08009ef0 	.word	0x08009ef0

08004638 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800463c:	f7ff ffde 	bl	80045fc <HAL_RCC_GetHCLKFreq>
 8004640:	4602      	mov	r2, r0
 8004642:	4b05      	ldr	r3, [pc, #20]	; (8004658 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	0adb      	lsrs	r3, r3, #11
 8004648:	f003 0307 	and.w	r3, r3, #7
 800464c:	4903      	ldr	r1, [pc, #12]	; (800465c <HAL_RCC_GetPCLK2Freq+0x24>)
 800464e:	5ccb      	ldrb	r3, [r1, r3]
 8004650:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004654:	4618      	mov	r0, r3
 8004656:	bd80      	pop	{r7, pc}
 8004658:	40021000 	.word	0x40021000
 800465c:	08009ef0 	.word	0x08009ef0

08004660 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004668:	4b0a      	ldr	r3, [pc, #40]	; (8004694 <RCC_Delay+0x34>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a0a      	ldr	r2, [pc, #40]	; (8004698 <RCC_Delay+0x38>)
 800466e:	fba2 2303 	umull	r2, r3, r2, r3
 8004672:	0a5b      	lsrs	r3, r3, #9
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	fb02 f303 	mul.w	r3, r2, r3
 800467a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800467c:	bf00      	nop
  }
  while (Delay --);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	1e5a      	subs	r2, r3, #1
 8004682:	60fa      	str	r2, [r7, #12]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d1f9      	bne.n	800467c <RCC_Delay+0x1c>
}
 8004688:	bf00      	nop
 800468a:	bf00      	nop
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	bc80      	pop	{r7}
 8004692:	4770      	bx	lr
 8004694:	20000000 	.word	0x20000000
 8004698:	10624dd3 	.word	0x10624dd3

0800469c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80046a4:	2300      	movs	r3, #0
 80046a6:	613b      	str	r3, [r7, #16]
 80046a8:	2300      	movs	r3, #0
 80046aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d07d      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80046b8:	2300      	movs	r3, #0
 80046ba:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046bc:	4b4f      	ldr	r3, [pc, #316]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046be:	69db      	ldr	r3, [r3, #28]
 80046c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d10d      	bne.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046c8:	4b4c      	ldr	r3, [pc, #304]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046ca:	69db      	ldr	r3, [r3, #28]
 80046cc:	4a4b      	ldr	r2, [pc, #300]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046d2:	61d3      	str	r3, [r2, #28]
 80046d4:	4b49      	ldr	r3, [pc, #292]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046d6:	69db      	ldr	r3, [r3, #28]
 80046d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046dc:	60bb      	str	r3, [r7, #8]
 80046de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046e0:	2301      	movs	r3, #1
 80046e2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e4:	4b46      	ldr	r3, [pc, #280]	; (8004800 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d118      	bne.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046f0:	4b43      	ldr	r3, [pc, #268]	; (8004800 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a42      	ldr	r2, [pc, #264]	; (8004800 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80046f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046fc:	f7fe fae4 	bl	8002cc8 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004702:	e008      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004704:	f7fe fae0 	bl	8002cc8 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b64      	cmp	r3, #100	; 0x64
 8004710:	d901      	bls.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e06d      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004716:	4b3a      	ldr	r3, [pc, #232]	; (8004800 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800471e:	2b00      	cmp	r3, #0
 8004720:	d0f0      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004722:	4b36      	ldr	r3, [pc, #216]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800472a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d02e      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	429a      	cmp	r2, r3
 800473e:	d027      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004740:	4b2e      	ldr	r3, [pc, #184]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004742:	6a1b      	ldr	r3, [r3, #32]
 8004744:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004748:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800474a:	4b2e      	ldr	r3, [pc, #184]	; (8004804 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800474c:	2201      	movs	r2, #1
 800474e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004750:	4b2c      	ldr	r3, [pc, #176]	; (8004804 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004752:	2200      	movs	r2, #0
 8004754:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004756:	4a29      	ldr	r2, [pc, #164]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	2b00      	cmp	r3, #0
 8004764:	d014      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004766:	f7fe faaf 	bl	8002cc8 <HAL_GetTick>
 800476a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800476c:	e00a      	b.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800476e:	f7fe faab 	bl	8002cc8 <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	f241 3288 	movw	r2, #5000	; 0x1388
 800477c:	4293      	cmp	r3, r2
 800477e:	d901      	bls.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e036      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004784:	4b1d      	ldr	r3, [pc, #116]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	f003 0302 	and.w	r3, r3, #2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0ee      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004790:	4b1a      	ldr	r3, [pc, #104]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004792:	6a1b      	ldr	r3, [r3, #32]
 8004794:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	4917      	ldr	r1, [pc, #92]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80047a2:	7dfb      	ldrb	r3, [r7, #23]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d105      	bne.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047a8:	4b14      	ldr	r3, [pc, #80]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047aa:	69db      	ldr	r3, [r3, #28]
 80047ac:	4a13      	ldr	r2, [pc, #76]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d008      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047c0:	4b0e      	ldr	r3, [pc, #56]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	490b      	ldr	r1, [pc, #44]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0310 	and.w	r3, r3, #16
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d008      	beq.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80047de:	4b07      	ldr	r3, [pc, #28]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	4904      	ldr	r1, [pc, #16]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047ec:	4313      	orrs	r3, r2
 80047ee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3718      	adds	r7, #24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	40021000 	.word	0x40021000
 8004800:	40007000 	.word	0x40007000
 8004804:	42420440 	.word	0x42420440

08004808 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e076      	b.n	8004908 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481e:	2b00      	cmp	r3, #0
 8004820:	d108      	bne.n	8004834 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800482a:	d009      	beq.n	8004840 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	61da      	str	r2, [r3, #28]
 8004832:	e005      	b.n	8004840 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d106      	bne.n	8004860 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7fd f94a 	bl	8001af4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004876:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004888:	431a      	orrs	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004892:	431a      	orrs	r2, r3
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	431a      	orrs	r2, r3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	431a      	orrs	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048b0:	431a      	orrs	r2, r3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	69db      	ldr	r3, [r3, #28]
 80048b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80048ba:	431a      	orrs	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a1b      	ldr	r3, [r3, #32]
 80048c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048c4:	ea42 0103 	orr.w	r1, r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	430a      	orrs	r2, r1
 80048d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	0c1a      	lsrs	r2, r3, #16
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f002 0204 	and.w	r2, r2, #4
 80048e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	69da      	ldr	r2, [r3, #28]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3708      	adds	r7, #8
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b088      	sub	sp, #32
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	603b      	str	r3, [r7, #0]
 800491c:	4613      	mov	r3, r2
 800491e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004920:	f7fe f9d2 	bl	8002cc8 <HAL_GetTick>
 8004924:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004926:	88fb      	ldrh	r3, [r7, #6]
 8004928:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2b01      	cmp	r3, #1
 8004934:	d001      	beq.n	800493a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004936:	2302      	movs	r3, #2
 8004938:	e12a      	b.n	8004b90 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d002      	beq.n	8004946 <HAL_SPI_Transmit+0x36>
 8004940:	88fb      	ldrh	r3, [r7, #6]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e122      	b.n	8004b90 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004950:	2b01      	cmp	r3, #1
 8004952:	d101      	bne.n	8004958 <HAL_SPI_Transmit+0x48>
 8004954:	2302      	movs	r3, #2
 8004956:	e11b      	b.n	8004b90 <HAL_SPI_Transmit+0x280>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2203      	movs	r2, #3
 8004964:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	88fa      	ldrh	r2, [r7, #6]
 8004978:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	88fa      	ldrh	r2, [r7, #6]
 800497e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049a6:	d10f      	bne.n	80049c8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d2:	2b40      	cmp	r3, #64	; 0x40
 80049d4:	d007      	beq.n	80049e6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049ee:	d152      	bne.n	8004a96 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d002      	beq.n	80049fe <HAL_SPI_Transmit+0xee>
 80049f8:	8b7b      	ldrh	r3, [r7, #26]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d145      	bne.n	8004a8a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a02:	881a      	ldrh	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0e:	1c9a      	adds	r2, r3, #2
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004a22:	e032      	b.n	8004a8a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d112      	bne.n	8004a58 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a36:	881a      	ldrh	r2, [r3, #0]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a42:	1c9a      	adds	r2, r3, #2
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	86da      	strh	r2, [r3, #54]	; 0x36
 8004a56:	e018      	b.n	8004a8a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a58:	f7fe f936 	bl	8002cc8 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d803      	bhi.n	8004a70 <HAL_SPI_Transmit+0x160>
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a6e:	d102      	bne.n	8004a76 <HAL_SPI_Transmit+0x166>
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d109      	bne.n	8004a8a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e082      	b.n	8004b90 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1c7      	bne.n	8004a24 <HAL_SPI_Transmit+0x114>
 8004a94:	e053      	b.n	8004b3e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d002      	beq.n	8004aa4 <HAL_SPI_Transmit+0x194>
 8004a9e:	8b7b      	ldrh	r3, [r7, #26]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d147      	bne.n	8004b34 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	330c      	adds	r3, #12
 8004aae:	7812      	ldrb	r2, [r2, #0]
 8004ab0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004aca:	e033      	b.n	8004b34 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d113      	bne.n	8004b02 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	330c      	adds	r3, #12
 8004ae4:	7812      	ldrb	r2, [r2, #0]
 8004ae6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aec:	1c5a      	adds	r2, r3, #1
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	3b01      	subs	r3, #1
 8004afa:	b29a      	uxth	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	86da      	strh	r2, [r3, #54]	; 0x36
 8004b00:	e018      	b.n	8004b34 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b02:	f7fe f8e1 	bl	8002cc8 <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	683a      	ldr	r2, [r7, #0]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d803      	bhi.n	8004b1a <HAL_SPI_Transmit+0x20a>
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b18:	d102      	bne.n	8004b20 <HAL_SPI_Transmit+0x210>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d109      	bne.n	8004b34 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e02d      	b.n	8004b90 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1c6      	bne.n	8004acc <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b3e:	69fa      	ldr	r2, [r7, #28]
 8004b40:	6839      	ldr	r1, [r7, #0]
 8004b42:	68f8      	ldr	r0, [r7, #12]
 8004b44:	f000 fbc4 	bl	80052d0 <SPI_EndRxTxTransaction>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d002      	beq.n	8004b54 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2220      	movs	r2, #32
 8004b52:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d10a      	bne.n	8004b72 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	617b      	str	r3, [r7, #20]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	617b      	str	r3, [r7, #20]
 8004b70:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2201      	movs	r2, #1
 8004b76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d001      	beq.n	8004b8e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e000      	b.n	8004b90 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004b8e:	2300      	movs	r3, #0
  }
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3720      	adds	r7, #32
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b088      	sub	sp, #32
 8004b9c:	af02      	add	r7, sp, #8
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	603b      	str	r3, [r7, #0]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d001      	beq.n	8004bb8 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e104      	b.n	8004dc2 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bc0:	d112      	bne.n	8004be8 <HAL_SPI_Receive+0x50>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d10e      	bne.n	8004be8 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2204      	movs	r2, #4
 8004bce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004bd2:	88fa      	ldrh	r2, [r7, #6]
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	9300      	str	r3, [sp, #0]
 8004bd8:	4613      	mov	r3, r2
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	68b9      	ldr	r1, [r7, #8]
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f000 f8f3 	bl	8004dca <HAL_SPI_TransmitReceive>
 8004be4:	4603      	mov	r3, r0
 8004be6:	e0ec      	b.n	8004dc2 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004be8:	f7fe f86e 	bl	8002cc8 <HAL_GetTick>
 8004bec:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d002      	beq.n	8004bfa <HAL_SPI_Receive+0x62>
 8004bf4:	88fb      	ldrh	r3, [r7, #6]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e0e1      	b.n	8004dc2 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d101      	bne.n	8004c0c <HAL_SPI_Receive+0x74>
 8004c08:	2302      	movs	r3, #2
 8004c0a:	e0da      	b.n	8004dc2 <HAL_SPI_Receive+0x22a>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2204      	movs	r2, #4
 8004c18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	68ba      	ldr	r2, [r7, #8]
 8004c26:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	88fa      	ldrh	r2, [r7, #6]
 8004c2c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	88fa      	ldrh	r2, [r7, #6]
 8004c32:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c5a:	d10f      	bne.n	8004c7c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c6a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004c7a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c86:	2b40      	cmp	r3, #64	; 0x40
 8004c88:	d007      	beq.n	8004c9a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c98:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d170      	bne.n	8004d84 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004ca2:	e035      	b.n	8004d10 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d115      	bne.n	8004cde <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f103 020c 	add.w	r2, r3, #12
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cbe:	7812      	ldrb	r2, [r2, #0]
 8004cc0:	b2d2      	uxtb	r2, r2
 8004cc2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc8:	1c5a      	adds	r2, r3, #1
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004cdc:	e018      	b.n	8004d10 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cde:	f7fd fff3 	bl	8002cc8 <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d803      	bhi.n	8004cf6 <HAL_SPI_Receive+0x15e>
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004cf4:	d102      	bne.n	8004cfc <HAL_SPI_Receive+0x164>
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d109      	bne.n	8004d10 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e058      	b.n	8004dc2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1c4      	bne.n	8004ca4 <HAL_SPI_Receive+0x10c>
 8004d1a:	e038      	b.n	8004d8e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d113      	bne.n	8004d52 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68da      	ldr	r2, [r3, #12]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d34:	b292      	uxth	r2, r2
 8004d36:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d3c:	1c9a      	adds	r2, r3, #2
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004d50:	e018      	b.n	8004d84 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d52:	f7fd ffb9 	bl	8002cc8 <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	683a      	ldr	r2, [r7, #0]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d803      	bhi.n	8004d6a <HAL_SPI_Receive+0x1d2>
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d68:	d102      	bne.n	8004d70 <HAL_SPI_Receive+0x1d8>
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d109      	bne.n	8004d84 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	e01e      	b.n	8004dc2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1c6      	bne.n	8004d1c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	6839      	ldr	r1, [r7, #0]
 8004d92:	68f8      	ldr	r0, [r7, #12]
 8004d94:	f000 fa4a 	bl	800522c <SPI_EndRxTransaction>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d002      	beq.n	8004da4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2220      	movs	r2, #32
 8004da2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d001      	beq.n	8004dc0 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e000      	b.n	8004dc2 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
  }
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3718      	adds	r7, #24
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b08a      	sub	sp, #40	; 0x28
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	60f8      	str	r0, [r7, #12]
 8004dd2:	60b9      	str	r1, [r7, #8]
 8004dd4:	607a      	str	r2, [r7, #4]
 8004dd6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ddc:	f7fd ff74 	bl	8002cc8 <HAL_GetTick>
 8004de0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004de8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004df0:	887b      	ldrh	r3, [r7, #2]
 8004df2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004df4:	7ffb      	ldrb	r3, [r7, #31]
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d00c      	beq.n	8004e14 <HAL_SPI_TransmitReceive+0x4a>
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e00:	d106      	bne.n	8004e10 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d102      	bne.n	8004e10 <HAL_SPI_TransmitReceive+0x46>
 8004e0a:	7ffb      	ldrb	r3, [r7, #31]
 8004e0c:	2b04      	cmp	r3, #4
 8004e0e:	d001      	beq.n	8004e14 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004e10:	2302      	movs	r3, #2
 8004e12:	e17f      	b.n	8005114 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d005      	beq.n	8004e26 <HAL_SPI_TransmitReceive+0x5c>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d002      	beq.n	8004e26 <HAL_SPI_TransmitReceive+0x5c>
 8004e20:	887b      	ldrh	r3, [r7, #2]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e174      	b.n	8005114 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d101      	bne.n	8004e38 <HAL_SPI_TransmitReceive+0x6e>
 8004e34:	2302      	movs	r3, #2
 8004e36:	e16d      	b.n	8005114 <HAL_SPI_TransmitReceive+0x34a>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	2b04      	cmp	r3, #4
 8004e4a:	d003      	beq.n	8004e54 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2205      	movs	r2, #5
 8004e50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	887a      	ldrh	r2, [r7, #2]
 8004e64:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	887a      	ldrh	r2, [r7, #2]
 8004e6a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	68ba      	ldr	r2, [r7, #8]
 8004e70:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	887a      	ldrh	r2, [r7, #2]
 8004e76:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	887a      	ldrh	r2, [r7, #2]
 8004e7c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2200      	movs	r2, #0
 8004e82:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e94:	2b40      	cmp	r3, #64	; 0x40
 8004e96:	d007      	beq.n	8004ea8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ea6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004eb0:	d17e      	bne.n	8004fb0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d002      	beq.n	8004ec0 <HAL_SPI_TransmitReceive+0xf6>
 8004eba:	8afb      	ldrh	r3, [r7, #22]
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d16c      	bne.n	8004f9a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec4:	881a      	ldrh	r2, [r3, #0]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed0:	1c9a      	adds	r2, r3, #2
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	3b01      	subs	r3, #1
 8004ede:	b29a      	uxth	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ee4:	e059      	b.n	8004f9a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d11b      	bne.n	8004f2c <HAL_SPI_TransmitReceive+0x162>
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d016      	beq.n	8004f2c <HAL_SPI_TransmitReceive+0x162>
 8004efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d113      	bne.n	8004f2c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f08:	881a      	ldrh	r2, [r3, #0]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f14:	1c9a      	adds	r2, r3, #2
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d119      	bne.n	8004f6e <HAL_SPI_TransmitReceive+0x1a4>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d014      	beq.n	8004f6e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f4e:	b292      	uxth	r2, r2
 8004f50:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f56:	1c9a      	adds	r2, r3, #2
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	3b01      	subs	r3, #1
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f6e:	f7fd feab 	bl	8002cc8 <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	6a3b      	ldr	r3, [r7, #32]
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d80d      	bhi.n	8004f9a <HAL_SPI_TransmitReceive+0x1d0>
 8004f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f84:	d009      	beq.n	8004f9a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e0bc      	b.n	8005114 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d1a0      	bne.n	8004ee6 <HAL_SPI_TransmitReceive+0x11c>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d19b      	bne.n	8004ee6 <HAL_SPI_TransmitReceive+0x11c>
 8004fae:	e082      	b.n	80050b6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d002      	beq.n	8004fbe <HAL_SPI_TransmitReceive+0x1f4>
 8004fb8:	8afb      	ldrh	r3, [r7, #22]
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d171      	bne.n	80050a2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	330c      	adds	r3, #12
 8004fc8:	7812      	ldrb	r2, [r2, #0]
 8004fca:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd0:	1c5a      	adds	r2, r3, #1
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fe4:	e05d      	b.n	80050a2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d11c      	bne.n	800502e <HAL_SPI_TransmitReceive+0x264>
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d017      	beq.n	800502e <HAL_SPI_TransmitReceive+0x264>
 8004ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005000:	2b01      	cmp	r3, #1
 8005002:	d114      	bne.n	800502e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	330c      	adds	r3, #12
 800500e:	7812      	ldrb	r2, [r2, #0]
 8005010:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005016:	1c5a      	adds	r2, r3, #1
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005020:	b29b      	uxth	r3, r3
 8005022:	3b01      	subs	r3, #1
 8005024:	b29a      	uxth	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800502a:	2300      	movs	r3, #0
 800502c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f003 0301 	and.w	r3, r3, #1
 8005038:	2b01      	cmp	r3, #1
 800503a:	d119      	bne.n	8005070 <HAL_SPI_TransmitReceive+0x2a6>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005040:	b29b      	uxth	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d014      	beq.n	8005070 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68da      	ldr	r2, [r3, #12]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005050:	b2d2      	uxtb	r2, r2
 8005052:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005058:	1c5a      	adds	r2, r3, #1
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005062:	b29b      	uxth	r3, r3
 8005064:	3b01      	subs	r3, #1
 8005066:	b29a      	uxth	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800506c:	2301      	movs	r3, #1
 800506e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005070:	f7fd fe2a 	bl	8002cc8 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	6a3b      	ldr	r3, [r7, #32]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800507c:	429a      	cmp	r2, r3
 800507e:	d803      	bhi.n	8005088 <HAL_SPI_TransmitReceive+0x2be>
 8005080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005082:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005086:	d102      	bne.n	800508e <HAL_SPI_TransmitReceive+0x2c4>
 8005088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800508a:	2b00      	cmp	r3, #0
 800508c:	d109      	bne.n	80050a2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2201      	movs	r2, #1
 8005092:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e038      	b.n	8005114 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d19c      	bne.n	8004fe6 <HAL_SPI_TransmitReceive+0x21c>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d197      	bne.n	8004fe6 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050b6:	6a3a      	ldr	r2, [r7, #32]
 80050b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	f000 f908 	bl	80052d0 <SPI_EndRxTxTransaction>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d008      	beq.n	80050d8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2220      	movs	r2, #32
 80050ca:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e01d      	b.n	8005114 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d10a      	bne.n	80050f6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050e0:	2300      	movs	r3, #0
 80050e2:	613b      	str	r3, [r7, #16]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	613b      	str	r3, [r7, #16]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	613b      	str	r3, [r7, #16]
 80050f4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2201      	movs	r2, #1
 80050fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800510a:	2b00      	cmp	r3, #0
 800510c:	d001      	beq.n	8005112 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e000      	b.n	8005114 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005112:	2300      	movs	r3, #0
  }
}
 8005114:	4618      	mov	r0, r3
 8005116:	3728      	adds	r7, #40	; 0x28
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b088      	sub	sp, #32
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	603b      	str	r3, [r7, #0]
 8005128:	4613      	mov	r3, r2
 800512a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800512c:	f7fd fdcc 	bl	8002cc8 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005134:	1a9b      	subs	r3, r3, r2
 8005136:	683a      	ldr	r2, [r7, #0]
 8005138:	4413      	add	r3, r2
 800513a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800513c:	f7fd fdc4 	bl	8002cc8 <HAL_GetTick>
 8005140:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005142:	4b39      	ldr	r3, [pc, #228]	; (8005228 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	015b      	lsls	r3, r3, #5
 8005148:	0d1b      	lsrs	r3, r3, #20
 800514a:	69fa      	ldr	r2, [r7, #28]
 800514c:	fb02 f303 	mul.w	r3, r2, r3
 8005150:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005152:	e054      	b.n	80051fe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800515a:	d050      	beq.n	80051fe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800515c:	f7fd fdb4 	bl	8002cc8 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	69fa      	ldr	r2, [r7, #28]
 8005168:	429a      	cmp	r2, r3
 800516a:	d902      	bls.n	8005172 <SPI_WaitFlagStateUntilTimeout+0x56>
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d13d      	bne.n	80051ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005180:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800518a:	d111      	bne.n	80051b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005194:	d004      	beq.n	80051a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800519e:	d107      	bne.n	80051b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051b8:	d10f      	bne.n	80051da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80051c8:	601a      	str	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80051d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2201      	movs	r2, #1
 80051de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e017      	b.n	800521e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d101      	bne.n	80051f8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80051f4:	2300      	movs	r3, #0
 80051f6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	3b01      	subs	r3, #1
 80051fc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	689a      	ldr	r2, [r3, #8]
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	4013      	ands	r3, r2
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	429a      	cmp	r2, r3
 800520c:	bf0c      	ite	eq
 800520e:	2301      	moveq	r3, #1
 8005210:	2300      	movne	r3, #0
 8005212:	b2db      	uxtb	r3, r3
 8005214:	461a      	mov	r2, r3
 8005216:	79fb      	ldrb	r3, [r7, #7]
 8005218:	429a      	cmp	r2, r3
 800521a:	d19b      	bne.n	8005154 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800521c:	2300      	movs	r3, #0
}
 800521e:	4618      	mov	r0, r3
 8005220:	3720      	adds	r7, #32
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	20000000 	.word	0x20000000

0800522c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af02      	add	r7, sp, #8
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005240:	d111      	bne.n	8005266 <SPI_EndRxTransaction+0x3a>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800524a:	d004      	beq.n	8005256 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005254:	d107      	bne.n	8005266 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005264:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800526e:	d117      	bne.n	80052a0 <SPI_EndRxTransaction+0x74>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005278:	d112      	bne.n	80052a0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	9300      	str	r3, [sp, #0]
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	2200      	movs	r2, #0
 8005282:	2101      	movs	r1, #1
 8005284:	68f8      	ldr	r0, [r7, #12]
 8005286:	f7ff ff49 	bl	800511c <SPI_WaitFlagStateUntilTimeout>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d01a      	beq.n	80052c6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005294:	f043 0220 	orr.w	r2, r3, #32
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e013      	b.n	80052c8 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	9300      	str	r3, [sp, #0]
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	2200      	movs	r2, #0
 80052a8:	2180      	movs	r1, #128	; 0x80
 80052aa:	68f8      	ldr	r0, [r7, #12]
 80052ac:	f7ff ff36 	bl	800511c <SPI_WaitFlagStateUntilTimeout>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d007      	beq.n	80052c6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ba:	f043 0220 	orr.w	r2, r3, #32
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e000      	b.n	80052c8 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80052c6:	2300      	movs	r3, #0
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3710      	adds	r7, #16
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b086      	sub	sp, #24
 80052d4:	af02      	add	r7, sp, #8
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	9300      	str	r3, [sp, #0]
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	2201      	movs	r2, #1
 80052e4:	2102      	movs	r1, #2
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f7ff ff18 	bl	800511c <SPI_WaitFlagStateUntilTimeout>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d007      	beq.n	8005302 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052f6:	f043 0220 	orr.w	r2, r3, #32
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e013      	b.n	800532a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	9300      	str	r3, [sp, #0]
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	2200      	movs	r2, #0
 800530a:	2180      	movs	r1, #128	; 0x80
 800530c:	68f8      	ldr	r0, [r7, #12]
 800530e:	f7ff ff05 	bl	800511c <SPI_WaitFlagStateUntilTimeout>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d007      	beq.n	8005328 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800531c:	f043 0220 	orr.w	r2, r3, #32
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	e000      	b.n	800532a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	3710      	adds	r7, #16
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}

08005332 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005332:	b580      	push	{r7, lr}
 8005334:	b082      	sub	sp, #8
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d101      	bne.n	8005344 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e041      	b.n	80053c8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	d106      	bne.n	800535e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f7fc fc25 	bl	8001ba8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2202      	movs	r2, #2
 8005362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	3304      	adds	r3, #4
 800536e:	4619      	mov	r1, r3
 8005370:	4610      	mov	r0, r2
 8005372:	f000 fc1f 	bl	8005bb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2201      	movs	r2, #1
 80053ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2201      	movs	r2, #1
 80053c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053c6:	2300      	movs	r3, #0
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3708      	adds	r7, #8
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b085      	sub	sp, #20
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d001      	beq.n	80053e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e03a      	b.n	800545e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2202      	movs	r2, #2
 80053ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	68da      	ldr	r2, [r3, #12]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f042 0201 	orr.w	r2, r2, #1
 80053fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a18      	ldr	r2, [pc, #96]	; (8005468 <HAL_TIM_Base_Start_IT+0x98>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d00e      	beq.n	8005428 <HAL_TIM_Base_Start_IT+0x58>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005412:	d009      	beq.n	8005428 <HAL_TIM_Base_Start_IT+0x58>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a14      	ldr	r2, [pc, #80]	; (800546c <HAL_TIM_Base_Start_IT+0x9c>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d004      	beq.n	8005428 <HAL_TIM_Base_Start_IT+0x58>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a13      	ldr	r2, [pc, #76]	; (8005470 <HAL_TIM_Base_Start_IT+0xa0>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d111      	bne.n	800544c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f003 0307 	and.w	r3, r3, #7
 8005432:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2b06      	cmp	r3, #6
 8005438:	d010      	beq.n	800545c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f042 0201 	orr.w	r2, r2, #1
 8005448:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800544a:	e007      	b.n	800545c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 0201 	orr.w	r2, r2, #1
 800545a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	3714      	adds	r7, #20
 8005462:	46bd      	mov	sp, r7
 8005464:	bc80      	pop	{r7}
 8005466:	4770      	bx	lr
 8005468:	40012c00 	.word	0x40012c00
 800546c:	40000400 	.word	0x40000400
 8005470:	40000800 	.word	0x40000800

08005474 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b082      	sub	sp, #8
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d101      	bne.n	8005486 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e041      	b.n	800550a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800548c:	b2db      	uxtb	r3, r3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d106      	bne.n	80054a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 f839 	bl	8005512 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2202      	movs	r2, #2
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	3304      	adds	r3, #4
 80054b0:	4619      	mov	r1, r3
 80054b2:	4610      	mov	r0, r2
 80054b4:	f000 fb7e 	bl	8005bb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005508:	2300      	movs	r3, #0
}
 800550a:	4618      	mov	r0, r3
 800550c:	3708      	adds	r7, #8
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}

08005512 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005512:	b480      	push	{r7}
 8005514:	b083      	sub	sp, #12
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800551a:	bf00      	nop
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	bc80      	pop	{r7}
 8005522:	4770      	bx	lr

08005524 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d109      	bne.n	8005548 <HAL_TIM_PWM_Start+0x24>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800553a:	b2db      	uxtb	r3, r3
 800553c:	2b01      	cmp	r3, #1
 800553e:	bf14      	ite	ne
 8005540:	2301      	movne	r3, #1
 8005542:	2300      	moveq	r3, #0
 8005544:	b2db      	uxtb	r3, r3
 8005546:	e022      	b.n	800558e <HAL_TIM_PWM_Start+0x6a>
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	2b04      	cmp	r3, #4
 800554c:	d109      	bne.n	8005562 <HAL_TIM_PWM_Start+0x3e>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005554:	b2db      	uxtb	r3, r3
 8005556:	2b01      	cmp	r3, #1
 8005558:	bf14      	ite	ne
 800555a:	2301      	movne	r3, #1
 800555c:	2300      	moveq	r3, #0
 800555e:	b2db      	uxtb	r3, r3
 8005560:	e015      	b.n	800558e <HAL_TIM_PWM_Start+0x6a>
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	2b08      	cmp	r3, #8
 8005566:	d109      	bne.n	800557c <HAL_TIM_PWM_Start+0x58>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800556e:	b2db      	uxtb	r3, r3
 8005570:	2b01      	cmp	r3, #1
 8005572:	bf14      	ite	ne
 8005574:	2301      	movne	r3, #1
 8005576:	2300      	moveq	r3, #0
 8005578:	b2db      	uxtb	r3, r3
 800557a:	e008      	b.n	800558e <HAL_TIM_PWM_Start+0x6a>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005582:	b2db      	uxtb	r3, r3
 8005584:	2b01      	cmp	r3, #1
 8005586:	bf14      	ite	ne
 8005588:	2301      	movne	r3, #1
 800558a:	2300      	moveq	r3, #0
 800558c:	b2db      	uxtb	r3, r3
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e05e      	b.n	8005654 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d104      	bne.n	80055a6 <HAL_TIM_PWM_Start+0x82>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2202      	movs	r2, #2
 80055a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055a4:	e013      	b.n	80055ce <HAL_TIM_PWM_Start+0xaa>
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	2b04      	cmp	r3, #4
 80055aa:	d104      	bne.n	80055b6 <HAL_TIM_PWM_Start+0x92>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2202      	movs	r2, #2
 80055b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055b4:	e00b      	b.n	80055ce <HAL_TIM_PWM_Start+0xaa>
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	2b08      	cmp	r3, #8
 80055ba:	d104      	bne.n	80055c6 <HAL_TIM_PWM_Start+0xa2>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2202      	movs	r2, #2
 80055c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055c4:	e003      	b.n	80055ce <HAL_TIM_PWM_Start+0xaa>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2202      	movs	r2, #2
 80055ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	2201      	movs	r2, #1
 80055d4:	6839      	ldr	r1, [r7, #0]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 fd78 	bl	80060cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a1e      	ldr	r2, [pc, #120]	; (800565c <HAL_TIM_PWM_Start+0x138>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d107      	bne.n	80055f6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80055f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a18      	ldr	r2, [pc, #96]	; (800565c <HAL_TIM_PWM_Start+0x138>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d00e      	beq.n	800561e <HAL_TIM_PWM_Start+0xfa>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005608:	d009      	beq.n	800561e <HAL_TIM_PWM_Start+0xfa>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a14      	ldr	r2, [pc, #80]	; (8005660 <HAL_TIM_PWM_Start+0x13c>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d004      	beq.n	800561e <HAL_TIM_PWM_Start+0xfa>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a12      	ldr	r2, [pc, #72]	; (8005664 <HAL_TIM_PWM_Start+0x140>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d111      	bne.n	8005642 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	f003 0307 	and.w	r3, r3, #7
 8005628:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2b06      	cmp	r3, #6
 800562e:	d010      	beq.n	8005652 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0201 	orr.w	r2, r2, #1
 800563e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005640:	e007      	b.n	8005652 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f042 0201 	orr.w	r2, r2, #1
 8005650:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3710      	adds	r7, #16
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}
 800565c:	40012c00 	.word	0x40012c00
 8005660:	40000400 	.word	0x40000400
 8005664:	40000800 	.word	0x40000800

08005668 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	691b      	ldr	r3, [r3, #16]
 800567e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	f003 0302 	and.w	r3, r3, #2
 8005686:	2b00      	cmp	r3, #0
 8005688:	d020      	beq.n	80056cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f003 0302 	and.w	r3, r3, #2
 8005690:	2b00      	cmp	r3, #0
 8005692:	d01b      	beq.n	80056cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f06f 0202 	mvn.w	r2, #2
 800569c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2201      	movs	r2, #1
 80056a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	699b      	ldr	r3, [r3, #24]
 80056aa:	f003 0303 	and.w	r3, r3, #3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d003      	beq.n	80056ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 fa63 	bl	8005b7e <HAL_TIM_IC_CaptureCallback>
 80056b8:	e005      	b.n	80056c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 fa56 	bl	8005b6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 fa65 	bl	8005b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2200      	movs	r2, #0
 80056ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	f003 0304 	and.w	r3, r3, #4
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d020      	beq.n	8005718 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f003 0304 	and.w	r3, r3, #4
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d01b      	beq.n	8005718 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f06f 0204 	mvn.w	r2, #4
 80056e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2202      	movs	r2, #2
 80056ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d003      	beq.n	8005706 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 fa3d 	bl	8005b7e <HAL_TIM_IC_CaptureCallback>
 8005704:	e005      	b.n	8005712 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 fa30 	bl	8005b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 fa3f 	bl	8005b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	f003 0308 	and.w	r3, r3, #8
 800571e:	2b00      	cmp	r3, #0
 8005720:	d020      	beq.n	8005764 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f003 0308 	and.w	r3, r3, #8
 8005728:	2b00      	cmp	r3, #0
 800572a:	d01b      	beq.n	8005764 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f06f 0208 	mvn.w	r2, #8
 8005734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2204      	movs	r2, #4
 800573a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	69db      	ldr	r3, [r3, #28]
 8005742:	f003 0303 	and.w	r3, r3, #3
 8005746:	2b00      	cmp	r3, #0
 8005748:	d003      	beq.n	8005752 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 fa17 	bl	8005b7e <HAL_TIM_IC_CaptureCallback>
 8005750:	e005      	b.n	800575e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f000 fa0a 	bl	8005b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f000 fa19 	bl	8005b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	f003 0310 	and.w	r3, r3, #16
 800576a:	2b00      	cmp	r3, #0
 800576c:	d020      	beq.n	80057b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f003 0310 	and.w	r3, r3, #16
 8005774:	2b00      	cmp	r3, #0
 8005776:	d01b      	beq.n	80057b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f06f 0210 	mvn.w	r2, #16
 8005780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2208      	movs	r2, #8
 8005786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 f9f1 	bl	8005b7e <HAL_TIM_IC_CaptureCallback>
 800579c:	e005      	b.n	80057aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f9e4 	bl	8005b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 f9f3 	bl	8005b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00c      	beq.n	80057d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f003 0301 	and.w	r3, r3, #1
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d007      	beq.n	80057d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f06f 0201 	mvn.w	r2, #1
 80057cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 f9c3 	bl	8005b5a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00c      	beq.n	80057f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d007      	beq.n	80057f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80057f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 fcf5 	bl	80061e2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00c      	beq.n	800581c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005808:	2b00      	cmp	r3, #0
 800580a:	d007      	beq.n	800581c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 f9c3 	bl	8005ba2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	f003 0320 	and.w	r3, r3, #32
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00c      	beq.n	8005840 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f003 0320 	and.w	r3, r3, #32
 800582c:	2b00      	cmp	r3, #0
 800582e:	d007      	beq.n	8005840 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f06f 0220 	mvn.w	r2, #32
 8005838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 fcc8 	bl	80061d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005840:	bf00      	nop
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b086      	sub	sp, #24
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005854:	2300      	movs	r3, #0
 8005856:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800585e:	2b01      	cmp	r3, #1
 8005860:	d101      	bne.n	8005866 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005862:	2302      	movs	r3, #2
 8005864:	e0ae      	b.n	80059c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2201      	movs	r2, #1
 800586a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2b0c      	cmp	r3, #12
 8005872:	f200 809f 	bhi.w	80059b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005876:	a201      	add	r2, pc, #4	; (adr r2, 800587c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800587c:	080058b1 	.word	0x080058b1
 8005880:	080059b5 	.word	0x080059b5
 8005884:	080059b5 	.word	0x080059b5
 8005888:	080059b5 	.word	0x080059b5
 800588c:	080058f1 	.word	0x080058f1
 8005890:	080059b5 	.word	0x080059b5
 8005894:	080059b5 	.word	0x080059b5
 8005898:	080059b5 	.word	0x080059b5
 800589c:	08005933 	.word	0x08005933
 80058a0:	080059b5 	.word	0x080059b5
 80058a4:	080059b5 	.word	0x080059b5
 80058a8:	080059b5 	.word	0x080059b5
 80058ac:	08005973 	.word	0x08005973
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	68b9      	ldr	r1, [r7, #8]
 80058b6:	4618      	mov	r0, r3
 80058b8:	f000 f9ea 	bl	8005c90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	699a      	ldr	r2, [r3, #24]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f042 0208 	orr.w	r2, r2, #8
 80058ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	699a      	ldr	r2, [r3, #24]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f022 0204 	bic.w	r2, r2, #4
 80058da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	6999      	ldr	r1, [r3, #24]
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	691a      	ldr	r2, [r3, #16]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	430a      	orrs	r2, r1
 80058ec:	619a      	str	r2, [r3, #24]
      break;
 80058ee:	e064      	b.n	80059ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68b9      	ldr	r1, [r7, #8]
 80058f6:	4618      	mov	r0, r3
 80058f8:	f000 fa30 	bl	8005d5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	699a      	ldr	r2, [r3, #24]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800590a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	699a      	ldr	r2, [r3, #24]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800591a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	6999      	ldr	r1, [r3, #24]
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	021a      	lsls	r2, r3, #8
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	430a      	orrs	r2, r1
 800592e:	619a      	str	r2, [r3, #24]
      break;
 8005930:	e043      	b.n	80059ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68b9      	ldr	r1, [r7, #8]
 8005938:	4618      	mov	r0, r3
 800593a:	f000 fa79 	bl	8005e30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	69da      	ldr	r2, [r3, #28]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f042 0208 	orr.w	r2, r2, #8
 800594c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	69da      	ldr	r2, [r3, #28]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f022 0204 	bic.w	r2, r2, #4
 800595c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	69d9      	ldr	r1, [r3, #28]
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	691a      	ldr	r2, [r3, #16]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	430a      	orrs	r2, r1
 800596e:	61da      	str	r2, [r3, #28]
      break;
 8005970:	e023      	b.n	80059ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68b9      	ldr	r1, [r7, #8]
 8005978:	4618      	mov	r0, r3
 800597a:	f000 fac3 	bl	8005f04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	69da      	ldr	r2, [r3, #28]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800598c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	69da      	ldr	r2, [r3, #28]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800599c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	69d9      	ldr	r1, [r3, #28]
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	691b      	ldr	r3, [r3, #16]
 80059a8:	021a      	lsls	r2, r3, #8
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	430a      	orrs	r2, r1
 80059b0:	61da      	str	r2, [r3, #28]
      break;
 80059b2:	e002      	b.n	80059ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	75fb      	strb	r3, [r7, #23]
      break;
 80059b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3718      	adds	r7, #24
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059d6:	2300      	movs	r3, #0
 80059d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d101      	bne.n	80059e8 <HAL_TIM_ConfigClockSource+0x1c>
 80059e4:	2302      	movs	r3, #2
 80059e6:	e0b4      	b.n	8005b52 <HAL_TIM_ConfigClockSource+0x186>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2202      	movs	r2, #2
 80059f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a20:	d03e      	beq.n	8005aa0 <HAL_TIM_ConfigClockSource+0xd4>
 8005a22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a26:	f200 8087 	bhi.w	8005b38 <HAL_TIM_ConfigClockSource+0x16c>
 8005a2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a2e:	f000 8086 	beq.w	8005b3e <HAL_TIM_ConfigClockSource+0x172>
 8005a32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a36:	d87f      	bhi.n	8005b38 <HAL_TIM_ConfigClockSource+0x16c>
 8005a38:	2b70      	cmp	r3, #112	; 0x70
 8005a3a:	d01a      	beq.n	8005a72 <HAL_TIM_ConfigClockSource+0xa6>
 8005a3c:	2b70      	cmp	r3, #112	; 0x70
 8005a3e:	d87b      	bhi.n	8005b38 <HAL_TIM_ConfigClockSource+0x16c>
 8005a40:	2b60      	cmp	r3, #96	; 0x60
 8005a42:	d050      	beq.n	8005ae6 <HAL_TIM_ConfigClockSource+0x11a>
 8005a44:	2b60      	cmp	r3, #96	; 0x60
 8005a46:	d877      	bhi.n	8005b38 <HAL_TIM_ConfigClockSource+0x16c>
 8005a48:	2b50      	cmp	r3, #80	; 0x50
 8005a4a:	d03c      	beq.n	8005ac6 <HAL_TIM_ConfigClockSource+0xfa>
 8005a4c:	2b50      	cmp	r3, #80	; 0x50
 8005a4e:	d873      	bhi.n	8005b38 <HAL_TIM_ConfigClockSource+0x16c>
 8005a50:	2b40      	cmp	r3, #64	; 0x40
 8005a52:	d058      	beq.n	8005b06 <HAL_TIM_ConfigClockSource+0x13a>
 8005a54:	2b40      	cmp	r3, #64	; 0x40
 8005a56:	d86f      	bhi.n	8005b38 <HAL_TIM_ConfigClockSource+0x16c>
 8005a58:	2b30      	cmp	r3, #48	; 0x30
 8005a5a:	d064      	beq.n	8005b26 <HAL_TIM_ConfigClockSource+0x15a>
 8005a5c:	2b30      	cmp	r3, #48	; 0x30
 8005a5e:	d86b      	bhi.n	8005b38 <HAL_TIM_ConfigClockSource+0x16c>
 8005a60:	2b20      	cmp	r3, #32
 8005a62:	d060      	beq.n	8005b26 <HAL_TIM_ConfigClockSource+0x15a>
 8005a64:	2b20      	cmp	r3, #32
 8005a66:	d867      	bhi.n	8005b38 <HAL_TIM_ConfigClockSource+0x16c>
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d05c      	beq.n	8005b26 <HAL_TIM_ConfigClockSource+0x15a>
 8005a6c:	2b10      	cmp	r3, #16
 8005a6e:	d05a      	beq.n	8005b26 <HAL_TIM_ConfigClockSource+0x15a>
 8005a70:	e062      	b.n	8005b38 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a82:	f000 fb04 	bl	800608e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	609a      	str	r2, [r3, #8]
      break;
 8005a9e:	e04f      	b.n	8005b40 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ab0:	f000 faed 	bl	800608e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	689a      	ldr	r2, [r3, #8]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ac2:	609a      	str	r2, [r3, #8]
      break;
 8005ac4:	e03c      	b.n	8005b40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	f000 fa64 	bl	8005fa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	2150      	movs	r1, #80	; 0x50
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f000 fabb 	bl	800605a <TIM_ITRx_SetConfig>
      break;
 8005ae4:	e02c      	b.n	8005b40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005af2:	461a      	mov	r2, r3
 8005af4:	f000 fa82 	bl	8005ffc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2160      	movs	r1, #96	; 0x60
 8005afe:	4618      	mov	r0, r3
 8005b00:	f000 faab 	bl	800605a <TIM_ITRx_SetConfig>
      break;
 8005b04:	e01c      	b.n	8005b40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b12:	461a      	mov	r2, r3
 8005b14:	f000 fa44 	bl	8005fa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2140      	movs	r1, #64	; 0x40
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f000 fa9b 	bl	800605a <TIM_ITRx_SetConfig>
      break;
 8005b24:	e00c      	b.n	8005b40 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4619      	mov	r1, r3
 8005b30:	4610      	mov	r0, r2
 8005b32:	f000 fa92 	bl	800605a <TIM_ITRx_SetConfig>
      break;
 8005b36:	e003      	b.n	8005b40 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	73fb      	strb	r3, [r7, #15]
      break;
 8005b3c:	e000      	b.n	8005b40 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}

08005b5a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b5a:	b480      	push	{r7}
 8005b5c:	b083      	sub	sp, #12
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005b62:	bf00      	nop
 8005b64:	370c      	adds	r7, #12
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bc80      	pop	{r7}
 8005b6a:	4770      	bx	lr

08005b6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b74:	bf00      	nop
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bc80      	pop	{r7}
 8005b7c:	4770      	bx	lr

08005b7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b7e:	b480      	push	{r7}
 8005b80:	b083      	sub	sp, #12
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b86:	bf00      	nop
 8005b88:	370c      	adds	r7, #12
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bc80      	pop	{r7}
 8005b8e:	4770      	bx	lr

08005b90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b98:	bf00      	nop
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bc80      	pop	{r7}
 8005ba0:	4770      	bx	lr

08005ba2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	b083      	sub	sp, #12
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005baa:	bf00      	nop
 8005bac:	370c      	adds	r7, #12
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bc80      	pop	{r7}
 8005bb2:	4770      	bx	lr

08005bb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b085      	sub	sp, #20
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a2f      	ldr	r2, [pc, #188]	; (8005c84 <TIM_Base_SetConfig+0xd0>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d00b      	beq.n	8005be4 <TIM_Base_SetConfig+0x30>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bd2:	d007      	beq.n	8005be4 <TIM_Base_SetConfig+0x30>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a2c      	ldr	r2, [pc, #176]	; (8005c88 <TIM_Base_SetConfig+0xd4>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d003      	beq.n	8005be4 <TIM_Base_SetConfig+0x30>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4a2b      	ldr	r2, [pc, #172]	; (8005c8c <TIM_Base_SetConfig+0xd8>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d108      	bne.n	8005bf6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a22      	ldr	r2, [pc, #136]	; (8005c84 <TIM_Base_SetConfig+0xd0>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d00b      	beq.n	8005c16 <TIM_Base_SetConfig+0x62>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c04:	d007      	beq.n	8005c16 <TIM_Base_SetConfig+0x62>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a1f      	ldr	r2, [pc, #124]	; (8005c88 <TIM_Base_SetConfig+0xd4>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d003      	beq.n	8005c16 <TIM_Base_SetConfig+0x62>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a1e      	ldr	r2, [pc, #120]	; (8005c8c <TIM_Base_SetConfig+0xd8>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d108      	bne.n	8005c28 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	689a      	ldr	r2, [r3, #8]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a0d      	ldr	r2, [pc, #52]	; (8005c84 <TIM_Base_SetConfig+0xd0>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d103      	bne.n	8005c5c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	691a      	ldr	r2, [r3, #16]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	691b      	ldr	r3, [r3, #16]
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d005      	beq.n	8005c7a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	f023 0201 	bic.w	r2, r3, #1
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	611a      	str	r2, [r3, #16]
  }
}
 8005c7a:	bf00      	nop
 8005c7c:	3714      	adds	r7, #20
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bc80      	pop	{r7}
 8005c82:	4770      	bx	lr
 8005c84:	40012c00 	.word	0x40012c00
 8005c88:	40000400 	.word	0x40000400
 8005c8c:	40000800 	.word	0x40000800

08005c90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b087      	sub	sp, #28
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a1b      	ldr	r3, [r3, #32]
 8005c9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a1b      	ldr	r3, [r3, #32]
 8005ca4:	f023 0201 	bic.w	r2, r3, #1
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f023 0303 	bic.w	r3, r3, #3
 8005cc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	f023 0302 	bic.w	r3, r3, #2
 8005cd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	697a      	ldr	r2, [r7, #20]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	4a1c      	ldr	r2, [pc, #112]	; (8005d58 <TIM_OC1_SetConfig+0xc8>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d10c      	bne.n	8005d06 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	f023 0308 	bic.w	r3, r3, #8
 8005cf2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	697a      	ldr	r2, [r7, #20]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f023 0304 	bic.w	r3, r3, #4
 8005d04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a13      	ldr	r2, [pc, #76]	; (8005d58 <TIM_OC1_SetConfig+0xc8>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d111      	bne.n	8005d32 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	699b      	ldr	r3, [r3, #24]
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	621a      	str	r2, [r3, #32]
}
 8005d4c:	bf00      	nop
 8005d4e:	371c      	adds	r7, #28
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bc80      	pop	{r7}
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	40012c00 	.word	0x40012c00

08005d5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a1b      	ldr	r3, [r3, #32]
 8005d6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	f023 0210 	bic.w	r2, r3, #16
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	021b      	lsls	r3, r3, #8
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	f023 0320 	bic.w	r3, r3, #32
 8005da6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	011b      	lsls	r3, r3, #4
 8005dae:	697a      	ldr	r2, [r7, #20]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a1d      	ldr	r2, [pc, #116]	; (8005e2c <TIM_OC2_SetConfig+0xd0>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d10d      	bne.n	8005dd8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	011b      	lsls	r3, r3, #4
 8005dca:	697a      	ldr	r2, [r7, #20]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dd6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a14      	ldr	r2, [pc, #80]	; (8005e2c <TIM_OC2_SetConfig+0xd0>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d113      	bne.n	8005e08 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005de6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005dee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	695b      	ldr	r3, [r3, #20]
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	693a      	ldr	r2, [r7, #16]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	693a      	ldr	r2, [r7, #16]
 8005e0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	68fa      	ldr	r2, [r7, #12]
 8005e12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	685a      	ldr	r2, [r3, #4]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	621a      	str	r2, [r3, #32]
}
 8005e22:	bf00      	nop
 8005e24:	371c      	adds	r7, #28
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bc80      	pop	{r7}
 8005e2a:	4770      	bx	lr
 8005e2c:	40012c00 	.word	0x40012c00

08005e30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b087      	sub	sp, #28
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a1b      	ldr	r3, [r3, #32]
 8005e3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a1b      	ldr	r3, [r3, #32]
 8005e44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f023 0303 	bic.w	r3, r3, #3
 8005e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	021b      	lsls	r3, r3, #8
 8005e80:	697a      	ldr	r2, [r7, #20]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4a1d      	ldr	r2, [pc, #116]	; (8005f00 <TIM_OC3_SetConfig+0xd0>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d10d      	bne.n	8005eaa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	021b      	lsls	r3, r3, #8
 8005e9c:	697a      	ldr	r2, [r7, #20]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ea8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a14      	ldr	r2, [pc, #80]	; (8005f00 <TIM_OC3_SetConfig+0xd0>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d113      	bne.n	8005eda <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005eb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	695b      	ldr	r3, [r3, #20]
 8005ec6:	011b      	lsls	r3, r3, #4
 8005ec8:	693a      	ldr	r2, [r7, #16]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	699b      	ldr	r3, [r3, #24]
 8005ed2:	011b      	lsls	r3, r3, #4
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	621a      	str	r2, [r3, #32]
}
 8005ef4:	bf00      	nop
 8005ef6:	371c      	adds	r7, #28
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bc80      	pop	{r7}
 8005efc:	4770      	bx	lr
 8005efe:	bf00      	nop
 8005f00:	40012c00 	.word	0x40012c00

08005f04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b087      	sub	sp, #28
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
 8005f12:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a1b      	ldr	r3, [r3, #32]
 8005f18:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	69db      	ldr	r3, [r3, #28]
 8005f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	021b      	lsls	r3, r3, #8
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	031b      	lsls	r3, r3, #12
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	4a0f      	ldr	r2, [pc, #60]	; (8005f9c <TIM_OC4_SetConfig+0x98>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d109      	bne.n	8005f78 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	695b      	ldr	r3, [r3, #20]
 8005f70:	019b      	lsls	r3, r3, #6
 8005f72:	697a      	ldr	r2, [r7, #20]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	697a      	ldr	r2, [r7, #20]
 8005f7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	685a      	ldr	r2, [r3, #4]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	693a      	ldr	r2, [r7, #16]
 8005f90:	621a      	str	r2, [r3, #32]
}
 8005f92:	bf00      	nop
 8005f94:	371c      	adds	r7, #28
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bc80      	pop	{r7}
 8005f9a:	4770      	bx	lr
 8005f9c:	40012c00 	.word	0x40012c00

08005fa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b087      	sub	sp, #28
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	60b9      	str	r1, [r7, #8]
 8005faa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6a1b      	ldr	r3, [r3, #32]
 8005fb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	f023 0201 	bic.w	r2, r3, #1
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	011b      	lsls	r3, r3, #4
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f023 030a 	bic.w	r3, r3, #10
 8005fdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fde:	697a      	ldr	r2, [r7, #20]
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	697a      	ldr	r2, [r7, #20]
 8005ff0:	621a      	str	r2, [r3, #32]
}
 8005ff2:	bf00      	nop
 8005ff4:	371c      	adds	r7, #28
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bc80      	pop	{r7}
 8005ffa:	4770      	bx	lr

08005ffc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b087      	sub	sp, #28
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	6a1b      	ldr	r3, [r3, #32]
 800600c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	f023 0210 	bic.w	r2, r3, #16
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006026:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	031b      	lsls	r3, r3, #12
 800602c:	693a      	ldr	r2, [r7, #16]
 800602e:	4313      	orrs	r3, r2
 8006030:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006038:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	011b      	lsls	r3, r3, #4
 800603e:	697a      	ldr	r2, [r7, #20]
 8006040:	4313      	orrs	r3, r2
 8006042:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	693a      	ldr	r2, [r7, #16]
 8006048:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	697a      	ldr	r2, [r7, #20]
 800604e:	621a      	str	r2, [r3, #32]
}
 8006050:	bf00      	nop
 8006052:	371c      	adds	r7, #28
 8006054:	46bd      	mov	sp, r7
 8006056:	bc80      	pop	{r7}
 8006058:	4770      	bx	lr

0800605a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800605a:	b480      	push	{r7}
 800605c:	b085      	sub	sp, #20
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
 8006062:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006070:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006072:	683a      	ldr	r2, [r7, #0]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	4313      	orrs	r3, r2
 8006078:	f043 0307 	orr.w	r3, r3, #7
 800607c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	609a      	str	r2, [r3, #8]
}
 8006084:	bf00      	nop
 8006086:	3714      	adds	r7, #20
 8006088:	46bd      	mov	sp, r7
 800608a:	bc80      	pop	{r7}
 800608c:	4770      	bx	lr

0800608e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800608e:	b480      	push	{r7}
 8006090:	b087      	sub	sp, #28
 8006092:	af00      	add	r7, sp, #0
 8006094:	60f8      	str	r0, [r7, #12]
 8006096:	60b9      	str	r1, [r7, #8]
 8006098:	607a      	str	r2, [r7, #4]
 800609a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060a8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	021a      	lsls	r2, r3, #8
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	431a      	orrs	r2, r3
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	697a      	ldr	r2, [r7, #20]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	697a      	ldr	r2, [r7, #20]
 80060c0:	609a      	str	r2, [r3, #8]
}
 80060c2:	bf00      	nop
 80060c4:	371c      	adds	r7, #28
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bc80      	pop	{r7}
 80060ca:	4770      	bx	lr

080060cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b087      	sub	sp, #28
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f003 031f 	and.w	r3, r3, #31
 80060de:	2201      	movs	r2, #1
 80060e0:	fa02 f303 	lsl.w	r3, r2, r3
 80060e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6a1a      	ldr	r2, [r3, #32]
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	43db      	mvns	r3, r3
 80060ee:	401a      	ands	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6a1a      	ldr	r2, [r3, #32]
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	f003 031f 	and.w	r3, r3, #31
 80060fe:	6879      	ldr	r1, [r7, #4]
 8006100:	fa01 f303 	lsl.w	r3, r1, r3
 8006104:	431a      	orrs	r2, r3
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	621a      	str	r2, [r3, #32]
}
 800610a:	bf00      	nop
 800610c:	371c      	adds	r7, #28
 800610e:	46bd      	mov	sp, r7
 8006110:	bc80      	pop	{r7}
 8006112:	4770      	bx	lr

08006114 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006124:	2b01      	cmp	r3, #1
 8006126:	d101      	bne.n	800612c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006128:	2302      	movs	r3, #2
 800612a:	e046      	b.n	80061ba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2202      	movs	r2, #2
 8006138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006152:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	4313      	orrs	r3, r2
 800615c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a16      	ldr	r2, [pc, #88]	; (80061c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d00e      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006178:	d009      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a12      	ldr	r2, [pc, #72]	; (80061c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d004      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a10      	ldr	r2, [pc, #64]	; (80061cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d10c      	bne.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006194:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	68ba      	ldr	r2, [r7, #8]
 800619c:	4313      	orrs	r3, r2
 800619e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68ba      	ldr	r2, [r7, #8]
 80061a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	bc80      	pop	{r7}
 80061c2:	4770      	bx	lr
 80061c4:	40012c00 	.word	0x40012c00
 80061c8:	40000400 	.word	0x40000400
 80061cc:	40000800 	.word	0x40000800

080061d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	bc80      	pop	{r7}
 80061e0:	4770      	bx	lr

080061e2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061e2:	b480      	push	{r7}
 80061e4:	b083      	sub	sp, #12
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061ea:	bf00      	nop
 80061ec:	370c      	adds	r7, #12
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bc80      	pop	{r7}
 80061f2:	4770      	bx	lr

080061f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b082      	sub	sp, #8
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d101      	bne.n	8006206 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e042      	b.n	800628c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d106      	bne.n	8006220 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7fb fd44 	bl	8001ca8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2224      	movs	r2, #36	; 0x24
 8006224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	68da      	ldr	r2, [r3, #12]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006236:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 ff41 	bl	80070c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	691a      	ldr	r2, [r3, #16]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800624c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	695a      	ldr	r2, [r3, #20]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800625c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	68da      	ldr	r2, [r3, #12]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800626c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2220      	movs	r2, #32
 8006278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2220      	movs	r2, #32
 8006280:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	3708      	adds	r7, #8
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b08c      	sub	sp, #48	; 0x30
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	60b9      	str	r1, [r7, #8]
 800629e:	4613      	mov	r3, r2
 80062a0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	2b20      	cmp	r3, #32
 80062ac:	d156      	bne.n	800635c <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d002      	beq.n	80062ba <HAL_UART_Transmit_DMA+0x26>
 80062b4:	88fb      	ldrh	r3, [r7, #6]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e04f      	b.n	800635e <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80062be:	68ba      	ldr	r2, [r7, #8]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	88fa      	ldrh	r2, [r7, #6]
 80062c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	88fa      	ldrh	r2, [r7, #6]
 80062ce:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2221      	movs	r2, #33	; 0x21
 80062da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e2:	4a21      	ldr	r2, [pc, #132]	; (8006368 <HAL_UART_Transmit_DMA+0xd4>)
 80062e4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ea:	4a20      	ldr	r2, [pc, #128]	; (800636c <HAL_UART_Transmit_DMA+0xd8>)
 80062ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f2:	4a1f      	ldr	r2, [pc, #124]	; (8006370 <HAL_UART_Transmit_DMA+0xdc>)
 80062f4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062fa:	2200      	movs	r2, #0
 80062fc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 80062fe:	f107 0308 	add.w	r3, r7, #8
 8006302:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800630a:	6819      	ldr	r1, [r3, #0]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	3304      	adds	r3, #4
 8006312:	461a      	mov	r2, r3
 8006314:	88fb      	ldrh	r3, [r7, #6]
 8006316:	f7fd f993 	bl	8003640 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006322:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	3314      	adds	r3, #20
 800632a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	e853 3f00 	ldrex	r3, [r3]
 8006332:	617b      	str	r3, [r7, #20]
   return(result);
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800633a:	62bb      	str	r3, [r7, #40]	; 0x28
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	3314      	adds	r3, #20
 8006342:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006344:	627a      	str	r2, [r7, #36]	; 0x24
 8006346:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006348:	6a39      	ldr	r1, [r7, #32]
 800634a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800634c:	e841 2300 	strex	r3, r2, [r1]
 8006350:	61fb      	str	r3, [r7, #28]
   return(result);
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d1e5      	bne.n	8006324 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8006358:	2300      	movs	r3, #0
 800635a:	e000      	b.n	800635e <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800635c:	2302      	movs	r3, #2
  }
}
 800635e:	4618      	mov	r0, r3
 8006360:	3730      	adds	r7, #48	; 0x30
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	08006955 	.word	0x08006955
 800636c:	080069ef 	.word	0x080069ef
 8006370:	08006b73 	.word	0x08006b73

08006374 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	4613      	mov	r3, r2
 8006380:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b20      	cmp	r3, #32
 800638c:	d112      	bne.n	80063b4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d002      	beq.n	800639a <HAL_UART_Receive_DMA+0x26>
 8006394:	88fb      	ldrh	r3, [r7, #6]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e00b      	b.n	80063b6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2200      	movs	r2, #0
 80063a2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80063a4:	88fb      	ldrh	r3, [r7, #6]
 80063a6:	461a      	mov	r2, r3
 80063a8:	68b9      	ldr	r1, [r7, #8]
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f000 fc2c 	bl	8006c08 <UART_Start_Receive_DMA>
 80063b0:	4603      	mov	r3, r0
 80063b2:	e000      	b.n	80063b6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80063b4:	2302      	movs	r3, #2
  }
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3710      	adds	r7, #16
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
	...

080063c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b0ba      	sub	sp, #232	; 0xe8
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80063e6:	2300      	movs	r3, #0
 80063e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80063ec:	2300      	movs	r3, #0
 80063ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80063f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063f6:	f003 030f 	and.w	r3, r3, #15
 80063fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80063fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10f      	bne.n	8006426 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800640a:	f003 0320 	and.w	r3, r3, #32
 800640e:	2b00      	cmp	r3, #0
 8006410:	d009      	beq.n	8006426 <HAL_UART_IRQHandler+0x66>
 8006412:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006416:	f003 0320 	and.w	r3, r3, #32
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 fd90 	bl	8006f44 <UART_Receive_IT>
      return;
 8006424:	e25b      	b.n	80068de <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006426:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800642a:	2b00      	cmp	r3, #0
 800642c:	f000 80de 	beq.w	80065ec <HAL_UART_IRQHandler+0x22c>
 8006430:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006434:	f003 0301 	and.w	r3, r3, #1
 8006438:	2b00      	cmp	r3, #0
 800643a:	d106      	bne.n	800644a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800643c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006440:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006444:	2b00      	cmp	r3, #0
 8006446:	f000 80d1 	beq.w	80065ec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800644a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800644e:	f003 0301 	and.w	r3, r3, #1
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00b      	beq.n	800646e <HAL_UART_IRQHandler+0xae>
 8006456:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800645a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800645e:	2b00      	cmp	r3, #0
 8006460:	d005      	beq.n	800646e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006466:	f043 0201 	orr.w	r2, r3, #1
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800646e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006472:	f003 0304 	and.w	r3, r3, #4
 8006476:	2b00      	cmp	r3, #0
 8006478:	d00b      	beq.n	8006492 <HAL_UART_IRQHandler+0xd2>
 800647a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800647e:	f003 0301 	and.w	r3, r3, #1
 8006482:	2b00      	cmp	r3, #0
 8006484:	d005      	beq.n	8006492 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800648a:	f043 0202 	orr.w	r2, r3, #2
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006496:	f003 0302 	and.w	r3, r3, #2
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00b      	beq.n	80064b6 <HAL_UART_IRQHandler+0xf6>
 800649e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064a2:	f003 0301 	and.w	r3, r3, #1
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d005      	beq.n	80064b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064ae:	f043 0204 	orr.w	r2, r3, #4
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80064b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ba:	f003 0308 	and.w	r3, r3, #8
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d011      	beq.n	80064e6 <HAL_UART_IRQHandler+0x126>
 80064c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064c6:	f003 0320 	and.w	r3, r3, #32
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d105      	bne.n	80064da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80064ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064d2:	f003 0301 	and.w	r3, r3, #1
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d005      	beq.n	80064e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064de:	f043 0208 	orr.w	r2, r3, #8
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f000 81f2 	beq.w	80068d4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064f4:	f003 0320 	and.w	r3, r3, #32
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d008      	beq.n	800650e <HAL_UART_IRQHandler+0x14e>
 80064fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006500:	f003 0320 	and.w	r3, r3, #32
 8006504:	2b00      	cmp	r3, #0
 8006506:	d002      	beq.n	800650e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 fd1b 	bl	8006f44 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	695b      	ldr	r3, [r3, #20]
 8006514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006518:	2b00      	cmp	r3, #0
 800651a:	bf14      	ite	ne
 800651c:	2301      	movne	r3, #1
 800651e:	2300      	moveq	r3, #0
 8006520:	b2db      	uxtb	r3, r3
 8006522:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800652a:	f003 0308 	and.w	r3, r3, #8
 800652e:	2b00      	cmp	r3, #0
 8006530:	d103      	bne.n	800653a <HAL_UART_IRQHandler+0x17a>
 8006532:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006536:	2b00      	cmp	r3, #0
 8006538:	d04f      	beq.n	80065da <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 fc25 	bl	8006d8a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	695b      	ldr	r3, [r3, #20]
 8006546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800654a:	2b00      	cmp	r3, #0
 800654c:	d041      	beq.n	80065d2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	3314      	adds	r3, #20
 8006554:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006558:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800655c:	e853 3f00 	ldrex	r3, [r3]
 8006560:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006564:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006568:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800656c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	3314      	adds	r3, #20
 8006576:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800657a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800657e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006582:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006586:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800658a:	e841 2300 	strex	r3, r2, [r1]
 800658e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006592:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d1d9      	bne.n	800654e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d013      	beq.n	80065ca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065a6:	4a7e      	ldr	r2, [pc, #504]	; (80067a0 <HAL_UART_IRQHandler+0x3e0>)
 80065a8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ae:	4618      	mov	r0, r3
 80065b0:	f7fd f8e2 	bl	8003778 <HAL_DMA_Abort_IT>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d016      	beq.n	80065e8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80065c4:	4610      	mov	r0, r2
 80065c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065c8:	e00e      	b.n	80065e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 f9ae 	bl	800692c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065d0:	e00a      	b.n	80065e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f9aa 	bl	800692c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065d8:	e006      	b.n	80065e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 f9a6 	bl	800692c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80065e6:	e175      	b.n	80068d4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065e8:	bf00      	nop
    return;
 80065ea:	e173      	b.n	80068d4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	f040 814f 	bne.w	8006894 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80065f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065fa:	f003 0310 	and.w	r3, r3, #16
 80065fe:	2b00      	cmp	r3, #0
 8006600:	f000 8148 	beq.w	8006894 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006604:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006608:	f003 0310 	and.w	r3, r3, #16
 800660c:	2b00      	cmp	r3, #0
 800660e:	f000 8141 	beq.w	8006894 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006612:	2300      	movs	r3, #0
 8006614:	60bb      	str	r3, [r7, #8]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	60bb      	str	r3, [r7, #8]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	60bb      	str	r3, [r7, #8]
 8006626:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006632:	2b00      	cmp	r3, #0
 8006634:	f000 80b6 	beq.w	80067a4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006644:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006648:	2b00      	cmp	r3, #0
 800664a:	f000 8145 	beq.w	80068d8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006652:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006656:	429a      	cmp	r2, r3
 8006658:	f080 813e 	bcs.w	80068d8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006662:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	2b20      	cmp	r3, #32
 800666c:	f000 8088 	beq.w	8006780 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	330c      	adds	r3, #12
 8006676:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800667a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800667e:	e853 3f00 	ldrex	r3, [r3]
 8006682:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006686:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800668a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800668e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	330c      	adds	r3, #12
 8006698:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800669c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80066a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80066a8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80066ac:	e841 2300 	strex	r3, r2, [r1]
 80066b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80066b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1d9      	bne.n	8006670 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	3314      	adds	r3, #20
 80066c2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066c6:	e853 3f00 	ldrex	r3, [r3]
 80066ca:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80066cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066ce:	f023 0301 	bic.w	r3, r3, #1
 80066d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	3314      	adds	r3, #20
 80066dc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80066e0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80066e4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80066e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80066ec:	e841 2300 	strex	r3, r2, [r1]
 80066f0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80066f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d1e1      	bne.n	80066bc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	3314      	adds	r3, #20
 80066fe:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006700:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006702:	e853 3f00 	ldrex	r3, [r3]
 8006706:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006708:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800670a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800670e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	3314      	adds	r3, #20
 8006718:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800671c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800671e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006720:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006722:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006724:	e841 2300 	strex	r3, r2, [r1]
 8006728:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800672a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800672c:	2b00      	cmp	r3, #0
 800672e:	d1e3      	bne.n	80066f8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2220      	movs	r2, #32
 8006734:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	330c      	adds	r3, #12
 8006744:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006746:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006748:	e853 3f00 	ldrex	r3, [r3]
 800674c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800674e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006750:	f023 0310 	bic.w	r3, r3, #16
 8006754:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	330c      	adds	r3, #12
 800675e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006762:	65ba      	str	r2, [r7, #88]	; 0x58
 8006764:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006766:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006768:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800676a:	e841 2300 	strex	r3, r2, [r1]
 800676e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006770:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006772:	2b00      	cmp	r3, #0
 8006774:	d1e3      	bne.n	800673e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800677a:	4618      	mov	r0, r3
 800677c:	f7fc ffc0 	bl	8003700 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2202      	movs	r2, #2
 8006784:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800678e:	b29b      	uxth	r3, r3
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	b29b      	uxth	r3, r3
 8006794:	4619      	mov	r1, r3
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 f8d1 	bl	800693e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800679c:	e09c      	b.n	80068d8 <HAL_UART_IRQHandler+0x518>
 800679e:	bf00      	nop
 80067a0:	08006e4f 	.word	0x08006e4f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f000 808e 	beq.w	80068dc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80067c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f000 8089 	beq.w	80068dc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	330c      	adds	r3, #12
 80067d0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067d4:	e853 3f00 	ldrex	r3, [r3]
 80067d8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80067da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80067e0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	330c      	adds	r3, #12
 80067ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80067ee:	647a      	str	r2, [r7, #68]	; 0x44
 80067f0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80067f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80067f6:	e841 2300 	strex	r3, r2, [r1]
 80067fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80067fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1e3      	bne.n	80067ca <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	3314      	adds	r3, #20
 8006808:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680c:	e853 3f00 	ldrex	r3, [r3]
 8006810:	623b      	str	r3, [r7, #32]
   return(result);
 8006812:	6a3b      	ldr	r3, [r7, #32]
 8006814:	f023 0301 	bic.w	r3, r3, #1
 8006818:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	3314      	adds	r3, #20
 8006822:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006826:	633a      	str	r2, [r7, #48]	; 0x30
 8006828:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800682c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800682e:	e841 2300 	strex	r3, r2, [r1]
 8006832:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006836:	2b00      	cmp	r3, #0
 8006838:	d1e3      	bne.n	8006802 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2220      	movs	r2, #32
 800683e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	330c      	adds	r3, #12
 800684e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	e853 3f00 	ldrex	r3, [r3]
 8006856:	60fb      	str	r3, [r7, #12]
   return(result);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f023 0310 	bic.w	r3, r3, #16
 800685e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	330c      	adds	r3, #12
 8006868:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800686c:	61fa      	str	r2, [r7, #28]
 800686e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006870:	69b9      	ldr	r1, [r7, #24]
 8006872:	69fa      	ldr	r2, [r7, #28]
 8006874:	e841 2300 	strex	r3, r2, [r1]
 8006878:	617b      	str	r3, [r7, #20]
   return(result);
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d1e3      	bne.n	8006848 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2202      	movs	r2, #2
 8006884:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006886:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800688a:	4619      	mov	r1, r3
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 f856 	bl	800693e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006892:	e023      	b.n	80068dc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800689c:	2b00      	cmp	r3, #0
 800689e:	d009      	beq.n	80068b4 <HAL_UART_IRQHandler+0x4f4>
 80068a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d003      	beq.n	80068b4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f000 fae2 	bl	8006e76 <UART_Transmit_IT>
    return;
 80068b2:	e014      	b.n	80068de <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80068b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d00e      	beq.n	80068de <HAL_UART_IRQHandler+0x51e>
 80068c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d008      	beq.n	80068de <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 fb21 	bl	8006f14 <UART_EndTransmit_IT>
    return;
 80068d2:	e004      	b.n	80068de <HAL_UART_IRQHandler+0x51e>
    return;
 80068d4:	bf00      	nop
 80068d6:	e002      	b.n	80068de <HAL_UART_IRQHandler+0x51e>
      return;
 80068d8:	bf00      	nop
 80068da:	e000      	b.n	80068de <HAL_UART_IRQHandler+0x51e>
      return;
 80068dc:	bf00      	nop
  }
}
 80068de:	37e8      	adds	r7, #232	; 0xe8
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}

080068e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b083      	sub	sp, #12
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80068ec:	bf00      	nop
 80068ee:	370c      	adds	r7, #12
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bc80      	pop	{r7}
 80068f4:	4770      	bx	lr

080068f6 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b083      	sub	sp, #12
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80068fe:	bf00      	nop
 8006900:	370c      	adds	r7, #12
 8006902:	46bd      	mov	sp, r7
 8006904:	bc80      	pop	{r7}
 8006906:	4770      	bx	lr

08006908 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006908:	b480      	push	{r7}
 800690a:	b083      	sub	sp, #12
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006910:	bf00      	nop
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	bc80      	pop	{r7}
 8006918:	4770      	bx	lr

0800691a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800691a:	b480      	push	{r7}
 800691c:	b083      	sub	sp, #12
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006922:	bf00      	nop
 8006924:	370c      	adds	r7, #12
 8006926:	46bd      	mov	sp, r7
 8006928:	bc80      	pop	{r7}
 800692a:	4770      	bx	lr

0800692c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	bc80      	pop	{r7}
 800693c:	4770      	bx	lr

0800693e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800693e:	b480      	push	{r7}
 8006940:	b083      	sub	sp, #12
 8006942:	af00      	add	r7, sp, #0
 8006944:	6078      	str	r0, [r7, #4]
 8006946:	460b      	mov	r3, r1
 8006948:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800694a:	bf00      	nop
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	bc80      	pop	{r7}
 8006952:	4770      	bx	lr

08006954 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b090      	sub	sp, #64	; 0x40
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006960:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f003 0320 	and.w	r3, r3, #32
 800696c:	2b00      	cmp	r3, #0
 800696e:	d137      	bne.n	80069e0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006970:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006972:	2200      	movs	r2, #0
 8006974:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006976:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	3314      	adds	r3, #20
 800697c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800697e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006980:	e853 3f00 	ldrex	r3, [r3]
 8006984:	623b      	str	r3, [r7, #32]
   return(result);
 8006986:	6a3b      	ldr	r3, [r7, #32]
 8006988:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800698c:	63bb      	str	r3, [r7, #56]	; 0x38
 800698e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	3314      	adds	r3, #20
 8006994:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006996:	633a      	str	r2, [r7, #48]	; 0x30
 8006998:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800699c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800699e:	e841 2300 	strex	r3, r2, [r1]
 80069a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80069a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d1e5      	bne.n	8006976 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80069aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	330c      	adds	r3, #12
 80069b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	e853 3f00 	ldrex	r3, [r3]
 80069b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069c0:	637b      	str	r3, [r7, #52]	; 0x34
 80069c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	330c      	adds	r3, #12
 80069c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069ca:	61fa      	str	r2, [r7, #28]
 80069cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ce:	69b9      	ldr	r1, [r7, #24]
 80069d0:	69fa      	ldr	r2, [r7, #28]
 80069d2:	e841 2300 	strex	r3, r2, [r1]
 80069d6:	617b      	str	r3, [r7, #20]
   return(result);
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1e5      	bne.n	80069aa <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80069de:	e002      	b.n	80069e6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80069e0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80069e2:	f7ff ff7f 	bl	80068e4 <HAL_UART_TxCpltCallback>
}
 80069e6:	bf00      	nop
 80069e8:	3740      	adds	r7, #64	; 0x40
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}

080069ee <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80069ee:	b580      	push	{r7, lr}
 80069f0:	b084      	sub	sp, #16
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f7ff ff7a 	bl	80068f6 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a02:	bf00      	nop
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b09c      	sub	sp, #112	; 0x70
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a16:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f003 0320 	and.w	r3, r3, #32
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d172      	bne.n	8006b0c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a28:	2200      	movs	r2, #0
 8006a2a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	330c      	adds	r3, #12
 8006a32:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a36:	e853 3f00 	ldrex	r3, [r3]
 8006a3a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006a3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a42:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	330c      	adds	r3, #12
 8006a4a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006a4c:	65ba      	str	r2, [r7, #88]	; 0x58
 8006a4e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a50:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006a52:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006a54:	e841 2300 	strex	r3, r2, [r1]
 8006a58:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006a5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d1e5      	bne.n	8006a2c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	3314      	adds	r3, #20
 8006a66:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a6a:	e853 3f00 	ldrex	r3, [r3]
 8006a6e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a72:	f023 0301 	bic.w	r3, r3, #1
 8006a76:	667b      	str	r3, [r7, #100]	; 0x64
 8006a78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	3314      	adds	r3, #20
 8006a7e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006a80:	647a      	str	r2, [r7, #68]	; 0x44
 8006a82:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a84:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006a86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a88:	e841 2300 	strex	r3, r2, [r1]
 8006a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006a8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d1e5      	bne.n	8006a60 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	3314      	adds	r3, #20
 8006a9a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9e:	e853 3f00 	ldrex	r3, [r3]
 8006aa2:	623b      	str	r3, [r7, #32]
   return(result);
 8006aa4:	6a3b      	ldr	r3, [r7, #32]
 8006aa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006aaa:	663b      	str	r3, [r7, #96]	; 0x60
 8006aac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	3314      	adds	r3, #20
 8006ab2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006ab4:	633a      	str	r2, [r7, #48]	; 0x30
 8006ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006aba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006abc:	e841 2300 	strex	r3, r2, [r1]
 8006ac0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d1e5      	bne.n	8006a94 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ac8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006aca:	2220      	movs	r2, #32
 8006acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ad0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d119      	bne.n	8006b0c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ad8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	330c      	adds	r3, #12
 8006ade:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	e853 3f00 	ldrex	r3, [r3]
 8006ae6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f023 0310 	bic.w	r3, r3, #16
 8006aee:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006af0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	330c      	adds	r3, #12
 8006af6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006af8:	61fa      	str	r2, [r7, #28]
 8006afa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afc:	69b9      	ldr	r1, [r7, #24]
 8006afe:	69fa      	ldr	r2, [r7, #28]
 8006b00:	e841 2300 	strex	r3, r2, [r1]
 8006b04:	617b      	str	r3, [r7, #20]
   return(result);
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1e5      	bne.n	8006ad8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b0e:	2200      	movs	r2, #0
 8006b10:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d106      	bne.n	8006b28 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b1c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006b22:	f7ff ff0c 	bl	800693e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b26:	e002      	b.n	8006b2e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006b28:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006b2a:	f7ff feed 	bl	8006908 <HAL_UART_RxCpltCallback>
}
 8006b2e:	bf00      	nop
 8006b30:	3770      	adds	r7, #112	; 0x70
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b36:	b580      	push	{r7, lr}
 8006b38:	b084      	sub	sp, #16
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2201      	movs	r2, #1
 8006b48:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d108      	bne.n	8006b64 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b56:	085b      	lsrs	r3, r3, #1
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	68f8      	ldr	r0, [r7, #12]
 8006b5e:	f7ff feee 	bl	800693e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b62:	e002      	b.n	8006b6a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006b64:	68f8      	ldr	r0, [r7, #12]
 8006b66:	f7ff fed8 	bl	800691a <HAL_UART_RxHalfCpltCallback>
}
 8006b6a:	bf00      	nop
 8006b6c:	3710      	adds	r7, #16
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}

08006b72 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b72:	b580      	push	{r7, lr}
 8006b74:	b084      	sub	sp, #16
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b82:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	695b      	ldr	r3, [r3, #20]
 8006b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	bf14      	ite	ne
 8006b92:	2301      	movne	r3, #1
 8006b94:	2300      	moveq	r3, #0
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	2b21      	cmp	r3, #33	; 0x21
 8006ba4:	d108      	bne.n	8006bb8 <UART_DMAError+0x46>
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d005      	beq.n	8006bb8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006bb2:	68b8      	ldr	r0, [r7, #8]
 8006bb4:	f000 f8c2 	bl	8006d3c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	695b      	ldr	r3, [r3, #20]
 8006bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	bf14      	ite	ne
 8006bc6:	2301      	movne	r3, #1
 8006bc8:	2300      	moveq	r3, #0
 8006bca:	b2db      	uxtb	r3, r3
 8006bcc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	2b22      	cmp	r3, #34	; 0x22
 8006bd8:	d108      	bne.n	8006bec <UART_DMAError+0x7a>
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d005      	beq.n	8006bec <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	2200      	movs	r2, #0
 8006be4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006be6:	68b8      	ldr	r0, [r7, #8]
 8006be8:	f000 f8cf 	bl	8006d8a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bf0:	f043 0210 	orr.w	r2, r3, #16
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bf8:	68b8      	ldr	r0, [r7, #8]
 8006bfa:	f7ff fe97 	bl	800692c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bfe:	bf00      	nop
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
	...

08006c08 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b098      	sub	sp, #96	; 0x60
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	4613      	mov	r3, r2
 8006c14:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006c16:	68ba      	ldr	r2, [r7, #8]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	88fa      	ldrh	r2, [r7, #6]
 8006c20:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2200      	movs	r2, #0
 8006c26:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2222      	movs	r2, #34	; 0x22
 8006c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c34:	4a3e      	ldr	r2, [pc, #248]	; (8006d30 <UART_Start_Receive_DMA+0x128>)
 8006c36:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c3c:	4a3d      	ldr	r2, [pc, #244]	; (8006d34 <UART_Start_Receive_DMA+0x12c>)
 8006c3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c44:	4a3c      	ldr	r2, [pc, #240]	; (8006d38 <UART_Start_Receive_DMA+0x130>)
 8006c46:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006c50:	f107 0308 	add.w	r3, r7, #8
 8006c54:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	3304      	adds	r3, #4
 8006c60:	4619      	mov	r1, r3
 8006c62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	88fb      	ldrh	r3, [r7, #6]
 8006c68:	f7fc fcea 	bl	8003640 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	613b      	str	r3, [r7, #16]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	613b      	str	r3, [r7, #16]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	613b      	str	r3, [r7, #16]
 8006c80:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	691b      	ldr	r3, [r3, #16]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d019      	beq.n	8006cbe <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	330c      	adds	r3, #12
 8006c90:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c94:	e853 3f00 	ldrex	r3, [r3]
 8006c98:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ca0:	65bb      	str	r3, [r7, #88]	; 0x58
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	330c      	adds	r3, #12
 8006ca8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006caa:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006cac:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cae:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006cb0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006cb2:	e841 2300 	strex	r3, r2, [r1]
 8006cb6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006cb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1e5      	bne.n	8006c8a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	3314      	adds	r3, #20
 8006cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cc8:	e853 3f00 	ldrex	r3, [r3]
 8006ccc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cd0:	f043 0301 	orr.w	r3, r3, #1
 8006cd4:	657b      	str	r3, [r7, #84]	; 0x54
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	3314      	adds	r3, #20
 8006cdc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006cde:	63ba      	str	r2, [r7, #56]	; 0x38
 8006ce0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006ce4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ce6:	e841 2300 	strex	r3, r2, [r1]
 8006cea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1e5      	bne.n	8006cbe <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	3314      	adds	r3, #20
 8006cf8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	e853 3f00 	ldrex	r3, [r3]
 8006d00:	617b      	str	r3, [r7, #20]
   return(result);
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d08:	653b      	str	r3, [r7, #80]	; 0x50
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	3314      	adds	r3, #20
 8006d10:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006d12:	627a      	str	r2, [r7, #36]	; 0x24
 8006d14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d16:	6a39      	ldr	r1, [r7, #32]
 8006d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d1a:	e841 2300 	strex	r3, r2, [r1]
 8006d1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d20:	69fb      	ldr	r3, [r7, #28]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d1e5      	bne.n	8006cf2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006d26:	2300      	movs	r3, #0
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3760      	adds	r7, #96	; 0x60
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}
 8006d30:	08006a0b 	.word	0x08006a0b
 8006d34:	08006b37 	.word	0x08006b37
 8006d38:	08006b73 	.word	0x08006b73

08006d3c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b089      	sub	sp, #36	; 0x24
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	330c      	adds	r3, #12
 8006d4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	e853 3f00 	ldrex	r3, [r3]
 8006d52:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006d5a:	61fb      	str	r3, [r7, #28]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	330c      	adds	r3, #12
 8006d62:	69fa      	ldr	r2, [r7, #28]
 8006d64:	61ba      	str	r2, [r7, #24]
 8006d66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d68:	6979      	ldr	r1, [r7, #20]
 8006d6a:	69ba      	ldr	r2, [r7, #24]
 8006d6c:	e841 2300 	strex	r3, r2, [r1]
 8006d70:	613b      	str	r3, [r7, #16]
   return(result);
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1e5      	bne.n	8006d44 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2220      	movs	r2, #32
 8006d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8006d80:	bf00      	nop
 8006d82:	3724      	adds	r7, #36	; 0x24
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bc80      	pop	{r7}
 8006d88:	4770      	bx	lr

08006d8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d8a:	b480      	push	{r7}
 8006d8c:	b095      	sub	sp, #84	; 0x54
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	330c      	adds	r3, #12
 8006d98:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d9c:	e853 3f00 	ldrex	r3, [r3]
 8006da0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006da8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	330c      	adds	r3, #12
 8006db0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006db2:	643a      	str	r2, [r7, #64]	; 0x40
 8006db4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006db8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006dba:	e841 2300 	strex	r3, r2, [r1]
 8006dbe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d1e5      	bne.n	8006d92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	3314      	adds	r3, #20
 8006dcc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dce:	6a3b      	ldr	r3, [r7, #32]
 8006dd0:	e853 3f00 	ldrex	r3, [r3]
 8006dd4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	f023 0301 	bic.w	r3, r3, #1
 8006ddc:	64bb      	str	r3, [r7, #72]	; 0x48
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	3314      	adds	r3, #20
 8006de4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006de6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006de8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006dec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006dee:	e841 2300 	strex	r3, r2, [r1]
 8006df2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1e5      	bne.n	8006dc6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d119      	bne.n	8006e36 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	330c      	adds	r3, #12
 8006e08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	e853 3f00 	ldrex	r3, [r3]
 8006e10:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	f023 0310 	bic.w	r3, r3, #16
 8006e18:	647b      	str	r3, [r7, #68]	; 0x44
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	330c      	adds	r3, #12
 8006e20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e22:	61ba      	str	r2, [r7, #24]
 8006e24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e26:	6979      	ldr	r1, [r7, #20]
 8006e28:	69ba      	ldr	r2, [r7, #24]
 8006e2a:	e841 2300 	strex	r3, r2, [r1]
 8006e2e:	613b      	str	r3, [r7, #16]
   return(result);
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d1e5      	bne.n	8006e02 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2220      	movs	r2, #32
 8006e3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006e44:	bf00      	nop
 8006e46:	3754      	adds	r7, #84	; 0x54
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bc80      	pop	{r7}
 8006e4c:	4770      	bx	lr

08006e4e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e4e:	b580      	push	{r7, lr}
 8006e50:	b084      	sub	sp, #16
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2200      	movs	r2, #0
 8006e66:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e68:	68f8      	ldr	r0, [r7, #12]
 8006e6a:	f7ff fd5f 	bl	800692c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e6e:	bf00      	nop
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}

08006e76 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006e76:	b480      	push	{r7}
 8006e78:	b085      	sub	sp, #20
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	2b21      	cmp	r3, #33	; 0x21
 8006e88:	d13e      	bne.n	8006f08 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e92:	d114      	bne.n	8006ebe <UART_Transmit_IT+0x48>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d110      	bne.n	8006ebe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6a1b      	ldr	r3, [r3, #32]
 8006ea0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	881b      	ldrh	r3, [r3, #0]
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006eb0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a1b      	ldr	r3, [r3, #32]
 8006eb6:	1c9a      	adds	r2, r3, #2
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	621a      	str	r2, [r3, #32]
 8006ebc:	e008      	b.n	8006ed0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	1c59      	adds	r1, r3, #1
 8006ec4:	687a      	ldr	r2, [r7, #4]
 8006ec6:	6211      	str	r1, [r2, #32]
 8006ec8:	781a      	ldrb	r2, [r3, #0]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	4619      	mov	r1, r3
 8006ede:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d10f      	bne.n	8006f04 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68da      	ldr	r2, [r3, #12]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ef2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68da      	ldr	r2, [r3, #12]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f02:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f04:	2300      	movs	r3, #0
 8006f06:	e000      	b.n	8006f0a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006f08:	2302      	movs	r3, #2
  }
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3714      	adds	r7, #20
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bc80      	pop	{r7}
 8006f12:	4770      	bx	lr

08006f14 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b082      	sub	sp, #8
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	68da      	ldr	r2, [r3, #12]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f2a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2220      	movs	r2, #32
 8006f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f7ff fcd5 	bl	80068e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006f3a:	2300      	movs	r3, #0
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3708      	adds	r7, #8
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b08c      	sub	sp, #48	; 0x30
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	2b22      	cmp	r3, #34	; 0x22
 8006f56:	f040 80ae 	bne.w	80070b6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f62:	d117      	bne.n	8006f94 <UART_Receive_IT+0x50>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	691b      	ldr	r3, [r3, #16]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d113      	bne.n	8006f94 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f74:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f82:	b29a      	uxth	r2, r3
 8006f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f86:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f8c:	1c9a      	adds	r2, r3, #2
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	629a      	str	r2, [r3, #40]	; 0x28
 8006f92:	e026      	b.n	8006fe2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f98:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fa6:	d007      	beq.n	8006fb8 <UART_Receive_IT+0x74>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d10a      	bne.n	8006fc6 <UART_Receive_IT+0x82>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	691b      	ldr	r3, [r3, #16]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d106      	bne.n	8006fc6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	b2da      	uxtb	r2, r3
 8006fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fc2:	701a      	strb	r2, [r3, #0]
 8006fc4:	e008      	b.n	8006fd8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fd2:	b2da      	uxtb	r2, r3
 8006fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fd6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fdc:	1c5a      	adds	r2, r3, #1
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	4619      	mov	r1, r3
 8006ff0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d15d      	bne.n	80070b2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	68da      	ldr	r2, [r3, #12]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f022 0220 	bic.w	r2, r2, #32
 8007004:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68da      	ldr	r2, [r3, #12]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007014:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	695a      	ldr	r2, [r3, #20]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f022 0201 	bic.w	r2, r2, #1
 8007024:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2220      	movs	r2, #32
 800702a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007038:	2b01      	cmp	r3, #1
 800703a:	d135      	bne.n	80070a8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2200      	movs	r2, #0
 8007040:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	330c      	adds	r3, #12
 8007048:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	e853 3f00 	ldrex	r3, [r3]
 8007050:	613b      	str	r3, [r7, #16]
   return(result);
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	f023 0310 	bic.w	r3, r3, #16
 8007058:	627b      	str	r3, [r7, #36]	; 0x24
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	330c      	adds	r3, #12
 8007060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007062:	623a      	str	r2, [r7, #32]
 8007064:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007066:	69f9      	ldr	r1, [r7, #28]
 8007068:	6a3a      	ldr	r2, [r7, #32]
 800706a:	e841 2300 	strex	r3, r2, [r1]
 800706e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007070:	69bb      	ldr	r3, [r7, #24]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d1e5      	bne.n	8007042 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f003 0310 	and.w	r3, r3, #16
 8007080:	2b10      	cmp	r3, #16
 8007082:	d10a      	bne.n	800709a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007084:	2300      	movs	r3, #0
 8007086:	60fb      	str	r3, [r7, #12]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	60fb      	str	r3, [r7, #12]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	60fb      	str	r3, [r7, #12]
 8007098:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800709e:	4619      	mov	r1, r3
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	f7ff fc4c 	bl	800693e <HAL_UARTEx_RxEventCallback>
 80070a6:	e002      	b.n	80070ae <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f7ff fc2d 	bl	8006908 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80070ae:	2300      	movs	r3, #0
 80070b0:	e002      	b.n	80070b8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80070b2:	2300      	movs	r3, #0
 80070b4:	e000      	b.n	80070b8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80070b6:	2302      	movs	r3, #2
  }
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3730      	adds	r7, #48	; 0x30
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}

080070c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	691b      	ldr	r3, [r3, #16]
 80070ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68da      	ldr	r2, [r3, #12]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	430a      	orrs	r2, r1
 80070dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	689a      	ldr	r2, [r3, #8]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	431a      	orrs	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	695b      	ldr	r3, [r3, #20]
 80070ec:	4313      	orrs	r3, r2
 80070ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80070fa:	f023 030c 	bic.w	r3, r3, #12
 80070fe:	687a      	ldr	r2, [r7, #4]
 8007100:	6812      	ldr	r2, [r2, #0]
 8007102:	68b9      	ldr	r1, [r7, #8]
 8007104:	430b      	orrs	r3, r1
 8007106:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	695b      	ldr	r3, [r3, #20]
 800710e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	699a      	ldr	r2, [r3, #24]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	430a      	orrs	r2, r1
 800711c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a2c      	ldr	r2, [pc, #176]	; (80071d4 <UART_SetConfig+0x114>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d103      	bne.n	8007130 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007128:	f7fd fa86 	bl	8004638 <HAL_RCC_GetPCLK2Freq>
 800712c:	60f8      	str	r0, [r7, #12]
 800712e:	e002      	b.n	8007136 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007130:	f7fd fa6e 	bl	8004610 <HAL_RCC_GetPCLK1Freq>
 8007134:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007136:	68fa      	ldr	r2, [r7, #12]
 8007138:	4613      	mov	r3, r2
 800713a:	009b      	lsls	r3, r3, #2
 800713c:	4413      	add	r3, r2
 800713e:	009a      	lsls	r2, r3, #2
 8007140:	441a      	add	r2, r3
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	fbb2 f3f3 	udiv	r3, r2, r3
 800714c:	4a22      	ldr	r2, [pc, #136]	; (80071d8 <UART_SetConfig+0x118>)
 800714e:	fba2 2303 	umull	r2, r3, r2, r3
 8007152:	095b      	lsrs	r3, r3, #5
 8007154:	0119      	lsls	r1, r3, #4
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	4613      	mov	r3, r2
 800715a:	009b      	lsls	r3, r3, #2
 800715c:	4413      	add	r3, r2
 800715e:	009a      	lsls	r2, r3, #2
 8007160:	441a      	add	r2, r3
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	fbb2 f2f3 	udiv	r2, r2, r3
 800716c:	4b1a      	ldr	r3, [pc, #104]	; (80071d8 <UART_SetConfig+0x118>)
 800716e:	fba3 0302 	umull	r0, r3, r3, r2
 8007172:	095b      	lsrs	r3, r3, #5
 8007174:	2064      	movs	r0, #100	; 0x64
 8007176:	fb00 f303 	mul.w	r3, r0, r3
 800717a:	1ad3      	subs	r3, r2, r3
 800717c:	011b      	lsls	r3, r3, #4
 800717e:	3332      	adds	r3, #50	; 0x32
 8007180:	4a15      	ldr	r2, [pc, #84]	; (80071d8 <UART_SetConfig+0x118>)
 8007182:	fba2 2303 	umull	r2, r3, r2, r3
 8007186:	095b      	lsrs	r3, r3, #5
 8007188:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800718c:	4419      	add	r1, r3
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	4613      	mov	r3, r2
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	4413      	add	r3, r2
 8007196:	009a      	lsls	r2, r3, #2
 8007198:	441a      	add	r2, r3
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	009b      	lsls	r3, r3, #2
 80071a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80071a4:	4b0c      	ldr	r3, [pc, #48]	; (80071d8 <UART_SetConfig+0x118>)
 80071a6:	fba3 0302 	umull	r0, r3, r3, r2
 80071aa:	095b      	lsrs	r3, r3, #5
 80071ac:	2064      	movs	r0, #100	; 0x64
 80071ae:	fb00 f303 	mul.w	r3, r0, r3
 80071b2:	1ad3      	subs	r3, r2, r3
 80071b4:	011b      	lsls	r3, r3, #4
 80071b6:	3332      	adds	r3, #50	; 0x32
 80071b8:	4a07      	ldr	r2, [pc, #28]	; (80071d8 <UART_SetConfig+0x118>)
 80071ba:	fba2 2303 	umull	r2, r3, r2, r3
 80071be:	095b      	lsrs	r3, r3, #5
 80071c0:	f003 020f 	and.w	r2, r3, #15
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	440a      	add	r2, r1
 80071ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80071cc:	bf00      	nop
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}
 80071d4:	40013800 	.word	0x40013800
 80071d8:	51eb851f 	.word	0x51eb851f

080071dc <atoff>:
 80071dc:	2100      	movs	r1, #0
 80071de:	f000 bebb 	b.w	8007f58 <strtof>
	...

080071e4 <std>:
 80071e4:	2300      	movs	r3, #0
 80071e6:	b510      	push	{r4, lr}
 80071e8:	4604      	mov	r4, r0
 80071ea:	e9c0 3300 	strd	r3, r3, [r0]
 80071ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071f2:	6083      	str	r3, [r0, #8]
 80071f4:	8181      	strh	r1, [r0, #12]
 80071f6:	6643      	str	r3, [r0, #100]	; 0x64
 80071f8:	81c2      	strh	r2, [r0, #14]
 80071fa:	6183      	str	r3, [r0, #24]
 80071fc:	4619      	mov	r1, r3
 80071fe:	2208      	movs	r2, #8
 8007200:	305c      	adds	r0, #92	; 0x5c
 8007202:	f000 ff31 	bl	8008068 <memset>
 8007206:	4b0d      	ldr	r3, [pc, #52]	; (800723c <std+0x58>)
 8007208:	6224      	str	r4, [r4, #32]
 800720a:	6263      	str	r3, [r4, #36]	; 0x24
 800720c:	4b0c      	ldr	r3, [pc, #48]	; (8007240 <std+0x5c>)
 800720e:	62a3      	str	r3, [r4, #40]	; 0x28
 8007210:	4b0c      	ldr	r3, [pc, #48]	; (8007244 <std+0x60>)
 8007212:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007214:	4b0c      	ldr	r3, [pc, #48]	; (8007248 <std+0x64>)
 8007216:	6323      	str	r3, [r4, #48]	; 0x30
 8007218:	4b0c      	ldr	r3, [pc, #48]	; (800724c <std+0x68>)
 800721a:	429c      	cmp	r4, r3
 800721c:	d006      	beq.n	800722c <std+0x48>
 800721e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007222:	4294      	cmp	r4, r2
 8007224:	d002      	beq.n	800722c <std+0x48>
 8007226:	33d0      	adds	r3, #208	; 0xd0
 8007228:	429c      	cmp	r4, r3
 800722a:	d105      	bne.n	8007238 <std+0x54>
 800722c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007234:	f000 bf4a 	b.w	80080cc <__retarget_lock_init_recursive>
 8007238:	bd10      	pop	{r4, pc}
 800723a:	bf00      	nop
 800723c:	080093c1 	.word	0x080093c1
 8007240:	080093e3 	.word	0x080093e3
 8007244:	0800941b 	.word	0x0800941b
 8007248:	0800943f 	.word	0x0800943f
 800724c:	200004f8 	.word	0x200004f8

08007250 <stdio_exit_handler>:
 8007250:	4a02      	ldr	r2, [pc, #8]	; (800725c <stdio_exit_handler+0xc>)
 8007252:	4903      	ldr	r1, [pc, #12]	; (8007260 <stdio_exit_handler+0x10>)
 8007254:	4803      	ldr	r0, [pc, #12]	; (8007264 <stdio_exit_handler+0x14>)
 8007256:	f000 bed7 	b.w	8008008 <_fwalk_sglue>
 800725a:	bf00      	nop
 800725c:	20000014 	.word	0x20000014
 8007260:	08008a21 	.word	0x08008a21
 8007264:	2000018c 	.word	0x2000018c

08007268 <cleanup_stdio>:
 8007268:	6841      	ldr	r1, [r0, #4]
 800726a:	4b0c      	ldr	r3, [pc, #48]	; (800729c <cleanup_stdio+0x34>)
 800726c:	b510      	push	{r4, lr}
 800726e:	4299      	cmp	r1, r3
 8007270:	4604      	mov	r4, r0
 8007272:	d001      	beq.n	8007278 <cleanup_stdio+0x10>
 8007274:	f001 fbd4 	bl	8008a20 <_fflush_r>
 8007278:	68a1      	ldr	r1, [r4, #8]
 800727a:	4b09      	ldr	r3, [pc, #36]	; (80072a0 <cleanup_stdio+0x38>)
 800727c:	4299      	cmp	r1, r3
 800727e:	d002      	beq.n	8007286 <cleanup_stdio+0x1e>
 8007280:	4620      	mov	r0, r4
 8007282:	f001 fbcd 	bl	8008a20 <_fflush_r>
 8007286:	68e1      	ldr	r1, [r4, #12]
 8007288:	4b06      	ldr	r3, [pc, #24]	; (80072a4 <cleanup_stdio+0x3c>)
 800728a:	4299      	cmp	r1, r3
 800728c:	d004      	beq.n	8007298 <cleanup_stdio+0x30>
 800728e:	4620      	mov	r0, r4
 8007290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007294:	f001 bbc4 	b.w	8008a20 <_fflush_r>
 8007298:	bd10      	pop	{r4, pc}
 800729a:	bf00      	nop
 800729c:	200004f8 	.word	0x200004f8
 80072a0:	20000560 	.word	0x20000560
 80072a4:	200005c8 	.word	0x200005c8

080072a8 <global_stdio_init.part.0>:
 80072a8:	b510      	push	{r4, lr}
 80072aa:	4b0b      	ldr	r3, [pc, #44]	; (80072d8 <global_stdio_init.part.0+0x30>)
 80072ac:	4c0b      	ldr	r4, [pc, #44]	; (80072dc <global_stdio_init.part.0+0x34>)
 80072ae:	4a0c      	ldr	r2, [pc, #48]	; (80072e0 <global_stdio_init.part.0+0x38>)
 80072b0:	4620      	mov	r0, r4
 80072b2:	601a      	str	r2, [r3, #0]
 80072b4:	2104      	movs	r1, #4
 80072b6:	2200      	movs	r2, #0
 80072b8:	f7ff ff94 	bl	80071e4 <std>
 80072bc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80072c0:	2201      	movs	r2, #1
 80072c2:	2109      	movs	r1, #9
 80072c4:	f7ff ff8e 	bl	80071e4 <std>
 80072c8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80072cc:	2202      	movs	r2, #2
 80072ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072d2:	2112      	movs	r1, #18
 80072d4:	f7ff bf86 	b.w	80071e4 <std>
 80072d8:	20000630 	.word	0x20000630
 80072dc:	200004f8 	.word	0x200004f8
 80072e0:	08007251 	.word	0x08007251

080072e4 <__sfp_lock_acquire>:
 80072e4:	4801      	ldr	r0, [pc, #4]	; (80072ec <__sfp_lock_acquire+0x8>)
 80072e6:	f000 bef2 	b.w	80080ce <__retarget_lock_acquire_recursive>
 80072ea:	bf00      	nop
 80072ec:	20000635 	.word	0x20000635

080072f0 <__sfp_lock_release>:
 80072f0:	4801      	ldr	r0, [pc, #4]	; (80072f8 <__sfp_lock_release+0x8>)
 80072f2:	f000 beed 	b.w	80080d0 <__retarget_lock_release_recursive>
 80072f6:	bf00      	nop
 80072f8:	20000635 	.word	0x20000635

080072fc <__sinit>:
 80072fc:	b510      	push	{r4, lr}
 80072fe:	4604      	mov	r4, r0
 8007300:	f7ff fff0 	bl	80072e4 <__sfp_lock_acquire>
 8007304:	6a23      	ldr	r3, [r4, #32]
 8007306:	b11b      	cbz	r3, 8007310 <__sinit+0x14>
 8007308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800730c:	f7ff bff0 	b.w	80072f0 <__sfp_lock_release>
 8007310:	4b04      	ldr	r3, [pc, #16]	; (8007324 <__sinit+0x28>)
 8007312:	6223      	str	r3, [r4, #32]
 8007314:	4b04      	ldr	r3, [pc, #16]	; (8007328 <__sinit+0x2c>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1f5      	bne.n	8007308 <__sinit+0xc>
 800731c:	f7ff ffc4 	bl	80072a8 <global_stdio_init.part.0>
 8007320:	e7f2      	b.n	8007308 <__sinit+0xc>
 8007322:	bf00      	nop
 8007324:	08007269 	.word	0x08007269
 8007328:	20000630 	.word	0x20000630

0800732c <sulp>:
 800732c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007330:	460f      	mov	r7, r1
 8007332:	4690      	mov	r8, r2
 8007334:	f001 ff14 	bl	8009160 <__ulp>
 8007338:	4604      	mov	r4, r0
 800733a:	460d      	mov	r5, r1
 800733c:	f1b8 0f00 	cmp.w	r8, #0
 8007340:	d011      	beq.n	8007366 <sulp+0x3a>
 8007342:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007346:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800734a:	2b00      	cmp	r3, #0
 800734c:	dd0b      	ble.n	8007366 <sulp+0x3a>
 800734e:	2400      	movs	r4, #0
 8007350:	051b      	lsls	r3, r3, #20
 8007352:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007356:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800735a:	4622      	mov	r2, r4
 800735c:	462b      	mov	r3, r5
 800735e:	f7f9 f8b3 	bl	80004c8 <__aeabi_dmul>
 8007362:	4604      	mov	r4, r0
 8007364:	460d      	mov	r5, r1
 8007366:	4620      	mov	r0, r4
 8007368:	4629      	mov	r1, r5
 800736a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007370 <_strtod_l>:
 8007370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007374:	b09f      	sub	sp, #124	; 0x7c
 8007376:	9217      	str	r2, [sp, #92]	; 0x5c
 8007378:	2200      	movs	r2, #0
 800737a:	4604      	mov	r4, r0
 800737c:	921a      	str	r2, [sp, #104]	; 0x68
 800737e:	460d      	mov	r5, r1
 8007380:	f04f 0800 	mov.w	r8, #0
 8007384:	f04f 0900 	mov.w	r9, #0
 8007388:	460a      	mov	r2, r1
 800738a:	9219      	str	r2, [sp, #100]	; 0x64
 800738c:	7811      	ldrb	r1, [r2, #0]
 800738e:	292b      	cmp	r1, #43	; 0x2b
 8007390:	d04a      	beq.n	8007428 <_strtod_l+0xb8>
 8007392:	d838      	bhi.n	8007406 <_strtod_l+0x96>
 8007394:	290d      	cmp	r1, #13
 8007396:	d832      	bhi.n	80073fe <_strtod_l+0x8e>
 8007398:	2908      	cmp	r1, #8
 800739a:	d832      	bhi.n	8007402 <_strtod_l+0x92>
 800739c:	2900      	cmp	r1, #0
 800739e:	d03b      	beq.n	8007418 <_strtod_l+0xa8>
 80073a0:	2200      	movs	r2, #0
 80073a2:	920e      	str	r2, [sp, #56]	; 0x38
 80073a4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80073a6:	7832      	ldrb	r2, [r6, #0]
 80073a8:	2a30      	cmp	r2, #48	; 0x30
 80073aa:	f040 80b2 	bne.w	8007512 <_strtod_l+0x1a2>
 80073ae:	7872      	ldrb	r2, [r6, #1]
 80073b0:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80073b4:	2a58      	cmp	r2, #88	; 0x58
 80073b6:	d16e      	bne.n	8007496 <_strtod_l+0x126>
 80073b8:	9302      	str	r3, [sp, #8]
 80073ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073bc:	4620      	mov	r0, r4
 80073be:	9301      	str	r3, [sp, #4]
 80073c0:	ab1a      	add	r3, sp, #104	; 0x68
 80073c2:	9300      	str	r3, [sp, #0]
 80073c4:	4a8c      	ldr	r2, [pc, #560]	; (80075f8 <_strtod_l+0x288>)
 80073c6:	ab1b      	add	r3, sp, #108	; 0x6c
 80073c8:	a919      	add	r1, sp, #100	; 0x64
 80073ca:	f000 ff03 	bl	80081d4 <__gethex>
 80073ce:	f010 070f 	ands.w	r7, r0, #15
 80073d2:	4605      	mov	r5, r0
 80073d4:	d005      	beq.n	80073e2 <_strtod_l+0x72>
 80073d6:	2f06      	cmp	r7, #6
 80073d8:	d128      	bne.n	800742c <_strtod_l+0xbc>
 80073da:	2300      	movs	r3, #0
 80073dc:	3601      	adds	r6, #1
 80073de:	9619      	str	r6, [sp, #100]	; 0x64
 80073e0:	930e      	str	r3, [sp, #56]	; 0x38
 80073e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f040 85a0 	bne.w	8007f2a <_strtod_l+0xbba>
 80073ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073ec:	b1cb      	cbz	r3, 8007422 <_strtod_l+0xb2>
 80073ee:	4642      	mov	r2, r8
 80073f0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80073f4:	4610      	mov	r0, r2
 80073f6:	4619      	mov	r1, r3
 80073f8:	b01f      	add	sp, #124	; 0x7c
 80073fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073fe:	2920      	cmp	r1, #32
 8007400:	d1ce      	bne.n	80073a0 <_strtod_l+0x30>
 8007402:	3201      	adds	r2, #1
 8007404:	e7c1      	b.n	800738a <_strtod_l+0x1a>
 8007406:	292d      	cmp	r1, #45	; 0x2d
 8007408:	d1ca      	bne.n	80073a0 <_strtod_l+0x30>
 800740a:	2101      	movs	r1, #1
 800740c:	910e      	str	r1, [sp, #56]	; 0x38
 800740e:	1c51      	adds	r1, r2, #1
 8007410:	9119      	str	r1, [sp, #100]	; 0x64
 8007412:	7852      	ldrb	r2, [r2, #1]
 8007414:	2a00      	cmp	r2, #0
 8007416:	d1c5      	bne.n	80073a4 <_strtod_l+0x34>
 8007418:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800741a:	9519      	str	r5, [sp, #100]	; 0x64
 800741c:	2b00      	cmp	r3, #0
 800741e:	f040 8582 	bne.w	8007f26 <_strtod_l+0xbb6>
 8007422:	4642      	mov	r2, r8
 8007424:	464b      	mov	r3, r9
 8007426:	e7e5      	b.n	80073f4 <_strtod_l+0x84>
 8007428:	2100      	movs	r1, #0
 800742a:	e7ef      	b.n	800740c <_strtod_l+0x9c>
 800742c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800742e:	b13a      	cbz	r2, 8007440 <_strtod_l+0xd0>
 8007430:	2135      	movs	r1, #53	; 0x35
 8007432:	a81c      	add	r0, sp, #112	; 0x70
 8007434:	f001 ff80 	bl	8009338 <__copybits>
 8007438:	4620      	mov	r0, r4
 800743a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800743c:	f001 fb64 	bl	8008b08 <_Bfree>
 8007440:	3f01      	subs	r7, #1
 8007442:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007444:	2f04      	cmp	r7, #4
 8007446:	d806      	bhi.n	8007456 <_strtod_l+0xe6>
 8007448:	e8df f007 	tbb	[pc, r7]
 800744c:	201d0314 	.word	0x201d0314
 8007450:	14          	.byte	0x14
 8007451:	00          	.byte	0x00
 8007452:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8007456:	05e9      	lsls	r1, r5, #23
 8007458:	bf48      	it	mi
 800745a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800745e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007462:	0d1b      	lsrs	r3, r3, #20
 8007464:	051b      	lsls	r3, r3, #20
 8007466:	2b00      	cmp	r3, #0
 8007468:	d1bb      	bne.n	80073e2 <_strtod_l+0x72>
 800746a:	f000 fe05 	bl	8008078 <__errno>
 800746e:	2322      	movs	r3, #34	; 0x22
 8007470:	6003      	str	r3, [r0, #0]
 8007472:	e7b6      	b.n	80073e2 <_strtod_l+0x72>
 8007474:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007478:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800747c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007480:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007484:	e7e7      	b.n	8007456 <_strtod_l+0xe6>
 8007486:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80075fc <_strtod_l+0x28c>
 800748a:	e7e4      	b.n	8007456 <_strtod_l+0xe6>
 800748c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007490:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007494:	e7df      	b.n	8007456 <_strtod_l+0xe6>
 8007496:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007498:	1c5a      	adds	r2, r3, #1
 800749a:	9219      	str	r2, [sp, #100]	; 0x64
 800749c:	785b      	ldrb	r3, [r3, #1]
 800749e:	2b30      	cmp	r3, #48	; 0x30
 80074a0:	d0f9      	beq.n	8007496 <_strtod_l+0x126>
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d09d      	beq.n	80073e2 <_strtod_l+0x72>
 80074a6:	2301      	movs	r3, #1
 80074a8:	f04f 0a00 	mov.w	sl, #0
 80074ac:	220a      	movs	r2, #10
 80074ae:	46d3      	mov	fp, sl
 80074b0:	9305      	str	r3, [sp, #20]
 80074b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80074b4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80074b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80074ba:	9819      	ldr	r0, [sp, #100]	; 0x64
 80074bc:	7806      	ldrb	r6, [r0, #0]
 80074be:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80074c2:	b2d9      	uxtb	r1, r3
 80074c4:	2909      	cmp	r1, #9
 80074c6:	d926      	bls.n	8007516 <_strtod_l+0x1a6>
 80074c8:	2201      	movs	r2, #1
 80074ca:	494d      	ldr	r1, [pc, #308]	; (8007600 <_strtod_l+0x290>)
 80074cc:	f000 fdba 	bl	8008044 <strncmp>
 80074d0:	2800      	cmp	r0, #0
 80074d2:	d030      	beq.n	8007536 <_strtod_l+0x1c6>
 80074d4:	2000      	movs	r0, #0
 80074d6:	4632      	mov	r2, r6
 80074d8:	4603      	mov	r3, r0
 80074da:	465e      	mov	r6, fp
 80074dc:	9008      	str	r0, [sp, #32]
 80074de:	2a65      	cmp	r2, #101	; 0x65
 80074e0:	d001      	beq.n	80074e6 <_strtod_l+0x176>
 80074e2:	2a45      	cmp	r2, #69	; 0x45
 80074e4:	d113      	bne.n	800750e <_strtod_l+0x19e>
 80074e6:	b91e      	cbnz	r6, 80074f0 <_strtod_l+0x180>
 80074e8:	9a05      	ldr	r2, [sp, #20]
 80074ea:	4302      	orrs	r2, r0
 80074ec:	d094      	beq.n	8007418 <_strtod_l+0xa8>
 80074ee:	2600      	movs	r6, #0
 80074f0:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80074f2:	1c6a      	adds	r2, r5, #1
 80074f4:	9219      	str	r2, [sp, #100]	; 0x64
 80074f6:	786a      	ldrb	r2, [r5, #1]
 80074f8:	2a2b      	cmp	r2, #43	; 0x2b
 80074fa:	d074      	beq.n	80075e6 <_strtod_l+0x276>
 80074fc:	2a2d      	cmp	r2, #45	; 0x2d
 80074fe:	d078      	beq.n	80075f2 <_strtod_l+0x282>
 8007500:	f04f 0c00 	mov.w	ip, #0
 8007504:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007508:	2909      	cmp	r1, #9
 800750a:	d97f      	bls.n	800760c <_strtod_l+0x29c>
 800750c:	9519      	str	r5, [sp, #100]	; 0x64
 800750e:	2700      	movs	r7, #0
 8007510:	e09e      	b.n	8007650 <_strtod_l+0x2e0>
 8007512:	2300      	movs	r3, #0
 8007514:	e7c8      	b.n	80074a8 <_strtod_l+0x138>
 8007516:	f1bb 0f08 	cmp.w	fp, #8
 800751a:	bfd8      	it	le
 800751c:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800751e:	f100 0001 	add.w	r0, r0, #1
 8007522:	bfd6      	itet	le
 8007524:	fb02 3301 	mlale	r3, r2, r1, r3
 8007528:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800752c:	930a      	strle	r3, [sp, #40]	; 0x28
 800752e:	f10b 0b01 	add.w	fp, fp, #1
 8007532:	9019      	str	r0, [sp, #100]	; 0x64
 8007534:	e7c1      	b.n	80074ba <_strtod_l+0x14a>
 8007536:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007538:	1c5a      	adds	r2, r3, #1
 800753a:	9219      	str	r2, [sp, #100]	; 0x64
 800753c:	785a      	ldrb	r2, [r3, #1]
 800753e:	f1bb 0f00 	cmp.w	fp, #0
 8007542:	d037      	beq.n	80075b4 <_strtod_l+0x244>
 8007544:	465e      	mov	r6, fp
 8007546:	9008      	str	r0, [sp, #32]
 8007548:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800754c:	2b09      	cmp	r3, #9
 800754e:	d912      	bls.n	8007576 <_strtod_l+0x206>
 8007550:	2301      	movs	r3, #1
 8007552:	e7c4      	b.n	80074de <_strtod_l+0x16e>
 8007554:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007556:	3001      	adds	r0, #1
 8007558:	1c5a      	adds	r2, r3, #1
 800755a:	9219      	str	r2, [sp, #100]	; 0x64
 800755c:	785a      	ldrb	r2, [r3, #1]
 800755e:	2a30      	cmp	r2, #48	; 0x30
 8007560:	d0f8      	beq.n	8007554 <_strtod_l+0x1e4>
 8007562:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007566:	2b08      	cmp	r3, #8
 8007568:	f200 84e4 	bhi.w	8007f34 <_strtod_l+0xbc4>
 800756c:	9008      	str	r0, [sp, #32]
 800756e:	2000      	movs	r0, #0
 8007570:	4606      	mov	r6, r0
 8007572:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007574:	930b      	str	r3, [sp, #44]	; 0x2c
 8007576:	3a30      	subs	r2, #48	; 0x30
 8007578:	f100 0301 	add.w	r3, r0, #1
 800757c:	d014      	beq.n	80075a8 <_strtod_l+0x238>
 800757e:	9908      	ldr	r1, [sp, #32]
 8007580:	eb00 0c06 	add.w	ip, r0, r6
 8007584:	4419      	add	r1, r3
 8007586:	9108      	str	r1, [sp, #32]
 8007588:	4633      	mov	r3, r6
 800758a:	210a      	movs	r1, #10
 800758c:	4563      	cmp	r3, ip
 800758e:	d113      	bne.n	80075b8 <_strtod_l+0x248>
 8007590:	1833      	adds	r3, r6, r0
 8007592:	2b08      	cmp	r3, #8
 8007594:	f106 0601 	add.w	r6, r6, #1
 8007598:	4406      	add	r6, r0
 800759a:	dc1a      	bgt.n	80075d2 <_strtod_l+0x262>
 800759c:	230a      	movs	r3, #10
 800759e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80075a0:	fb03 2301 	mla	r3, r3, r1, r2
 80075a4:	930a      	str	r3, [sp, #40]	; 0x28
 80075a6:	2300      	movs	r3, #0
 80075a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075aa:	4618      	mov	r0, r3
 80075ac:	1c51      	adds	r1, r2, #1
 80075ae:	9119      	str	r1, [sp, #100]	; 0x64
 80075b0:	7852      	ldrb	r2, [r2, #1]
 80075b2:	e7c9      	b.n	8007548 <_strtod_l+0x1d8>
 80075b4:	4658      	mov	r0, fp
 80075b6:	e7d2      	b.n	800755e <_strtod_l+0x1ee>
 80075b8:	2b08      	cmp	r3, #8
 80075ba:	f103 0301 	add.w	r3, r3, #1
 80075be:	dc03      	bgt.n	80075c8 <_strtod_l+0x258>
 80075c0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80075c2:	434f      	muls	r7, r1
 80075c4:	970a      	str	r7, [sp, #40]	; 0x28
 80075c6:	e7e1      	b.n	800758c <_strtod_l+0x21c>
 80075c8:	2b10      	cmp	r3, #16
 80075ca:	bfd8      	it	le
 80075cc:	fb01 fa0a 	mulle.w	sl, r1, sl
 80075d0:	e7dc      	b.n	800758c <_strtod_l+0x21c>
 80075d2:	2e10      	cmp	r6, #16
 80075d4:	bfdc      	itt	le
 80075d6:	230a      	movle	r3, #10
 80075d8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80075dc:	e7e3      	b.n	80075a6 <_strtod_l+0x236>
 80075de:	2300      	movs	r3, #0
 80075e0:	9308      	str	r3, [sp, #32]
 80075e2:	2301      	movs	r3, #1
 80075e4:	e780      	b.n	80074e8 <_strtod_l+0x178>
 80075e6:	f04f 0c00 	mov.w	ip, #0
 80075ea:	1caa      	adds	r2, r5, #2
 80075ec:	9219      	str	r2, [sp, #100]	; 0x64
 80075ee:	78aa      	ldrb	r2, [r5, #2]
 80075f0:	e788      	b.n	8007504 <_strtod_l+0x194>
 80075f2:	f04f 0c01 	mov.w	ip, #1
 80075f6:	e7f8      	b.n	80075ea <_strtod_l+0x27a>
 80075f8:	08009f18 	.word	0x08009f18
 80075fc:	7ff00000 	.word	0x7ff00000
 8007600:	08009f0a 	.word	0x08009f0a
 8007604:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007606:	1c51      	adds	r1, r2, #1
 8007608:	9119      	str	r1, [sp, #100]	; 0x64
 800760a:	7852      	ldrb	r2, [r2, #1]
 800760c:	2a30      	cmp	r2, #48	; 0x30
 800760e:	d0f9      	beq.n	8007604 <_strtod_l+0x294>
 8007610:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007614:	2908      	cmp	r1, #8
 8007616:	f63f af7a 	bhi.w	800750e <_strtod_l+0x19e>
 800761a:	3a30      	subs	r2, #48	; 0x30
 800761c:	9209      	str	r2, [sp, #36]	; 0x24
 800761e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007620:	920c      	str	r2, [sp, #48]	; 0x30
 8007622:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007624:	1c57      	adds	r7, r2, #1
 8007626:	9719      	str	r7, [sp, #100]	; 0x64
 8007628:	7852      	ldrb	r2, [r2, #1]
 800762a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800762e:	f1be 0f09 	cmp.w	lr, #9
 8007632:	d938      	bls.n	80076a6 <_strtod_l+0x336>
 8007634:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007636:	1a7f      	subs	r7, r7, r1
 8007638:	2f08      	cmp	r7, #8
 800763a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800763e:	dc03      	bgt.n	8007648 <_strtod_l+0x2d8>
 8007640:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007642:	428f      	cmp	r7, r1
 8007644:	bfa8      	it	ge
 8007646:	460f      	movge	r7, r1
 8007648:	f1bc 0f00 	cmp.w	ip, #0
 800764c:	d000      	beq.n	8007650 <_strtod_l+0x2e0>
 800764e:	427f      	negs	r7, r7
 8007650:	2e00      	cmp	r6, #0
 8007652:	d14f      	bne.n	80076f4 <_strtod_l+0x384>
 8007654:	9905      	ldr	r1, [sp, #20]
 8007656:	4301      	orrs	r1, r0
 8007658:	f47f aec3 	bne.w	80073e2 <_strtod_l+0x72>
 800765c:	2b00      	cmp	r3, #0
 800765e:	f47f aedb 	bne.w	8007418 <_strtod_l+0xa8>
 8007662:	2a69      	cmp	r2, #105	; 0x69
 8007664:	d029      	beq.n	80076ba <_strtod_l+0x34a>
 8007666:	dc26      	bgt.n	80076b6 <_strtod_l+0x346>
 8007668:	2a49      	cmp	r2, #73	; 0x49
 800766a:	d026      	beq.n	80076ba <_strtod_l+0x34a>
 800766c:	2a4e      	cmp	r2, #78	; 0x4e
 800766e:	f47f aed3 	bne.w	8007418 <_strtod_l+0xa8>
 8007672:	499a      	ldr	r1, [pc, #616]	; (80078dc <_strtod_l+0x56c>)
 8007674:	a819      	add	r0, sp, #100	; 0x64
 8007676:	f000 ffef 	bl	8008658 <__match>
 800767a:	2800      	cmp	r0, #0
 800767c:	f43f aecc 	beq.w	8007418 <_strtod_l+0xa8>
 8007680:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	2b28      	cmp	r3, #40	; 0x28
 8007686:	d12f      	bne.n	80076e8 <_strtod_l+0x378>
 8007688:	4995      	ldr	r1, [pc, #596]	; (80078e0 <_strtod_l+0x570>)
 800768a:	aa1c      	add	r2, sp, #112	; 0x70
 800768c:	a819      	add	r0, sp, #100	; 0x64
 800768e:	f000 fff7 	bl	8008680 <__hexnan>
 8007692:	2805      	cmp	r0, #5
 8007694:	d128      	bne.n	80076e8 <_strtod_l+0x378>
 8007696:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007698:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800769c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80076a0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80076a4:	e69d      	b.n	80073e2 <_strtod_l+0x72>
 80076a6:	210a      	movs	r1, #10
 80076a8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80076aa:	fb01 2107 	mla	r1, r1, r7, r2
 80076ae:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80076b2:	9209      	str	r2, [sp, #36]	; 0x24
 80076b4:	e7b5      	b.n	8007622 <_strtod_l+0x2b2>
 80076b6:	2a6e      	cmp	r2, #110	; 0x6e
 80076b8:	e7d9      	b.n	800766e <_strtod_l+0x2fe>
 80076ba:	498a      	ldr	r1, [pc, #552]	; (80078e4 <_strtod_l+0x574>)
 80076bc:	a819      	add	r0, sp, #100	; 0x64
 80076be:	f000 ffcb 	bl	8008658 <__match>
 80076c2:	2800      	cmp	r0, #0
 80076c4:	f43f aea8 	beq.w	8007418 <_strtod_l+0xa8>
 80076c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80076ca:	4987      	ldr	r1, [pc, #540]	; (80078e8 <_strtod_l+0x578>)
 80076cc:	3b01      	subs	r3, #1
 80076ce:	a819      	add	r0, sp, #100	; 0x64
 80076d0:	9319      	str	r3, [sp, #100]	; 0x64
 80076d2:	f000 ffc1 	bl	8008658 <__match>
 80076d6:	b910      	cbnz	r0, 80076de <_strtod_l+0x36e>
 80076d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80076da:	3301      	adds	r3, #1
 80076dc:	9319      	str	r3, [sp, #100]	; 0x64
 80076de:	f04f 0800 	mov.w	r8, #0
 80076e2:	f8df 9208 	ldr.w	r9, [pc, #520]	; 80078ec <_strtod_l+0x57c>
 80076e6:	e67c      	b.n	80073e2 <_strtod_l+0x72>
 80076e8:	4881      	ldr	r0, [pc, #516]	; (80078f0 <_strtod_l+0x580>)
 80076ea:	f000 fd01 	bl	80080f0 <nan>
 80076ee:	4680      	mov	r8, r0
 80076f0:	4689      	mov	r9, r1
 80076f2:	e676      	b.n	80073e2 <_strtod_l+0x72>
 80076f4:	9b08      	ldr	r3, [sp, #32]
 80076f6:	f1bb 0f00 	cmp.w	fp, #0
 80076fa:	bf08      	it	eq
 80076fc:	46b3      	moveq	fp, r6
 80076fe:	1afb      	subs	r3, r7, r3
 8007700:	2e10      	cmp	r6, #16
 8007702:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007704:	4635      	mov	r5, r6
 8007706:	9309      	str	r3, [sp, #36]	; 0x24
 8007708:	bfa8      	it	ge
 800770a:	2510      	movge	r5, #16
 800770c:	f7f8 fe62 	bl	80003d4 <__aeabi_ui2d>
 8007710:	2e09      	cmp	r6, #9
 8007712:	4680      	mov	r8, r0
 8007714:	4689      	mov	r9, r1
 8007716:	dd13      	ble.n	8007740 <_strtod_l+0x3d0>
 8007718:	4b76      	ldr	r3, [pc, #472]	; (80078f4 <_strtod_l+0x584>)
 800771a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800771e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007722:	f7f8 fed1 	bl	80004c8 <__aeabi_dmul>
 8007726:	4680      	mov	r8, r0
 8007728:	4650      	mov	r0, sl
 800772a:	4689      	mov	r9, r1
 800772c:	f7f8 fe52 	bl	80003d4 <__aeabi_ui2d>
 8007730:	4602      	mov	r2, r0
 8007732:	460b      	mov	r3, r1
 8007734:	4640      	mov	r0, r8
 8007736:	4649      	mov	r1, r9
 8007738:	f7f8 fd10 	bl	800015c <__adddf3>
 800773c:	4680      	mov	r8, r0
 800773e:	4689      	mov	r9, r1
 8007740:	2e0f      	cmp	r6, #15
 8007742:	dc36      	bgt.n	80077b2 <_strtod_l+0x442>
 8007744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007746:	2b00      	cmp	r3, #0
 8007748:	f43f ae4b 	beq.w	80073e2 <_strtod_l+0x72>
 800774c:	dd22      	ble.n	8007794 <_strtod_l+0x424>
 800774e:	2b16      	cmp	r3, #22
 8007750:	dc09      	bgt.n	8007766 <_strtod_l+0x3f6>
 8007752:	4968      	ldr	r1, [pc, #416]	; (80078f4 <_strtod_l+0x584>)
 8007754:	4642      	mov	r2, r8
 8007756:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800775a:	464b      	mov	r3, r9
 800775c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007760:	f7f8 feb2 	bl	80004c8 <__aeabi_dmul>
 8007764:	e7c3      	b.n	80076ee <_strtod_l+0x37e>
 8007766:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007768:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800776c:	4293      	cmp	r3, r2
 800776e:	db20      	blt.n	80077b2 <_strtod_l+0x442>
 8007770:	4c60      	ldr	r4, [pc, #384]	; (80078f4 <_strtod_l+0x584>)
 8007772:	f1c6 060f 	rsb	r6, r6, #15
 8007776:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800777a:	4642      	mov	r2, r8
 800777c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007780:	464b      	mov	r3, r9
 8007782:	f7f8 fea1 	bl	80004c8 <__aeabi_dmul>
 8007786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007788:	1b9e      	subs	r6, r3, r6
 800778a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800778e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007792:	e7e5      	b.n	8007760 <_strtod_l+0x3f0>
 8007794:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007796:	3316      	adds	r3, #22
 8007798:	db0b      	blt.n	80077b2 <_strtod_l+0x442>
 800779a:	9b08      	ldr	r3, [sp, #32]
 800779c:	4640      	mov	r0, r8
 800779e:	1bdf      	subs	r7, r3, r7
 80077a0:	4b54      	ldr	r3, [pc, #336]	; (80078f4 <_strtod_l+0x584>)
 80077a2:	4649      	mov	r1, r9
 80077a4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80077a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077ac:	f7f8 ffb6 	bl	800071c <__aeabi_ddiv>
 80077b0:	e79d      	b.n	80076ee <_strtod_l+0x37e>
 80077b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077b4:	1b75      	subs	r5, r6, r5
 80077b6:	441d      	add	r5, r3
 80077b8:	2d00      	cmp	r5, #0
 80077ba:	dd70      	ble.n	800789e <_strtod_l+0x52e>
 80077bc:	f015 030f 	ands.w	r3, r5, #15
 80077c0:	d00a      	beq.n	80077d8 <_strtod_l+0x468>
 80077c2:	494c      	ldr	r1, [pc, #304]	; (80078f4 <_strtod_l+0x584>)
 80077c4:	4642      	mov	r2, r8
 80077c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80077ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077ce:	464b      	mov	r3, r9
 80077d0:	f7f8 fe7a 	bl	80004c8 <__aeabi_dmul>
 80077d4:	4680      	mov	r8, r0
 80077d6:	4689      	mov	r9, r1
 80077d8:	f035 050f 	bics.w	r5, r5, #15
 80077dc:	d04d      	beq.n	800787a <_strtod_l+0x50a>
 80077de:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80077e2:	dd22      	ble.n	800782a <_strtod_l+0x4ba>
 80077e4:	2600      	movs	r6, #0
 80077e6:	46b3      	mov	fp, r6
 80077e8:	960b      	str	r6, [sp, #44]	; 0x2c
 80077ea:	9608      	str	r6, [sp, #32]
 80077ec:	2322      	movs	r3, #34	; 0x22
 80077ee:	f04f 0800 	mov.w	r8, #0
 80077f2:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 80078ec <_strtod_l+0x57c>
 80077f6:	6023      	str	r3, [r4, #0]
 80077f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	f43f adf1 	beq.w	80073e2 <_strtod_l+0x72>
 8007800:	4620      	mov	r0, r4
 8007802:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007804:	f001 f980 	bl	8008b08 <_Bfree>
 8007808:	4620      	mov	r0, r4
 800780a:	9908      	ldr	r1, [sp, #32]
 800780c:	f001 f97c 	bl	8008b08 <_Bfree>
 8007810:	4659      	mov	r1, fp
 8007812:	4620      	mov	r0, r4
 8007814:	f001 f978 	bl	8008b08 <_Bfree>
 8007818:	4620      	mov	r0, r4
 800781a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800781c:	f001 f974 	bl	8008b08 <_Bfree>
 8007820:	4631      	mov	r1, r6
 8007822:	4620      	mov	r0, r4
 8007824:	f001 f970 	bl	8008b08 <_Bfree>
 8007828:	e5db      	b.n	80073e2 <_strtod_l+0x72>
 800782a:	4b33      	ldr	r3, [pc, #204]	; (80078f8 <_strtod_l+0x588>)
 800782c:	4640      	mov	r0, r8
 800782e:	9305      	str	r3, [sp, #20]
 8007830:	2300      	movs	r3, #0
 8007832:	4649      	mov	r1, r9
 8007834:	469a      	mov	sl, r3
 8007836:	112d      	asrs	r5, r5, #4
 8007838:	2d01      	cmp	r5, #1
 800783a:	dc21      	bgt.n	8007880 <_strtod_l+0x510>
 800783c:	b10b      	cbz	r3, 8007842 <_strtod_l+0x4d2>
 800783e:	4680      	mov	r8, r0
 8007840:	4689      	mov	r9, r1
 8007842:	492d      	ldr	r1, [pc, #180]	; (80078f8 <_strtod_l+0x588>)
 8007844:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007848:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800784c:	4642      	mov	r2, r8
 800784e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007852:	464b      	mov	r3, r9
 8007854:	f7f8 fe38 	bl	80004c8 <__aeabi_dmul>
 8007858:	4b24      	ldr	r3, [pc, #144]	; (80078ec <_strtod_l+0x57c>)
 800785a:	460a      	mov	r2, r1
 800785c:	400b      	ands	r3, r1
 800785e:	4927      	ldr	r1, [pc, #156]	; (80078fc <_strtod_l+0x58c>)
 8007860:	4680      	mov	r8, r0
 8007862:	428b      	cmp	r3, r1
 8007864:	d8be      	bhi.n	80077e4 <_strtod_l+0x474>
 8007866:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800786a:	428b      	cmp	r3, r1
 800786c:	bf86      	itte	hi
 800786e:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8007872:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8007900 <_strtod_l+0x590>
 8007876:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800787a:	2300      	movs	r3, #0
 800787c:	9305      	str	r3, [sp, #20]
 800787e:	e07b      	b.n	8007978 <_strtod_l+0x608>
 8007880:	07ea      	lsls	r2, r5, #31
 8007882:	d505      	bpl.n	8007890 <_strtod_l+0x520>
 8007884:	9b05      	ldr	r3, [sp, #20]
 8007886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788a:	f7f8 fe1d 	bl	80004c8 <__aeabi_dmul>
 800788e:	2301      	movs	r3, #1
 8007890:	9a05      	ldr	r2, [sp, #20]
 8007892:	f10a 0a01 	add.w	sl, sl, #1
 8007896:	3208      	adds	r2, #8
 8007898:	106d      	asrs	r5, r5, #1
 800789a:	9205      	str	r2, [sp, #20]
 800789c:	e7cc      	b.n	8007838 <_strtod_l+0x4c8>
 800789e:	d0ec      	beq.n	800787a <_strtod_l+0x50a>
 80078a0:	426d      	negs	r5, r5
 80078a2:	f015 020f 	ands.w	r2, r5, #15
 80078a6:	d00a      	beq.n	80078be <_strtod_l+0x54e>
 80078a8:	4b12      	ldr	r3, [pc, #72]	; (80078f4 <_strtod_l+0x584>)
 80078aa:	4640      	mov	r0, r8
 80078ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078b0:	4649      	mov	r1, r9
 80078b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b6:	f7f8 ff31 	bl	800071c <__aeabi_ddiv>
 80078ba:	4680      	mov	r8, r0
 80078bc:	4689      	mov	r9, r1
 80078be:	112d      	asrs	r5, r5, #4
 80078c0:	d0db      	beq.n	800787a <_strtod_l+0x50a>
 80078c2:	2d1f      	cmp	r5, #31
 80078c4:	dd1e      	ble.n	8007904 <_strtod_l+0x594>
 80078c6:	2600      	movs	r6, #0
 80078c8:	46b3      	mov	fp, r6
 80078ca:	960b      	str	r6, [sp, #44]	; 0x2c
 80078cc:	9608      	str	r6, [sp, #32]
 80078ce:	2322      	movs	r3, #34	; 0x22
 80078d0:	f04f 0800 	mov.w	r8, #0
 80078d4:	f04f 0900 	mov.w	r9, #0
 80078d8:	6023      	str	r3, [r4, #0]
 80078da:	e78d      	b.n	80077f8 <_strtod_l+0x488>
 80078dc:	08009f15 	.word	0x08009f15
 80078e0:	08009f2c 	.word	0x08009f2c
 80078e4:	08009f0c 	.word	0x08009f0c
 80078e8:	08009f0f 	.word	0x08009f0f
 80078ec:	7ff00000 	.word	0x7ff00000
 80078f0:	0800a28f 	.word	0x0800a28f
 80078f4:	0800a180 	.word	0x0800a180
 80078f8:	0800a158 	.word	0x0800a158
 80078fc:	7ca00000 	.word	0x7ca00000
 8007900:	7fefffff 	.word	0x7fefffff
 8007904:	f015 0310 	ands.w	r3, r5, #16
 8007908:	bf18      	it	ne
 800790a:	236a      	movne	r3, #106	; 0x6a
 800790c:	4640      	mov	r0, r8
 800790e:	9305      	str	r3, [sp, #20]
 8007910:	4649      	mov	r1, r9
 8007912:	2300      	movs	r3, #0
 8007914:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8007be0 <_strtod_l+0x870>
 8007918:	07ea      	lsls	r2, r5, #31
 800791a:	d504      	bpl.n	8007926 <_strtod_l+0x5b6>
 800791c:	e9da 2300 	ldrd	r2, r3, [sl]
 8007920:	f7f8 fdd2 	bl	80004c8 <__aeabi_dmul>
 8007924:	2301      	movs	r3, #1
 8007926:	106d      	asrs	r5, r5, #1
 8007928:	f10a 0a08 	add.w	sl, sl, #8
 800792c:	d1f4      	bne.n	8007918 <_strtod_l+0x5a8>
 800792e:	b10b      	cbz	r3, 8007934 <_strtod_l+0x5c4>
 8007930:	4680      	mov	r8, r0
 8007932:	4689      	mov	r9, r1
 8007934:	9b05      	ldr	r3, [sp, #20]
 8007936:	b1bb      	cbz	r3, 8007968 <_strtod_l+0x5f8>
 8007938:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800793c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007940:	2b00      	cmp	r3, #0
 8007942:	4649      	mov	r1, r9
 8007944:	dd10      	ble.n	8007968 <_strtod_l+0x5f8>
 8007946:	2b1f      	cmp	r3, #31
 8007948:	f340 8128 	ble.w	8007b9c <_strtod_l+0x82c>
 800794c:	2b34      	cmp	r3, #52	; 0x34
 800794e:	bfd8      	it	le
 8007950:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8007954:	f04f 0800 	mov.w	r8, #0
 8007958:	bfcf      	iteee	gt
 800795a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800795e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007962:	4093      	lslle	r3, r2
 8007964:	ea03 0901 	andle.w	r9, r3, r1
 8007968:	2200      	movs	r2, #0
 800796a:	2300      	movs	r3, #0
 800796c:	4640      	mov	r0, r8
 800796e:	4649      	mov	r1, r9
 8007970:	f7f9 f812 	bl	8000998 <__aeabi_dcmpeq>
 8007974:	2800      	cmp	r0, #0
 8007976:	d1a6      	bne.n	80078c6 <_strtod_l+0x556>
 8007978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800797a:	465a      	mov	r2, fp
 800797c:	9300      	str	r3, [sp, #0]
 800797e:	4620      	mov	r0, r4
 8007980:	4633      	mov	r3, r6
 8007982:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007984:	f001 f928 	bl	8008bd8 <__s2b>
 8007988:	900b      	str	r0, [sp, #44]	; 0x2c
 800798a:	2800      	cmp	r0, #0
 800798c:	f43f af2a 	beq.w	80077e4 <_strtod_l+0x474>
 8007990:	2600      	movs	r6, #0
 8007992:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007994:	9b08      	ldr	r3, [sp, #32]
 8007996:	2a00      	cmp	r2, #0
 8007998:	eba3 0307 	sub.w	r3, r3, r7
 800799c:	bfa8      	it	ge
 800799e:	2300      	movge	r3, #0
 80079a0:	46b3      	mov	fp, r6
 80079a2:	9312      	str	r3, [sp, #72]	; 0x48
 80079a4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80079a8:	9316      	str	r3, [sp, #88]	; 0x58
 80079aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079ac:	4620      	mov	r0, r4
 80079ae:	6859      	ldr	r1, [r3, #4]
 80079b0:	f001 f86a 	bl	8008a88 <_Balloc>
 80079b4:	9008      	str	r0, [sp, #32]
 80079b6:	2800      	cmp	r0, #0
 80079b8:	f43f af18 	beq.w	80077ec <_strtod_l+0x47c>
 80079bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079be:	300c      	adds	r0, #12
 80079c0:	691a      	ldr	r2, [r3, #16]
 80079c2:	f103 010c 	add.w	r1, r3, #12
 80079c6:	3202      	adds	r2, #2
 80079c8:	0092      	lsls	r2, r2, #2
 80079ca:	f000 fb82 	bl	80080d2 <memcpy>
 80079ce:	ab1c      	add	r3, sp, #112	; 0x70
 80079d0:	9301      	str	r3, [sp, #4]
 80079d2:	ab1b      	add	r3, sp, #108	; 0x6c
 80079d4:	9300      	str	r3, [sp, #0]
 80079d6:	4642      	mov	r2, r8
 80079d8:	464b      	mov	r3, r9
 80079da:	4620      	mov	r0, r4
 80079dc:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 80079e0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 80079e4:	f001 fc24 	bl	8009230 <__d2b>
 80079e8:	901a      	str	r0, [sp, #104]	; 0x68
 80079ea:	2800      	cmp	r0, #0
 80079ec:	f43f aefe 	beq.w	80077ec <_strtod_l+0x47c>
 80079f0:	2101      	movs	r1, #1
 80079f2:	4620      	mov	r0, r4
 80079f4:	f001 f988 	bl	8008d08 <__i2b>
 80079f8:	4683      	mov	fp, r0
 80079fa:	2800      	cmp	r0, #0
 80079fc:	f43f aef6 	beq.w	80077ec <_strtod_l+0x47c>
 8007a00:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8007a02:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007a04:	2f00      	cmp	r7, #0
 8007a06:	bfab      	itete	ge
 8007a08:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8007a0a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007a0c:	eb07 0a03 	addge.w	sl, r7, r3
 8007a10:	1bdd      	sublt	r5, r3, r7
 8007a12:	9b05      	ldr	r3, [sp, #20]
 8007a14:	bfa8      	it	ge
 8007a16:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007a18:	eba7 0703 	sub.w	r7, r7, r3
 8007a1c:	4417      	add	r7, r2
 8007a1e:	4b71      	ldr	r3, [pc, #452]	; (8007be4 <_strtod_l+0x874>)
 8007a20:	f107 37ff 	add.w	r7, r7, #4294967295	; 0xffffffff
 8007a24:	bfb8      	it	lt
 8007a26:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8007a2a:	429f      	cmp	r7, r3
 8007a2c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007a30:	f280 80c7 	bge.w	8007bc2 <_strtod_l+0x852>
 8007a34:	1bdb      	subs	r3, r3, r7
 8007a36:	2b1f      	cmp	r3, #31
 8007a38:	f04f 0101 	mov.w	r1, #1
 8007a3c:	eba2 0203 	sub.w	r2, r2, r3
 8007a40:	f300 80b3 	bgt.w	8007baa <_strtod_l+0x83a>
 8007a44:	fa01 f303 	lsl.w	r3, r1, r3
 8007a48:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	9310      	str	r3, [sp, #64]	; 0x40
 8007a4e:	eb0a 0702 	add.w	r7, sl, r2
 8007a52:	9b05      	ldr	r3, [sp, #20]
 8007a54:	45ba      	cmp	sl, r7
 8007a56:	4415      	add	r5, r2
 8007a58:	441d      	add	r5, r3
 8007a5a:	4653      	mov	r3, sl
 8007a5c:	bfa8      	it	ge
 8007a5e:	463b      	movge	r3, r7
 8007a60:	42ab      	cmp	r3, r5
 8007a62:	bfa8      	it	ge
 8007a64:	462b      	movge	r3, r5
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	bfc2      	ittt	gt
 8007a6a:	1aff      	subgt	r7, r7, r3
 8007a6c:	1aed      	subgt	r5, r5, r3
 8007a6e:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007a72:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	dd17      	ble.n	8007aa8 <_strtod_l+0x738>
 8007a78:	4659      	mov	r1, fp
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	f001 fa01 	bl	8008e84 <__pow5mult>
 8007a82:	4683      	mov	fp, r0
 8007a84:	2800      	cmp	r0, #0
 8007a86:	f43f aeb1 	beq.w	80077ec <_strtod_l+0x47c>
 8007a8a:	4601      	mov	r1, r0
 8007a8c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007a8e:	4620      	mov	r0, r4
 8007a90:	f001 f950 	bl	8008d34 <__multiply>
 8007a94:	900a      	str	r0, [sp, #40]	; 0x28
 8007a96:	2800      	cmp	r0, #0
 8007a98:	f43f aea8 	beq.w	80077ec <_strtod_l+0x47c>
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007aa0:	f001 f832 	bl	8008b08 <_Bfree>
 8007aa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aa6:	931a      	str	r3, [sp, #104]	; 0x68
 8007aa8:	2f00      	cmp	r7, #0
 8007aaa:	f300 808f 	bgt.w	8007bcc <_strtod_l+0x85c>
 8007aae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	dd08      	ble.n	8007ac6 <_strtod_l+0x756>
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007ab8:	9908      	ldr	r1, [sp, #32]
 8007aba:	f001 f9e3 	bl	8008e84 <__pow5mult>
 8007abe:	9008      	str	r0, [sp, #32]
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	f43f ae93 	beq.w	80077ec <_strtod_l+0x47c>
 8007ac6:	2d00      	cmp	r5, #0
 8007ac8:	dd08      	ble.n	8007adc <_strtod_l+0x76c>
 8007aca:	462a      	mov	r2, r5
 8007acc:	4620      	mov	r0, r4
 8007ace:	9908      	ldr	r1, [sp, #32]
 8007ad0:	f001 fa32 	bl	8008f38 <__lshift>
 8007ad4:	9008      	str	r0, [sp, #32]
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	f43f ae88 	beq.w	80077ec <_strtod_l+0x47c>
 8007adc:	f1ba 0f00 	cmp.w	sl, #0
 8007ae0:	dd08      	ble.n	8007af4 <_strtod_l+0x784>
 8007ae2:	4659      	mov	r1, fp
 8007ae4:	4652      	mov	r2, sl
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	f001 fa26 	bl	8008f38 <__lshift>
 8007aec:	4683      	mov	fp, r0
 8007aee:	2800      	cmp	r0, #0
 8007af0:	f43f ae7c 	beq.w	80077ec <_strtod_l+0x47c>
 8007af4:	4620      	mov	r0, r4
 8007af6:	9a08      	ldr	r2, [sp, #32]
 8007af8:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007afa:	f001 faa5 	bl	8009048 <__mdiff>
 8007afe:	4606      	mov	r6, r0
 8007b00:	2800      	cmp	r0, #0
 8007b02:	f43f ae73 	beq.w	80077ec <_strtod_l+0x47c>
 8007b06:	2500      	movs	r5, #0
 8007b08:	68c3      	ldr	r3, [r0, #12]
 8007b0a:	4659      	mov	r1, fp
 8007b0c:	60c5      	str	r5, [r0, #12]
 8007b0e:	930a      	str	r3, [sp, #40]	; 0x28
 8007b10:	f001 fa7e 	bl	8009010 <__mcmp>
 8007b14:	42a8      	cmp	r0, r5
 8007b16:	da6b      	bge.n	8007bf0 <_strtod_l+0x880>
 8007b18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b1a:	ea53 0308 	orrs.w	r3, r3, r8
 8007b1e:	f040 808f 	bne.w	8007c40 <_strtod_l+0x8d0>
 8007b22:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	f040 808a 	bne.w	8007c40 <_strtod_l+0x8d0>
 8007b2c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b30:	0d1b      	lsrs	r3, r3, #20
 8007b32:	051b      	lsls	r3, r3, #20
 8007b34:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007b38:	f240 8082 	bls.w	8007c40 <_strtod_l+0x8d0>
 8007b3c:	6973      	ldr	r3, [r6, #20]
 8007b3e:	b913      	cbnz	r3, 8007b46 <_strtod_l+0x7d6>
 8007b40:	6933      	ldr	r3, [r6, #16]
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	dd7c      	ble.n	8007c40 <_strtod_l+0x8d0>
 8007b46:	4631      	mov	r1, r6
 8007b48:	2201      	movs	r2, #1
 8007b4a:	4620      	mov	r0, r4
 8007b4c:	f001 f9f4 	bl	8008f38 <__lshift>
 8007b50:	4659      	mov	r1, fp
 8007b52:	4606      	mov	r6, r0
 8007b54:	f001 fa5c 	bl	8009010 <__mcmp>
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	dd71      	ble.n	8007c40 <_strtod_l+0x8d0>
 8007b5c:	9905      	ldr	r1, [sp, #20]
 8007b5e:	464b      	mov	r3, r9
 8007b60:	4a21      	ldr	r2, [pc, #132]	; (8007be8 <_strtod_l+0x878>)
 8007b62:	2900      	cmp	r1, #0
 8007b64:	f000 808d 	beq.w	8007c82 <_strtod_l+0x912>
 8007b68:	ea02 0109 	and.w	r1, r2, r9
 8007b6c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b70:	f300 8087 	bgt.w	8007c82 <_strtod_l+0x912>
 8007b74:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b78:	f77f aea9 	ble.w	80078ce <_strtod_l+0x55e>
 8007b7c:	4640      	mov	r0, r8
 8007b7e:	4649      	mov	r1, r9
 8007b80:	4b1a      	ldr	r3, [pc, #104]	; (8007bec <_strtod_l+0x87c>)
 8007b82:	2200      	movs	r2, #0
 8007b84:	f7f8 fca0 	bl	80004c8 <__aeabi_dmul>
 8007b88:	4b17      	ldr	r3, [pc, #92]	; (8007be8 <_strtod_l+0x878>)
 8007b8a:	4680      	mov	r8, r0
 8007b8c:	400b      	ands	r3, r1
 8007b8e:	4689      	mov	r9, r1
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	f47f ae35 	bne.w	8007800 <_strtod_l+0x490>
 8007b96:	2322      	movs	r3, #34	; 0x22
 8007b98:	6023      	str	r3, [r4, #0]
 8007b9a:	e631      	b.n	8007800 <_strtod_l+0x490>
 8007b9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba4:	ea03 0808 	and.w	r8, r3, r8
 8007ba8:	e6de      	b.n	8007968 <_strtod_l+0x5f8>
 8007baa:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8007bae:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8007bb2:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8007bb6:	37e2      	adds	r7, #226	; 0xe2
 8007bb8:	fa01 f307 	lsl.w	r3, r1, r7
 8007bbc:	9310      	str	r3, [sp, #64]	; 0x40
 8007bbe:	9113      	str	r1, [sp, #76]	; 0x4c
 8007bc0:	e745      	b.n	8007a4e <_strtod_l+0x6de>
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	9310      	str	r3, [sp, #64]	; 0x40
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	9313      	str	r3, [sp, #76]	; 0x4c
 8007bca:	e740      	b.n	8007a4e <_strtod_l+0x6de>
 8007bcc:	463a      	mov	r2, r7
 8007bce:	4620      	mov	r0, r4
 8007bd0:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007bd2:	f001 f9b1 	bl	8008f38 <__lshift>
 8007bd6:	901a      	str	r0, [sp, #104]	; 0x68
 8007bd8:	2800      	cmp	r0, #0
 8007bda:	f47f af68 	bne.w	8007aae <_strtod_l+0x73e>
 8007bde:	e605      	b.n	80077ec <_strtod_l+0x47c>
 8007be0:	08009f40 	.word	0x08009f40
 8007be4:	fffffc02 	.word	0xfffffc02
 8007be8:	7ff00000 	.word	0x7ff00000
 8007bec:	39500000 	.word	0x39500000
 8007bf0:	46ca      	mov	sl, r9
 8007bf2:	d165      	bne.n	8007cc0 <_strtod_l+0x950>
 8007bf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bf6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bfa:	b352      	cbz	r2, 8007c52 <_strtod_l+0x8e2>
 8007bfc:	4a9e      	ldr	r2, [pc, #632]	; (8007e78 <_strtod_l+0xb08>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d12a      	bne.n	8007c58 <_strtod_l+0x8e8>
 8007c02:	9b05      	ldr	r3, [sp, #20]
 8007c04:	4641      	mov	r1, r8
 8007c06:	b1fb      	cbz	r3, 8007c48 <_strtod_l+0x8d8>
 8007c08:	4b9c      	ldr	r3, [pc, #624]	; (8007e7c <_strtod_l+0xb0c>)
 8007c0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c0e:	ea09 0303 	and.w	r3, r9, r3
 8007c12:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007c16:	d81a      	bhi.n	8007c4e <_strtod_l+0x8de>
 8007c18:	0d1b      	lsrs	r3, r3, #20
 8007c1a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c22:	4299      	cmp	r1, r3
 8007c24:	d118      	bne.n	8007c58 <_strtod_l+0x8e8>
 8007c26:	4b96      	ldr	r3, [pc, #600]	; (8007e80 <_strtod_l+0xb10>)
 8007c28:	459a      	cmp	sl, r3
 8007c2a:	d102      	bne.n	8007c32 <_strtod_l+0x8c2>
 8007c2c:	3101      	adds	r1, #1
 8007c2e:	f43f addd 	beq.w	80077ec <_strtod_l+0x47c>
 8007c32:	f04f 0800 	mov.w	r8, #0
 8007c36:	4b91      	ldr	r3, [pc, #580]	; (8007e7c <_strtod_l+0xb0c>)
 8007c38:	ea0a 0303 	and.w	r3, sl, r3
 8007c3c:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007c40:	9b05      	ldr	r3, [sp, #20]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d19a      	bne.n	8007b7c <_strtod_l+0x80c>
 8007c46:	e5db      	b.n	8007800 <_strtod_l+0x490>
 8007c48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c4c:	e7e9      	b.n	8007c22 <_strtod_l+0x8b2>
 8007c4e:	4613      	mov	r3, r2
 8007c50:	e7e7      	b.n	8007c22 <_strtod_l+0x8b2>
 8007c52:	ea53 0308 	orrs.w	r3, r3, r8
 8007c56:	d081      	beq.n	8007b5c <_strtod_l+0x7ec>
 8007c58:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c5a:	b1e3      	cbz	r3, 8007c96 <_strtod_l+0x926>
 8007c5c:	ea13 0f0a 	tst.w	r3, sl
 8007c60:	d0ee      	beq.n	8007c40 <_strtod_l+0x8d0>
 8007c62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c64:	4640      	mov	r0, r8
 8007c66:	4649      	mov	r1, r9
 8007c68:	9a05      	ldr	r2, [sp, #20]
 8007c6a:	b1c3      	cbz	r3, 8007c9e <_strtod_l+0x92e>
 8007c6c:	f7ff fb5e 	bl	800732c <sulp>
 8007c70:	4602      	mov	r2, r0
 8007c72:	460b      	mov	r3, r1
 8007c74:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007c76:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007c78:	f7f8 fa70 	bl	800015c <__adddf3>
 8007c7c:	4680      	mov	r8, r0
 8007c7e:	4689      	mov	r9, r1
 8007c80:	e7de      	b.n	8007c40 <_strtod_l+0x8d0>
 8007c82:	4013      	ands	r3, r2
 8007c84:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007c88:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007c8c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007c90:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007c94:	e7d4      	b.n	8007c40 <_strtod_l+0x8d0>
 8007c96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c98:	ea13 0f08 	tst.w	r3, r8
 8007c9c:	e7e0      	b.n	8007c60 <_strtod_l+0x8f0>
 8007c9e:	f7ff fb45 	bl	800732c <sulp>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007ca8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007caa:	f7f8 fa55 	bl	8000158 <__aeabi_dsub>
 8007cae:	2200      	movs	r2, #0
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	4680      	mov	r8, r0
 8007cb4:	4689      	mov	r9, r1
 8007cb6:	f7f8 fe6f 	bl	8000998 <__aeabi_dcmpeq>
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	d0c0      	beq.n	8007c40 <_strtod_l+0x8d0>
 8007cbe:	e606      	b.n	80078ce <_strtod_l+0x55e>
 8007cc0:	4659      	mov	r1, fp
 8007cc2:	4630      	mov	r0, r6
 8007cc4:	f001 fb0a 	bl	80092dc <__ratio>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	460b      	mov	r3, r1
 8007ccc:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007cd6:	f7f8 fe73 	bl	80009c0 <__aeabi_dcmple>
 8007cda:	2800      	cmp	r0, #0
 8007cdc:	d06f      	beq.n	8007dbe <_strtod_l+0xa4e>
 8007cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d17c      	bne.n	8007dde <_strtod_l+0xa6e>
 8007ce4:	f1b8 0f00 	cmp.w	r8, #0
 8007ce8:	d159      	bne.n	8007d9e <_strtod_l+0xa2e>
 8007cea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d17b      	bne.n	8007dea <_strtod_l+0xa7a>
 8007cf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	4b62      	ldr	r3, [pc, #392]	; (8007e84 <_strtod_l+0xb14>)
 8007cfa:	f7f8 fe57 	bl	80009ac <__aeabi_dcmplt>
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	d15a      	bne.n	8007db8 <_strtod_l+0xa48>
 8007d02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007d06:	2200      	movs	r2, #0
 8007d08:	4b5f      	ldr	r3, [pc, #380]	; (8007e88 <_strtod_l+0xb18>)
 8007d0a:	f7f8 fbdd 	bl	80004c8 <__aeabi_dmul>
 8007d0e:	4605      	mov	r5, r0
 8007d10:	460f      	mov	r7, r1
 8007d12:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007d16:	9506      	str	r5, [sp, #24]
 8007d18:	9307      	str	r3, [sp, #28]
 8007d1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d1e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007d22:	4b56      	ldr	r3, [pc, #344]	; (8007e7c <_strtod_l+0xb0c>)
 8007d24:	4a55      	ldr	r2, [pc, #340]	; (8007e7c <_strtod_l+0xb0c>)
 8007d26:	ea0a 0303 	and.w	r3, sl, r3
 8007d2a:	9313      	str	r3, [sp, #76]	; 0x4c
 8007d2c:	4b57      	ldr	r3, [pc, #348]	; (8007e8c <_strtod_l+0xb1c>)
 8007d2e:	ea0a 0202 	and.w	r2, sl, r2
 8007d32:	429a      	cmp	r2, r3
 8007d34:	f040 80b0 	bne.w	8007e98 <_strtod_l+0xb28>
 8007d38:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007d3c:	4640      	mov	r0, r8
 8007d3e:	4649      	mov	r1, r9
 8007d40:	f001 fa0e 	bl	8009160 <__ulp>
 8007d44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d48:	f7f8 fbbe 	bl	80004c8 <__aeabi_dmul>
 8007d4c:	4642      	mov	r2, r8
 8007d4e:	464b      	mov	r3, r9
 8007d50:	f7f8 fa04 	bl	800015c <__adddf3>
 8007d54:	f8df a124 	ldr.w	sl, [pc, #292]	; 8007e7c <_strtod_l+0xb0c>
 8007d58:	4a4d      	ldr	r2, [pc, #308]	; (8007e90 <_strtod_l+0xb20>)
 8007d5a:	ea01 0a0a 	and.w	sl, r1, sl
 8007d5e:	4592      	cmp	sl, r2
 8007d60:	4680      	mov	r8, r0
 8007d62:	d948      	bls.n	8007df6 <_strtod_l+0xa86>
 8007d64:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d66:	4b46      	ldr	r3, [pc, #280]	; (8007e80 <_strtod_l+0xb10>)
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d103      	bne.n	8007d74 <_strtod_l+0xa04>
 8007d6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d6e:	3301      	adds	r3, #1
 8007d70:	f43f ad3c 	beq.w	80077ec <_strtod_l+0x47c>
 8007d74:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007d78:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8007e80 <_strtod_l+0xb10>
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007d80:	f000 fec2 	bl	8008b08 <_Bfree>
 8007d84:	4620      	mov	r0, r4
 8007d86:	9908      	ldr	r1, [sp, #32]
 8007d88:	f000 febe 	bl	8008b08 <_Bfree>
 8007d8c:	4659      	mov	r1, fp
 8007d8e:	4620      	mov	r0, r4
 8007d90:	f000 feba 	bl	8008b08 <_Bfree>
 8007d94:	4631      	mov	r1, r6
 8007d96:	4620      	mov	r0, r4
 8007d98:	f000 feb6 	bl	8008b08 <_Bfree>
 8007d9c:	e605      	b.n	80079aa <_strtod_l+0x63a>
 8007d9e:	f1b8 0f01 	cmp.w	r8, #1
 8007da2:	d103      	bne.n	8007dac <_strtod_l+0xa3c>
 8007da4:	f1b9 0f00 	cmp.w	r9, #0
 8007da8:	f43f ad91 	beq.w	80078ce <_strtod_l+0x55e>
 8007dac:	2200      	movs	r2, #0
 8007dae:	4b39      	ldr	r3, [pc, #228]	; (8007e94 <_strtod_l+0xb24>)
 8007db0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007db2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007db6:	e016      	b.n	8007de6 <_strtod_l+0xa76>
 8007db8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007dba:	4f33      	ldr	r7, [pc, #204]	; (8007e88 <_strtod_l+0xb18>)
 8007dbc:	e7a9      	b.n	8007d12 <_strtod_l+0x9a2>
 8007dbe:	4b32      	ldr	r3, [pc, #200]	; (8007e88 <_strtod_l+0xb18>)
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007dc6:	f7f8 fb7f 	bl	80004c8 <__aeabi_dmul>
 8007dca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dcc:	4605      	mov	r5, r0
 8007dce:	460f      	mov	r7, r1
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d09e      	beq.n	8007d12 <_strtod_l+0x9a2>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	460b      	mov	r3, r1
 8007dd8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007ddc:	e79d      	b.n	8007d1a <_strtod_l+0x9aa>
 8007dde:	2200      	movs	r2, #0
 8007de0:	4b28      	ldr	r3, [pc, #160]	; (8007e84 <_strtod_l+0xb14>)
 8007de2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007de6:	4f27      	ldr	r7, [pc, #156]	; (8007e84 <_strtod_l+0xb14>)
 8007de8:	e797      	b.n	8007d1a <_strtod_l+0x9aa>
 8007dea:	2200      	movs	r2, #0
 8007dec:	4b29      	ldr	r3, [pc, #164]	; (8007e94 <_strtod_l+0xb24>)
 8007dee:	4645      	mov	r5, r8
 8007df0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007df4:	e7f7      	b.n	8007de6 <_strtod_l+0xa76>
 8007df6:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8007dfa:	9b05      	ldr	r3, [sp, #20]
 8007dfc:	46ca      	mov	sl, r9
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1bc      	bne.n	8007d7c <_strtod_l+0xa0c>
 8007e02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007e06:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007e08:	0d1b      	lsrs	r3, r3, #20
 8007e0a:	051b      	lsls	r3, r3, #20
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d1b5      	bne.n	8007d7c <_strtod_l+0xa0c>
 8007e10:	4628      	mov	r0, r5
 8007e12:	4639      	mov	r1, r7
 8007e14:	f7f9 f982 	bl	800111c <__aeabi_d2lz>
 8007e18:	f7f8 fb28 	bl	800046c <__aeabi_l2d>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	460b      	mov	r3, r1
 8007e20:	4628      	mov	r0, r5
 8007e22:	4639      	mov	r1, r7
 8007e24:	f7f8 f998 	bl	8000158 <__aeabi_dsub>
 8007e28:	460b      	mov	r3, r1
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8007e30:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e36:	ea4a 0a08 	orr.w	sl, sl, r8
 8007e3a:	ea5a 0a03 	orrs.w	sl, sl, r3
 8007e3e:	d06c      	beq.n	8007f1a <_strtod_l+0xbaa>
 8007e40:	a309      	add	r3, pc, #36	; (adr r3, 8007e68 <_strtod_l+0xaf8>)
 8007e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e46:	f7f8 fdb1 	bl	80009ac <__aeabi_dcmplt>
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	f47f acd8 	bne.w	8007800 <_strtod_l+0x490>
 8007e50:	a307      	add	r3, pc, #28	; (adr r3, 8007e70 <_strtod_l+0xb00>)
 8007e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e5a:	f7f8 fdc5 	bl	80009e8 <__aeabi_dcmpgt>
 8007e5e:	2800      	cmp	r0, #0
 8007e60:	d08c      	beq.n	8007d7c <_strtod_l+0xa0c>
 8007e62:	e4cd      	b.n	8007800 <_strtod_l+0x490>
 8007e64:	f3af 8000 	nop.w
 8007e68:	94a03595 	.word	0x94a03595
 8007e6c:	3fdfffff 	.word	0x3fdfffff
 8007e70:	35afe535 	.word	0x35afe535
 8007e74:	3fe00000 	.word	0x3fe00000
 8007e78:	000fffff 	.word	0x000fffff
 8007e7c:	7ff00000 	.word	0x7ff00000
 8007e80:	7fefffff 	.word	0x7fefffff
 8007e84:	3ff00000 	.word	0x3ff00000
 8007e88:	3fe00000 	.word	0x3fe00000
 8007e8c:	7fe00000 	.word	0x7fe00000
 8007e90:	7c9fffff 	.word	0x7c9fffff
 8007e94:	bff00000 	.word	0xbff00000
 8007e98:	9b05      	ldr	r3, [sp, #20]
 8007e9a:	b333      	cbz	r3, 8007eea <_strtod_l+0xb7a>
 8007e9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e9e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007ea2:	d822      	bhi.n	8007eea <_strtod_l+0xb7a>
 8007ea4:	a328      	add	r3, pc, #160	; (adr r3, 8007f48 <_strtod_l+0xbd8>)
 8007ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eaa:	4628      	mov	r0, r5
 8007eac:	4639      	mov	r1, r7
 8007eae:	f7f8 fd87 	bl	80009c0 <__aeabi_dcmple>
 8007eb2:	b1a0      	cbz	r0, 8007ede <_strtod_l+0xb6e>
 8007eb4:	4639      	mov	r1, r7
 8007eb6:	4628      	mov	r0, r5
 8007eb8:	f7f8 fdb6 	bl	8000a28 <__aeabi_d2uiz>
 8007ebc:	2801      	cmp	r0, #1
 8007ebe:	bf38      	it	cc
 8007ec0:	2001      	movcc	r0, #1
 8007ec2:	f7f8 fa87 	bl	80003d4 <__aeabi_ui2d>
 8007ec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ec8:	4605      	mov	r5, r0
 8007eca:	460f      	mov	r7, r1
 8007ecc:	bb03      	cbnz	r3, 8007f10 <_strtod_l+0xba0>
 8007ece:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ed2:	9014      	str	r0, [sp, #80]	; 0x50
 8007ed4:	9315      	str	r3, [sp, #84]	; 0x54
 8007ed6:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007eda:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007ede:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ee0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ee2:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007ee6:	1a9b      	subs	r3, r3, r2
 8007ee8:	9311      	str	r3, [sp, #68]	; 0x44
 8007eea:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007eec:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007eee:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8007ef2:	f001 f935 	bl	8009160 <__ulp>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	460b      	mov	r3, r1
 8007efa:	4640      	mov	r0, r8
 8007efc:	4649      	mov	r1, r9
 8007efe:	f7f8 fae3 	bl	80004c8 <__aeabi_dmul>
 8007f02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007f04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f06:	f7f8 f929 	bl	800015c <__adddf3>
 8007f0a:	4680      	mov	r8, r0
 8007f0c:	4689      	mov	r9, r1
 8007f0e:	e774      	b.n	8007dfa <_strtod_l+0xa8a>
 8007f10:	4602      	mov	r2, r0
 8007f12:	460b      	mov	r3, r1
 8007f14:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007f18:	e7dd      	b.n	8007ed6 <_strtod_l+0xb66>
 8007f1a:	a30d      	add	r3, pc, #52	; (adr r3, 8007f50 <_strtod_l+0xbe0>)
 8007f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f20:	f7f8 fd44 	bl	80009ac <__aeabi_dcmplt>
 8007f24:	e79b      	b.n	8007e5e <_strtod_l+0xaee>
 8007f26:	2300      	movs	r3, #0
 8007f28:	930e      	str	r3, [sp, #56]	; 0x38
 8007f2a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f2c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007f2e:	6013      	str	r3, [r2, #0]
 8007f30:	f7ff ba5b 	b.w	80073ea <_strtod_l+0x7a>
 8007f34:	2a65      	cmp	r2, #101	; 0x65
 8007f36:	f43f ab52 	beq.w	80075de <_strtod_l+0x26e>
 8007f3a:	2a45      	cmp	r2, #69	; 0x45
 8007f3c:	f43f ab4f 	beq.w	80075de <_strtod_l+0x26e>
 8007f40:	2301      	movs	r3, #1
 8007f42:	f7ff bb87 	b.w	8007654 <_strtod_l+0x2e4>
 8007f46:	bf00      	nop
 8007f48:	ffc00000 	.word	0xffc00000
 8007f4c:	41dfffff 	.word	0x41dfffff
 8007f50:	94a03595 	.word	0x94a03595
 8007f54:	3fcfffff 	.word	0x3fcfffff

08007f58 <strtof>:
 8007f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f5c:	4f24      	ldr	r7, [pc, #144]	; (8007ff0 <strtof+0x98>)
 8007f5e:	460a      	mov	r2, r1
 8007f60:	4b24      	ldr	r3, [pc, #144]	; (8007ff4 <strtof+0x9c>)
 8007f62:	4601      	mov	r1, r0
 8007f64:	6838      	ldr	r0, [r7, #0]
 8007f66:	f7ff fa03 	bl	8007370 <_strtod_l>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	4606      	mov	r6, r0
 8007f70:	460c      	mov	r4, r1
 8007f72:	f7f8 fd43 	bl	80009fc <__aeabi_dcmpun>
 8007f76:	b168      	cbz	r0, 8007f94 <strtof+0x3c>
 8007f78:	2c00      	cmp	r4, #0
 8007f7a:	481f      	ldr	r0, [pc, #124]	; (8007ff8 <strtof+0xa0>)
 8007f7c:	da06      	bge.n	8007f8c <strtof+0x34>
 8007f7e:	f000 f8bd 	bl	80080fc <nanf>
 8007f82:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
 8007f86:	4628      	mov	r0, r5
 8007f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f90:	f000 b8b4 	b.w	80080fc <nanf>
 8007f94:	4621      	mov	r1, r4
 8007f96:	4630      	mov	r0, r6
 8007f98:	f7f8 fd66 	bl	8000a68 <__aeabi_d2f>
 8007f9c:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 8007fa0:	4605      	mov	r5, r0
 8007fa2:	4916      	ldr	r1, [pc, #88]	; (8007ffc <strtof+0xa4>)
 8007fa4:	4640      	mov	r0, r8
 8007fa6:	f7f9 f883 	bl	80010b0 <__aeabi_fcmpun>
 8007faa:	b9b0      	cbnz	r0, 8007fda <strtof+0x82>
 8007fac:	4640      	mov	r0, r8
 8007fae:	4913      	ldr	r1, [pc, #76]	; (8007ffc <strtof+0xa4>)
 8007fb0:	f7f9 f860 	bl	8001074 <__aeabi_fcmple>
 8007fb4:	b988      	cbnz	r0, 8007fda <strtof+0x82>
 8007fb6:	f024 4800 	bic.w	r8, r4, #2147483648	; 0x80000000
 8007fba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007fbe:	4630      	mov	r0, r6
 8007fc0:	4641      	mov	r1, r8
 8007fc2:	4b0f      	ldr	r3, [pc, #60]	; (8008000 <strtof+0xa8>)
 8007fc4:	f7f8 fd1a 	bl	80009fc <__aeabi_dcmpun>
 8007fc8:	b970      	cbnz	r0, 8007fe8 <strtof+0x90>
 8007fca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007fce:	4630      	mov	r0, r6
 8007fd0:	4641      	mov	r1, r8
 8007fd2:	4b0b      	ldr	r3, [pc, #44]	; (8008000 <strtof+0xa8>)
 8007fd4:	f7f8 fcf4 	bl	80009c0 <__aeabi_dcmple>
 8007fd8:	b930      	cbnz	r0, 8007fe8 <strtof+0x90>
 8007fda:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8007fde:	d1d2      	bne.n	8007f86 <strtof+0x2e>
 8007fe0:	4b08      	ldr	r3, [pc, #32]	; (8008004 <strtof+0xac>)
 8007fe2:	4023      	ands	r3, r4
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d0ce      	beq.n	8007f86 <strtof+0x2e>
 8007fe8:	2222      	movs	r2, #34	; 0x22
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	601a      	str	r2, [r3, #0]
 8007fee:	e7ca      	b.n	8007f86 <strtof+0x2e>
 8007ff0:	200001d8 	.word	0x200001d8
 8007ff4:	20000020 	.word	0x20000020
 8007ff8:	0800a28f 	.word	0x0800a28f
 8007ffc:	7f7fffff 	.word	0x7f7fffff
 8008000:	7fefffff 	.word	0x7fefffff
 8008004:	7ff00000 	.word	0x7ff00000

08008008 <_fwalk_sglue>:
 8008008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800800c:	4607      	mov	r7, r0
 800800e:	4688      	mov	r8, r1
 8008010:	4614      	mov	r4, r2
 8008012:	2600      	movs	r6, #0
 8008014:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008018:	f1b9 0901 	subs.w	r9, r9, #1
 800801c:	d505      	bpl.n	800802a <_fwalk_sglue+0x22>
 800801e:	6824      	ldr	r4, [r4, #0]
 8008020:	2c00      	cmp	r4, #0
 8008022:	d1f7      	bne.n	8008014 <_fwalk_sglue+0xc>
 8008024:	4630      	mov	r0, r6
 8008026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800802a:	89ab      	ldrh	r3, [r5, #12]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d907      	bls.n	8008040 <_fwalk_sglue+0x38>
 8008030:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008034:	3301      	adds	r3, #1
 8008036:	d003      	beq.n	8008040 <_fwalk_sglue+0x38>
 8008038:	4629      	mov	r1, r5
 800803a:	4638      	mov	r0, r7
 800803c:	47c0      	blx	r8
 800803e:	4306      	orrs	r6, r0
 8008040:	3568      	adds	r5, #104	; 0x68
 8008042:	e7e9      	b.n	8008018 <_fwalk_sglue+0x10>

08008044 <strncmp>:
 8008044:	b510      	push	{r4, lr}
 8008046:	b16a      	cbz	r2, 8008064 <strncmp+0x20>
 8008048:	3901      	subs	r1, #1
 800804a:	1884      	adds	r4, r0, r2
 800804c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008050:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008054:	429a      	cmp	r2, r3
 8008056:	d103      	bne.n	8008060 <strncmp+0x1c>
 8008058:	42a0      	cmp	r0, r4
 800805a:	d001      	beq.n	8008060 <strncmp+0x1c>
 800805c:	2a00      	cmp	r2, #0
 800805e:	d1f5      	bne.n	800804c <strncmp+0x8>
 8008060:	1ad0      	subs	r0, r2, r3
 8008062:	bd10      	pop	{r4, pc}
 8008064:	4610      	mov	r0, r2
 8008066:	e7fc      	b.n	8008062 <strncmp+0x1e>

08008068 <memset>:
 8008068:	4603      	mov	r3, r0
 800806a:	4402      	add	r2, r0
 800806c:	4293      	cmp	r3, r2
 800806e:	d100      	bne.n	8008072 <memset+0xa>
 8008070:	4770      	bx	lr
 8008072:	f803 1b01 	strb.w	r1, [r3], #1
 8008076:	e7f9      	b.n	800806c <memset+0x4>

08008078 <__errno>:
 8008078:	4b01      	ldr	r3, [pc, #4]	; (8008080 <__errno+0x8>)
 800807a:	6818      	ldr	r0, [r3, #0]
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	200001d8 	.word	0x200001d8

08008084 <__libc_init_array>:
 8008084:	b570      	push	{r4, r5, r6, lr}
 8008086:	2600      	movs	r6, #0
 8008088:	4d0c      	ldr	r5, [pc, #48]	; (80080bc <__libc_init_array+0x38>)
 800808a:	4c0d      	ldr	r4, [pc, #52]	; (80080c0 <__libc_init_array+0x3c>)
 800808c:	1b64      	subs	r4, r4, r5
 800808e:	10a4      	asrs	r4, r4, #2
 8008090:	42a6      	cmp	r6, r4
 8008092:	d109      	bne.n	80080a8 <__libc_init_array+0x24>
 8008094:	f001 ff16 	bl	8009ec4 <_init>
 8008098:	2600      	movs	r6, #0
 800809a:	4d0a      	ldr	r5, [pc, #40]	; (80080c4 <__libc_init_array+0x40>)
 800809c:	4c0a      	ldr	r4, [pc, #40]	; (80080c8 <__libc_init_array+0x44>)
 800809e:	1b64      	subs	r4, r4, r5
 80080a0:	10a4      	asrs	r4, r4, #2
 80080a2:	42a6      	cmp	r6, r4
 80080a4:	d105      	bne.n	80080b2 <__libc_init_array+0x2e>
 80080a6:	bd70      	pop	{r4, r5, r6, pc}
 80080a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80080ac:	4798      	blx	r3
 80080ae:	3601      	adds	r6, #1
 80080b0:	e7ee      	b.n	8008090 <__libc_init_array+0xc>
 80080b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80080b6:	4798      	blx	r3
 80080b8:	3601      	adds	r6, #1
 80080ba:	e7f2      	b.n	80080a2 <__libc_init_array+0x1e>
 80080bc:	0800a2c4 	.word	0x0800a2c4
 80080c0:	0800a2c4 	.word	0x0800a2c4
 80080c4:	0800a2c4 	.word	0x0800a2c4
 80080c8:	0800a2c8 	.word	0x0800a2c8

080080cc <__retarget_lock_init_recursive>:
 80080cc:	4770      	bx	lr

080080ce <__retarget_lock_acquire_recursive>:
 80080ce:	4770      	bx	lr

080080d0 <__retarget_lock_release_recursive>:
 80080d0:	4770      	bx	lr

080080d2 <memcpy>:
 80080d2:	440a      	add	r2, r1
 80080d4:	4291      	cmp	r1, r2
 80080d6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80080da:	d100      	bne.n	80080de <memcpy+0xc>
 80080dc:	4770      	bx	lr
 80080de:	b510      	push	{r4, lr}
 80080e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080e4:	4291      	cmp	r1, r2
 80080e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080ea:	d1f9      	bne.n	80080e0 <memcpy+0xe>
 80080ec:	bd10      	pop	{r4, pc}
	...

080080f0 <nan>:
 80080f0:	2000      	movs	r0, #0
 80080f2:	4901      	ldr	r1, [pc, #4]	; (80080f8 <nan+0x8>)
 80080f4:	4770      	bx	lr
 80080f6:	bf00      	nop
 80080f8:	7ff80000 	.word	0x7ff80000

080080fc <nanf>:
 80080fc:	4800      	ldr	r0, [pc, #0]	; (8008100 <nanf+0x4>)
 80080fe:	4770      	bx	lr
 8008100:	7fc00000 	.word	0x7fc00000

08008104 <rshift>:
 8008104:	6903      	ldr	r3, [r0, #16]
 8008106:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800810a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800810e:	f100 0414 	add.w	r4, r0, #20
 8008112:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008116:	dd46      	ble.n	80081a6 <rshift+0xa2>
 8008118:	f011 011f 	ands.w	r1, r1, #31
 800811c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008120:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008124:	d10c      	bne.n	8008140 <rshift+0x3c>
 8008126:	4629      	mov	r1, r5
 8008128:	f100 0710 	add.w	r7, r0, #16
 800812c:	42b1      	cmp	r1, r6
 800812e:	d335      	bcc.n	800819c <rshift+0x98>
 8008130:	1a9b      	subs	r3, r3, r2
 8008132:	009b      	lsls	r3, r3, #2
 8008134:	1eea      	subs	r2, r5, #3
 8008136:	4296      	cmp	r6, r2
 8008138:	bf38      	it	cc
 800813a:	2300      	movcc	r3, #0
 800813c:	4423      	add	r3, r4
 800813e:	e015      	b.n	800816c <rshift+0x68>
 8008140:	46a1      	mov	r9, r4
 8008142:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008146:	f1c1 0820 	rsb	r8, r1, #32
 800814a:	40cf      	lsrs	r7, r1
 800814c:	f105 0e04 	add.w	lr, r5, #4
 8008150:	4576      	cmp	r6, lr
 8008152:	46f4      	mov	ip, lr
 8008154:	d816      	bhi.n	8008184 <rshift+0x80>
 8008156:	1a9a      	subs	r2, r3, r2
 8008158:	0092      	lsls	r2, r2, #2
 800815a:	3a04      	subs	r2, #4
 800815c:	3501      	adds	r5, #1
 800815e:	42ae      	cmp	r6, r5
 8008160:	bf38      	it	cc
 8008162:	2200      	movcc	r2, #0
 8008164:	18a3      	adds	r3, r4, r2
 8008166:	50a7      	str	r7, [r4, r2]
 8008168:	b107      	cbz	r7, 800816c <rshift+0x68>
 800816a:	3304      	adds	r3, #4
 800816c:	42a3      	cmp	r3, r4
 800816e:	eba3 0204 	sub.w	r2, r3, r4
 8008172:	bf08      	it	eq
 8008174:	2300      	moveq	r3, #0
 8008176:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800817a:	6102      	str	r2, [r0, #16]
 800817c:	bf08      	it	eq
 800817e:	6143      	streq	r3, [r0, #20]
 8008180:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008184:	f8dc c000 	ldr.w	ip, [ip]
 8008188:	fa0c fc08 	lsl.w	ip, ip, r8
 800818c:	ea4c 0707 	orr.w	r7, ip, r7
 8008190:	f849 7b04 	str.w	r7, [r9], #4
 8008194:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008198:	40cf      	lsrs	r7, r1
 800819a:	e7d9      	b.n	8008150 <rshift+0x4c>
 800819c:	f851 cb04 	ldr.w	ip, [r1], #4
 80081a0:	f847 cf04 	str.w	ip, [r7, #4]!
 80081a4:	e7c2      	b.n	800812c <rshift+0x28>
 80081a6:	4623      	mov	r3, r4
 80081a8:	e7e0      	b.n	800816c <rshift+0x68>

080081aa <__hexdig_fun>:
 80081aa:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80081ae:	2b09      	cmp	r3, #9
 80081b0:	d802      	bhi.n	80081b8 <__hexdig_fun+0xe>
 80081b2:	3820      	subs	r0, #32
 80081b4:	b2c0      	uxtb	r0, r0
 80081b6:	4770      	bx	lr
 80081b8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80081bc:	2b05      	cmp	r3, #5
 80081be:	d801      	bhi.n	80081c4 <__hexdig_fun+0x1a>
 80081c0:	3847      	subs	r0, #71	; 0x47
 80081c2:	e7f7      	b.n	80081b4 <__hexdig_fun+0xa>
 80081c4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80081c8:	2b05      	cmp	r3, #5
 80081ca:	d801      	bhi.n	80081d0 <__hexdig_fun+0x26>
 80081cc:	3827      	subs	r0, #39	; 0x27
 80081ce:	e7f1      	b.n	80081b4 <__hexdig_fun+0xa>
 80081d0:	2000      	movs	r0, #0
 80081d2:	4770      	bx	lr

080081d4 <__gethex>:
 80081d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d8:	4681      	mov	r9, r0
 80081da:	468a      	mov	sl, r1
 80081dc:	4617      	mov	r7, r2
 80081de:	680a      	ldr	r2, [r1, #0]
 80081e0:	b085      	sub	sp, #20
 80081e2:	f102 0b02 	add.w	fp, r2, #2
 80081e6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80081ea:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80081ee:	9302      	str	r3, [sp, #8]
 80081f0:	32fe      	adds	r2, #254	; 0xfe
 80081f2:	eb02 030b 	add.w	r3, r2, fp
 80081f6:	46d8      	mov	r8, fp
 80081f8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80081fc:	9301      	str	r3, [sp, #4]
 80081fe:	2830      	cmp	r0, #48	; 0x30
 8008200:	d0f7      	beq.n	80081f2 <__gethex+0x1e>
 8008202:	f7ff ffd2 	bl	80081aa <__hexdig_fun>
 8008206:	4604      	mov	r4, r0
 8008208:	2800      	cmp	r0, #0
 800820a:	d138      	bne.n	800827e <__gethex+0xaa>
 800820c:	2201      	movs	r2, #1
 800820e:	4640      	mov	r0, r8
 8008210:	49a7      	ldr	r1, [pc, #668]	; (80084b0 <__gethex+0x2dc>)
 8008212:	f7ff ff17 	bl	8008044 <strncmp>
 8008216:	4606      	mov	r6, r0
 8008218:	2800      	cmp	r0, #0
 800821a:	d169      	bne.n	80082f0 <__gethex+0x11c>
 800821c:	f898 0001 	ldrb.w	r0, [r8, #1]
 8008220:	465d      	mov	r5, fp
 8008222:	f7ff ffc2 	bl	80081aa <__hexdig_fun>
 8008226:	2800      	cmp	r0, #0
 8008228:	d064      	beq.n	80082f4 <__gethex+0x120>
 800822a:	465a      	mov	r2, fp
 800822c:	7810      	ldrb	r0, [r2, #0]
 800822e:	4690      	mov	r8, r2
 8008230:	2830      	cmp	r0, #48	; 0x30
 8008232:	f102 0201 	add.w	r2, r2, #1
 8008236:	d0f9      	beq.n	800822c <__gethex+0x58>
 8008238:	f7ff ffb7 	bl	80081aa <__hexdig_fun>
 800823c:	2301      	movs	r3, #1
 800823e:	fab0 f480 	clz	r4, r0
 8008242:	465e      	mov	r6, fp
 8008244:	0964      	lsrs	r4, r4, #5
 8008246:	9301      	str	r3, [sp, #4]
 8008248:	4642      	mov	r2, r8
 800824a:	4615      	mov	r5, r2
 800824c:	7828      	ldrb	r0, [r5, #0]
 800824e:	3201      	adds	r2, #1
 8008250:	f7ff ffab 	bl	80081aa <__hexdig_fun>
 8008254:	2800      	cmp	r0, #0
 8008256:	d1f8      	bne.n	800824a <__gethex+0x76>
 8008258:	2201      	movs	r2, #1
 800825a:	4628      	mov	r0, r5
 800825c:	4994      	ldr	r1, [pc, #592]	; (80084b0 <__gethex+0x2dc>)
 800825e:	f7ff fef1 	bl	8008044 <strncmp>
 8008262:	b978      	cbnz	r0, 8008284 <__gethex+0xb0>
 8008264:	b946      	cbnz	r6, 8008278 <__gethex+0xa4>
 8008266:	1c6e      	adds	r6, r5, #1
 8008268:	4632      	mov	r2, r6
 800826a:	4615      	mov	r5, r2
 800826c:	7828      	ldrb	r0, [r5, #0]
 800826e:	3201      	adds	r2, #1
 8008270:	f7ff ff9b 	bl	80081aa <__hexdig_fun>
 8008274:	2800      	cmp	r0, #0
 8008276:	d1f8      	bne.n	800826a <__gethex+0x96>
 8008278:	1b73      	subs	r3, r6, r5
 800827a:	009e      	lsls	r6, r3, #2
 800827c:	e004      	b.n	8008288 <__gethex+0xb4>
 800827e:	2400      	movs	r4, #0
 8008280:	4626      	mov	r6, r4
 8008282:	e7e1      	b.n	8008248 <__gethex+0x74>
 8008284:	2e00      	cmp	r6, #0
 8008286:	d1f7      	bne.n	8008278 <__gethex+0xa4>
 8008288:	782b      	ldrb	r3, [r5, #0]
 800828a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800828e:	2b50      	cmp	r3, #80	; 0x50
 8008290:	d13d      	bne.n	800830e <__gethex+0x13a>
 8008292:	786b      	ldrb	r3, [r5, #1]
 8008294:	2b2b      	cmp	r3, #43	; 0x2b
 8008296:	d02f      	beq.n	80082f8 <__gethex+0x124>
 8008298:	2b2d      	cmp	r3, #45	; 0x2d
 800829a:	d031      	beq.n	8008300 <__gethex+0x12c>
 800829c:	f04f 0b00 	mov.w	fp, #0
 80082a0:	1c69      	adds	r1, r5, #1
 80082a2:	7808      	ldrb	r0, [r1, #0]
 80082a4:	f7ff ff81 	bl	80081aa <__hexdig_fun>
 80082a8:	1e42      	subs	r2, r0, #1
 80082aa:	b2d2      	uxtb	r2, r2
 80082ac:	2a18      	cmp	r2, #24
 80082ae:	d82e      	bhi.n	800830e <__gethex+0x13a>
 80082b0:	f1a0 0210 	sub.w	r2, r0, #16
 80082b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80082b8:	f7ff ff77 	bl	80081aa <__hexdig_fun>
 80082bc:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80082c0:	fa5f fc8c 	uxtb.w	ip, ip
 80082c4:	f1bc 0f18 	cmp.w	ip, #24
 80082c8:	d91d      	bls.n	8008306 <__gethex+0x132>
 80082ca:	f1bb 0f00 	cmp.w	fp, #0
 80082ce:	d000      	beq.n	80082d2 <__gethex+0xfe>
 80082d0:	4252      	negs	r2, r2
 80082d2:	4416      	add	r6, r2
 80082d4:	f8ca 1000 	str.w	r1, [sl]
 80082d8:	b1dc      	cbz	r4, 8008312 <__gethex+0x13e>
 80082da:	9b01      	ldr	r3, [sp, #4]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	bf14      	ite	ne
 80082e0:	f04f 0800 	movne.w	r8, #0
 80082e4:	f04f 0806 	moveq.w	r8, #6
 80082e8:	4640      	mov	r0, r8
 80082ea:	b005      	add	sp, #20
 80082ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082f0:	4645      	mov	r5, r8
 80082f2:	4626      	mov	r6, r4
 80082f4:	2401      	movs	r4, #1
 80082f6:	e7c7      	b.n	8008288 <__gethex+0xb4>
 80082f8:	f04f 0b00 	mov.w	fp, #0
 80082fc:	1ca9      	adds	r1, r5, #2
 80082fe:	e7d0      	b.n	80082a2 <__gethex+0xce>
 8008300:	f04f 0b01 	mov.w	fp, #1
 8008304:	e7fa      	b.n	80082fc <__gethex+0x128>
 8008306:	230a      	movs	r3, #10
 8008308:	fb03 0002 	mla	r0, r3, r2, r0
 800830c:	e7d0      	b.n	80082b0 <__gethex+0xdc>
 800830e:	4629      	mov	r1, r5
 8008310:	e7e0      	b.n	80082d4 <__gethex+0x100>
 8008312:	4621      	mov	r1, r4
 8008314:	eba5 0308 	sub.w	r3, r5, r8
 8008318:	3b01      	subs	r3, #1
 800831a:	2b07      	cmp	r3, #7
 800831c:	dc0a      	bgt.n	8008334 <__gethex+0x160>
 800831e:	4648      	mov	r0, r9
 8008320:	f000 fbb2 	bl	8008a88 <_Balloc>
 8008324:	4604      	mov	r4, r0
 8008326:	b940      	cbnz	r0, 800833a <__gethex+0x166>
 8008328:	4602      	mov	r2, r0
 800832a:	21e4      	movs	r1, #228	; 0xe4
 800832c:	4b61      	ldr	r3, [pc, #388]	; (80084b4 <__gethex+0x2e0>)
 800832e:	4862      	ldr	r0, [pc, #392]	; (80084b8 <__gethex+0x2e4>)
 8008330:	f001 f8ec 	bl	800950c <__assert_func>
 8008334:	3101      	adds	r1, #1
 8008336:	105b      	asrs	r3, r3, #1
 8008338:	e7ef      	b.n	800831a <__gethex+0x146>
 800833a:	2300      	movs	r3, #0
 800833c:	469b      	mov	fp, r3
 800833e:	f100 0a14 	add.w	sl, r0, #20
 8008342:	f8cd a004 	str.w	sl, [sp, #4]
 8008346:	45a8      	cmp	r8, r5
 8008348:	d344      	bcc.n	80083d4 <__gethex+0x200>
 800834a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800834e:	4658      	mov	r0, fp
 8008350:	f848 bb04 	str.w	fp, [r8], #4
 8008354:	eba8 080a 	sub.w	r8, r8, sl
 8008358:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800835c:	6122      	str	r2, [r4, #16]
 800835e:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8008362:	f000 fc83 	bl	8008c6c <__hi0bits>
 8008366:	683d      	ldr	r5, [r7, #0]
 8008368:	eba8 0800 	sub.w	r8, r8, r0
 800836c:	45a8      	cmp	r8, r5
 800836e:	dd59      	ble.n	8008424 <__gethex+0x250>
 8008370:	eba8 0805 	sub.w	r8, r8, r5
 8008374:	4641      	mov	r1, r8
 8008376:	4620      	mov	r0, r4
 8008378:	f001 f801 	bl	800937e <__any_on>
 800837c:	4683      	mov	fp, r0
 800837e:	b1b8      	cbz	r0, 80083b0 <__gethex+0x1dc>
 8008380:	f04f 0b01 	mov.w	fp, #1
 8008384:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8008388:	1159      	asrs	r1, r3, #5
 800838a:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800838e:	f003 021f 	and.w	r2, r3, #31
 8008392:	fa0b f202 	lsl.w	r2, fp, r2
 8008396:	420a      	tst	r2, r1
 8008398:	d00a      	beq.n	80083b0 <__gethex+0x1dc>
 800839a:	455b      	cmp	r3, fp
 800839c:	dd06      	ble.n	80083ac <__gethex+0x1d8>
 800839e:	4620      	mov	r0, r4
 80083a0:	f1a8 0102 	sub.w	r1, r8, #2
 80083a4:	f000 ffeb 	bl	800937e <__any_on>
 80083a8:	2800      	cmp	r0, #0
 80083aa:	d138      	bne.n	800841e <__gethex+0x24a>
 80083ac:	f04f 0b02 	mov.w	fp, #2
 80083b0:	4641      	mov	r1, r8
 80083b2:	4620      	mov	r0, r4
 80083b4:	f7ff fea6 	bl	8008104 <rshift>
 80083b8:	4446      	add	r6, r8
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	42b3      	cmp	r3, r6
 80083be:	da41      	bge.n	8008444 <__gethex+0x270>
 80083c0:	4621      	mov	r1, r4
 80083c2:	4648      	mov	r0, r9
 80083c4:	f000 fba0 	bl	8008b08 <_Bfree>
 80083c8:	2300      	movs	r3, #0
 80083ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80083cc:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80083d0:	6013      	str	r3, [r2, #0]
 80083d2:	e789      	b.n	80082e8 <__gethex+0x114>
 80083d4:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80083d8:	2a2e      	cmp	r2, #46	; 0x2e
 80083da:	d014      	beq.n	8008406 <__gethex+0x232>
 80083dc:	2b20      	cmp	r3, #32
 80083de:	d106      	bne.n	80083ee <__gethex+0x21a>
 80083e0:	9b01      	ldr	r3, [sp, #4]
 80083e2:	f843 bb04 	str.w	fp, [r3], #4
 80083e6:	f04f 0b00 	mov.w	fp, #0
 80083ea:	9301      	str	r3, [sp, #4]
 80083ec:	465b      	mov	r3, fp
 80083ee:	7828      	ldrb	r0, [r5, #0]
 80083f0:	9303      	str	r3, [sp, #12]
 80083f2:	f7ff feda 	bl	80081aa <__hexdig_fun>
 80083f6:	9b03      	ldr	r3, [sp, #12]
 80083f8:	f000 000f 	and.w	r0, r0, #15
 80083fc:	4098      	lsls	r0, r3
 80083fe:	ea4b 0b00 	orr.w	fp, fp, r0
 8008402:	3304      	adds	r3, #4
 8008404:	e79f      	b.n	8008346 <__gethex+0x172>
 8008406:	45a8      	cmp	r8, r5
 8008408:	d8e8      	bhi.n	80083dc <__gethex+0x208>
 800840a:	2201      	movs	r2, #1
 800840c:	4628      	mov	r0, r5
 800840e:	4928      	ldr	r1, [pc, #160]	; (80084b0 <__gethex+0x2dc>)
 8008410:	9303      	str	r3, [sp, #12]
 8008412:	f7ff fe17 	bl	8008044 <strncmp>
 8008416:	9b03      	ldr	r3, [sp, #12]
 8008418:	2800      	cmp	r0, #0
 800841a:	d1df      	bne.n	80083dc <__gethex+0x208>
 800841c:	e793      	b.n	8008346 <__gethex+0x172>
 800841e:	f04f 0b03 	mov.w	fp, #3
 8008422:	e7c5      	b.n	80083b0 <__gethex+0x1dc>
 8008424:	da0b      	bge.n	800843e <__gethex+0x26a>
 8008426:	eba5 0808 	sub.w	r8, r5, r8
 800842a:	4621      	mov	r1, r4
 800842c:	4642      	mov	r2, r8
 800842e:	4648      	mov	r0, r9
 8008430:	f000 fd82 	bl	8008f38 <__lshift>
 8008434:	4604      	mov	r4, r0
 8008436:	eba6 0608 	sub.w	r6, r6, r8
 800843a:	f100 0a14 	add.w	sl, r0, #20
 800843e:	f04f 0b00 	mov.w	fp, #0
 8008442:	e7ba      	b.n	80083ba <__gethex+0x1e6>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	42b3      	cmp	r3, r6
 8008448:	dd74      	ble.n	8008534 <__gethex+0x360>
 800844a:	1b9e      	subs	r6, r3, r6
 800844c:	42b5      	cmp	r5, r6
 800844e:	dc35      	bgt.n	80084bc <__gethex+0x2e8>
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2b02      	cmp	r3, #2
 8008454:	d023      	beq.n	800849e <__gethex+0x2ca>
 8008456:	2b03      	cmp	r3, #3
 8008458:	d025      	beq.n	80084a6 <__gethex+0x2d2>
 800845a:	2b01      	cmp	r3, #1
 800845c:	d115      	bne.n	800848a <__gethex+0x2b6>
 800845e:	42b5      	cmp	r5, r6
 8008460:	d113      	bne.n	800848a <__gethex+0x2b6>
 8008462:	2d01      	cmp	r5, #1
 8008464:	d10b      	bne.n	800847e <__gethex+0x2aa>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	9a02      	ldr	r2, [sp, #8]
 800846a:	f04f 0862 	mov.w	r8, #98	; 0x62
 800846e:	6013      	str	r3, [r2, #0]
 8008470:	2301      	movs	r3, #1
 8008472:	6123      	str	r3, [r4, #16]
 8008474:	f8ca 3000 	str.w	r3, [sl]
 8008478:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800847a:	601c      	str	r4, [r3, #0]
 800847c:	e734      	b.n	80082e8 <__gethex+0x114>
 800847e:	4620      	mov	r0, r4
 8008480:	1e69      	subs	r1, r5, #1
 8008482:	f000 ff7c 	bl	800937e <__any_on>
 8008486:	2800      	cmp	r0, #0
 8008488:	d1ed      	bne.n	8008466 <__gethex+0x292>
 800848a:	4621      	mov	r1, r4
 800848c:	4648      	mov	r0, r9
 800848e:	f000 fb3b 	bl	8008b08 <_Bfree>
 8008492:	2300      	movs	r3, #0
 8008494:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008496:	f04f 0850 	mov.w	r8, #80	; 0x50
 800849a:	6013      	str	r3, [r2, #0]
 800849c:	e724      	b.n	80082e8 <__gethex+0x114>
 800849e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d1f2      	bne.n	800848a <__gethex+0x2b6>
 80084a4:	e7df      	b.n	8008466 <__gethex+0x292>
 80084a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d1dc      	bne.n	8008466 <__gethex+0x292>
 80084ac:	e7ed      	b.n	800848a <__gethex+0x2b6>
 80084ae:	bf00      	nop
 80084b0:	08009f0a 	.word	0x08009f0a
 80084b4:	0800a071 	.word	0x0800a071
 80084b8:	0800a082 	.word	0x0800a082
 80084bc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80084c0:	f1bb 0f00 	cmp.w	fp, #0
 80084c4:	d133      	bne.n	800852e <__gethex+0x35a>
 80084c6:	f1b8 0f00 	cmp.w	r8, #0
 80084ca:	d004      	beq.n	80084d6 <__gethex+0x302>
 80084cc:	4641      	mov	r1, r8
 80084ce:	4620      	mov	r0, r4
 80084d0:	f000 ff55 	bl	800937e <__any_on>
 80084d4:	4683      	mov	fp, r0
 80084d6:	2301      	movs	r3, #1
 80084d8:	ea4f 1268 	mov.w	r2, r8, asr #5
 80084dc:	f008 081f 	and.w	r8, r8, #31
 80084e0:	fa03 f308 	lsl.w	r3, r3, r8
 80084e4:	f04f 0802 	mov.w	r8, #2
 80084e8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80084ec:	4631      	mov	r1, r6
 80084ee:	4213      	tst	r3, r2
 80084f0:	4620      	mov	r0, r4
 80084f2:	bf18      	it	ne
 80084f4:	f04b 0b02 	orrne.w	fp, fp, #2
 80084f8:	1bad      	subs	r5, r5, r6
 80084fa:	f7ff fe03 	bl	8008104 <rshift>
 80084fe:	687e      	ldr	r6, [r7, #4]
 8008500:	f1bb 0f00 	cmp.w	fp, #0
 8008504:	d04a      	beq.n	800859c <__gethex+0x3c8>
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2b02      	cmp	r3, #2
 800850a:	d016      	beq.n	800853a <__gethex+0x366>
 800850c:	2b03      	cmp	r3, #3
 800850e:	d018      	beq.n	8008542 <__gethex+0x36e>
 8008510:	2b01      	cmp	r3, #1
 8008512:	d109      	bne.n	8008528 <__gethex+0x354>
 8008514:	f01b 0f02 	tst.w	fp, #2
 8008518:	d006      	beq.n	8008528 <__gethex+0x354>
 800851a:	f8da 3000 	ldr.w	r3, [sl]
 800851e:	ea4b 0b03 	orr.w	fp, fp, r3
 8008522:	f01b 0f01 	tst.w	fp, #1
 8008526:	d10f      	bne.n	8008548 <__gethex+0x374>
 8008528:	f048 0810 	orr.w	r8, r8, #16
 800852c:	e036      	b.n	800859c <__gethex+0x3c8>
 800852e:	f04f 0b01 	mov.w	fp, #1
 8008532:	e7d0      	b.n	80084d6 <__gethex+0x302>
 8008534:	f04f 0801 	mov.w	r8, #1
 8008538:	e7e2      	b.n	8008500 <__gethex+0x32c>
 800853a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800853c:	f1c3 0301 	rsb	r3, r3, #1
 8008540:	930f      	str	r3, [sp, #60]	; 0x3c
 8008542:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008544:	2b00      	cmp	r3, #0
 8008546:	d0ef      	beq.n	8008528 <__gethex+0x354>
 8008548:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800854c:	f104 0214 	add.w	r2, r4, #20
 8008550:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8008554:	9301      	str	r3, [sp, #4]
 8008556:	2300      	movs	r3, #0
 8008558:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800855c:	4694      	mov	ip, r2
 800855e:	f852 1b04 	ldr.w	r1, [r2], #4
 8008562:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8008566:	d01e      	beq.n	80085a6 <__gethex+0x3d2>
 8008568:	3101      	adds	r1, #1
 800856a:	f8cc 1000 	str.w	r1, [ip]
 800856e:	f1b8 0f02 	cmp.w	r8, #2
 8008572:	f104 0214 	add.w	r2, r4, #20
 8008576:	d13d      	bne.n	80085f4 <__gethex+0x420>
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	3b01      	subs	r3, #1
 800857c:	42ab      	cmp	r3, r5
 800857e:	d10b      	bne.n	8008598 <__gethex+0x3c4>
 8008580:	2301      	movs	r3, #1
 8008582:	1169      	asrs	r1, r5, #5
 8008584:	f005 051f 	and.w	r5, r5, #31
 8008588:	fa03 f505 	lsl.w	r5, r3, r5
 800858c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008590:	421d      	tst	r5, r3
 8008592:	bf18      	it	ne
 8008594:	f04f 0801 	movne.w	r8, #1
 8008598:	f048 0820 	orr.w	r8, r8, #32
 800859c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800859e:	601c      	str	r4, [r3, #0]
 80085a0:	9b02      	ldr	r3, [sp, #8]
 80085a2:	601e      	str	r6, [r3, #0]
 80085a4:	e6a0      	b.n	80082e8 <__gethex+0x114>
 80085a6:	4290      	cmp	r0, r2
 80085a8:	f842 3c04 	str.w	r3, [r2, #-4]
 80085ac:	d8d6      	bhi.n	800855c <__gethex+0x388>
 80085ae:	68a2      	ldr	r2, [r4, #8]
 80085b0:	4593      	cmp	fp, r2
 80085b2:	db17      	blt.n	80085e4 <__gethex+0x410>
 80085b4:	6861      	ldr	r1, [r4, #4]
 80085b6:	4648      	mov	r0, r9
 80085b8:	3101      	adds	r1, #1
 80085ba:	f000 fa65 	bl	8008a88 <_Balloc>
 80085be:	4682      	mov	sl, r0
 80085c0:	b918      	cbnz	r0, 80085ca <__gethex+0x3f6>
 80085c2:	4602      	mov	r2, r0
 80085c4:	2184      	movs	r1, #132	; 0x84
 80085c6:	4b1a      	ldr	r3, [pc, #104]	; (8008630 <__gethex+0x45c>)
 80085c8:	e6b1      	b.n	800832e <__gethex+0x15a>
 80085ca:	6922      	ldr	r2, [r4, #16]
 80085cc:	f104 010c 	add.w	r1, r4, #12
 80085d0:	3202      	adds	r2, #2
 80085d2:	0092      	lsls	r2, r2, #2
 80085d4:	300c      	adds	r0, #12
 80085d6:	f7ff fd7c 	bl	80080d2 <memcpy>
 80085da:	4621      	mov	r1, r4
 80085dc:	4648      	mov	r0, r9
 80085de:	f000 fa93 	bl	8008b08 <_Bfree>
 80085e2:	4654      	mov	r4, sl
 80085e4:	6922      	ldr	r2, [r4, #16]
 80085e6:	1c51      	adds	r1, r2, #1
 80085e8:	6121      	str	r1, [r4, #16]
 80085ea:	2101      	movs	r1, #1
 80085ec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80085f0:	6151      	str	r1, [r2, #20]
 80085f2:	e7bc      	b.n	800856e <__gethex+0x39a>
 80085f4:	6921      	ldr	r1, [r4, #16]
 80085f6:	4559      	cmp	r1, fp
 80085f8:	dd0b      	ble.n	8008612 <__gethex+0x43e>
 80085fa:	2101      	movs	r1, #1
 80085fc:	4620      	mov	r0, r4
 80085fe:	f7ff fd81 	bl	8008104 <rshift>
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	3601      	adds	r6, #1
 8008606:	42b3      	cmp	r3, r6
 8008608:	f6ff aeda 	blt.w	80083c0 <__gethex+0x1ec>
 800860c:	f04f 0801 	mov.w	r8, #1
 8008610:	e7c2      	b.n	8008598 <__gethex+0x3c4>
 8008612:	f015 051f 	ands.w	r5, r5, #31
 8008616:	d0f9      	beq.n	800860c <__gethex+0x438>
 8008618:	9b01      	ldr	r3, [sp, #4]
 800861a:	f1c5 0520 	rsb	r5, r5, #32
 800861e:	441a      	add	r2, r3
 8008620:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8008624:	f000 fb22 	bl	8008c6c <__hi0bits>
 8008628:	42a8      	cmp	r0, r5
 800862a:	dbe6      	blt.n	80085fa <__gethex+0x426>
 800862c:	e7ee      	b.n	800860c <__gethex+0x438>
 800862e:	bf00      	nop
 8008630:	0800a071 	.word	0x0800a071

08008634 <L_shift>:
 8008634:	f1c2 0208 	rsb	r2, r2, #8
 8008638:	0092      	lsls	r2, r2, #2
 800863a:	b570      	push	{r4, r5, r6, lr}
 800863c:	f1c2 0620 	rsb	r6, r2, #32
 8008640:	6843      	ldr	r3, [r0, #4]
 8008642:	6804      	ldr	r4, [r0, #0]
 8008644:	fa03 f506 	lsl.w	r5, r3, r6
 8008648:	432c      	orrs	r4, r5
 800864a:	40d3      	lsrs	r3, r2
 800864c:	6004      	str	r4, [r0, #0]
 800864e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008652:	4288      	cmp	r0, r1
 8008654:	d3f4      	bcc.n	8008640 <L_shift+0xc>
 8008656:	bd70      	pop	{r4, r5, r6, pc}

08008658 <__match>:
 8008658:	b530      	push	{r4, r5, lr}
 800865a:	6803      	ldr	r3, [r0, #0]
 800865c:	3301      	adds	r3, #1
 800865e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008662:	b914      	cbnz	r4, 800866a <__match+0x12>
 8008664:	6003      	str	r3, [r0, #0]
 8008666:	2001      	movs	r0, #1
 8008668:	bd30      	pop	{r4, r5, pc}
 800866a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800866e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008672:	2d19      	cmp	r5, #25
 8008674:	bf98      	it	ls
 8008676:	3220      	addls	r2, #32
 8008678:	42a2      	cmp	r2, r4
 800867a:	d0f0      	beq.n	800865e <__match+0x6>
 800867c:	2000      	movs	r0, #0
 800867e:	e7f3      	b.n	8008668 <__match+0x10>

08008680 <__hexnan>:
 8008680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008684:	2500      	movs	r5, #0
 8008686:	680b      	ldr	r3, [r1, #0]
 8008688:	4682      	mov	sl, r0
 800868a:	115e      	asrs	r6, r3, #5
 800868c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008690:	f013 031f 	ands.w	r3, r3, #31
 8008694:	bf18      	it	ne
 8008696:	3604      	addne	r6, #4
 8008698:	1f37      	subs	r7, r6, #4
 800869a:	4690      	mov	r8, r2
 800869c:	46b9      	mov	r9, r7
 800869e:	463c      	mov	r4, r7
 80086a0:	46ab      	mov	fp, r5
 80086a2:	b087      	sub	sp, #28
 80086a4:	6801      	ldr	r1, [r0, #0]
 80086a6:	9301      	str	r3, [sp, #4]
 80086a8:	f846 5c04 	str.w	r5, [r6, #-4]
 80086ac:	9502      	str	r5, [sp, #8]
 80086ae:	784a      	ldrb	r2, [r1, #1]
 80086b0:	1c4b      	adds	r3, r1, #1
 80086b2:	9303      	str	r3, [sp, #12]
 80086b4:	b342      	cbz	r2, 8008708 <__hexnan+0x88>
 80086b6:	4610      	mov	r0, r2
 80086b8:	9105      	str	r1, [sp, #20]
 80086ba:	9204      	str	r2, [sp, #16]
 80086bc:	f7ff fd75 	bl	80081aa <__hexdig_fun>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	d14f      	bne.n	8008764 <__hexnan+0xe4>
 80086c4:	9a04      	ldr	r2, [sp, #16]
 80086c6:	9905      	ldr	r1, [sp, #20]
 80086c8:	2a20      	cmp	r2, #32
 80086ca:	d818      	bhi.n	80086fe <__hexnan+0x7e>
 80086cc:	9b02      	ldr	r3, [sp, #8]
 80086ce:	459b      	cmp	fp, r3
 80086d0:	dd13      	ble.n	80086fa <__hexnan+0x7a>
 80086d2:	454c      	cmp	r4, r9
 80086d4:	d206      	bcs.n	80086e4 <__hexnan+0x64>
 80086d6:	2d07      	cmp	r5, #7
 80086d8:	dc04      	bgt.n	80086e4 <__hexnan+0x64>
 80086da:	462a      	mov	r2, r5
 80086dc:	4649      	mov	r1, r9
 80086de:	4620      	mov	r0, r4
 80086e0:	f7ff ffa8 	bl	8008634 <L_shift>
 80086e4:	4544      	cmp	r4, r8
 80086e6:	d950      	bls.n	800878a <__hexnan+0x10a>
 80086e8:	2300      	movs	r3, #0
 80086ea:	f1a4 0904 	sub.w	r9, r4, #4
 80086ee:	f844 3c04 	str.w	r3, [r4, #-4]
 80086f2:	461d      	mov	r5, r3
 80086f4:	464c      	mov	r4, r9
 80086f6:	f8cd b008 	str.w	fp, [sp, #8]
 80086fa:	9903      	ldr	r1, [sp, #12]
 80086fc:	e7d7      	b.n	80086ae <__hexnan+0x2e>
 80086fe:	2a29      	cmp	r2, #41	; 0x29
 8008700:	d155      	bne.n	80087ae <__hexnan+0x12e>
 8008702:	3102      	adds	r1, #2
 8008704:	f8ca 1000 	str.w	r1, [sl]
 8008708:	f1bb 0f00 	cmp.w	fp, #0
 800870c:	d04f      	beq.n	80087ae <__hexnan+0x12e>
 800870e:	454c      	cmp	r4, r9
 8008710:	d206      	bcs.n	8008720 <__hexnan+0xa0>
 8008712:	2d07      	cmp	r5, #7
 8008714:	dc04      	bgt.n	8008720 <__hexnan+0xa0>
 8008716:	462a      	mov	r2, r5
 8008718:	4649      	mov	r1, r9
 800871a:	4620      	mov	r0, r4
 800871c:	f7ff ff8a 	bl	8008634 <L_shift>
 8008720:	4544      	cmp	r4, r8
 8008722:	d934      	bls.n	800878e <__hexnan+0x10e>
 8008724:	4623      	mov	r3, r4
 8008726:	f1a8 0204 	sub.w	r2, r8, #4
 800872a:	f853 1b04 	ldr.w	r1, [r3], #4
 800872e:	429f      	cmp	r7, r3
 8008730:	f842 1f04 	str.w	r1, [r2, #4]!
 8008734:	d2f9      	bcs.n	800872a <__hexnan+0xaa>
 8008736:	1b3b      	subs	r3, r7, r4
 8008738:	f023 0303 	bic.w	r3, r3, #3
 800873c:	3304      	adds	r3, #4
 800873e:	3e03      	subs	r6, #3
 8008740:	3401      	adds	r4, #1
 8008742:	42a6      	cmp	r6, r4
 8008744:	bf38      	it	cc
 8008746:	2304      	movcc	r3, #4
 8008748:	2200      	movs	r2, #0
 800874a:	4443      	add	r3, r8
 800874c:	f843 2b04 	str.w	r2, [r3], #4
 8008750:	429f      	cmp	r7, r3
 8008752:	d2fb      	bcs.n	800874c <__hexnan+0xcc>
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	b91b      	cbnz	r3, 8008760 <__hexnan+0xe0>
 8008758:	4547      	cmp	r7, r8
 800875a:	d126      	bne.n	80087aa <__hexnan+0x12a>
 800875c:	2301      	movs	r3, #1
 800875e:	603b      	str	r3, [r7, #0]
 8008760:	2005      	movs	r0, #5
 8008762:	e025      	b.n	80087b0 <__hexnan+0x130>
 8008764:	3501      	adds	r5, #1
 8008766:	2d08      	cmp	r5, #8
 8008768:	f10b 0b01 	add.w	fp, fp, #1
 800876c:	dd06      	ble.n	800877c <__hexnan+0xfc>
 800876e:	4544      	cmp	r4, r8
 8008770:	d9c3      	bls.n	80086fa <__hexnan+0x7a>
 8008772:	2300      	movs	r3, #0
 8008774:	2501      	movs	r5, #1
 8008776:	f844 3c04 	str.w	r3, [r4, #-4]
 800877a:	3c04      	subs	r4, #4
 800877c:	6822      	ldr	r2, [r4, #0]
 800877e:	f000 000f 	and.w	r0, r0, #15
 8008782:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008786:	6020      	str	r0, [r4, #0]
 8008788:	e7b7      	b.n	80086fa <__hexnan+0x7a>
 800878a:	2508      	movs	r5, #8
 800878c:	e7b5      	b.n	80086fa <__hexnan+0x7a>
 800878e:	9b01      	ldr	r3, [sp, #4]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d0df      	beq.n	8008754 <__hexnan+0xd4>
 8008794:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008798:	f1c3 0320 	rsb	r3, r3, #32
 800879c:	40da      	lsrs	r2, r3
 800879e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80087a2:	4013      	ands	r3, r2
 80087a4:	f846 3c04 	str.w	r3, [r6, #-4]
 80087a8:	e7d4      	b.n	8008754 <__hexnan+0xd4>
 80087aa:	3f04      	subs	r7, #4
 80087ac:	e7d2      	b.n	8008754 <__hexnan+0xd4>
 80087ae:	2004      	movs	r0, #4
 80087b0:	b007      	add	sp, #28
 80087b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080087b8 <sbrk_aligned>:
 80087b8:	b570      	push	{r4, r5, r6, lr}
 80087ba:	4e0e      	ldr	r6, [pc, #56]	; (80087f4 <sbrk_aligned+0x3c>)
 80087bc:	460c      	mov	r4, r1
 80087be:	6831      	ldr	r1, [r6, #0]
 80087c0:	4605      	mov	r5, r0
 80087c2:	b911      	cbnz	r1, 80087ca <sbrk_aligned+0x12>
 80087c4:	f000 fe80 	bl	80094c8 <_sbrk_r>
 80087c8:	6030      	str	r0, [r6, #0]
 80087ca:	4621      	mov	r1, r4
 80087cc:	4628      	mov	r0, r5
 80087ce:	f000 fe7b 	bl	80094c8 <_sbrk_r>
 80087d2:	1c43      	adds	r3, r0, #1
 80087d4:	d00a      	beq.n	80087ec <sbrk_aligned+0x34>
 80087d6:	1cc4      	adds	r4, r0, #3
 80087d8:	f024 0403 	bic.w	r4, r4, #3
 80087dc:	42a0      	cmp	r0, r4
 80087de:	d007      	beq.n	80087f0 <sbrk_aligned+0x38>
 80087e0:	1a21      	subs	r1, r4, r0
 80087e2:	4628      	mov	r0, r5
 80087e4:	f000 fe70 	bl	80094c8 <_sbrk_r>
 80087e8:	3001      	adds	r0, #1
 80087ea:	d101      	bne.n	80087f0 <sbrk_aligned+0x38>
 80087ec:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80087f0:	4620      	mov	r0, r4
 80087f2:	bd70      	pop	{r4, r5, r6, pc}
 80087f4:	2000063c 	.word	0x2000063c

080087f8 <_malloc_r>:
 80087f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087fc:	1ccd      	adds	r5, r1, #3
 80087fe:	f025 0503 	bic.w	r5, r5, #3
 8008802:	3508      	adds	r5, #8
 8008804:	2d0c      	cmp	r5, #12
 8008806:	bf38      	it	cc
 8008808:	250c      	movcc	r5, #12
 800880a:	2d00      	cmp	r5, #0
 800880c:	4607      	mov	r7, r0
 800880e:	db01      	blt.n	8008814 <_malloc_r+0x1c>
 8008810:	42a9      	cmp	r1, r5
 8008812:	d905      	bls.n	8008820 <_malloc_r+0x28>
 8008814:	230c      	movs	r3, #12
 8008816:	2600      	movs	r6, #0
 8008818:	603b      	str	r3, [r7, #0]
 800881a:	4630      	mov	r0, r6
 800881c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008820:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80088f4 <_malloc_r+0xfc>
 8008824:	f000 f924 	bl	8008a70 <__malloc_lock>
 8008828:	f8d8 3000 	ldr.w	r3, [r8]
 800882c:	461c      	mov	r4, r3
 800882e:	bb5c      	cbnz	r4, 8008888 <_malloc_r+0x90>
 8008830:	4629      	mov	r1, r5
 8008832:	4638      	mov	r0, r7
 8008834:	f7ff ffc0 	bl	80087b8 <sbrk_aligned>
 8008838:	1c43      	adds	r3, r0, #1
 800883a:	4604      	mov	r4, r0
 800883c:	d155      	bne.n	80088ea <_malloc_r+0xf2>
 800883e:	f8d8 4000 	ldr.w	r4, [r8]
 8008842:	4626      	mov	r6, r4
 8008844:	2e00      	cmp	r6, #0
 8008846:	d145      	bne.n	80088d4 <_malloc_r+0xdc>
 8008848:	2c00      	cmp	r4, #0
 800884a:	d048      	beq.n	80088de <_malloc_r+0xe6>
 800884c:	6823      	ldr	r3, [r4, #0]
 800884e:	4631      	mov	r1, r6
 8008850:	4638      	mov	r0, r7
 8008852:	eb04 0903 	add.w	r9, r4, r3
 8008856:	f000 fe37 	bl	80094c8 <_sbrk_r>
 800885a:	4581      	cmp	r9, r0
 800885c:	d13f      	bne.n	80088de <_malloc_r+0xe6>
 800885e:	6821      	ldr	r1, [r4, #0]
 8008860:	4638      	mov	r0, r7
 8008862:	1a6d      	subs	r5, r5, r1
 8008864:	4629      	mov	r1, r5
 8008866:	f7ff ffa7 	bl	80087b8 <sbrk_aligned>
 800886a:	3001      	adds	r0, #1
 800886c:	d037      	beq.n	80088de <_malloc_r+0xe6>
 800886e:	6823      	ldr	r3, [r4, #0]
 8008870:	442b      	add	r3, r5
 8008872:	6023      	str	r3, [r4, #0]
 8008874:	f8d8 3000 	ldr.w	r3, [r8]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d038      	beq.n	80088ee <_malloc_r+0xf6>
 800887c:	685a      	ldr	r2, [r3, #4]
 800887e:	42a2      	cmp	r2, r4
 8008880:	d12b      	bne.n	80088da <_malloc_r+0xe2>
 8008882:	2200      	movs	r2, #0
 8008884:	605a      	str	r2, [r3, #4]
 8008886:	e00f      	b.n	80088a8 <_malloc_r+0xb0>
 8008888:	6822      	ldr	r2, [r4, #0]
 800888a:	1b52      	subs	r2, r2, r5
 800888c:	d41f      	bmi.n	80088ce <_malloc_r+0xd6>
 800888e:	2a0b      	cmp	r2, #11
 8008890:	d917      	bls.n	80088c2 <_malloc_r+0xca>
 8008892:	1961      	adds	r1, r4, r5
 8008894:	42a3      	cmp	r3, r4
 8008896:	6025      	str	r5, [r4, #0]
 8008898:	bf18      	it	ne
 800889a:	6059      	strne	r1, [r3, #4]
 800889c:	6863      	ldr	r3, [r4, #4]
 800889e:	bf08      	it	eq
 80088a0:	f8c8 1000 	streq.w	r1, [r8]
 80088a4:	5162      	str	r2, [r4, r5]
 80088a6:	604b      	str	r3, [r1, #4]
 80088a8:	4638      	mov	r0, r7
 80088aa:	f104 060b 	add.w	r6, r4, #11
 80088ae:	f000 f8e5 	bl	8008a7c <__malloc_unlock>
 80088b2:	f026 0607 	bic.w	r6, r6, #7
 80088b6:	1d23      	adds	r3, r4, #4
 80088b8:	1af2      	subs	r2, r6, r3
 80088ba:	d0ae      	beq.n	800881a <_malloc_r+0x22>
 80088bc:	1b9b      	subs	r3, r3, r6
 80088be:	50a3      	str	r3, [r4, r2]
 80088c0:	e7ab      	b.n	800881a <_malloc_r+0x22>
 80088c2:	42a3      	cmp	r3, r4
 80088c4:	6862      	ldr	r2, [r4, #4]
 80088c6:	d1dd      	bne.n	8008884 <_malloc_r+0x8c>
 80088c8:	f8c8 2000 	str.w	r2, [r8]
 80088cc:	e7ec      	b.n	80088a8 <_malloc_r+0xb0>
 80088ce:	4623      	mov	r3, r4
 80088d0:	6864      	ldr	r4, [r4, #4]
 80088d2:	e7ac      	b.n	800882e <_malloc_r+0x36>
 80088d4:	4634      	mov	r4, r6
 80088d6:	6876      	ldr	r6, [r6, #4]
 80088d8:	e7b4      	b.n	8008844 <_malloc_r+0x4c>
 80088da:	4613      	mov	r3, r2
 80088dc:	e7cc      	b.n	8008878 <_malloc_r+0x80>
 80088de:	230c      	movs	r3, #12
 80088e0:	4638      	mov	r0, r7
 80088e2:	603b      	str	r3, [r7, #0]
 80088e4:	f000 f8ca 	bl	8008a7c <__malloc_unlock>
 80088e8:	e797      	b.n	800881a <_malloc_r+0x22>
 80088ea:	6025      	str	r5, [r4, #0]
 80088ec:	e7dc      	b.n	80088a8 <_malloc_r+0xb0>
 80088ee:	605b      	str	r3, [r3, #4]
 80088f0:	deff      	udf	#255	; 0xff
 80088f2:	bf00      	nop
 80088f4:	20000638 	.word	0x20000638

080088f8 <__ascii_mbtowc>:
 80088f8:	b082      	sub	sp, #8
 80088fa:	b901      	cbnz	r1, 80088fe <__ascii_mbtowc+0x6>
 80088fc:	a901      	add	r1, sp, #4
 80088fe:	b142      	cbz	r2, 8008912 <__ascii_mbtowc+0x1a>
 8008900:	b14b      	cbz	r3, 8008916 <__ascii_mbtowc+0x1e>
 8008902:	7813      	ldrb	r3, [r2, #0]
 8008904:	600b      	str	r3, [r1, #0]
 8008906:	7812      	ldrb	r2, [r2, #0]
 8008908:	1e10      	subs	r0, r2, #0
 800890a:	bf18      	it	ne
 800890c:	2001      	movne	r0, #1
 800890e:	b002      	add	sp, #8
 8008910:	4770      	bx	lr
 8008912:	4610      	mov	r0, r2
 8008914:	e7fb      	b.n	800890e <__ascii_mbtowc+0x16>
 8008916:	f06f 0001 	mvn.w	r0, #1
 800891a:	e7f8      	b.n	800890e <__ascii_mbtowc+0x16>

0800891c <__sflush_r>:
 800891c:	898a      	ldrh	r2, [r1, #12]
 800891e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008920:	4605      	mov	r5, r0
 8008922:	0710      	lsls	r0, r2, #28
 8008924:	460c      	mov	r4, r1
 8008926:	d457      	bmi.n	80089d8 <__sflush_r+0xbc>
 8008928:	684b      	ldr	r3, [r1, #4]
 800892a:	2b00      	cmp	r3, #0
 800892c:	dc04      	bgt.n	8008938 <__sflush_r+0x1c>
 800892e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008930:	2b00      	cmp	r3, #0
 8008932:	dc01      	bgt.n	8008938 <__sflush_r+0x1c>
 8008934:	2000      	movs	r0, #0
 8008936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008938:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800893a:	2e00      	cmp	r6, #0
 800893c:	d0fa      	beq.n	8008934 <__sflush_r+0x18>
 800893e:	2300      	movs	r3, #0
 8008940:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008944:	682f      	ldr	r7, [r5, #0]
 8008946:	6a21      	ldr	r1, [r4, #32]
 8008948:	602b      	str	r3, [r5, #0]
 800894a:	d032      	beq.n	80089b2 <__sflush_r+0x96>
 800894c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800894e:	89a3      	ldrh	r3, [r4, #12]
 8008950:	075a      	lsls	r2, r3, #29
 8008952:	d505      	bpl.n	8008960 <__sflush_r+0x44>
 8008954:	6863      	ldr	r3, [r4, #4]
 8008956:	1ac0      	subs	r0, r0, r3
 8008958:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800895a:	b10b      	cbz	r3, 8008960 <__sflush_r+0x44>
 800895c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800895e:	1ac0      	subs	r0, r0, r3
 8008960:	2300      	movs	r3, #0
 8008962:	4602      	mov	r2, r0
 8008964:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008966:	4628      	mov	r0, r5
 8008968:	6a21      	ldr	r1, [r4, #32]
 800896a:	47b0      	blx	r6
 800896c:	1c43      	adds	r3, r0, #1
 800896e:	89a3      	ldrh	r3, [r4, #12]
 8008970:	d106      	bne.n	8008980 <__sflush_r+0x64>
 8008972:	6829      	ldr	r1, [r5, #0]
 8008974:	291d      	cmp	r1, #29
 8008976:	d82b      	bhi.n	80089d0 <__sflush_r+0xb4>
 8008978:	4a28      	ldr	r2, [pc, #160]	; (8008a1c <__sflush_r+0x100>)
 800897a:	410a      	asrs	r2, r1
 800897c:	07d6      	lsls	r6, r2, #31
 800897e:	d427      	bmi.n	80089d0 <__sflush_r+0xb4>
 8008980:	2200      	movs	r2, #0
 8008982:	6062      	str	r2, [r4, #4]
 8008984:	6922      	ldr	r2, [r4, #16]
 8008986:	04d9      	lsls	r1, r3, #19
 8008988:	6022      	str	r2, [r4, #0]
 800898a:	d504      	bpl.n	8008996 <__sflush_r+0x7a>
 800898c:	1c42      	adds	r2, r0, #1
 800898e:	d101      	bne.n	8008994 <__sflush_r+0x78>
 8008990:	682b      	ldr	r3, [r5, #0]
 8008992:	b903      	cbnz	r3, 8008996 <__sflush_r+0x7a>
 8008994:	6560      	str	r0, [r4, #84]	; 0x54
 8008996:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008998:	602f      	str	r7, [r5, #0]
 800899a:	2900      	cmp	r1, #0
 800899c:	d0ca      	beq.n	8008934 <__sflush_r+0x18>
 800899e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089a2:	4299      	cmp	r1, r3
 80089a4:	d002      	beq.n	80089ac <__sflush_r+0x90>
 80089a6:	4628      	mov	r0, r5
 80089a8:	f000 fde2 	bl	8009570 <_free_r>
 80089ac:	2000      	movs	r0, #0
 80089ae:	6360      	str	r0, [r4, #52]	; 0x34
 80089b0:	e7c1      	b.n	8008936 <__sflush_r+0x1a>
 80089b2:	2301      	movs	r3, #1
 80089b4:	4628      	mov	r0, r5
 80089b6:	47b0      	blx	r6
 80089b8:	1c41      	adds	r1, r0, #1
 80089ba:	d1c8      	bne.n	800894e <__sflush_r+0x32>
 80089bc:	682b      	ldr	r3, [r5, #0]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d0c5      	beq.n	800894e <__sflush_r+0x32>
 80089c2:	2b1d      	cmp	r3, #29
 80089c4:	d001      	beq.n	80089ca <__sflush_r+0xae>
 80089c6:	2b16      	cmp	r3, #22
 80089c8:	d101      	bne.n	80089ce <__sflush_r+0xb2>
 80089ca:	602f      	str	r7, [r5, #0]
 80089cc:	e7b2      	b.n	8008934 <__sflush_r+0x18>
 80089ce:	89a3      	ldrh	r3, [r4, #12]
 80089d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089d4:	81a3      	strh	r3, [r4, #12]
 80089d6:	e7ae      	b.n	8008936 <__sflush_r+0x1a>
 80089d8:	690f      	ldr	r7, [r1, #16]
 80089da:	2f00      	cmp	r7, #0
 80089dc:	d0aa      	beq.n	8008934 <__sflush_r+0x18>
 80089de:	0793      	lsls	r3, r2, #30
 80089e0:	bf18      	it	ne
 80089e2:	2300      	movne	r3, #0
 80089e4:	680e      	ldr	r6, [r1, #0]
 80089e6:	bf08      	it	eq
 80089e8:	694b      	ldreq	r3, [r1, #20]
 80089ea:	1bf6      	subs	r6, r6, r7
 80089ec:	600f      	str	r7, [r1, #0]
 80089ee:	608b      	str	r3, [r1, #8]
 80089f0:	2e00      	cmp	r6, #0
 80089f2:	dd9f      	ble.n	8008934 <__sflush_r+0x18>
 80089f4:	4633      	mov	r3, r6
 80089f6:	463a      	mov	r2, r7
 80089f8:	4628      	mov	r0, r5
 80089fa:	6a21      	ldr	r1, [r4, #32]
 80089fc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008a00:	47e0      	blx	ip
 8008a02:	2800      	cmp	r0, #0
 8008a04:	dc06      	bgt.n	8008a14 <__sflush_r+0xf8>
 8008a06:	89a3      	ldrh	r3, [r4, #12]
 8008a08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a10:	81a3      	strh	r3, [r4, #12]
 8008a12:	e790      	b.n	8008936 <__sflush_r+0x1a>
 8008a14:	4407      	add	r7, r0
 8008a16:	1a36      	subs	r6, r6, r0
 8008a18:	e7ea      	b.n	80089f0 <__sflush_r+0xd4>
 8008a1a:	bf00      	nop
 8008a1c:	dfbffffe 	.word	0xdfbffffe

08008a20 <_fflush_r>:
 8008a20:	b538      	push	{r3, r4, r5, lr}
 8008a22:	690b      	ldr	r3, [r1, #16]
 8008a24:	4605      	mov	r5, r0
 8008a26:	460c      	mov	r4, r1
 8008a28:	b913      	cbnz	r3, 8008a30 <_fflush_r+0x10>
 8008a2a:	2500      	movs	r5, #0
 8008a2c:	4628      	mov	r0, r5
 8008a2e:	bd38      	pop	{r3, r4, r5, pc}
 8008a30:	b118      	cbz	r0, 8008a3a <_fflush_r+0x1a>
 8008a32:	6a03      	ldr	r3, [r0, #32]
 8008a34:	b90b      	cbnz	r3, 8008a3a <_fflush_r+0x1a>
 8008a36:	f7fe fc61 	bl	80072fc <__sinit>
 8008a3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d0f3      	beq.n	8008a2a <_fflush_r+0xa>
 8008a42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a44:	07d0      	lsls	r0, r2, #31
 8008a46:	d404      	bmi.n	8008a52 <_fflush_r+0x32>
 8008a48:	0599      	lsls	r1, r3, #22
 8008a4a:	d402      	bmi.n	8008a52 <_fflush_r+0x32>
 8008a4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a4e:	f7ff fb3e 	bl	80080ce <__retarget_lock_acquire_recursive>
 8008a52:	4628      	mov	r0, r5
 8008a54:	4621      	mov	r1, r4
 8008a56:	f7ff ff61 	bl	800891c <__sflush_r>
 8008a5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a5c:	4605      	mov	r5, r0
 8008a5e:	07da      	lsls	r2, r3, #31
 8008a60:	d4e4      	bmi.n	8008a2c <_fflush_r+0xc>
 8008a62:	89a3      	ldrh	r3, [r4, #12]
 8008a64:	059b      	lsls	r3, r3, #22
 8008a66:	d4e1      	bmi.n	8008a2c <_fflush_r+0xc>
 8008a68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a6a:	f7ff fb31 	bl	80080d0 <__retarget_lock_release_recursive>
 8008a6e:	e7dd      	b.n	8008a2c <_fflush_r+0xc>

08008a70 <__malloc_lock>:
 8008a70:	4801      	ldr	r0, [pc, #4]	; (8008a78 <__malloc_lock+0x8>)
 8008a72:	f7ff bb2c 	b.w	80080ce <__retarget_lock_acquire_recursive>
 8008a76:	bf00      	nop
 8008a78:	20000634 	.word	0x20000634

08008a7c <__malloc_unlock>:
 8008a7c:	4801      	ldr	r0, [pc, #4]	; (8008a84 <__malloc_unlock+0x8>)
 8008a7e:	f7ff bb27 	b.w	80080d0 <__retarget_lock_release_recursive>
 8008a82:	bf00      	nop
 8008a84:	20000634 	.word	0x20000634

08008a88 <_Balloc>:
 8008a88:	b570      	push	{r4, r5, r6, lr}
 8008a8a:	69c6      	ldr	r6, [r0, #28]
 8008a8c:	4604      	mov	r4, r0
 8008a8e:	460d      	mov	r5, r1
 8008a90:	b976      	cbnz	r6, 8008ab0 <_Balloc+0x28>
 8008a92:	2010      	movs	r0, #16
 8008a94:	f000 fdb4 	bl	8009600 <malloc>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	61e0      	str	r0, [r4, #28]
 8008a9c:	b920      	cbnz	r0, 8008aa8 <_Balloc+0x20>
 8008a9e:	216b      	movs	r1, #107	; 0x6b
 8008aa0:	4b17      	ldr	r3, [pc, #92]	; (8008b00 <_Balloc+0x78>)
 8008aa2:	4818      	ldr	r0, [pc, #96]	; (8008b04 <_Balloc+0x7c>)
 8008aa4:	f000 fd32 	bl	800950c <__assert_func>
 8008aa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008aac:	6006      	str	r6, [r0, #0]
 8008aae:	60c6      	str	r6, [r0, #12]
 8008ab0:	69e6      	ldr	r6, [r4, #28]
 8008ab2:	68f3      	ldr	r3, [r6, #12]
 8008ab4:	b183      	cbz	r3, 8008ad8 <_Balloc+0x50>
 8008ab6:	69e3      	ldr	r3, [r4, #28]
 8008ab8:	68db      	ldr	r3, [r3, #12]
 8008aba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008abe:	b9b8      	cbnz	r0, 8008af0 <_Balloc+0x68>
 8008ac0:	2101      	movs	r1, #1
 8008ac2:	fa01 f605 	lsl.w	r6, r1, r5
 8008ac6:	1d72      	adds	r2, r6, #5
 8008ac8:	4620      	mov	r0, r4
 8008aca:	0092      	lsls	r2, r2, #2
 8008acc:	f000 fd3c 	bl	8009548 <_calloc_r>
 8008ad0:	b160      	cbz	r0, 8008aec <_Balloc+0x64>
 8008ad2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008ad6:	e00e      	b.n	8008af6 <_Balloc+0x6e>
 8008ad8:	2221      	movs	r2, #33	; 0x21
 8008ada:	2104      	movs	r1, #4
 8008adc:	4620      	mov	r0, r4
 8008ade:	f000 fd33 	bl	8009548 <_calloc_r>
 8008ae2:	69e3      	ldr	r3, [r4, #28]
 8008ae4:	60f0      	str	r0, [r6, #12]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d1e4      	bne.n	8008ab6 <_Balloc+0x2e>
 8008aec:	2000      	movs	r0, #0
 8008aee:	bd70      	pop	{r4, r5, r6, pc}
 8008af0:	6802      	ldr	r2, [r0, #0]
 8008af2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008af6:	2300      	movs	r3, #0
 8008af8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008afc:	e7f7      	b.n	8008aee <_Balloc+0x66>
 8008afe:	bf00      	nop
 8008b00:	0800a0e2 	.word	0x0800a0e2
 8008b04:	0800a0f9 	.word	0x0800a0f9

08008b08 <_Bfree>:
 8008b08:	b570      	push	{r4, r5, r6, lr}
 8008b0a:	69c6      	ldr	r6, [r0, #28]
 8008b0c:	4605      	mov	r5, r0
 8008b0e:	460c      	mov	r4, r1
 8008b10:	b976      	cbnz	r6, 8008b30 <_Bfree+0x28>
 8008b12:	2010      	movs	r0, #16
 8008b14:	f000 fd74 	bl	8009600 <malloc>
 8008b18:	4602      	mov	r2, r0
 8008b1a:	61e8      	str	r0, [r5, #28]
 8008b1c:	b920      	cbnz	r0, 8008b28 <_Bfree+0x20>
 8008b1e:	218f      	movs	r1, #143	; 0x8f
 8008b20:	4b08      	ldr	r3, [pc, #32]	; (8008b44 <_Bfree+0x3c>)
 8008b22:	4809      	ldr	r0, [pc, #36]	; (8008b48 <_Bfree+0x40>)
 8008b24:	f000 fcf2 	bl	800950c <__assert_func>
 8008b28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b2c:	6006      	str	r6, [r0, #0]
 8008b2e:	60c6      	str	r6, [r0, #12]
 8008b30:	b13c      	cbz	r4, 8008b42 <_Bfree+0x3a>
 8008b32:	69eb      	ldr	r3, [r5, #28]
 8008b34:	6862      	ldr	r2, [r4, #4]
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b3c:	6021      	str	r1, [r4, #0]
 8008b3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b42:	bd70      	pop	{r4, r5, r6, pc}
 8008b44:	0800a0e2 	.word	0x0800a0e2
 8008b48:	0800a0f9 	.word	0x0800a0f9

08008b4c <__multadd>:
 8008b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b50:	4607      	mov	r7, r0
 8008b52:	460c      	mov	r4, r1
 8008b54:	461e      	mov	r6, r3
 8008b56:	2000      	movs	r0, #0
 8008b58:	690d      	ldr	r5, [r1, #16]
 8008b5a:	f101 0c14 	add.w	ip, r1, #20
 8008b5e:	f8dc 3000 	ldr.w	r3, [ip]
 8008b62:	3001      	adds	r0, #1
 8008b64:	b299      	uxth	r1, r3
 8008b66:	fb02 6101 	mla	r1, r2, r1, r6
 8008b6a:	0c1e      	lsrs	r6, r3, #16
 8008b6c:	0c0b      	lsrs	r3, r1, #16
 8008b6e:	fb02 3306 	mla	r3, r2, r6, r3
 8008b72:	b289      	uxth	r1, r1
 8008b74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b78:	4285      	cmp	r5, r0
 8008b7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b7e:	f84c 1b04 	str.w	r1, [ip], #4
 8008b82:	dcec      	bgt.n	8008b5e <__multadd+0x12>
 8008b84:	b30e      	cbz	r6, 8008bca <__multadd+0x7e>
 8008b86:	68a3      	ldr	r3, [r4, #8]
 8008b88:	42ab      	cmp	r3, r5
 8008b8a:	dc19      	bgt.n	8008bc0 <__multadd+0x74>
 8008b8c:	6861      	ldr	r1, [r4, #4]
 8008b8e:	4638      	mov	r0, r7
 8008b90:	3101      	adds	r1, #1
 8008b92:	f7ff ff79 	bl	8008a88 <_Balloc>
 8008b96:	4680      	mov	r8, r0
 8008b98:	b928      	cbnz	r0, 8008ba6 <__multadd+0x5a>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	21ba      	movs	r1, #186	; 0xba
 8008b9e:	4b0c      	ldr	r3, [pc, #48]	; (8008bd0 <__multadd+0x84>)
 8008ba0:	480c      	ldr	r0, [pc, #48]	; (8008bd4 <__multadd+0x88>)
 8008ba2:	f000 fcb3 	bl	800950c <__assert_func>
 8008ba6:	6922      	ldr	r2, [r4, #16]
 8008ba8:	f104 010c 	add.w	r1, r4, #12
 8008bac:	3202      	adds	r2, #2
 8008bae:	0092      	lsls	r2, r2, #2
 8008bb0:	300c      	adds	r0, #12
 8008bb2:	f7ff fa8e 	bl	80080d2 <memcpy>
 8008bb6:	4621      	mov	r1, r4
 8008bb8:	4638      	mov	r0, r7
 8008bba:	f7ff ffa5 	bl	8008b08 <_Bfree>
 8008bbe:	4644      	mov	r4, r8
 8008bc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008bc4:	3501      	adds	r5, #1
 8008bc6:	615e      	str	r6, [r3, #20]
 8008bc8:	6125      	str	r5, [r4, #16]
 8008bca:	4620      	mov	r0, r4
 8008bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bd0:	0800a071 	.word	0x0800a071
 8008bd4:	0800a0f9 	.word	0x0800a0f9

08008bd8 <__s2b>:
 8008bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bdc:	4615      	mov	r5, r2
 8008bde:	2209      	movs	r2, #9
 8008be0:	461f      	mov	r7, r3
 8008be2:	3308      	adds	r3, #8
 8008be4:	460c      	mov	r4, r1
 8008be6:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bea:	4606      	mov	r6, r0
 8008bec:	2201      	movs	r2, #1
 8008bee:	2100      	movs	r1, #0
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	db09      	blt.n	8008c08 <__s2b+0x30>
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	f7ff ff47 	bl	8008a88 <_Balloc>
 8008bfa:	b940      	cbnz	r0, 8008c0e <__s2b+0x36>
 8008bfc:	4602      	mov	r2, r0
 8008bfe:	21d3      	movs	r1, #211	; 0xd3
 8008c00:	4b18      	ldr	r3, [pc, #96]	; (8008c64 <__s2b+0x8c>)
 8008c02:	4819      	ldr	r0, [pc, #100]	; (8008c68 <__s2b+0x90>)
 8008c04:	f000 fc82 	bl	800950c <__assert_func>
 8008c08:	0052      	lsls	r2, r2, #1
 8008c0a:	3101      	adds	r1, #1
 8008c0c:	e7f0      	b.n	8008bf0 <__s2b+0x18>
 8008c0e:	9b08      	ldr	r3, [sp, #32]
 8008c10:	2d09      	cmp	r5, #9
 8008c12:	6143      	str	r3, [r0, #20]
 8008c14:	f04f 0301 	mov.w	r3, #1
 8008c18:	6103      	str	r3, [r0, #16]
 8008c1a:	dd16      	ble.n	8008c4a <__s2b+0x72>
 8008c1c:	f104 0909 	add.w	r9, r4, #9
 8008c20:	46c8      	mov	r8, r9
 8008c22:	442c      	add	r4, r5
 8008c24:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008c28:	4601      	mov	r1, r0
 8008c2a:	220a      	movs	r2, #10
 8008c2c:	4630      	mov	r0, r6
 8008c2e:	3b30      	subs	r3, #48	; 0x30
 8008c30:	f7ff ff8c 	bl	8008b4c <__multadd>
 8008c34:	45a0      	cmp	r8, r4
 8008c36:	d1f5      	bne.n	8008c24 <__s2b+0x4c>
 8008c38:	f1a5 0408 	sub.w	r4, r5, #8
 8008c3c:	444c      	add	r4, r9
 8008c3e:	1b2d      	subs	r5, r5, r4
 8008c40:	1963      	adds	r3, r4, r5
 8008c42:	42bb      	cmp	r3, r7
 8008c44:	db04      	blt.n	8008c50 <__s2b+0x78>
 8008c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c4a:	2509      	movs	r5, #9
 8008c4c:	340a      	adds	r4, #10
 8008c4e:	e7f6      	b.n	8008c3e <__s2b+0x66>
 8008c50:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008c54:	4601      	mov	r1, r0
 8008c56:	220a      	movs	r2, #10
 8008c58:	4630      	mov	r0, r6
 8008c5a:	3b30      	subs	r3, #48	; 0x30
 8008c5c:	f7ff ff76 	bl	8008b4c <__multadd>
 8008c60:	e7ee      	b.n	8008c40 <__s2b+0x68>
 8008c62:	bf00      	nop
 8008c64:	0800a071 	.word	0x0800a071
 8008c68:	0800a0f9 	.word	0x0800a0f9

08008c6c <__hi0bits>:
 8008c6c:	0c02      	lsrs	r2, r0, #16
 8008c6e:	0412      	lsls	r2, r2, #16
 8008c70:	4603      	mov	r3, r0
 8008c72:	b9ca      	cbnz	r2, 8008ca8 <__hi0bits+0x3c>
 8008c74:	0403      	lsls	r3, r0, #16
 8008c76:	2010      	movs	r0, #16
 8008c78:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008c7c:	bf04      	itt	eq
 8008c7e:	021b      	lsleq	r3, r3, #8
 8008c80:	3008      	addeq	r0, #8
 8008c82:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008c86:	bf04      	itt	eq
 8008c88:	011b      	lsleq	r3, r3, #4
 8008c8a:	3004      	addeq	r0, #4
 8008c8c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008c90:	bf04      	itt	eq
 8008c92:	009b      	lsleq	r3, r3, #2
 8008c94:	3002      	addeq	r0, #2
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	db05      	blt.n	8008ca6 <__hi0bits+0x3a>
 8008c9a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008c9e:	f100 0001 	add.w	r0, r0, #1
 8008ca2:	bf08      	it	eq
 8008ca4:	2020      	moveq	r0, #32
 8008ca6:	4770      	bx	lr
 8008ca8:	2000      	movs	r0, #0
 8008caa:	e7e5      	b.n	8008c78 <__hi0bits+0xc>

08008cac <__lo0bits>:
 8008cac:	6803      	ldr	r3, [r0, #0]
 8008cae:	4602      	mov	r2, r0
 8008cb0:	f013 0007 	ands.w	r0, r3, #7
 8008cb4:	d00b      	beq.n	8008cce <__lo0bits+0x22>
 8008cb6:	07d9      	lsls	r1, r3, #31
 8008cb8:	d421      	bmi.n	8008cfe <__lo0bits+0x52>
 8008cba:	0798      	lsls	r0, r3, #30
 8008cbc:	bf49      	itett	mi
 8008cbe:	085b      	lsrmi	r3, r3, #1
 8008cc0:	089b      	lsrpl	r3, r3, #2
 8008cc2:	2001      	movmi	r0, #1
 8008cc4:	6013      	strmi	r3, [r2, #0]
 8008cc6:	bf5c      	itt	pl
 8008cc8:	2002      	movpl	r0, #2
 8008cca:	6013      	strpl	r3, [r2, #0]
 8008ccc:	4770      	bx	lr
 8008cce:	b299      	uxth	r1, r3
 8008cd0:	b909      	cbnz	r1, 8008cd6 <__lo0bits+0x2a>
 8008cd2:	2010      	movs	r0, #16
 8008cd4:	0c1b      	lsrs	r3, r3, #16
 8008cd6:	b2d9      	uxtb	r1, r3
 8008cd8:	b909      	cbnz	r1, 8008cde <__lo0bits+0x32>
 8008cda:	3008      	adds	r0, #8
 8008cdc:	0a1b      	lsrs	r3, r3, #8
 8008cde:	0719      	lsls	r1, r3, #28
 8008ce0:	bf04      	itt	eq
 8008ce2:	091b      	lsreq	r3, r3, #4
 8008ce4:	3004      	addeq	r0, #4
 8008ce6:	0799      	lsls	r1, r3, #30
 8008ce8:	bf04      	itt	eq
 8008cea:	089b      	lsreq	r3, r3, #2
 8008cec:	3002      	addeq	r0, #2
 8008cee:	07d9      	lsls	r1, r3, #31
 8008cf0:	d403      	bmi.n	8008cfa <__lo0bits+0x4e>
 8008cf2:	085b      	lsrs	r3, r3, #1
 8008cf4:	f100 0001 	add.w	r0, r0, #1
 8008cf8:	d003      	beq.n	8008d02 <__lo0bits+0x56>
 8008cfa:	6013      	str	r3, [r2, #0]
 8008cfc:	4770      	bx	lr
 8008cfe:	2000      	movs	r0, #0
 8008d00:	4770      	bx	lr
 8008d02:	2020      	movs	r0, #32
 8008d04:	4770      	bx	lr
	...

08008d08 <__i2b>:
 8008d08:	b510      	push	{r4, lr}
 8008d0a:	460c      	mov	r4, r1
 8008d0c:	2101      	movs	r1, #1
 8008d0e:	f7ff febb 	bl	8008a88 <_Balloc>
 8008d12:	4602      	mov	r2, r0
 8008d14:	b928      	cbnz	r0, 8008d22 <__i2b+0x1a>
 8008d16:	f240 1145 	movw	r1, #325	; 0x145
 8008d1a:	4b04      	ldr	r3, [pc, #16]	; (8008d2c <__i2b+0x24>)
 8008d1c:	4804      	ldr	r0, [pc, #16]	; (8008d30 <__i2b+0x28>)
 8008d1e:	f000 fbf5 	bl	800950c <__assert_func>
 8008d22:	2301      	movs	r3, #1
 8008d24:	6144      	str	r4, [r0, #20]
 8008d26:	6103      	str	r3, [r0, #16]
 8008d28:	bd10      	pop	{r4, pc}
 8008d2a:	bf00      	nop
 8008d2c:	0800a071 	.word	0x0800a071
 8008d30:	0800a0f9 	.word	0x0800a0f9

08008d34 <__multiply>:
 8008d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d38:	4691      	mov	r9, r2
 8008d3a:	690a      	ldr	r2, [r1, #16]
 8008d3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008d40:	460c      	mov	r4, r1
 8008d42:	429a      	cmp	r2, r3
 8008d44:	bfbe      	ittt	lt
 8008d46:	460b      	movlt	r3, r1
 8008d48:	464c      	movlt	r4, r9
 8008d4a:	4699      	movlt	r9, r3
 8008d4c:	6927      	ldr	r7, [r4, #16]
 8008d4e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008d52:	68a3      	ldr	r3, [r4, #8]
 8008d54:	6861      	ldr	r1, [r4, #4]
 8008d56:	eb07 060a 	add.w	r6, r7, sl
 8008d5a:	42b3      	cmp	r3, r6
 8008d5c:	b085      	sub	sp, #20
 8008d5e:	bfb8      	it	lt
 8008d60:	3101      	addlt	r1, #1
 8008d62:	f7ff fe91 	bl	8008a88 <_Balloc>
 8008d66:	b930      	cbnz	r0, 8008d76 <__multiply+0x42>
 8008d68:	4602      	mov	r2, r0
 8008d6a:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008d6e:	4b43      	ldr	r3, [pc, #268]	; (8008e7c <__multiply+0x148>)
 8008d70:	4843      	ldr	r0, [pc, #268]	; (8008e80 <__multiply+0x14c>)
 8008d72:	f000 fbcb 	bl	800950c <__assert_func>
 8008d76:	f100 0514 	add.w	r5, r0, #20
 8008d7a:	462b      	mov	r3, r5
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008d82:	4543      	cmp	r3, r8
 8008d84:	d321      	bcc.n	8008dca <__multiply+0x96>
 8008d86:	f104 0314 	add.w	r3, r4, #20
 8008d8a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008d8e:	f109 0314 	add.w	r3, r9, #20
 8008d92:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008d96:	9202      	str	r2, [sp, #8]
 8008d98:	1b3a      	subs	r2, r7, r4
 8008d9a:	3a15      	subs	r2, #21
 8008d9c:	f022 0203 	bic.w	r2, r2, #3
 8008da0:	3204      	adds	r2, #4
 8008da2:	f104 0115 	add.w	r1, r4, #21
 8008da6:	428f      	cmp	r7, r1
 8008da8:	bf38      	it	cc
 8008daa:	2204      	movcc	r2, #4
 8008dac:	9201      	str	r2, [sp, #4]
 8008dae:	9a02      	ldr	r2, [sp, #8]
 8008db0:	9303      	str	r3, [sp, #12]
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d80c      	bhi.n	8008dd0 <__multiply+0x9c>
 8008db6:	2e00      	cmp	r6, #0
 8008db8:	dd03      	ble.n	8008dc2 <__multiply+0x8e>
 8008dba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d05a      	beq.n	8008e78 <__multiply+0x144>
 8008dc2:	6106      	str	r6, [r0, #16]
 8008dc4:	b005      	add	sp, #20
 8008dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dca:	f843 2b04 	str.w	r2, [r3], #4
 8008dce:	e7d8      	b.n	8008d82 <__multiply+0x4e>
 8008dd0:	f8b3 a000 	ldrh.w	sl, [r3]
 8008dd4:	f1ba 0f00 	cmp.w	sl, #0
 8008dd8:	d023      	beq.n	8008e22 <__multiply+0xee>
 8008dda:	46a9      	mov	r9, r5
 8008ddc:	f04f 0c00 	mov.w	ip, #0
 8008de0:	f104 0e14 	add.w	lr, r4, #20
 8008de4:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008de8:	f8d9 1000 	ldr.w	r1, [r9]
 8008dec:	fa1f fb82 	uxth.w	fp, r2
 8008df0:	b289      	uxth	r1, r1
 8008df2:	fb0a 110b 	mla	r1, sl, fp, r1
 8008df6:	4461      	add	r1, ip
 8008df8:	f8d9 c000 	ldr.w	ip, [r9]
 8008dfc:	0c12      	lsrs	r2, r2, #16
 8008dfe:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008e02:	fb0a c202 	mla	r2, sl, r2, ip
 8008e06:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008e0a:	b289      	uxth	r1, r1
 8008e0c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008e10:	4577      	cmp	r7, lr
 8008e12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008e16:	f849 1b04 	str.w	r1, [r9], #4
 8008e1a:	d8e3      	bhi.n	8008de4 <__multiply+0xb0>
 8008e1c:	9a01      	ldr	r2, [sp, #4]
 8008e1e:	f845 c002 	str.w	ip, [r5, r2]
 8008e22:	9a03      	ldr	r2, [sp, #12]
 8008e24:	3304      	adds	r3, #4
 8008e26:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008e2a:	f1b9 0f00 	cmp.w	r9, #0
 8008e2e:	d021      	beq.n	8008e74 <__multiply+0x140>
 8008e30:	46ae      	mov	lr, r5
 8008e32:	f04f 0a00 	mov.w	sl, #0
 8008e36:	6829      	ldr	r1, [r5, #0]
 8008e38:	f104 0c14 	add.w	ip, r4, #20
 8008e3c:	f8bc b000 	ldrh.w	fp, [ip]
 8008e40:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008e44:	b289      	uxth	r1, r1
 8008e46:	fb09 220b 	mla	r2, r9, fp, r2
 8008e4a:	4452      	add	r2, sl
 8008e4c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008e50:	f84e 1b04 	str.w	r1, [lr], #4
 8008e54:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008e58:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008e5c:	f8be 1000 	ldrh.w	r1, [lr]
 8008e60:	4567      	cmp	r7, ip
 8008e62:	fb09 110a 	mla	r1, r9, sl, r1
 8008e66:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008e6a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008e6e:	d8e5      	bhi.n	8008e3c <__multiply+0x108>
 8008e70:	9a01      	ldr	r2, [sp, #4]
 8008e72:	50a9      	str	r1, [r5, r2]
 8008e74:	3504      	adds	r5, #4
 8008e76:	e79a      	b.n	8008dae <__multiply+0x7a>
 8008e78:	3e01      	subs	r6, #1
 8008e7a:	e79c      	b.n	8008db6 <__multiply+0x82>
 8008e7c:	0800a071 	.word	0x0800a071
 8008e80:	0800a0f9 	.word	0x0800a0f9

08008e84 <__pow5mult>:
 8008e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e88:	4615      	mov	r5, r2
 8008e8a:	f012 0203 	ands.w	r2, r2, #3
 8008e8e:	4606      	mov	r6, r0
 8008e90:	460f      	mov	r7, r1
 8008e92:	d007      	beq.n	8008ea4 <__pow5mult+0x20>
 8008e94:	4c25      	ldr	r4, [pc, #148]	; (8008f2c <__pow5mult+0xa8>)
 8008e96:	3a01      	subs	r2, #1
 8008e98:	2300      	movs	r3, #0
 8008e9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e9e:	f7ff fe55 	bl	8008b4c <__multadd>
 8008ea2:	4607      	mov	r7, r0
 8008ea4:	10ad      	asrs	r5, r5, #2
 8008ea6:	d03d      	beq.n	8008f24 <__pow5mult+0xa0>
 8008ea8:	69f4      	ldr	r4, [r6, #28]
 8008eaa:	b97c      	cbnz	r4, 8008ecc <__pow5mult+0x48>
 8008eac:	2010      	movs	r0, #16
 8008eae:	f000 fba7 	bl	8009600 <malloc>
 8008eb2:	4602      	mov	r2, r0
 8008eb4:	61f0      	str	r0, [r6, #28]
 8008eb6:	b928      	cbnz	r0, 8008ec4 <__pow5mult+0x40>
 8008eb8:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008ebc:	4b1c      	ldr	r3, [pc, #112]	; (8008f30 <__pow5mult+0xac>)
 8008ebe:	481d      	ldr	r0, [pc, #116]	; (8008f34 <__pow5mult+0xb0>)
 8008ec0:	f000 fb24 	bl	800950c <__assert_func>
 8008ec4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ec8:	6004      	str	r4, [r0, #0]
 8008eca:	60c4      	str	r4, [r0, #12]
 8008ecc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008ed0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ed4:	b94c      	cbnz	r4, 8008eea <__pow5mult+0x66>
 8008ed6:	f240 2171 	movw	r1, #625	; 0x271
 8008eda:	4630      	mov	r0, r6
 8008edc:	f7ff ff14 	bl	8008d08 <__i2b>
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	4604      	mov	r4, r0
 8008ee4:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ee8:	6003      	str	r3, [r0, #0]
 8008eea:	f04f 0900 	mov.w	r9, #0
 8008eee:	07eb      	lsls	r3, r5, #31
 8008ef0:	d50a      	bpl.n	8008f08 <__pow5mult+0x84>
 8008ef2:	4639      	mov	r1, r7
 8008ef4:	4622      	mov	r2, r4
 8008ef6:	4630      	mov	r0, r6
 8008ef8:	f7ff ff1c 	bl	8008d34 <__multiply>
 8008efc:	4680      	mov	r8, r0
 8008efe:	4639      	mov	r1, r7
 8008f00:	4630      	mov	r0, r6
 8008f02:	f7ff fe01 	bl	8008b08 <_Bfree>
 8008f06:	4647      	mov	r7, r8
 8008f08:	106d      	asrs	r5, r5, #1
 8008f0a:	d00b      	beq.n	8008f24 <__pow5mult+0xa0>
 8008f0c:	6820      	ldr	r0, [r4, #0]
 8008f0e:	b938      	cbnz	r0, 8008f20 <__pow5mult+0x9c>
 8008f10:	4622      	mov	r2, r4
 8008f12:	4621      	mov	r1, r4
 8008f14:	4630      	mov	r0, r6
 8008f16:	f7ff ff0d 	bl	8008d34 <__multiply>
 8008f1a:	6020      	str	r0, [r4, #0]
 8008f1c:	f8c0 9000 	str.w	r9, [r0]
 8008f20:	4604      	mov	r4, r0
 8008f22:	e7e4      	b.n	8008eee <__pow5mult+0x6a>
 8008f24:	4638      	mov	r0, r7
 8008f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f2a:	bf00      	nop
 8008f2c:	0800a248 	.word	0x0800a248
 8008f30:	0800a0e2 	.word	0x0800a0e2
 8008f34:	0800a0f9 	.word	0x0800a0f9

08008f38 <__lshift>:
 8008f38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f3c:	460c      	mov	r4, r1
 8008f3e:	4607      	mov	r7, r0
 8008f40:	4691      	mov	r9, r2
 8008f42:	6923      	ldr	r3, [r4, #16]
 8008f44:	6849      	ldr	r1, [r1, #4]
 8008f46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008f4a:	68a3      	ldr	r3, [r4, #8]
 8008f4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f50:	f108 0601 	add.w	r6, r8, #1
 8008f54:	42b3      	cmp	r3, r6
 8008f56:	db0b      	blt.n	8008f70 <__lshift+0x38>
 8008f58:	4638      	mov	r0, r7
 8008f5a:	f7ff fd95 	bl	8008a88 <_Balloc>
 8008f5e:	4605      	mov	r5, r0
 8008f60:	b948      	cbnz	r0, 8008f76 <__lshift+0x3e>
 8008f62:	4602      	mov	r2, r0
 8008f64:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008f68:	4b27      	ldr	r3, [pc, #156]	; (8009008 <__lshift+0xd0>)
 8008f6a:	4828      	ldr	r0, [pc, #160]	; (800900c <__lshift+0xd4>)
 8008f6c:	f000 face 	bl	800950c <__assert_func>
 8008f70:	3101      	adds	r1, #1
 8008f72:	005b      	lsls	r3, r3, #1
 8008f74:	e7ee      	b.n	8008f54 <__lshift+0x1c>
 8008f76:	2300      	movs	r3, #0
 8008f78:	f100 0114 	add.w	r1, r0, #20
 8008f7c:	f100 0210 	add.w	r2, r0, #16
 8008f80:	4618      	mov	r0, r3
 8008f82:	4553      	cmp	r3, sl
 8008f84:	db33      	blt.n	8008fee <__lshift+0xb6>
 8008f86:	6920      	ldr	r0, [r4, #16]
 8008f88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f8c:	f104 0314 	add.w	r3, r4, #20
 8008f90:	f019 091f 	ands.w	r9, r9, #31
 8008f94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f98:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f9c:	d02b      	beq.n	8008ff6 <__lshift+0xbe>
 8008f9e:	468a      	mov	sl, r1
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	f1c9 0e20 	rsb	lr, r9, #32
 8008fa6:	6818      	ldr	r0, [r3, #0]
 8008fa8:	fa00 f009 	lsl.w	r0, r0, r9
 8008fac:	4310      	orrs	r0, r2
 8008fae:	f84a 0b04 	str.w	r0, [sl], #4
 8008fb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fb6:	459c      	cmp	ip, r3
 8008fb8:	fa22 f20e 	lsr.w	r2, r2, lr
 8008fbc:	d8f3      	bhi.n	8008fa6 <__lshift+0x6e>
 8008fbe:	ebac 0304 	sub.w	r3, ip, r4
 8008fc2:	3b15      	subs	r3, #21
 8008fc4:	f023 0303 	bic.w	r3, r3, #3
 8008fc8:	3304      	adds	r3, #4
 8008fca:	f104 0015 	add.w	r0, r4, #21
 8008fce:	4584      	cmp	ip, r0
 8008fd0:	bf38      	it	cc
 8008fd2:	2304      	movcc	r3, #4
 8008fd4:	50ca      	str	r2, [r1, r3]
 8008fd6:	b10a      	cbz	r2, 8008fdc <__lshift+0xa4>
 8008fd8:	f108 0602 	add.w	r6, r8, #2
 8008fdc:	3e01      	subs	r6, #1
 8008fde:	4638      	mov	r0, r7
 8008fe0:	4621      	mov	r1, r4
 8008fe2:	612e      	str	r6, [r5, #16]
 8008fe4:	f7ff fd90 	bl	8008b08 <_Bfree>
 8008fe8:	4628      	mov	r0, r5
 8008fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fee:	f842 0f04 	str.w	r0, [r2, #4]!
 8008ff2:	3301      	adds	r3, #1
 8008ff4:	e7c5      	b.n	8008f82 <__lshift+0x4a>
 8008ff6:	3904      	subs	r1, #4
 8008ff8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ffc:	459c      	cmp	ip, r3
 8008ffe:	f841 2f04 	str.w	r2, [r1, #4]!
 8009002:	d8f9      	bhi.n	8008ff8 <__lshift+0xc0>
 8009004:	e7ea      	b.n	8008fdc <__lshift+0xa4>
 8009006:	bf00      	nop
 8009008:	0800a071 	.word	0x0800a071
 800900c:	0800a0f9 	.word	0x0800a0f9

08009010 <__mcmp>:
 8009010:	4603      	mov	r3, r0
 8009012:	690a      	ldr	r2, [r1, #16]
 8009014:	6900      	ldr	r0, [r0, #16]
 8009016:	b530      	push	{r4, r5, lr}
 8009018:	1a80      	subs	r0, r0, r2
 800901a:	d10d      	bne.n	8009038 <__mcmp+0x28>
 800901c:	3314      	adds	r3, #20
 800901e:	3114      	adds	r1, #20
 8009020:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009024:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009028:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800902c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009030:	4295      	cmp	r5, r2
 8009032:	d002      	beq.n	800903a <__mcmp+0x2a>
 8009034:	d304      	bcc.n	8009040 <__mcmp+0x30>
 8009036:	2001      	movs	r0, #1
 8009038:	bd30      	pop	{r4, r5, pc}
 800903a:	42a3      	cmp	r3, r4
 800903c:	d3f4      	bcc.n	8009028 <__mcmp+0x18>
 800903e:	e7fb      	b.n	8009038 <__mcmp+0x28>
 8009040:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009044:	e7f8      	b.n	8009038 <__mcmp+0x28>
	...

08009048 <__mdiff>:
 8009048:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800904c:	460d      	mov	r5, r1
 800904e:	4607      	mov	r7, r0
 8009050:	4611      	mov	r1, r2
 8009052:	4628      	mov	r0, r5
 8009054:	4614      	mov	r4, r2
 8009056:	f7ff ffdb 	bl	8009010 <__mcmp>
 800905a:	1e06      	subs	r6, r0, #0
 800905c:	d111      	bne.n	8009082 <__mdiff+0x3a>
 800905e:	4631      	mov	r1, r6
 8009060:	4638      	mov	r0, r7
 8009062:	f7ff fd11 	bl	8008a88 <_Balloc>
 8009066:	4602      	mov	r2, r0
 8009068:	b928      	cbnz	r0, 8009076 <__mdiff+0x2e>
 800906a:	f240 2137 	movw	r1, #567	; 0x237
 800906e:	4b3a      	ldr	r3, [pc, #232]	; (8009158 <__mdiff+0x110>)
 8009070:	483a      	ldr	r0, [pc, #232]	; (800915c <__mdiff+0x114>)
 8009072:	f000 fa4b 	bl	800950c <__assert_func>
 8009076:	2301      	movs	r3, #1
 8009078:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800907c:	4610      	mov	r0, r2
 800907e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009082:	bfa4      	itt	ge
 8009084:	4623      	movge	r3, r4
 8009086:	462c      	movge	r4, r5
 8009088:	4638      	mov	r0, r7
 800908a:	6861      	ldr	r1, [r4, #4]
 800908c:	bfa6      	itte	ge
 800908e:	461d      	movge	r5, r3
 8009090:	2600      	movge	r6, #0
 8009092:	2601      	movlt	r6, #1
 8009094:	f7ff fcf8 	bl	8008a88 <_Balloc>
 8009098:	4602      	mov	r2, r0
 800909a:	b918      	cbnz	r0, 80090a4 <__mdiff+0x5c>
 800909c:	f240 2145 	movw	r1, #581	; 0x245
 80090a0:	4b2d      	ldr	r3, [pc, #180]	; (8009158 <__mdiff+0x110>)
 80090a2:	e7e5      	b.n	8009070 <__mdiff+0x28>
 80090a4:	f102 0814 	add.w	r8, r2, #20
 80090a8:	46c2      	mov	sl, r8
 80090aa:	f04f 0c00 	mov.w	ip, #0
 80090ae:	6927      	ldr	r7, [r4, #16]
 80090b0:	60c6      	str	r6, [r0, #12]
 80090b2:	692e      	ldr	r6, [r5, #16]
 80090b4:	f104 0014 	add.w	r0, r4, #20
 80090b8:	f105 0914 	add.w	r9, r5, #20
 80090bc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80090c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80090c4:	3410      	adds	r4, #16
 80090c6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80090ca:	f859 3b04 	ldr.w	r3, [r9], #4
 80090ce:	fa1f f18b 	uxth.w	r1, fp
 80090d2:	4461      	add	r1, ip
 80090d4:	fa1f fc83 	uxth.w	ip, r3
 80090d8:	0c1b      	lsrs	r3, r3, #16
 80090da:	eba1 010c 	sub.w	r1, r1, ip
 80090de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80090e2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80090e6:	b289      	uxth	r1, r1
 80090e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80090ec:	454e      	cmp	r6, r9
 80090ee:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80090f2:	f84a 1b04 	str.w	r1, [sl], #4
 80090f6:	d8e6      	bhi.n	80090c6 <__mdiff+0x7e>
 80090f8:	1b73      	subs	r3, r6, r5
 80090fa:	3b15      	subs	r3, #21
 80090fc:	f023 0303 	bic.w	r3, r3, #3
 8009100:	3515      	adds	r5, #21
 8009102:	3304      	adds	r3, #4
 8009104:	42ae      	cmp	r6, r5
 8009106:	bf38      	it	cc
 8009108:	2304      	movcc	r3, #4
 800910a:	4418      	add	r0, r3
 800910c:	4443      	add	r3, r8
 800910e:	461e      	mov	r6, r3
 8009110:	4605      	mov	r5, r0
 8009112:	4575      	cmp	r5, lr
 8009114:	d30e      	bcc.n	8009134 <__mdiff+0xec>
 8009116:	f10e 0103 	add.w	r1, lr, #3
 800911a:	1a09      	subs	r1, r1, r0
 800911c:	f021 0103 	bic.w	r1, r1, #3
 8009120:	3803      	subs	r0, #3
 8009122:	4586      	cmp	lr, r0
 8009124:	bf38      	it	cc
 8009126:	2100      	movcc	r1, #0
 8009128:	440b      	add	r3, r1
 800912a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800912e:	b189      	cbz	r1, 8009154 <__mdiff+0x10c>
 8009130:	6117      	str	r7, [r2, #16]
 8009132:	e7a3      	b.n	800907c <__mdiff+0x34>
 8009134:	f855 8b04 	ldr.w	r8, [r5], #4
 8009138:	fa1f f188 	uxth.w	r1, r8
 800913c:	4461      	add	r1, ip
 800913e:	140c      	asrs	r4, r1, #16
 8009140:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009144:	b289      	uxth	r1, r1
 8009146:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800914a:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800914e:	f846 1b04 	str.w	r1, [r6], #4
 8009152:	e7de      	b.n	8009112 <__mdiff+0xca>
 8009154:	3f01      	subs	r7, #1
 8009156:	e7e8      	b.n	800912a <__mdiff+0xe2>
 8009158:	0800a071 	.word	0x0800a071
 800915c:	0800a0f9 	.word	0x0800a0f9

08009160 <__ulp>:
 8009160:	4b0e      	ldr	r3, [pc, #56]	; (800919c <__ulp+0x3c>)
 8009162:	400b      	ands	r3, r1
 8009164:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009168:	2b00      	cmp	r3, #0
 800916a:	dc08      	bgt.n	800917e <__ulp+0x1e>
 800916c:	425b      	negs	r3, r3
 800916e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009172:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009176:	da04      	bge.n	8009182 <__ulp+0x22>
 8009178:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800917c:	4113      	asrs	r3, r2
 800917e:	2200      	movs	r2, #0
 8009180:	e008      	b.n	8009194 <__ulp+0x34>
 8009182:	f1a2 0314 	sub.w	r3, r2, #20
 8009186:	2b1e      	cmp	r3, #30
 8009188:	bfd6      	itet	le
 800918a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800918e:	2201      	movgt	r2, #1
 8009190:	40da      	lsrle	r2, r3
 8009192:	2300      	movs	r3, #0
 8009194:	4619      	mov	r1, r3
 8009196:	4610      	mov	r0, r2
 8009198:	4770      	bx	lr
 800919a:	bf00      	nop
 800919c:	7ff00000 	.word	0x7ff00000

080091a0 <__b2d>:
 80091a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091a2:	6905      	ldr	r5, [r0, #16]
 80091a4:	f100 0714 	add.w	r7, r0, #20
 80091a8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80091ac:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80091b0:	1f2e      	subs	r6, r5, #4
 80091b2:	4620      	mov	r0, r4
 80091b4:	f7ff fd5a 	bl	8008c6c <__hi0bits>
 80091b8:	f1c0 0220 	rsb	r2, r0, #32
 80091bc:	280a      	cmp	r0, #10
 80091be:	4603      	mov	r3, r0
 80091c0:	f8df c068 	ldr.w	ip, [pc, #104]	; 800922c <__b2d+0x8c>
 80091c4:	600a      	str	r2, [r1, #0]
 80091c6:	dc12      	bgt.n	80091ee <__b2d+0x4e>
 80091c8:	f1c0 0e0b 	rsb	lr, r0, #11
 80091cc:	fa24 f20e 	lsr.w	r2, r4, lr
 80091d0:	42b7      	cmp	r7, r6
 80091d2:	ea42 010c 	orr.w	r1, r2, ip
 80091d6:	bf2c      	ite	cs
 80091d8:	2200      	movcs	r2, #0
 80091da:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80091de:	3315      	adds	r3, #21
 80091e0:	fa04 f303 	lsl.w	r3, r4, r3
 80091e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80091e8:	431a      	orrs	r2, r3
 80091ea:	4610      	mov	r0, r2
 80091ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091ee:	42b7      	cmp	r7, r6
 80091f0:	bf2e      	itee	cs
 80091f2:	2200      	movcs	r2, #0
 80091f4:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80091f8:	f1a5 0608 	subcc.w	r6, r5, #8
 80091fc:	3b0b      	subs	r3, #11
 80091fe:	d012      	beq.n	8009226 <__b2d+0x86>
 8009200:	f1c3 0520 	rsb	r5, r3, #32
 8009204:	fa22 f105 	lsr.w	r1, r2, r5
 8009208:	409c      	lsls	r4, r3
 800920a:	430c      	orrs	r4, r1
 800920c:	42be      	cmp	r6, r7
 800920e:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 8009212:	bf94      	ite	ls
 8009214:	2400      	movls	r4, #0
 8009216:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800921a:	409a      	lsls	r2, r3
 800921c:	40ec      	lsrs	r4, r5
 800921e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009222:	4322      	orrs	r2, r4
 8009224:	e7e1      	b.n	80091ea <__b2d+0x4a>
 8009226:	ea44 010c 	orr.w	r1, r4, ip
 800922a:	e7de      	b.n	80091ea <__b2d+0x4a>
 800922c:	3ff00000 	.word	0x3ff00000

08009230 <__d2b>:
 8009230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009232:	2101      	movs	r1, #1
 8009234:	4617      	mov	r7, r2
 8009236:	461c      	mov	r4, r3
 8009238:	9e08      	ldr	r6, [sp, #32]
 800923a:	f7ff fc25 	bl	8008a88 <_Balloc>
 800923e:	4605      	mov	r5, r0
 8009240:	b930      	cbnz	r0, 8009250 <__d2b+0x20>
 8009242:	4602      	mov	r2, r0
 8009244:	f240 310f 	movw	r1, #783	; 0x30f
 8009248:	4b22      	ldr	r3, [pc, #136]	; (80092d4 <__d2b+0xa4>)
 800924a:	4823      	ldr	r0, [pc, #140]	; (80092d8 <__d2b+0xa8>)
 800924c:	f000 f95e 	bl	800950c <__assert_func>
 8009250:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009254:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8009258:	bb24      	cbnz	r4, 80092a4 <__d2b+0x74>
 800925a:	2f00      	cmp	r7, #0
 800925c:	9301      	str	r3, [sp, #4]
 800925e:	d026      	beq.n	80092ae <__d2b+0x7e>
 8009260:	4668      	mov	r0, sp
 8009262:	9700      	str	r7, [sp, #0]
 8009264:	f7ff fd22 	bl	8008cac <__lo0bits>
 8009268:	e9dd 1200 	ldrd	r1, r2, [sp]
 800926c:	b1e8      	cbz	r0, 80092aa <__d2b+0x7a>
 800926e:	f1c0 0320 	rsb	r3, r0, #32
 8009272:	fa02 f303 	lsl.w	r3, r2, r3
 8009276:	430b      	orrs	r3, r1
 8009278:	40c2      	lsrs	r2, r0
 800927a:	616b      	str	r3, [r5, #20]
 800927c:	9201      	str	r2, [sp, #4]
 800927e:	9b01      	ldr	r3, [sp, #4]
 8009280:	2b00      	cmp	r3, #0
 8009282:	bf14      	ite	ne
 8009284:	2102      	movne	r1, #2
 8009286:	2101      	moveq	r1, #1
 8009288:	61ab      	str	r3, [r5, #24]
 800928a:	6129      	str	r1, [r5, #16]
 800928c:	b1bc      	cbz	r4, 80092be <__d2b+0x8e>
 800928e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009292:	4404      	add	r4, r0
 8009294:	6034      	str	r4, [r6, #0]
 8009296:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800929a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800929c:	6018      	str	r0, [r3, #0]
 800929e:	4628      	mov	r0, r5
 80092a0:	b003      	add	sp, #12
 80092a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80092a8:	e7d7      	b.n	800925a <__d2b+0x2a>
 80092aa:	6169      	str	r1, [r5, #20]
 80092ac:	e7e7      	b.n	800927e <__d2b+0x4e>
 80092ae:	a801      	add	r0, sp, #4
 80092b0:	f7ff fcfc 	bl	8008cac <__lo0bits>
 80092b4:	9b01      	ldr	r3, [sp, #4]
 80092b6:	2101      	movs	r1, #1
 80092b8:	616b      	str	r3, [r5, #20]
 80092ba:	3020      	adds	r0, #32
 80092bc:	e7e5      	b.n	800928a <__d2b+0x5a>
 80092be:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80092c2:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80092c6:	6030      	str	r0, [r6, #0]
 80092c8:	6918      	ldr	r0, [r3, #16]
 80092ca:	f7ff fccf 	bl	8008c6c <__hi0bits>
 80092ce:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80092d2:	e7e2      	b.n	800929a <__d2b+0x6a>
 80092d4:	0800a071 	.word	0x0800a071
 80092d8:	0800a0f9 	.word	0x0800a0f9

080092dc <__ratio>:
 80092dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092e0:	4688      	mov	r8, r1
 80092e2:	4669      	mov	r1, sp
 80092e4:	4681      	mov	r9, r0
 80092e6:	f7ff ff5b 	bl	80091a0 <__b2d>
 80092ea:	460f      	mov	r7, r1
 80092ec:	4604      	mov	r4, r0
 80092ee:	460d      	mov	r5, r1
 80092f0:	4640      	mov	r0, r8
 80092f2:	a901      	add	r1, sp, #4
 80092f4:	f7ff ff54 	bl	80091a0 <__b2d>
 80092f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80092fc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009300:	468b      	mov	fp, r1
 8009302:	eba3 0c02 	sub.w	ip, r3, r2
 8009306:	e9dd 3200 	ldrd	r3, r2, [sp]
 800930a:	1a9b      	subs	r3, r3, r2
 800930c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009310:	2b00      	cmp	r3, #0
 8009312:	bfd5      	itete	le
 8009314:	460a      	movle	r2, r1
 8009316:	462a      	movgt	r2, r5
 8009318:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800931c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009320:	bfd8      	it	le
 8009322:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009326:	465b      	mov	r3, fp
 8009328:	4602      	mov	r2, r0
 800932a:	4639      	mov	r1, r7
 800932c:	4620      	mov	r0, r4
 800932e:	f7f7 f9f5 	bl	800071c <__aeabi_ddiv>
 8009332:	b003      	add	sp, #12
 8009334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009338 <__copybits>:
 8009338:	3901      	subs	r1, #1
 800933a:	b570      	push	{r4, r5, r6, lr}
 800933c:	1149      	asrs	r1, r1, #5
 800933e:	6914      	ldr	r4, [r2, #16]
 8009340:	3101      	adds	r1, #1
 8009342:	f102 0314 	add.w	r3, r2, #20
 8009346:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800934a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800934e:	1f05      	subs	r5, r0, #4
 8009350:	42a3      	cmp	r3, r4
 8009352:	d30c      	bcc.n	800936e <__copybits+0x36>
 8009354:	1aa3      	subs	r3, r4, r2
 8009356:	3b11      	subs	r3, #17
 8009358:	f023 0303 	bic.w	r3, r3, #3
 800935c:	3211      	adds	r2, #17
 800935e:	42a2      	cmp	r2, r4
 8009360:	bf88      	it	hi
 8009362:	2300      	movhi	r3, #0
 8009364:	4418      	add	r0, r3
 8009366:	2300      	movs	r3, #0
 8009368:	4288      	cmp	r0, r1
 800936a:	d305      	bcc.n	8009378 <__copybits+0x40>
 800936c:	bd70      	pop	{r4, r5, r6, pc}
 800936e:	f853 6b04 	ldr.w	r6, [r3], #4
 8009372:	f845 6f04 	str.w	r6, [r5, #4]!
 8009376:	e7eb      	b.n	8009350 <__copybits+0x18>
 8009378:	f840 3b04 	str.w	r3, [r0], #4
 800937c:	e7f4      	b.n	8009368 <__copybits+0x30>

0800937e <__any_on>:
 800937e:	f100 0214 	add.w	r2, r0, #20
 8009382:	6900      	ldr	r0, [r0, #16]
 8009384:	114b      	asrs	r3, r1, #5
 8009386:	4298      	cmp	r0, r3
 8009388:	b510      	push	{r4, lr}
 800938a:	db11      	blt.n	80093b0 <__any_on+0x32>
 800938c:	dd0a      	ble.n	80093a4 <__any_on+0x26>
 800938e:	f011 011f 	ands.w	r1, r1, #31
 8009392:	d007      	beq.n	80093a4 <__any_on+0x26>
 8009394:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009398:	fa24 f001 	lsr.w	r0, r4, r1
 800939c:	fa00 f101 	lsl.w	r1, r0, r1
 80093a0:	428c      	cmp	r4, r1
 80093a2:	d10b      	bne.n	80093bc <__any_on+0x3e>
 80093a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d803      	bhi.n	80093b4 <__any_on+0x36>
 80093ac:	2000      	movs	r0, #0
 80093ae:	bd10      	pop	{r4, pc}
 80093b0:	4603      	mov	r3, r0
 80093b2:	e7f7      	b.n	80093a4 <__any_on+0x26>
 80093b4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80093b8:	2900      	cmp	r1, #0
 80093ba:	d0f5      	beq.n	80093a8 <__any_on+0x2a>
 80093bc:	2001      	movs	r0, #1
 80093be:	e7f6      	b.n	80093ae <__any_on+0x30>

080093c0 <__sread>:
 80093c0:	b510      	push	{r4, lr}
 80093c2:	460c      	mov	r4, r1
 80093c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093c8:	f000 f86c 	bl	80094a4 <_read_r>
 80093cc:	2800      	cmp	r0, #0
 80093ce:	bfab      	itete	ge
 80093d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80093d2:	89a3      	ldrhlt	r3, [r4, #12]
 80093d4:	181b      	addge	r3, r3, r0
 80093d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80093da:	bfac      	ite	ge
 80093dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80093de:	81a3      	strhlt	r3, [r4, #12]
 80093e0:	bd10      	pop	{r4, pc}

080093e2 <__swrite>:
 80093e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093e6:	461f      	mov	r7, r3
 80093e8:	898b      	ldrh	r3, [r1, #12]
 80093ea:	4605      	mov	r5, r0
 80093ec:	05db      	lsls	r3, r3, #23
 80093ee:	460c      	mov	r4, r1
 80093f0:	4616      	mov	r6, r2
 80093f2:	d505      	bpl.n	8009400 <__swrite+0x1e>
 80093f4:	2302      	movs	r3, #2
 80093f6:	2200      	movs	r2, #0
 80093f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093fc:	f000 f840 	bl	8009480 <_lseek_r>
 8009400:	89a3      	ldrh	r3, [r4, #12]
 8009402:	4632      	mov	r2, r6
 8009404:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009408:	81a3      	strh	r3, [r4, #12]
 800940a:	4628      	mov	r0, r5
 800940c:	463b      	mov	r3, r7
 800940e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009412:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009416:	f000 b867 	b.w	80094e8 <_write_r>

0800941a <__sseek>:
 800941a:	b510      	push	{r4, lr}
 800941c:	460c      	mov	r4, r1
 800941e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009422:	f000 f82d 	bl	8009480 <_lseek_r>
 8009426:	1c43      	adds	r3, r0, #1
 8009428:	89a3      	ldrh	r3, [r4, #12]
 800942a:	bf15      	itete	ne
 800942c:	6560      	strne	r0, [r4, #84]	; 0x54
 800942e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009432:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009436:	81a3      	strheq	r3, [r4, #12]
 8009438:	bf18      	it	ne
 800943a:	81a3      	strhne	r3, [r4, #12]
 800943c:	bd10      	pop	{r4, pc}

0800943e <__sclose>:
 800943e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009442:	f000 b80d 	b.w	8009460 <_close_r>

08009446 <__ascii_wctomb>:
 8009446:	4603      	mov	r3, r0
 8009448:	4608      	mov	r0, r1
 800944a:	b141      	cbz	r1, 800945e <__ascii_wctomb+0x18>
 800944c:	2aff      	cmp	r2, #255	; 0xff
 800944e:	d904      	bls.n	800945a <__ascii_wctomb+0x14>
 8009450:	228a      	movs	r2, #138	; 0x8a
 8009452:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009456:	601a      	str	r2, [r3, #0]
 8009458:	4770      	bx	lr
 800945a:	2001      	movs	r0, #1
 800945c:	700a      	strb	r2, [r1, #0]
 800945e:	4770      	bx	lr

08009460 <_close_r>:
 8009460:	b538      	push	{r3, r4, r5, lr}
 8009462:	2300      	movs	r3, #0
 8009464:	4d05      	ldr	r5, [pc, #20]	; (800947c <_close_r+0x1c>)
 8009466:	4604      	mov	r4, r0
 8009468:	4608      	mov	r0, r1
 800946a:	602b      	str	r3, [r5, #0]
 800946c:	f7f8 fd8c 	bl	8001f88 <_close>
 8009470:	1c43      	adds	r3, r0, #1
 8009472:	d102      	bne.n	800947a <_close_r+0x1a>
 8009474:	682b      	ldr	r3, [r5, #0]
 8009476:	b103      	cbz	r3, 800947a <_close_r+0x1a>
 8009478:	6023      	str	r3, [r4, #0]
 800947a:	bd38      	pop	{r3, r4, r5, pc}
 800947c:	20000640 	.word	0x20000640

08009480 <_lseek_r>:
 8009480:	b538      	push	{r3, r4, r5, lr}
 8009482:	4604      	mov	r4, r0
 8009484:	4608      	mov	r0, r1
 8009486:	4611      	mov	r1, r2
 8009488:	2200      	movs	r2, #0
 800948a:	4d05      	ldr	r5, [pc, #20]	; (80094a0 <_lseek_r+0x20>)
 800948c:	602a      	str	r2, [r5, #0]
 800948e:	461a      	mov	r2, r3
 8009490:	f7f8 fd9e 	bl	8001fd0 <_lseek>
 8009494:	1c43      	adds	r3, r0, #1
 8009496:	d102      	bne.n	800949e <_lseek_r+0x1e>
 8009498:	682b      	ldr	r3, [r5, #0]
 800949a:	b103      	cbz	r3, 800949e <_lseek_r+0x1e>
 800949c:	6023      	str	r3, [r4, #0]
 800949e:	bd38      	pop	{r3, r4, r5, pc}
 80094a0:	20000640 	.word	0x20000640

080094a4 <_read_r>:
 80094a4:	b538      	push	{r3, r4, r5, lr}
 80094a6:	4604      	mov	r4, r0
 80094a8:	4608      	mov	r0, r1
 80094aa:	4611      	mov	r1, r2
 80094ac:	2200      	movs	r2, #0
 80094ae:	4d05      	ldr	r5, [pc, #20]	; (80094c4 <_read_r+0x20>)
 80094b0:	602a      	str	r2, [r5, #0]
 80094b2:	461a      	mov	r2, r3
 80094b4:	f7f8 fd2f 	bl	8001f16 <_read>
 80094b8:	1c43      	adds	r3, r0, #1
 80094ba:	d102      	bne.n	80094c2 <_read_r+0x1e>
 80094bc:	682b      	ldr	r3, [r5, #0]
 80094be:	b103      	cbz	r3, 80094c2 <_read_r+0x1e>
 80094c0:	6023      	str	r3, [r4, #0]
 80094c2:	bd38      	pop	{r3, r4, r5, pc}
 80094c4:	20000640 	.word	0x20000640

080094c8 <_sbrk_r>:
 80094c8:	b538      	push	{r3, r4, r5, lr}
 80094ca:	2300      	movs	r3, #0
 80094cc:	4d05      	ldr	r5, [pc, #20]	; (80094e4 <_sbrk_r+0x1c>)
 80094ce:	4604      	mov	r4, r0
 80094d0:	4608      	mov	r0, r1
 80094d2:	602b      	str	r3, [r5, #0]
 80094d4:	f7f8 fd88 	bl	8001fe8 <_sbrk>
 80094d8:	1c43      	adds	r3, r0, #1
 80094da:	d102      	bne.n	80094e2 <_sbrk_r+0x1a>
 80094dc:	682b      	ldr	r3, [r5, #0]
 80094de:	b103      	cbz	r3, 80094e2 <_sbrk_r+0x1a>
 80094e0:	6023      	str	r3, [r4, #0]
 80094e2:	bd38      	pop	{r3, r4, r5, pc}
 80094e4:	20000640 	.word	0x20000640

080094e8 <_write_r>:
 80094e8:	b538      	push	{r3, r4, r5, lr}
 80094ea:	4604      	mov	r4, r0
 80094ec:	4608      	mov	r0, r1
 80094ee:	4611      	mov	r1, r2
 80094f0:	2200      	movs	r2, #0
 80094f2:	4d05      	ldr	r5, [pc, #20]	; (8009508 <_write_r+0x20>)
 80094f4:	602a      	str	r2, [r5, #0]
 80094f6:	461a      	mov	r2, r3
 80094f8:	f7f8 fd2a 	bl	8001f50 <_write>
 80094fc:	1c43      	adds	r3, r0, #1
 80094fe:	d102      	bne.n	8009506 <_write_r+0x1e>
 8009500:	682b      	ldr	r3, [r5, #0]
 8009502:	b103      	cbz	r3, 8009506 <_write_r+0x1e>
 8009504:	6023      	str	r3, [r4, #0]
 8009506:	bd38      	pop	{r3, r4, r5, pc}
 8009508:	20000640 	.word	0x20000640

0800950c <__assert_func>:
 800950c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800950e:	4614      	mov	r4, r2
 8009510:	461a      	mov	r2, r3
 8009512:	4b09      	ldr	r3, [pc, #36]	; (8009538 <__assert_func+0x2c>)
 8009514:	4605      	mov	r5, r0
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	68d8      	ldr	r0, [r3, #12]
 800951a:	b14c      	cbz	r4, 8009530 <__assert_func+0x24>
 800951c:	4b07      	ldr	r3, [pc, #28]	; (800953c <__assert_func+0x30>)
 800951e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009522:	9100      	str	r1, [sp, #0]
 8009524:	462b      	mov	r3, r5
 8009526:	4906      	ldr	r1, [pc, #24]	; (8009540 <__assert_func+0x34>)
 8009528:	f000 f872 	bl	8009610 <fiprintf>
 800952c:	f000 f882 	bl	8009634 <abort>
 8009530:	4b04      	ldr	r3, [pc, #16]	; (8009544 <__assert_func+0x38>)
 8009532:	461c      	mov	r4, r3
 8009534:	e7f3      	b.n	800951e <__assert_func+0x12>
 8009536:	bf00      	nop
 8009538:	200001d8 	.word	0x200001d8
 800953c:	0800a254 	.word	0x0800a254
 8009540:	0800a261 	.word	0x0800a261
 8009544:	0800a28f 	.word	0x0800a28f

08009548 <_calloc_r>:
 8009548:	b570      	push	{r4, r5, r6, lr}
 800954a:	fba1 5402 	umull	r5, r4, r1, r2
 800954e:	b934      	cbnz	r4, 800955e <_calloc_r+0x16>
 8009550:	4629      	mov	r1, r5
 8009552:	f7ff f951 	bl	80087f8 <_malloc_r>
 8009556:	4606      	mov	r6, r0
 8009558:	b928      	cbnz	r0, 8009566 <_calloc_r+0x1e>
 800955a:	4630      	mov	r0, r6
 800955c:	bd70      	pop	{r4, r5, r6, pc}
 800955e:	220c      	movs	r2, #12
 8009560:	2600      	movs	r6, #0
 8009562:	6002      	str	r2, [r0, #0]
 8009564:	e7f9      	b.n	800955a <_calloc_r+0x12>
 8009566:	462a      	mov	r2, r5
 8009568:	4621      	mov	r1, r4
 800956a:	f7fe fd7d 	bl	8008068 <memset>
 800956e:	e7f4      	b.n	800955a <_calloc_r+0x12>

08009570 <_free_r>:
 8009570:	b538      	push	{r3, r4, r5, lr}
 8009572:	4605      	mov	r5, r0
 8009574:	2900      	cmp	r1, #0
 8009576:	d040      	beq.n	80095fa <_free_r+0x8a>
 8009578:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800957c:	1f0c      	subs	r4, r1, #4
 800957e:	2b00      	cmp	r3, #0
 8009580:	bfb8      	it	lt
 8009582:	18e4      	addlt	r4, r4, r3
 8009584:	f7ff fa74 	bl	8008a70 <__malloc_lock>
 8009588:	4a1c      	ldr	r2, [pc, #112]	; (80095fc <_free_r+0x8c>)
 800958a:	6813      	ldr	r3, [r2, #0]
 800958c:	b933      	cbnz	r3, 800959c <_free_r+0x2c>
 800958e:	6063      	str	r3, [r4, #4]
 8009590:	6014      	str	r4, [r2, #0]
 8009592:	4628      	mov	r0, r5
 8009594:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009598:	f7ff ba70 	b.w	8008a7c <__malloc_unlock>
 800959c:	42a3      	cmp	r3, r4
 800959e:	d908      	bls.n	80095b2 <_free_r+0x42>
 80095a0:	6820      	ldr	r0, [r4, #0]
 80095a2:	1821      	adds	r1, r4, r0
 80095a4:	428b      	cmp	r3, r1
 80095a6:	bf01      	itttt	eq
 80095a8:	6819      	ldreq	r1, [r3, #0]
 80095aa:	685b      	ldreq	r3, [r3, #4]
 80095ac:	1809      	addeq	r1, r1, r0
 80095ae:	6021      	streq	r1, [r4, #0]
 80095b0:	e7ed      	b.n	800958e <_free_r+0x1e>
 80095b2:	461a      	mov	r2, r3
 80095b4:	685b      	ldr	r3, [r3, #4]
 80095b6:	b10b      	cbz	r3, 80095bc <_free_r+0x4c>
 80095b8:	42a3      	cmp	r3, r4
 80095ba:	d9fa      	bls.n	80095b2 <_free_r+0x42>
 80095bc:	6811      	ldr	r1, [r2, #0]
 80095be:	1850      	adds	r0, r2, r1
 80095c0:	42a0      	cmp	r0, r4
 80095c2:	d10b      	bne.n	80095dc <_free_r+0x6c>
 80095c4:	6820      	ldr	r0, [r4, #0]
 80095c6:	4401      	add	r1, r0
 80095c8:	1850      	adds	r0, r2, r1
 80095ca:	4283      	cmp	r3, r0
 80095cc:	6011      	str	r1, [r2, #0]
 80095ce:	d1e0      	bne.n	8009592 <_free_r+0x22>
 80095d0:	6818      	ldr	r0, [r3, #0]
 80095d2:	685b      	ldr	r3, [r3, #4]
 80095d4:	4408      	add	r0, r1
 80095d6:	6010      	str	r0, [r2, #0]
 80095d8:	6053      	str	r3, [r2, #4]
 80095da:	e7da      	b.n	8009592 <_free_r+0x22>
 80095dc:	d902      	bls.n	80095e4 <_free_r+0x74>
 80095de:	230c      	movs	r3, #12
 80095e0:	602b      	str	r3, [r5, #0]
 80095e2:	e7d6      	b.n	8009592 <_free_r+0x22>
 80095e4:	6820      	ldr	r0, [r4, #0]
 80095e6:	1821      	adds	r1, r4, r0
 80095e8:	428b      	cmp	r3, r1
 80095ea:	bf01      	itttt	eq
 80095ec:	6819      	ldreq	r1, [r3, #0]
 80095ee:	685b      	ldreq	r3, [r3, #4]
 80095f0:	1809      	addeq	r1, r1, r0
 80095f2:	6021      	streq	r1, [r4, #0]
 80095f4:	6063      	str	r3, [r4, #4]
 80095f6:	6054      	str	r4, [r2, #4]
 80095f8:	e7cb      	b.n	8009592 <_free_r+0x22>
 80095fa:	bd38      	pop	{r3, r4, r5, pc}
 80095fc:	20000638 	.word	0x20000638

08009600 <malloc>:
 8009600:	4b02      	ldr	r3, [pc, #8]	; (800960c <malloc+0xc>)
 8009602:	4601      	mov	r1, r0
 8009604:	6818      	ldr	r0, [r3, #0]
 8009606:	f7ff b8f7 	b.w	80087f8 <_malloc_r>
 800960a:	bf00      	nop
 800960c:	200001d8 	.word	0x200001d8

08009610 <fiprintf>:
 8009610:	b40e      	push	{r1, r2, r3}
 8009612:	b503      	push	{r0, r1, lr}
 8009614:	4601      	mov	r1, r0
 8009616:	ab03      	add	r3, sp, #12
 8009618:	4805      	ldr	r0, [pc, #20]	; (8009630 <fiprintf+0x20>)
 800961a:	f853 2b04 	ldr.w	r2, [r3], #4
 800961e:	6800      	ldr	r0, [r0, #0]
 8009620:	9301      	str	r3, [sp, #4]
 8009622:	f000 f835 	bl	8009690 <_vfiprintf_r>
 8009626:	b002      	add	sp, #8
 8009628:	f85d eb04 	ldr.w	lr, [sp], #4
 800962c:	b003      	add	sp, #12
 800962e:	4770      	bx	lr
 8009630:	200001d8 	.word	0x200001d8

08009634 <abort>:
 8009634:	2006      	movs	r0, #6
 8009636:	b508      	push	{r3, lr}
 8009638:	f000 fc1a 	bl	8009e70 <raise>
 800963c:	2001      	movs	r0, #1
 800963e:	f7f8 fc60 	bl	8001f02 <_exit>

08009642 <__sfputc_r>:
 8009642:	6893      	ldr	r3, [r2, #8]
 8009644:	b410      	push	{r4}
 8009646:	3b01      	subs	r3, #1
 8009648:	2b00      	cmp	r3, #0
 800964a:	6093      	str	r3, [r2, #8]
 800964c:	da07      	bge.n	800965e <__sfputc_r+0x1c>
 800964e:	6994      	ldr	r4, [r2, #24]
 8009650:	42a3      	cmp	r3, r4
 8009652:	db01      	blt.n	8009658 <__sfputc_r+0x16>
 8009654:	290a      	cmp	r1, #10
 8009656:	d102      	bne.n	800965e <__sfputc_r+0x1c>
 8009658:	bc10      	pop	{r4}
 800965a:	f000 bac7 	b.w	8009bec <__swbuf_r>
 800965e:	6813      	ldr	r3, [r2, #0]
 8009660:	1c58      	adds	r0, r3, #1
 8009662:	6010      	str	r0, [r2, #0]
 8009664:	7019      	strb	r1, [r3, #0]
 8009666:	4608      	mov	r0, r1
 8009668:	bc10      	pop	{r4}
 800966a:	4770      	bx	lr

0800966c <__sfputs_r>:
 800966c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800966e:	4606      	mov	r6, r0
 8009670:	460f      	mov	r7, r1
 8009672:	4614      	mov	r4, r2
 8009674:	18d5      	adds	r5, r2, r3
 8009676:	42ac      	cmp	r4, r5
 8009678:	d101      	bne.n	800967e <__sfputs_r+0x12>
 800967a:	2000      	movs	r0, #0
 800967c:	e007      	b.n	800968e <__sfputs_r+0x22>
 800967e:	463a      	mov	r2, r7
 8009680:	4630      	mov	r0, r6
 8009682:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009686:	f7ff ffdc 	bl	8009642 <__sfputc_r>
 800968a:	1c43      	adds	r3, r0, #1
 800968c:	d1f3      	bne.n	8009676 <__sfputs_r+0xa>
 800968e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009690 <_vfiprintf_r>:
 8009690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009694:	460d      	mov	r5, r1
 8009696:	4614      	mov	r4, r2
 8009698:	4698      	mov	r8, r3
 800969a:	4606      	mov	r6, r0
 800969c:	b09d      	sub	sp, #116	; 0x74
 800969e:	b118      	cbz	r0, 80096a8 <_vfiprintf_r+0x18>
 80096a0:	6a03      	ldr	r3, [r0, #32]
 80096a2:	b90b      	cbnz	r3, 80096a8 <_vfiprintf_r+0x18>
 80096a4:	f7fd fe2a 	bl	80072fc <__sinit>
 80096a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096aa:	07d9      	lsls	r1, r3, #31
 80096ac:	d405      	bmi.n	80096ba <_vfiprintf_r+0x2a>
 80096ae:	89ab      	ldrh	r3, [r5, #12]
 80096b0:	059a      	lsls	r2, r3, #22
 80096b2:	d402      	bmi.n	80096ba <_vfiprintf_r+0x2a>
 80096b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096b6:	f7fe fd0a 	bl	80080ce <__retarget_lock_acquire_recursive>
 80096ba:	89ab      	ldrh	r3, [r5, #12]
 80096bc:	071b      	lsls	r3, r3, #28
 80096be:	d501      	bpl.n	80096c4 <_vfiprintf_r+0x34>
 80096c0:	692b      	ldr	r3, [r5, #16]
 80096c2:	b99b      	cbnz	r3, 80096ec <_vfiprintf_r+0x5c>
 80096c4:	4629      	mov	r1, r5
 80096c6:	4630      	mov	r0, r6
 80096c8:	f000 face 	bl	8009c68 <__swsetup_r>
 80096cc:	b170      	cbz	r0, 80096ec <_vfiprintf_r+0x5c>
 80096ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096d0:	07dc      	lsls	r4, r3, #31
 80096d2:	d504      	bpl.n	80096de <_vfiprintf_r+0x4e>
 80096d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80096d8:	b01d      	add	sp, #116	; 0x74
 80096da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096de:	89ab      	ldrh	r3, [r5, #12]
 80096e0:	0598      	lsls	r0, r3, #22
 80096e2:	d4f7      	bmi.n	80096d4 <_vfiprintf_r+0x44>
 80096e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096e6:	f7fe fcf3 	bl	80080d0 <__retarget_lock_release_recursive>
 80096ea:	e7f3      	b.n	80096d4 <_vfiprintf_r+0x44>
 80096ec:	2300      	movs	r3, #0
 80096ee:	9309      	str	r3, [sp, #36]	; 0x24
 80096f0:	2320      	movs	r3, #32
 80096f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096f6:	2330      	movs	r3, #48	; 0x30
 80096f8:	f04f 0901 	mov.w	r9, #1
 80096fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009700:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80098b0 <_vfiprintf_r+0x220>
 8009704:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009708:	4623      	mov	r3, r4
 800970a:	469a      	mov	sl, r3
 800970c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009710:	b10a      	cbz	r2, 8009716 <_vfiprintf_r+0x86>
 8009712:	2a25      	cmp	r2, #37	; 0x25
 8009714:	d1f9      	bne.n	800970a <_vfiprintf_r+0x7a>
 8009716:	ebba 0b04 	subs.w	fp, sl, r4
 800971a:	d00b      	beq.n	8009734 <_vfiprintf_r+0xa4>
 800971c:	465b      	mov	r3, fp
 800971e:	4622      	mov	r2, r4
 8009720:	4629      	mov	r1, r5
 8009722:	4630      	mov	r0, r6
 8009724:	f7ff ffa2 	bl	800966c <__sfputs_r>
 8009728:	3001      	adds	r0, #1
 800972a:	f000 80a9 	beq.w	8009880 <_vfiprintf_r+0x1f0>
 800972e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009730:	445a      	add	r2, fp
 8009732:	9209      	str	r2, [sp, #36]	; 0x24
 8009734:	f89a 3000 	ldrb.w	r3, [sl]
 8009738:	2b00      	cmp	r3, #0
 800973a:	f000 80a1 	beq.w	8009880 <_vfiprintf_r+0x1f0>
 800973e:	2300      	movs	r3, #0
 8009740:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009744:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009748:	f10a 0a01 	add.w	sl, sl, #1
 800974c:	9304      	str	r3, [sp, #16]
 800974e:	9307      	str	r3, [sp, #28]
 8009750:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009754:	931a      	str	r3, [sp, #104]	; 0x68
 8009756:	4654      	mov	r4, sl
 8009758:	2205      	movs	r2, #5
 800975a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800975e:	4854      	ldr	r0, [pc, #336]	; (80098b0 <_vfiprintf_r+0x220>)
 8009760:	f000 fba2 	bl	8009ea8 <memchr>
 8009764:	9a04      	ldr	r2, [sp, #16]
 8009766:	b9d8      	cbnz	r0, 80097a0 <_vfiprintf_r+0x110>
 8009768:	06d1      	lsls	r1, r2, #27
 800976a:	bf44      	itt	mi
 800976c:	2320      	movmi	r3, #32
 800976e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009772:	0713      	lsls	r3, r2, #28
 8009774:	bf44      	itt	mi
 8009776:	232b      	movmi	r3, #43	; 0x2b
 8009778:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800977c:	f89a 3000 	ldrb.w	r3, [sl]
 8009780:	2b2a      	cmp	r3, #42	; 0x2a
 8009782:	d015      	beq.n	80097b0 <_vfiprintf_r+0x120>
 8009784:	4654      	mov	r4, sl
 8009786:	2000      	movs	r0, #0
 8009788:	f04f 0c0a 	mov.w	ip, #10
 800978c:	9a07      	ldr	r2, [sp, #28]
 800978e:	4621      	mov	r1, r4
 8009790:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009794:	3b30      	subs	r3, #48	; 0x30
 8009796:	2b09      	cmp	r3, #9
 8009798:	d94d      	bls.n	8009836 <_vfiprintf_r+0x1a6>
 800979a:	b1b0      	cbz	r0, 80097ca <_vfiprintf_r+0x13a>
 800979c:	9207      	str	r2, [sp, #28]
 800979e:	e014      	b.n	80097ca <_vfiprintf_r+0x13a>
 80097a0:	eba0 0308 	sub.w	r3, r0, r8
 80097a4:	fa09 f303 	lsl.w	r3, r9, r3
 80097a8:	4313      	orrs	r3, r2
 80097aa:	46a2      	mov	sl, r4
 80097ac:	9304      	str	r3, [sp, #16]
 80097ae:	e7d2      	b.n	8009756 <_vfiprintf_r+0xc6>
 80097b0:	9b03      	ldr	r3, [sp, #12]
 80097b2:	1d19      	adds	r1, r3, #4
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	9103      	str	r1, [sp, #12]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	bfbb      	ittet	lt
 80097bc:	425b      	neglt	r3, r3
 80097be:	f042 0202 	orrlt.w	r2, r2, #2
 80097c2:	9307      	strge	r3, [sp, #28]
 80097c4:	9307      	strlt	r3, [sp, #28]
 80097c6:	bfb8      	it	lt
 80097c8:	9204      	strlt	r2, [sp, #16]
 80097ca:	7823      	ldrb	r3, [r4, #0]
 80097cc:	2b2e      	cmp	r3, #46	; 0x2e
 80097ce:	d10c      	bne.n	80097ea <_vfiprintf_r+0x15a>
 80097d0:	7863      	ldrb	r3, [r4, #1]
 80097d2:	2b2a      	cmp	r3, #42	; 0x2a
 80097d4:	d134      	bne.n	8009840 <_vfiprintf_r+0x1b0>
 80097d6:	9b03      	ldr	r3, [sp, #12]
 80097d8:	3402      	adds	r4, #2
 80097da:	1d1a      	adds	r2, r3, #4
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	9203      	str	r2, [sp, #12]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	bfb8      	it	lt
 80097e4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80097e8:	9305      	str	r3, [sp, #20]
 80097ea:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80098b4 <_vfiprintf_r+0x224>
 80097ee:	2203      	movs	r2, #3
 80097f0:	4650      	mov	r0, sl
 80097f2:	7821      	ldrb	r1, [r4, #0]
 80097f4:	f000 fb58 	bl	8009ea8 <memchr>
 80097f8:	b138      	cbz	r0, 800980a <_vfiprintf_r+0x17a>
 80097fa:	2240      	movs	r2, #64	; 0x40
 80097fc:	9b04      	ldr	r3, [sp, #16]
 80097fe:	eba0 000a 	sub.w	r0, r0, sl
 8009802:	4082      	lsls	r2, r0
 8009804:	4313      	orrs	r3, r2
 8009806:	3401      	adds	r4, #1
 8009808:	9304      	str	r3, [sp, #16]
 800980a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800980e:	2206      	movs	r2, #6
 8009810:	4829      	ldr	r0, [pc, #164]	; (80098b8 <_vfiprintf_r+0x228>)
 8009812:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009816:	f000 fb47 	bl	8009ea8 <memchr>
 800981a:	2800      	cmp	r0, #0
 800981c:	d03f      	beq.n	800989e <_vfiprintf_r+0x20e>
 800981e:	4b27      	ldr	r3, [pc, #156]	; (80098bc <_vfiprintf_r+0x22c>)
 8009820:	bb1b      	cbnz	r3, 800986a <_vfiprintf_r+0x1da>
 8009822:	9b03      	ldr	r3, [sp, #12]
 8009824:	3307      	adds	r3, #7
 8009826:	f023 0307 	bic.w	r3, r3, #7
 800982a:	3308      	adds	r3, #8
 800982c:	9303      	str	r3, [sp, #12]
 800982e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009830:	443b      	add	r3, r7
 8009832:	9309      	str	r3, [sp, #36]	; 0x24
 8009834:	e768      	b.n	8009708 <_vfiprintf_r+0x78>
 8009836:	460c      	mov	r4, r1
 8009838:	2001      	movs	r0, #1
 800983a:	fb0c 3202 	mla	r2, ip, r2, r3
 800983e:	e7a6      	b.n	800978e <_vfiprintf_r+0xfe>
 8009840:	2300      	movs	r3, #0
 8009842:	f04f 0c0a 	mov.w	ip, #10
 8009846:	4619      	mov	r1, r3
 8009848:	3401      	adds	r4, #1
 800984a:	9305      	str	r3, [sp, #20]
 800984c:	4620      	mov	r0, r4
 800984e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009852:	3a30      	subs	r2, #48	; 0x30
 8009854:	2a09      	cmp	r2, #9
 8009856:	d903      	bls.n	8009860 <_vfiprintf_r+0x1d0>
 8009858:	2b00      	cmp	r3, #0
 800985a:	d0c6      	beq.n	80097ea <_vfiprintf_r+0x15a>
 800985c:	9105      	str	r1, [sp, #20]
 800985e:	e7c4      	b.n	80097ea <_vfiprintf_r+0x15a>
 8009860:	4604      	mov	r4, r0
 8009862:	2301      	movs	r3, #1
 8009864:	fb0c 2101 	mla	r1, ip, r1, r2
 8009868:	e7f0      	b.n	800984c <_vfiprintf_r+0x1bc>
 800986a:	ab03      	add	r3, sp, #12
 800986c:	9300      	str	r3, [sp, #0]
 800986e:	462a      	mov	r2, r5
 8009870:	4630      	mov	r0, r6
 8009872:	4b13      	ldr	r3, [pc, #76]	; (80098c0 <_vfiprintf_r+0x230>)
 8009874:	a904      	add	r1, sp, #16
 8009876:	f3af 8000 	nop.w
 800987a:	4607      	mov	r7, r0
 800987c:	1c78      	adds	r0, r7, #1
 800987e:	d1d6      	bne.n	800982e <_vfiprintf_r+0x19e>
 8009880:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009882:	07d9      	lsls	r1, r3, #31
 8009884:	d405      	bmi.n	8009892 <_vfiprintf_r+0x202>
 8009886:	89ab      	ldrh	r3, [r5, #12]
 8009888:	059a      	lsls	r2, r3, #22
 800988a:	d402      	bmi.n	8009892 <_vfiprintf_r+0x202>
 800988c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800988e:	f7fe fc1f 	bl	80080d0 <__retarget_lock_release_recursive>
 8009892:	89ab      	ldrh	r3, [r5, #12]
 8009894:	065b      	lsls	r3, r3, #25
 8009896:	f53f af1d 	bmi.w	80096d4 <_vfiprintf_r+0x44>
 800989a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800989c:	e71c      	b.n	80096d8 <_vfiprintf_r+0x48>
 800989e:	ab03      	add	r3, sp, #12
 80098a0:	9300      	str	r3, [sp, #0]
 80098a2:	462a      	mov	r2, r5
 80098a4:	4630      	mov	r0, r6
 80098a6:	4b06      	ldr	r3, [pc, #24]	; (80098c0 <_vfiprintf_r+0x230>)
 80098a8:	a904      	add	r1, sp, #16
 80098aa:	f000 f87d 	bl	80099a8 <_printf_i>
 80098ae:	e7e4      	b.n	800987a <_vfiprintf_r+0x1ea>
 80098b0:	0800a290 	.word	0x0800a290
 80098b4:	0800a296 	.word	0x0800a296
 80098b8:	0800a29a 	.word	0x0800a29a
 80098bc:	00000000 	.word	0x00000000
 80098c0:	0800966d 	.word	0x0800966d

080098c4 <_printf_common>:
 80098c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098c8:	4616      	mov	r6, r2
 80098ca:	4699      	mov	r9, r3
 80098cc:	688a      	ldr	r2, [r1, #8]
 80098ce:	690b      	ldr	r3, [r1, #16]
 80098d0:	4607      	mov	r7, r0
 80098d2:	4293      	cmp	r3, r2
 80098d4:	bfb8      	it	lt
 80098d6:	4613      	movlt	r3, r2
 80098d8:	6033      	str	r3, [r6, #0]
 80098da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80098de:	460c      	mov	r4, r1
 80098e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80098e4:	b10a      	cbz	r2, 80098ea <_printf_common+0x26>
 80098e6:	3301      	adds	r3, #1
 80098e8:	6033      	str	r3, [r6, #0]
 80098ea:	6823      	ldr	r3, [r4, #0]
 80098ec:	0699      	lsls	r1, r3, #26
 80098ee:	bf42      	ittt	mi
 80098f0:	6833      	ldrmi	r3, [r6, #0]
 80098f2:	3302      	addmi	r3, #2
 80098f4:	6033      	strmi	r3, [r6, #0]
 80098f6:	6825      	ldr	r5, [r4, #0]
 80098f8:	f015 0506 	ands.w	r5, r5, #6
 80098fc:	d106      	bne.n	800990c <_printf_common+0x48>
 80098fe:	f104 0a19 	add.w	sl, r4, #25
 8009902:	68e3      	ldr	r3, [r4, #12]
 8009904:	6832      	ldr	r2, [r6, #0]
 8009906:	1a9b      	subs	r3, r3, r2
 8009908:	42ab      	cmp	r3, r5
 800990a:	dc2b      	bgt.n	8009964 <_printf_common+0xa0>
 800990c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009910:	1e13      	subs	r3, r2, #0
 8009912:	6822      	ldr	r2, [r4, #0]
 8009914:	bf18      	it	ne
 8009916:	2301      	movne	r3, #1
 8009918:	0692      	lsls	r2, r2, #26
 800991a:	d430      	bmi.n	800997e <_printf_common+0xba>
 800991c:	4649      	mov	r1, r9
 800991e:	4638      	mov	r0, r7
 8009920:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009924:	47c0      	blx	r8
 8009926:	3001      	adds	r0, #1
 8009928:	d023      	beq.n	8009972 <_printf_common+0xae>
 800992a:	6823      	ldr	r3, [r4, #0]
 800992c:	6922      	ldr	r2, [r4, #16]
 800992e:	f003 0306 	and.w	r3, r3, #6
 8009932:	2b04      	cmp	r3, #4
 8009934:	bf14      	ite	ne
 8009936:	2500      	movne	r5, #0
 8009938:	6833      	ldreq	r3, [r6, #0]
 800993a:	f04f 0600 	mov.w	r6, #0
 800993e:	bf08      	it	eq
 8009940:	68e5      	ldreq	r5, [r4, #12]
 8009942:	f104 041a 	add.w	r4, r4, #26
 8009946:	bf08      	it	eq
 8009948:	1aed      	subeq	r5, r5, r3
 800994a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800994e:	bf08      	it	eq
 8009950:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009954:	4293      	cmp	r3, r2
 8009956:	bfc4      	itt	gt
 8009958:	1a9b      	subgt	r3, r3, r2
 800995a:	18ed      	addgt	r5, r5, r3
 800995c:	42b5      	cmp	r5, r6
 800995e:	d11a      	bne.n	8009996 <_printf_common+0xd2>
 8009960:	2000      	movs	r0, #0
 8009962:	e008      	b.n	8009976 <_printf_common+0xb2>
 8009964:	2301      	movs	r3, #1
 8009966:	4652      	mov	r2, sl
 8009968:	4649      	mov	r1, r9
 800996a:	4638      	mov	r0, r7
 800996c:	47c0      	blx	r8
 800996e:	3001      	adds	r0, #1
 8009970:	d103      	bne.n	800997a <_printf_common+0xb6>
 8009972:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800997a:	3501      	adds	r5, #1
 800997c:	e7c1      	b.n	8009902 <_printf_common+0x3e>
 800997e:	2030      	movs	r0, #48	; 0x30
 8009980:	18e1      	adds	r1, r4, r3
 8009982:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009986:	1c5a      	adds	r2, r3, #1
 8009988:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800998c:	4422      	add	r2, r4
 800998e:	3302      	adds	r3, #2
 8009990:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009994:	e7c2      	b.n	800991c <_printf_common+0x58>
 8009996:	2301      	movs	r3, #1
 8009998:	4622      	mov	r2, r4
 800999a:	4649      	mov	r1, r9
 800999c:	4638      	mov	r0, r7
 800999e:	47c0      	blx	r8
 80099a0:	3001      	adds	r0, #1
 80099a2:	d0e6      	beq.n	8009972 <_printf_common+0xae>
 80099a4:	3601      	adds	r6, #1
 80099a6:	e7d9      	b.n	800995c <_printf_common+0x98>

080099a8 <_printf_i>:
 80099a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099ac:	7e0f      	ldrb	r7, [r1, #24]
 80099ae:	4691      	mov	r9, r2
 80099b0:	2f78      	cmp	r7, #120	; 0x78
 80099b2:	4680      	mov	r8, r0
 80099b4:	460c      	mov	r4, r1
 80099b6:	469a      	mov	sl, r3
 80099b8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80099ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80099be:	d807      	bhi.n	80099d0 <_printf_i+0x28>
 80099c0:	2f62      	cmp	r7, #98	; 0x62
 80099c2:	d80a      	bhi.n	80099da <_printf_i+0x32>
 80099c4:	2f00      	cmp	r7, #0
 80099c6:	f000 80d5 	beq.w	8009b74 <_printf_i+0x1cc>
 80099ca:	2f58      	cmp	r7, #88	; 0x58
 80099cc:	f000 80c1 	beq.w	8009b52 <_printf_i+0x1aa>
 80099d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80099d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80099d8:	e03a      	b.n	8009a50 <_printf_i+0xa8>
 80099da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80099de:	2b15      	cmp	r3, #21
 80099e0:	d8f6      	bhi.n	80099d0 <_printf_i+0x28>
 80099e2:	a101      	add	r1, pc, #4	; (adr r1, 80099e8 <_printf_i+0x40>)
 80099e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80099e8:	08009a41 	.word	0x08009a41
 80099ec:	08009a55 	.word	0x08009a55
 80099f0:	080099d1 	.word	0x080099d1
 80099f4:	080099d1 	.word	0x080099d1
 80099f8:	080099d1 	.word	0x080099d1
 80099fc:	080099d1 	.word	0x080099d1
 8009a00:	08009a55 	.word	0x08009a55
 8009a04:	080099d1 	.word	0x080099d1
 8009a08:	080099d1 	.word	0x080099d1
 8009a0c:	080099d1 	.word	0x080099d1
 8009a10:	080099d1 	.word	0x080099d1
 8009a14:	08009b5b 	.word	0x08009b5b
 8009a18:	08009a81 	.word	0x08009a81
 8009a1c:	08009b15 	.word	0x08009b15
 8009a20:	080099d1 	.word	0x080099d1
 8009a24:	080099d1 	.word	0x080099d1
 8009a28:	08009b7d 	.word	0x08009b7d
 8009a2c:	080099d1 	.word	0x080099d1
 8009a30:	08009a81 	.word	0x08009a81
 8009a34:	080099d1 	.word	0x080099d1
 8009a38:	080099d1 	.word	0x080099d1
 8009a3c:	08009b1d 	.word	0x08009b1d
 8009a40:	682b      	ldr	r3, [r5, #0]
 8009a42:	1d1a      	adds	r2, r3, #4
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	602a      	str	r2, [r5, #0]
 8009a48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a50:	2301      	movs	r3, #1
 8009a52:	e0a0      	b.n	8009b96 <_printf_i+0x1ee>
 8009a54:	6820      	ldr	r0, [r4, #0]
 8009a56:	682b      	ldr	r3, [r5, #0]
 8009a58:	0607      	lsls	r7, r0, #24
 8009a5a:	f103 0104 	add.w	r1, r3, #4
 8009a5e:	6029      	str	r1, [r5, #0]
 8009a60:	d501      	bpl.n	8009a66 <_printf_i+0xbe>
 8009a62:	681e      	ldr	r6, [r3, #0]
 8009a64:	e003      	b.n	8009a6e <_printf_i+0xc6>
 8009a66:	0646      	lsls	r6, r0, #25
 8009a68:	d5fb      	bpl.n	8009a62 <_printf_i+0xba>
 8009a6a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009a6e:	2e00      	cmp	r6, #0
 8009a70:	da03      	bge.n	8009a7a <_printf_i+0xd2>
 8009a72:	232d      	movs	r3, #45	; 0x2d
 8009a74:	4276      	negs	r6, r6
 8009a76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a7a:	230a      	movs	r3, #10
 8009a7c:	4859      	ldr	r0, [pc, #356]	; (8009be4 <_printf_i+0x23c>)
 8009a7e:	e012      	b.n	8009aa6 <_printf_i+0xfe>
 8009a80:	682b      	ldr	r3, [r5, #0]
 8009a82:	6820      	ldr	r0, [r4, #0]
 8009a84:	1d19      	adds	r1, r3, #4
 8009a86:	6029      	str	r1, [r5, #0]
 8009a88:	0605      	lsls	r5, r0, #24
 8009a8a:	d501      	bpl.n	8009a90 <_printf_i+0xe8>
 8009a8c:	681e      	ldr	r6, [r3, #0]
 8009a8e:	e002      	b.n	8009a96 <_printf_i+0xee>
 8009a90:	0641      	lsls	r1, r0, #25
 8009a92:	d5fb      	bpl.n	8009a8c <_printf_i+0xe4>
 8009a94:	881e      	ldrh	r6, [r3, #0]
 8009a96:	2f6f      	cmp	r7, #111	; 0x6f
 8009a98:	bf0c      	ite	eq
 8009a9a:	2308      	moveq	r3, #8
 8009a9c:	230a      	movne	r3, #10
 8009a9e:	4851      	ldr	r0, [pc, #324]	; (8009be4 <_printf_i+0x23c>)
 8009aa0:	2100      	movs	r1, #0
 8009aa2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009aa6:	6865      	ldr	r5, [r4, #4]
 8009aa8:	2d00      	cmp	r5, #0
 8009aaa:	bfa8      	it	ge
 8009aac:	6821      	ldrge	r1, [r4, #0]
 8009aae:	60a5      	str	r5, [r4, #8]
 8009ab0:	bfa4      	itt	ge
 8009ab2:	f021 0104 	bicge.w	r1, r1, #4
 8009ab6:	6021      	strge	r1, [r4, #0]
 8009ab8:	b90e      	cbnz	r6, 8009abe <_printf_i+0x116>
 8009aba:	2d00      	cmp	r5, #0
 8009abc:	d04b      	beq.n	8009b56 <_printf_i+0x1ae>
 8009abe:	4615      	mov	r5, r2
 8009ac0:	fbb6 f1f3 	udiv	r1, r6, r3
 8009ac4:	fb03 6711 	mls	r7, r3, r1, r6
 8009ac8:	5dc7      	ldrb	r7, [r0, r7]
 8009aca:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009ace:	4637      	mov	r7, r6
 8009ad0:	42bb      	cmp	r3, r7
 8009ad2:	460e      	mov	r6, r1
 8009ad4:	d9f4      	bls.n	8009ac0 <_printf_i+0x118>
 8009ad6:	2b08      	cmp	r3, #8
 8009ad8:	d10b      	bne.n	8009af2 <_printf_i+0x14a>
 8009ada:	6823      	ldr	r3, [r4, #0]
 8009adc:	07de      	lsls	r6, r3, #31
 8009ade:	d508      	bpl.n	8009af2 <_printf_i+0x14a>
 8009ae0:	6923      	ldr	r3, [r4, #16]
 8009ae2:	6861      	ldr	r1, [r4, #4]
 8009ae4:	4299      	cmp	r1, r3
 8009ae6:	bfde      	ittt	le
 8009ae8:	2330      	movle	r3, #48	; 0x30
 8009aea:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009aee:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009af2:	1b52      	subs	r2, r2, r5
 8009af4:	6122      	str	r2, [r4, #16]
 8009af6:	464b      	mov	r3, r9
 8009af8:	4621      	mov	r1, r4
 8009afa:	4640      	mov	r0, r8
 8009afc:	f8cd a000 	str.w	sl, [sp]
 8009b00:	aa03      	add	r2, sp, #12
 8009b02:	f7ff fedf 	bl	80098c4 <_printf_common>
 8009b06:	3001      	adds	r0, #1
 8009b08:	d14a      	bne.n	8009ba0 <_printf_i+0x1f8>
 8009b0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009b0e:	b004      	add	sp, #16
 8009b10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b14:	6823      	ldr	r3, [r4, #0]
 8009b16:	f043 0320 	orr.w	r3, r3, #32
 8009b1a:	6023      	str	r3, [r4, #0]
 8009b1c:	2778      	movs	r7, #120	; 0x78
 8009b1e:	4832      	ldr	r0, [pc, #200]	; (8009be8 <_printf_i+0x240>)
 8009b20:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009b24:	6823      	ldr	r3, [r4, #0]
 8009b26:	6829      	ldr	r1, [r5, #0]
 8009b28:	061f      	lsls	r7, r3, #24
 8009b2a:	f851 6b04 	ldr.w	r6, [r1], #4
 8009b2e:	d402      	bmi.n	8009b36 <_printf_i+0x18e>
 8009b30:	065f      	lsls	r7, r3, #25
 8009b32:	bf48      	it	mi
 8009b34:	b2b6      	uxthmi	r6, r6
 8009b36:	07df      	lsls	r7, r3, #31
 8009b38:	bf48      	it	mi
 8009b3a:	f043 0320 	orrmi.w	r3, r3, #32
 8009b3e:	6029      	str	r1, [r5, #0]
 8009b40:	bf48      	it	mi
 8009b42:	6023      	strmi	r3, [r4, #0]
 8009b44:	b91e      	cbnz	r6, 8009b4e <_printf_i+0x1a6>
 8009b46:	6823      	ldr	r3, [r4, #0]
 8009b48:	f023 0320 	bic.w	r3, r3, #32
 8009b4c:	6023      	str	r3, [r4, #0]
 8009b4e:	2310      	movs	r3, #16
 8009b50:	e7a6      	b.n	8009aa0 <_printf_i+0xf8>
 8009b52:	4824      	ldr	r0, [pc, #144]	; (8009be4 <_printf_i+0x23c>)
 8009b54:	e7e4      	b.n	8009b20 <_printf_i+0x178>
 8009b56:	4615      	mov	r5, r2
 8009b58:	e7bd      	b.n	8009ad6 <_printf_i+0x12e>
 8009b5a:	682b      	ldr	r3, [r5, #0]
 8009b5c:	6826      	ldr	r6, [r4, #0]
 8009b5e:	1d18      	adds	r0, r3, #4
 8009b60:	6961      	ldr	r1, [r4, #20]
 8009b62:	6028      	str	r0, [r5, #0]
 8009b64:	0635      	lsls	r5, r6, #24
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	d501      	bpl.n	8009b6e <_printf_i+0x1c6>
 8009b6a:	6019      	str	r1, [r3, #0]
 8009b6c:	e002      	b.n	8009b74 <_printf_i+0x1cc>
 8009b6e:	0670      	lsls	r0, r6, #25
 8009b70:	d5fb      	bpl.n	8009b6a <_printf_i+0x1c2>
 8009b72:	8019      	strh	r1, [r3, #0]
 8009b74:	2300      	movs	r3, #0
 8009b76:	4615      	mov	r5, r2
 8009b78:	6123      	str	r3, [r4, #16]
 8009b7a:	e7bc      	b.n	8009af6 <_printf_i+0x14e>
 8009b7c:	682b      	ldr	r3, [r5, #0]
 8009b7e:	2100      	movs	r1, #0
 8009b80:	1d1a      	adds	r2, r3, #4
 8009b82:	602a      	str	r2, [r5, #0]
 8009b84:	681d      	ldr	r5, [r3, #0]
 8009b86:	6862      	ldr	r2, [r4, #4]
 8009b88:	4628      	mov	r0, r5
 8009b8a:	f000 f98d 	bl	8009ea8 <memchr>
 8009b8e:	b108      	cbz	r0, 8009b94 <_printf_i+0x1ec>
 8009b90:	1b40      	subs	r0, r0, r5
 8009b92:	6060      	str	r0, [r4, #4]
 8009b94:	6863      	ldr	r3, [r4, #4]
 8009b96:	6123      	str	r3, [r4, #16]
 8009b98:	2300      	movs	r3, #0
 8009b9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b9e:	e7aa      	b.n	8009af6 <_printf_i+0x14e>
 8009ba0:	462a      	mov	r2, r5
 8009ba2:	4649      	mov	r1, r9
 8009ba4:	4640      	mov	r0, r8
 8009ba6:	6923      	ldr	r3, [r4, #16]
 8009ba8:	47d0      	blx	sl
 8009baa:	3001      	adds	r0, #1
 8009bac:	d0ad      	beq.n	8009b0a <_printf_i+0x162>
 8009bae:	6823      	ldr	r3, [r4, #0]
 8009bb0:	079b      	lsls	r3, r3, #30
 8009bb2:	d413      	bmi.n	8009bdc <_printf_i+0x234>
 8009bb4:	68e0      	ldr	r0, [r4, #12]
 8009bb6:	9b03      	ldr	r3, [sp, #12]
 8009bb8:	4298      	cmp	r0, r3
 8009bba:	bfb8      	it	lt
 8009bbc:	4618      	movlt	r0, r3
 8009bbe:	e7a6      	b.n	8009b0e <_printf_i+0x166>
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	4632      	mov	r2, r6
 8009bc4:	4649      	mov	r1, r9
 8009bc6:	4640      	mov	r0, r8
 8009bc8:	47d0      	blx	sl
 8009bca:	3001      	adds	r0, #1
 8009bcc:	d09d      	beq.n	8009b0a <_printf_i+0x162>
 8009bce:	3501      	adds	r5, #1
 8009bd0:	68e3      	ldr	r3, [r4, #12]
 8009bd2:	9903      	ldr	r1, [sp, #12]
 8009bd4:	1a5b      	subs	r3, r3, r1
 8009bd6:	42ab      	cmp	r3, r5
 8009bd8:	dcf2      	bgt.n	8009bc0 <_printf_i+0x218>
 8009bda:	e7eb      	b.n	8009bb4 <_printf_i+0x20c>
 8009bdc:	2500      	movs	r5, #0
 8009bde:	f104 0619 	add.w	r6, r4, #25
 8009be2:	e7f5      	b.n	8009bd0 <_printf_i+0x228>
 8009be4:	0800a2a1 	.word	0x0800a2a1
 8009be8:	0800a2b2 	.word	0x0800a2b2

08009bec <__swbuf_r>:
 8009bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bee:	460e      	mov	r6, r1
 8009bf0:	4614      	mov	r4, r2
 8009bf2:	4605      	mov	r5, r0
 8009bf4:	b118      	cbz	r0, 8009bfe <__swbuf_r+0x12>
 8009bf6:	6a03      	ldr	r3, [r0, #32]
 8009bf8:	b90b      	cbnz	r3, 8009bfe <__swbuf_r+0x12>
 8009bfa:	f7fd fb7f 	bl	80072fc <__sinit>
 8009bfe:	69a3      	ldr	r3, [r4, #24]
 8009c00:	60a3      	str	r3, [r4, #8]
 8009c02:	89a3      	ldrh	r3, [r4, #12]
 8009c04:	071a      	lsls	r2, r3, #28
 8009c06:	d525      	bpl.n	8009c54 <__swbuf_r+0x68>
 8009c08:	6923      	ldr	r3, [r4, #16]
 8009c0a:	b31b      	cbz	r3, 8009c54 <__swbuf_r+0x68>
 8009c0c:	6823      	ldr	r3, [r4, #0]
 8009c0e:	6922      	ldr	r2, [r4, #16]
 8009c10:	b2f6      	uxtb	r6, r6
 8009c12:	1a98      	subs	r0, r3, r2
 8009c14:	6963      	ldr	r3, [r4, #20]
 8009c16:	4637      	mov	r7, r6
 8009c18:	4283      	cmp	r3, r0
 8009c1a:	dc04      	bgt.n	8009c26 <__swbuf_r+0x3a>
 8009c1c:	4621      	mov	r1, r4
 8009c1e:	4628      	mov	r0, r5
 8009c20:	f7fe fefe 	bl	8008a20 <_fflush_r>
 8009c24:	b9e0      	cbnz	r0, 8009c60 <__swbuf_r+0x74>
 8009c26:	68a3      	ldr	r3, [r4, #8]
 8009c28:	3b01      	subs	r3, #1
 8009c2a:	60a3      	str	r3, [r4, #8]
 8009c2c:	6823      	ldr	r3, [r4, #0]
 8009c2e:	1c5a      	adds	r2, r3, #1
 8009c30:	6022      	str	r2, [r4, #0]
 8009c32:	701e      	strb	r6, [r3, #0]
 8009c34:	6962      	ldr	r2, [r4, #20]
 8009c36:	1c43      	adds	r3, r0, #1
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d004      	beq.n	8009c46 <__swbuf_r+0x5a>
 8009c3c:	89a3      	ldrh	r3, [r4, #12]
 8009c3e:	07db      	lsls	r3, r3, #31
 8009c40:	d506      	bpl.n	8009c50 <__swbuf_r+0x64>
 8009c42:	2e0a      	cmp	r6, #10
 8009c44:	d104      	bne.n	8009c50 <__swbuf_r+0x64>
 8009c46:	4621      	mov	r1, r4
 8009c48:	4628      	mov	r0, r5
 8009c4a:	f7fe fee9 	bl	8008a20 <_fflush_r>
 8009c4e:	b938      	cbnz	r0, 8009c60 <__swbuf_r+0x74>
 8009c50:	4638      	mov	r0, r7
 8009c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c54:	4621      	mov	r1, r4
 8009c56:	4628      	mov	r0, r5
 8009c58:	f000 f806 	bl	8009c68 <__swsetup_r>
 8009c5c:	2800      	cmp	r0, #0
 8009c5e:	d0d5      	beq.n	8009c0c <__swbuf_r+0x20>
 8009c60:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009c64:	e7f4      	b.n	8009c50 <__swbuf_r+0x64>
	...

08009c68 <__swsetup_r>:
 8009c68:	b538      	push	{r3, r4, r5, lr}
 8009c6a:	4b2a      	ldr	r3, [pc, #168]	; (8009d14 <__swsetup_r+0xac>)
 8009c6c:	4605      	mov	r5, r0
 8009c6e:	6818      	ldr	r0, [r3, #0]
 8009c70:	460c      	mov	r4, r1
 8009c72:	b118      	cbz	r0, 8009c7c <__swsetup_r+0x14>
 8009c74:	6a03      	ldr	r3, [r0, #32]
 8009c76:	b90b      	cbnz	r3, 8009c7c <__swsetup_r+0x14>
 8009c78:	f7fd fb40 	bl	80072fc <__sinit>
 8009c7c:	89a3      	ldrh	r3, [r4, #12]
 8009c7e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c82:	0718      	lsls	r0, r3, #28
 8009c84:	d422      	bmi.n	8009ccc <__swsetup_r+0x64>
 8009c86:	06d9      	lsls	r1, r3, #27
 8009c88:	d407      	bmi.n	8009c9a <__swsetup_r+0x32>
 8009c8a:	2309      	movs	r3, #9
 8009c8c:	602b      	str	r3, [r5, #0]
 8009c8e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009c92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c96:	81a3      	strh	r3, [r4, #12]
 8009c98:	e034      	b.n	8009d04 <__swsetup_r+0x9c>
 8009c9a:	0758      	lsls	r0, r3, #29
 8009c9c:	d512      	bpl.n	8009cc4 <__swsetup_r+0x5c>
 8009c9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009ca0:	b141      	cbz	r1, 8009cb4 <__swsetup_r+0x4c>
 8009ca2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ca6:	4299      	cmp	r1, r3
 8009ca8:	d002      	beq.n	8009cb0 <__swsetup_r+0x48>
 8009caa:	4628      	mov	r0, r5
 8009cac:	f7ff fc60 	bl	8009570 <_free_r>
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	6363      	str	r3, [r4, #52]	; 0x34
 8009cb4:	89a3      	ldrh	r3, [r4, #12]
 8009cb6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009cba:	81a3      	strh	r3, [r4, #12]
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	6063      	str	r3, [r4, #4]
 8009cc0:	6923      	ldr	r3, [r4, #16]
 8009cc2:	6023      	str	r3, [r4, #0]
 8009cc4:	89a3      	ldrh	r3, [r4, #12]
 8009cc6:	f043 0308 	orr.w	r3, r3, #8
 8009cca:	81a3      	strh	r3, [r4, #12]
 8009ccc:	6923      	ldr	r3, [r4, #16]
 8009cce:	b94b      	cbnz	r3, 8009ce4 <__swsetup_r+0x7c>
 8009cd0:	89a3      	ldrh	r3, [r4, #12]
 8009cd2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009cd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009cda:	d003      	beq.n	8009ce4 <__swsetup_r+0x7c>
 8009cdc:	4621      	mov	r1, r4
 8009cde:	4628      	mov	r0, r5
 8009ce0:	f000 f83f 	bl	8009d62 <__smakebuf_r>
 8009ce4:	89a0      	ldrh	r0, [r4, #12]
 8009ce6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cea:	f010 0301 	ands.w	r3, r0, #1
 8009cee:	d00a      	beq.n	8009d06 <__swsetup_r+0x9e>
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	60a3      	str	r3, [r4, #8]
 8009cf4:	6963      	ldr	r3, [r4, #20]
 8009cf6:	425b      	negs	r3, r3
 8009cf8:	61a3      	str	r3, [r4, #24]
 8009cfa:	6923      	ldr	r3, [r4, #16]
 8009cfc:	b943      	cbnz	r3, 8009d10 <__swsetup_r+0xa8>
 8009cfe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009d02:	d1c4      	bne.n	8009c8e <__swsetup_r+0x26>
 8009d04:	bd38      	pop	{r3, r4, r5, pc}
 8009d06:	0781      	lsls	r1, r0, #30
 8009d08:	bf58      	it	pl
 8009d0a:	6963      	ldrpl	r3, [r4, #20]
 8009d0c:	60a3      	str	r3, [r4, #8]
 8009d0e:	e7f4      	b.n	8009cfa <__swsetup_r+0x92>
 8009d10:	2000      	movs	r0, #0
 8009d12:	e7f7      	b.n	8009d04 <__swsetup_r+0x9c>
 8009d14:	200001d8 	.word	0x200001d8

08009d18 <__swhatbuf_r>:
 8009d18:	b570      	push	{r4, r5, r6, lr}
 8009d1a:	460c      	mov	r4, r1
 8009d1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d20:	4615      	mov	r5, r2
 8009d22:	2900      	cmp	r1, #0
 8009d24:	461e      	mov	r6, r3
 8009d26:	b096      	sub	sp, #88	; 0x58
 8009d28:	da0c      	bge.n	8009d44 <__swhatbuf_r+0x2c>
 8009d2a:	89a3      	ldrh	r3, [r4, #12]
 8009d2c:	2100      	movs	r1, #0
 8009d2e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009d32:	bf0c      	ite	eq
 8009d34:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009d38:	2340      	movne	r3, #64	; 0x40
 8009d3a:	2000      	movs	r0, #0
 8009d3c:	6031      	str	r1, [r6, #0]
 8009d3e:	602b      	str	r3, [r5, #0]
 8009d40:	b016      	add	sp, #88	; 0x58
 8009d42:	bd70      	pop	{r4, r5, r6, pc}
 8009d44:	466a      	mov	r2, sp
 8009d46:	f000 f849 	bl	8009ddc <_fstat_r>
 8009d4a:	2800      	cmp	r0, #0
 8009d4c:	dbed      	blt.n	8009d2a <__swhatbuf_r+0x12>
 8009d4e:	9901      	ldr	r1, [sp, #4]
 8009d50:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009d54:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009d58:	4259      	negs	r1, r3
 8009d5a:	4159      	adcs	r1, r3
 8009d5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d60:	e7eb      	b.n	8009d3a <__swhatbuf_r+0x22>

08009d62 <__smakebuf_r>:
 8009d62:	898b      	ldrh	r3, [r1, #12]
 8009d64:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009d66:	079d      	lsls	r5, r3, #30
 8009d68:	4606      	mov	r6, r0
 8009d6a:	460c      	mov	r4, r1
 8009d6c:	d507      	bpl.n	8009d7e <__smakebuf_r+0x1c>
 8009d6e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009d72:	6023      	str	r3, [r4, #0]
 8009d74:	6123      	str	r3, [r4, #16]
 8009d76:	2301      	movs	r3, #1
 8009d78:	6163      	str	r3, [r4, #20]
 8009d7a:	b002      	add	sp, #8
 8009d7c:	bd70      	pop	{r4, r5, r6, pc}
 8009d7e:	466a      	mov	r2, sp
 8009d80:	ab01      	add	r3, sp, #4
 8009d82:	f7ff ffc9 	bl	8009d18 <__swhatbuf_r>
 8009d86:	9900      	ldr	r1, [sp, #0]
 8009d88:	4605      	mov	r5, r0
 8009d8a:	4630      	mov	r0, r6
 8009d8c:	f7fe fd34 	bl	80087f8 <_malloc_r>
 8009d90:	b948      	cbnz	r0, 8009da6 <__smakebuf_r+0x44>
 8009d92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d96:	059a      	lsls	r2, r3, #22
 8009d98:	d4ef      	bmi.n	8009d7a <__smakebuf_r+0x18>
 8009d9a:	f023 0303 	bic.w	r3, r3, #3
 8009d9e:	f043 0302 	orr.w	r3, r3, #2
 8009da2:	81a3      	strh	r3, [r4, #12]
 8009da4:	e7e3      	b.n	8009d6e <__smakebuf_r+0xc>
 8009da6:	89a3      	ldrh	r3, [r4, #12]
 8009da8:	6020      	str	r0, [r4, #0]
 8009daa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dae:	81a3      	strh	r3, [r4, #12]
 8009db0:	9b00      	ldr	r3, [sp, #0]
 8009db2:	6120      	str	r0, [r4, #16]
 8009db4:	6163      	str	r3, [r4, #20]
 8009db6:	9b01      	ldr	r3, [sp, #4]
 8009db8:	b15b      	cbz	r3, 8009dd2 <__smakebuf_r+0x70>
 8009dba:	4630      	mov	r0, r6
 8009dbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dc0:	f000 f81e 	bl	8009e00 <_isatty_r>
 8009dc4:	b128      	cbz	r0, 8009dd2 <__smakebuf_r+0x70>
 8009dc6:	89a3      	ldrh	r3, [r4, #12]
 8009dc8:	f023 0303 	bic.w	r3, r3, #3
 8009dcc:	f043 0301 	orr.w	r3, r3, #1
 8009dd0:	81a3      	strh	r3, [r4, #12]
 8009dd2:	89a3      	ldrh	r3, [r4, #12]
 8009dd4:	431d      	orrs	r5, r3
 8009dd6:	81a5      	strh	r5, [r4, #12]
 8009dd8:	e7cf      	b.n	8009d7a <__smakebuf_r+0x18>
	...

08009ddc <_fstat_r>:
 8009ddc:	b538      	push	{r3, r4, r5, lr}
 8009dde:	2300      	movs	r3, #0
 8009de0:	4d06      	ldr	r5, [pc, #24]	; (8009dfc <_fstat_r+0x20>)
 8009de2:	4604      	mov	r4, r0
 8009de4:	4608      	mov	r0, r1
 8009de6:	4611      	mov	r1, r2
 8009de8:	602b      	str	r3, [r5, #0]
 8009dea:	f7f8 f8d8 	bl	8001f9e <_fstat>
 8009dee:	1c43      	adds	r3, r0, #1
 8009df0:	d102      	bne.n	8009df8 <_fstat_r+0x1c>
 8009df2:	682b      	ldr	r3, [r5, #0]
 8009df4:	b103      	cbz	r3, 8009df8 <_fstat_r+0x1c>
 8009df6:	6023      	str	r3, [r4, #0]
 8009df8:	bd38      	pop	{r3, r4, r5, pc}
 8009dfa:	bf00      	nop
 8009dfc:	20000640 	.word	0x20000640

08009e00 <_isatty_r>:
 8009e00:	b538      	push	{r3, r4, r5, lr}
 8009e02:	2300      	movs	r3, #0
 8009e04:	4d05      	ldr	r5, [pc, #20]	; (8009e1c <_isatty_r+0x1c>)
 8009e06:	4604      	mov	r4, r0
 8009e08:	4608      	mov	r0, r1
 8009e0a:	602b      	str	r3, [r5, #0]
 8009e0c:	f7f8 f8d6 	bl	8001fbc <_isatty>
 8009e10:	1c43      	adds	r3, r0, #1
 8009e12:	d102      	bne.n	8009e1a <_isatty_r+0x1a>
 8009e14:	682b      	ldr	r3, [r5, #0]
 8009e16:	b103      	cbz	r3, 8009e1a <_isatty_r+0x1a>
 8009e18:	6023      	str	r3, [r4, #0]
 8009e1a:	bd38      	pop	{r3, r4, r5, pc}
 8009e1c:	20000640 	.word	0x20000640

08009e20 <_raise_r>:
 8009e20:	291f      	cmp	r1, #31
 8009e22:	b538      	push	{r3, r4, r5, lr}
 8009e24:	4604      	mov	r4, r0
 8009e26:	460d      	mov	r5, r1
 8009e28:	d904      	bls.n	8009e34 <_raise_r+0x14>
 8009e2a:	2316      	movs	r3, #22
 8009e2c:	6003      	str	r3, [r0, #0]
 8009e2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e32:	bd38      	pop	{r3, r4, r5, pc}
 8009e34:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009e36:	b112      	cbz	r2, 8009e3e <_raise_r+0x1e>
 8009e38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e3c:	b94b      	cbnz	r3, 8009e52 <_raise_r+0x32>
 8009e3e:	4620      	mov	r0, r4
 8009e40:	f000 f830 	bl	8009ea4 <_getpid_r>
 8009e44:	462a      	mov	r2, r5
 8009e46:	4601      	mov	r1, r0
 8009e48:	4620      	mov	r0, r4
 8009e4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e4e:	f000 b817 	b.w	8009e80 <_kill_r>
 8009e52:	2b01      	cmp	r3, #1
 8009e54:	d00a      	beq.n	8009e6c <_raise_r+0x4c>
 8009e56:	1c59      	adds	r1, r3, #1
 8009e58:	d103      	bne.n	8009e62 <_raise_r+0x42>
 8009e5a:	2316      	movs	r3, #22
 8009e5c:	6003      	str	r3, [r0, #0]
 8009e5e:	2001      	movs	r0, #1
 8009e60:	e7e7      	b.n	8009e32 <_raise_r+0x12>
 8009e62:	2400      	movs	r4, #0
 8009e64:	4628      	mov	r0, r5
 8009e66:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009e6a:	4798      	blx	r3
 8009e6c:	2000      	movs	r0, #0
 8009e6e:	e7e0      	b.n	8009e32 <_raise_r+0x12>

08009e70 <raise>:
 8009e70:	4b02      	ldr	r3, [pc, #8]	; (8009e7c <raise+0xc>)
 8009e72:	4601      	mov	r1, r0
 8009e74:	6818      	ldr	r0, [r3, #0]
 8009e76:	f7ff bfd3 	b.w	8009e20 <_raise_r>
 8009e7a:	bf00      	nop
 8009e7c:	200001d8 	.word	0x200001d8

08009e80 <_kill_r>:
 8009e80:	b538      	push	{r3, r4, r5, lr}
 8009e82:	2300      	movs	r3, #0
 8009e84:	4d06      	ldr	r5, [pc, #24]	; (8009ea0 <_kill_r+0x20>)
 8009e86:	4604      	mov	r4, r0
 8009e88:	4608      	mov	r0, r1
 8009e8a:	4611      	mov	r1, r2
 8009e8c:	602b      	str	r3, [r5, #0]
 8009e8e:	f7f8 f828 	bl	8001ee2 <_kill>
 8009e92:	1c43      	adds	r3, r0, #1
 8009e94:	d102      	bne.n	8009e9c <_kill_r+0x1c>
 8009e96:	682b      	ldr	r3, [r5, #0]
 8009e98:	b103      	cbz	r3, 8009e9c <_kill_r+0x1c>
 8009e9a:	6023      	str	r3, [r4, #0]
 8009e9c:	bd38      	pop	{r3, r4, r5, pc}
 8009e9e:	bf00      	nop
 8009ea0:	20000640 	.word	0x20000640

08009ea4 <_getpid_r>:
 8009ea4:	f7f8 b816 	b.w	8001ed4 <_getpid>

08009ea8 <memchr>:
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	b510      	push	{r4, lr}
 8009eac:	b2c9      	uxtb	r1, r1
 8009eae:	4402      	add	r2, r0
 8009eb0:	4293      	cmp	r3, r2
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	d101      	bne.n	8009eba <memchr+0x12>
 8009eb6:	2000      	movs	r0, #0
 8009eb8:	e003      	b.n	8009ec2 <memchr+0x1a>
 8009eba:	7804      	ldrb	r4, [r0, #0]
 8009ebc:	3301      	adds	r3, #1
 8009ebe:	428c      	cmp	r4, r1
 8009ec0:	d1f6      	bne.n	8009eb0 <memchr+0x8>
 8009ec2:	bd10      	pop	{r4, pc}

08009ec4 <_init>:
 8009ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ec6:	bf00      	nop
 8009ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009eca:	bc08      	pop	{r3}
 8009ecc:	469e      	mov	lr, r3
 8009ece:	4770      	bx	lr

08009ed0 <_fini>:
 8009ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ed2:	bf00      	nop
 8009ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ed6:	bc08      	pop	{r3}
 8009ed8:	469e      	mov	lr, r3
 8009eda:	4770      	bx	lr
