{
  "performance": {
    "max_number_of_threads": "half",
    "minimize_probing_sets": "aggressive"
  },
  "simulation": {
    "groups": [
      "64'h$$$$$$$$$$$$$$$$",
      "64'h42c20fd3b586879e"
    ],
    "output_shares": [
      "output1[63:0]",
      "output2[63:0]"
    ],
    "expected_output": [
      "64'h$$$$$$$$$$$$$$$$",
      "64'h66bcdc6270d901cd"
    ],
    "number_of_clock_cycles": 33,
    "input_sequence": [
      {
        "signals": [
          {
            "name": "input1[63:0]",
            "value": "group_in0[63:0]"
          },
          {
            "name": "input2[63:0]",
            "value": "group_in1[63:0]"
          },
          {
            "name": "key[127:0]",
            "value": "128'h687ded3b3c85b3f35b1009863e2a8cbf"
          },
          {
            "name": "reset",
            "value": "1'b1"
          },
          {
            "name": "enc_dec",
            "value": "1'b0"
          }
        ]
      },
      {
        "signals": [
          {
            "name": "input1[63:0]",
            "value": "64'h0000000000000000"
          },
          {
            "name": "input2[63:0]",
            "value": "64'h0000000000000000"
          }
        ]
      },
      {
        "signals": [
          {
            "name": "reset",
            "value": "1'b0"
          }
        ]
      }
    ],
    "number_of_simulations": 1536000,
    "number_of_simulations_per_step": 128000
  },
  "hardware": {
    "clock_signal_name": "clk"
  },
  "side_channel_analysis": {
    "order": 1,
    "transitional_leakage": true
  }
}