// Seed: 2183436847
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    input wand id_8,
    input supply1 id_9,
    input wor id_10,
    output wire id_11
);
  assign id_0 = id_6;
  wire id_13;
  assign id_11 = id_9;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output wand id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7
);
  wire id_9;
  xor (id_4, id_10, id_11, id_5, id_3, id_6, id_1, id_2);
  wire id_10;
  wire id_11;
  module_0(
      id_0, id_6, id_1, id_6, id_6, id_1, id_7, id_7, id_2, id_5, id_2, id_4
  );
  integer id_12, id_13;
endmodule
