INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/impl/func/xsim/tb_RV32I_SoC_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
