INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab4/lab4.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab4/lab4.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab4/lab4.srcs/sources_1/new/dmem_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab4/lab4.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab4/lab4.srcs/sim_1/new/memoryTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoryTB
