{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 13:31:16 2011 " "Info: Processing started: Mon Jan 24 13:31:16 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sdram0_ctrl -c sdram0_ctrl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sdram0_ctrl -c sdram0_ctrl --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll1:pll\|altpll:altpll_component\|_clk0 register sig_delay\[12\] register sig_ba\[0\] 5.571 ns " "Info: Slack time is 5.571 ns for clock \"pll1:pll\|altpll:altpll_component\|_clk0\" between source register \"sig_delay\[12\]\" and destination register \"sig_ba\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "225.78 MHz 4.429 ns " "Info: Fmax is 225.78 MHz (period= 4.429 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.782 ns + Largest register register " "Info: + Largest register to register requirement is 9.782 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.405 ns " "Info: + Latch edge is 7.405 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:pll\|altpll:altpll_component\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Destination clock \"pll1:pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.595 ns " "Info: - Launch edge is -2.595 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:pll\|altpll:altpll_component\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Source clock \"pll1:pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns + Largest " "Info: + Largest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:pll\|altpll:altpll_component\|_clk0 destination 2.743 ns + Shortest register " "Info: + Shortest clock path from clock \"pll1:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 50 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.537 ns) 2.743 ns sig_ba\[0\] 3 REG LCFF_X3_Y13_N19 3 " "Info: 3: + IC(1.154 ns) + CELL(0.537 ns) = 2.743 ns; Loc. = LCFF_X3_Y13_N19; Fanout = 3; REG Node = 'sig_ba\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_ba[0] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.58 % ) " "Info: Total cell delay = 0.537 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.206 ns ( 80.42 % ) " "Info: Total interconnect delay = 2.206 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_ba[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_ba[0] {} } { 0.000ns 1.052ns 1.154ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:pll\|altpll:altpll_component\|_clk0 source 2.747 ns - Longest register " "Info: - Longest clock path from clock \"pll1:pll\|altpll:altpll_component\|_clk0\" to source register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 50 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.537 ns) 2.747 ns sig_delay\[12\] 3 REG LCFF_X5_Y13_N29 3 " "Info: 3: + IC(1.158 ns) + CELL(0.537 ns) = 2.747 ns; Loc. = LCFF_X5_Y13_N29; Fanout = 3; REG Node = 'sig_delay\[12\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_delay[12] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.55 % ) " "Info: Total cell delay = 0.537 ns ( 19.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.210 ns ( 80.45 % ) " "Info: Total interconnect delay = 2.210 ns ( 80.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_delay[12] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_delay[12] {} } { 0.000ns 1.052ns 1.158ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_ba[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_ba[0] {} } { 0.000ns 1.052ns 1.154ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_delay[12] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_delay[12] {} } { 0.000ns 1.052ns 1.158ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 201 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_ba[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_ba[0] {} } { 0.000ns 1.052ns 1.154ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_delay[12] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_delay[12] {} } { 0.000ns 1.052ns 1.158ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.211 ns - Longest register register " "Info: - Longest register to register delay is 4.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sig_delay\[12\] 1 REG LCFF_X5_Y13_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y13_N29; Fanout = 3; REG Node = 'sig_delay\[12\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sig_delay[12] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.398 ns) 1.122 ns Equal6~0 2 COMB LCCOMB_X3_Y13_N26 4 " "Info: 2: + IC(0.724 ns) + CELL(0.398 ns) = 1.122 ns; Loc. = LCCOMB_X3_Y13_N26; Fanout = 4; COMB Node = 'Equal6~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { sig_delay[12] Equal6~0 } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.393 ns) 1.778 ns Equal14~1 3 COMB LCCOMB_X3_Y13_N16 4 " "Info: 3: + IC(0.263 ns) + CELL(0.393 ns) = 1.778 ns; Loc. = LCCOMB_X3_Y13_N16; Fanout = 4; COMB Node = 'Equal14~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { Equal6~0 Equal14~1 } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.438 ns) 2.684 ns sig_addr\[10\]~2 4 COMB LCCOMB_X2_Y13_N8 2 " "Info: 4: + IC(0.468 ns) + CELL(0.438 ns) = 2.684 ns; Loc. = LCCOMB_X2_Y13_N8; Fanout = 2; COMB Node = 'sig_addr\[10\]~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Equal14~1 sig_addr[10]~2 } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.438 ns) 3.587 ns sig_ba~2 5 COMB LCCOMB_X3_Y13_N8 2 " "Info: 5: + IC(0.465 ns) + CELL(0.438 ns) = 3.587 ns; Loc. = LCCOMB_X3_Y13_N8; Fanout = 2; COMB Node = 'sig_ba~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { sig_addr[10]~2 sig_ba~2 } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.366 ns) 4.211 ns sig_ba\[0\] 6 REG LCFF_X3_Y13_N19 3 " "Info: 6: + IC(0.258 ns) + CELL(0.366 ns) = 4.211 ns; Loc. = LCFF_X3_Y13_N19; Fanout = 3; REG Node = 'sig_ba\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { sig_ba~2 sig_ba[0] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.033 ns ( 48.28 % ) " "Info: Total cell delay = 2.033 ns ( 48.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.178 ns ( 51.72 % ) " "Info: Total interconnect delay = 2.178 ns ( 51.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.211 ns" { sig_delay[12] Equal6~0 Equal14~1 sig_addr[10]~2 sig_ba~2 sig_ba[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.211 ns" { sig_delay[12] {} Equal6~0 {} Equal14~1 {} sig_addr[10]~2 {} sig_ba~2 {} sig_ba[0] {} } { 0.000ns 0.724ns 0.263ns 0.468ns 0.465ns 0.258ns } { 0.000ns 0.398ns 0.393ns 0.438ns 0.438ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_ba[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_ba[0] {} } { 0.000ns 1.052ns 1.154ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_delay[12] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_delay[12] {} } { 0.000ns 1.052ns 1.158ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.211 ns" { sig_delay[12] Equal6~0 Equal14~1 sig_addr[10]~2 sig_ba~2 sig_ba[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.211 ns" { sig_delay[12] {} Equal6~0 {} Equal14~1 {} sig_addr[10]~2 {} sig_ba~2 {} sig_ba[0] {} } { 0.000ns 0.724ns 0.263ns 0.468ns 0.465ns 0.258ns } { 0.000ns 0.398ns 0.393ns 0.438ns 0.438ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll1:pll\|altpll:altpll_component\|_clk0 register sig_command\[0\] register sig_command\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll1:pll\|altpll:altpll_component\|_clk0\" between source register \"sig_command\[0\]\" and destination register \"sig_command\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sig_command\[0\] 1 REG LCFF_X2_Y13_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y13_N19; Fanout = 3; REG Node = 'sig_command\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sig_command[0] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sig_command\[0\]~5 2 COMB LCCOMB_X2_Y13_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X2_Y13_N18; Fanout = 1; COMB Node = 'sig_command\[0\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { sig_command[0] sig_command[0]~5 } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sig_command\[0\] 3 REG LCFF_X2_Y13_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X2_Y13_N19; Fanout = 3; REG Node = 'sig_command\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sig_command[0]~5 sig_command[0] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sig_command[0] sig_command[0]~5 sig_command[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sig_command[0] {} sig_command[0]~5 {} sig_command[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.595 ns " "Info: + Latch edge is -2.595 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:pll\|altpll:altpll_component\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Destination clock \"pll1:pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.595 ns " "Info: - Launch edge is -2.595 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:pll\|altpll:altpll_component\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Source clock \"pll1:pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:pll\|altpll:altpll_component\|_clk0 destination 2.740 ns + Longest register " "Info: + Longest clock path from clock \"pll1:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 50 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.537 ns) 2.740 ns sig_command\[0\] 3 REG LCFF_X2_Y13_N19 3 " "Info: 3: + IC(1.151 ns) + CELL(0.537 ns) = 2.740 ns; Loc. = LCFF_X2_Y13_N19; Fanout = 3; REG Node = 'sig_command\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_command[0] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.60 % ) " "Info: Total cell delay = 0.537 ns ( 19.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 80.40 % ) " "Info: Total interconnect delay = 2.203 ns ( 80.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_command[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_command[0] {} } { 0.000ns 1.052ns 1.151ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:pll\|altpll:altpll_component\|_clk0 source 2.740 ns - Shortest register " "Info: - Shortest clock path from clock \"pll1:pll\|altpll:altpll_component\|_clk0\" to source register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 50 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.537 ns) 2.740 ns sig_command\[0\] 3 REG LCFF_X2_Y13_N19 3 " "Info: 3: + IC(1.151 ns) + CELL(0.537 ns) = 2.740 ns; Loc. = LCFF_X2_Y13_N19; Fanout = 3; REG Node = 'sig_command\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_command[0] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.60 % ) " "Info: Total cell delay = 0.537 ns ( 19.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 80.40 % ) " "Info: Total interconnect delay = 2.203 ns ( 80.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_command[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_command[0] {} } { 0.000ns 1.052ns 1.151ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_command[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_command[0] {} } { 0.000ns 1.052ns 1.151ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_command[0] {} } { 0.000ns 1.052ns 1.151ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_command[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_command[0] {} } { 0.000ns 1.052ns 1.151ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_command[0] {} } { 0.000ns 1.052ns 1.151ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sig_command[0] sig_command[0]~5 sig_command[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sig_command[0] {} sig_command[0]~5 {} sig_command[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_command[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_command[0] {} } { 0.000ns 1.052ns 1.151ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_command[0] {} } { 0.000ns 1.052ns 1.151ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sig_doInit CMD\[1\] CLK 8.111 ns register " "Info: tsu for register \"sig_doInit\" (data pin = \"CMD\[1\]\", clock pin = \"CLK\") is 8.111 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.309 ns + Longest pin register " "Info: + Longest pin to register delay is 8.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns CMD\[1\] 1 PIN PIN_AJ3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_AJ3; Fanout = 3; PIN Node = 'CMD\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD[1] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.284 ns) + CELL(0.242 ns) 6.396 ns sig_doAutoRef~0 2 COMB LCCOMB_X4_Y12_N28 1 " "Info: 2: + IC(5.284 ns) + CELL(0.242 ns) = 6.396 ns; Loc. = LCCOMB_X4_Y12_N28; Fanout = 1; COMB Node = 'sig_doAutoRef~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.526 ns" { CMD[1] sig_doAutoRef~0 } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.150 ns) 6.981 ns sig_doAutoRef~1 3 COMB LCCOMB_X5_Y12_N0 5 " "Info: 3: + IC(0.435 ns) + CELL(0.150 ns) = 6.981 ns; Loc. = LCCOMB_X5_Y12_N0; Fanout = 5; COMB Node = 'sig_doAutoRef~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { sig_doAutoRef~0 sig_doAutoRef~1 } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.660 ns) 8.309 ns sig_doInit 4 REG LCFF_X3_Y12_N5 4 " "Info: 4: + IC(0.668 ns) + CELL(0.660 ns) = 8.309 ns; Loc. = LCFF_X3_Y12_N5; Fanout = 4; REG Node = 'sig_doInit'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { sig_doAutoRef~1 sig_doInit } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.922 ns ( 23.13 % ) " "Info: Total cell delay = 1.922 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.387 ns ( 76.87 % ) " "Info: Total interconnect delay = 6.387 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.309 ns" { CMD[1] sig_doAutoRef~0 sig_doAutoRef~1 sig_doInit } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.309 ns" { CMD[1] {} CMD[1]~combout {} sig_doAutoRef~0 {} sig_doAutoRef~1 {} sig_doInit {} } { 0.000ns 0.000ns 5.284ns 0.435ns 0.668ns } { 0.000ns 0.870ns 0.242ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 122 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll1:pll\|altpll:altpll_component\|_clk0 -2.595 ns - " "Info: - Offset between input clock \"CLK\" and output clock \"pll1:pll\|altpll:altpll_component\|_clk0\" is -2.595 ns" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 42 0 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:pll\|altpll:altpll_component\|_clk0 destination 2.757 ns - Shortest register " "Info: - Shortest clock path from clock \"pll1:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 50 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.537 ns) 2.757 ns sig_doInit 3 REG LCFF_X3_Y12_N5 4 " "Info: 3: + IC(1.168 ns) + CELL(0.537 ns) = 2.757 ns; Loc. = LCFF_X3_Y12_N5; Fanout = 4; REG Node = 'sig_doInit'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_doInit } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.48 % ) " "Info: Total cell delay = 0.537 ns ( 19.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.220 ns ( 80.52 % ) " "Info: Total interconnect delay = 2.220 ns ( 80.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_doInit } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_doInit {} } { 0.000ns 1.052ns 1.168ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.309 ns" { CMD[1] sig_doAutoRef~0 sig_doAutoRef~1 sig_doInit } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.309 ns" { CMD[1] {} CMD[1]~combout {} sig_doAutoRef~0 {} sig_doAutoRef~1 {} sig_doInit {} } { 0.000ns 0.000ns 5.284ns 0.435ns 0.668ns } { 0.000ns 0.870ns 0.242ns 0.150ns 0.660ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_doInit } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_doInit {} } { 0.000ns 1.052ns 1.168ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK oDRAM0_BA\[1\] sig_ba\[1\] 4.666 ns register " "Info: tco from clock \"CLK\" to destination pin \"oDRAM0_BA\[1\]\" through register \"sig_ba\[1\]\" is 4.666 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll1:pll\|altpll:altpll_component\|_clk0 -2.595 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll1:pll\|altpll:altpll_component\|_clk0\" is -2.595 ns" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 42 0 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:pll\|altpll:altpll_component\|_clk0 source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"pll1:pll\|altpll:altpll_component\|_clk0\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 50 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.537 ns) 2.743 ns sig_ba\[1\] 3 REG LCFF_X3_Y13_N9 1 " "Info: 3: + IC(1.154 ns) + CELL(0.537 ns) = 2.743 ns; Loc. = LCFF_X3_Y13_N9; Fanout = 1; REG Node = 'sig_ba\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_ba[1] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.58 % ) " "Info: Total cell delay = 0.537 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.206 ns ( 80.42 % ) " "Info: Total interconnect delay = 2.206 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_ba[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_ba[1] {} } { 0.000ns 1.052ns 1.154ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.268 ns + Longest register pin " "Info: + Longest register to pin delay is 4.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sig_ba\[1\] 1 REG LCFF_X3_Y13_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y13_N9; Fanout = 1; REG Node = 'sig_ba\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sig_ba[1] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(2.630 ns) 4.268 ns oDRAM0_BA\[1\] 2 PIN PIN_AA10 0 " "Info: 2: + IC(1.638 ns) + CELL(2.630 ns) = 4.268 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = 'oDRAM0_BA\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { sig_ba[1] oDRAM0_BA[1] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.630 ns ( 61.62 % ) " "Info: Total cell delay = 2.630 ns ( 61.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.638 ns ( 38.38 % ) " "Info: Total interconnect delay = 1.638 ns ( 38.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { sig_ba[1] oDRAM0_BA[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { sig_ba[1] {} oDRAM0_BA[1] {} } { 0.000ns 1.638ns } { 0.000ns 2.630ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_ba[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_ba[1] {} } { 0.000ns 1.052ns 1.154ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { sig_ba[1] oDRAM0_BA[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { sig_ba[1] {} oDRAM0_BA[1] {} } { 0.000ns 1.638ns } { 0.000ns 2.630ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sig_doWrite CMD\[0\] CLK -5.590 ns register " "Info: th for register \"sig_doWrite\" (data pin = \"CMD\[0\]\", clock pin = \"CLK\") is -5.590 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll1:pll\|altpll:altpll_component\|_clk0 -2.595 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll1:pll\|altpll:altpll_component\|_clk0\" is -2.595 ns" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 42 0 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:pll\|altpll:altpll_component\|_clk0 destination 2.759 ns + Longest register " "Info: + Longest clock path from clock \"pll1:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 50 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.537 ns) 2.759 ns sig_doWrite 3 REG LCFF_X4_Y12_N9 4 " "Info: 3: + IC(1.170 ns) + CELL(0.537 ns) = 2.759 ns; Loc. = LCFF_X4_Y12_N9; Fanout = 4; REG Node = 'sig_doWrite'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_doWrite } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.46 % ) " "Info: Total cell delay = 0.537 ns ( 19.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 80.54 % ) " "Info: Total interconnect delay = 2.222 ns ( 80.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_doWrite } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_doWrite {} } { 0.000ns 1.052ns 1.170ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 123 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.020 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CMD\[0\] 1 PIN PIN_Y5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_Y5; Fanout = 3; PIN Node = 'CMD\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD[0] } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.723 ns) + CELL(0.371 ns) 5.936 ns sig_doWrite~1 2 COMB LCCOMB_X4_Y12_N8 1 " "Info: 2: + IC(4.723 ns) + CELL(0.371 ns) = 5.936 ns; Loc. = LCCOMB_X4_Y12_N8; Fanout = 1; COMB Node = 'sig_doWrite~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.094 ns" { CMD[0] sig_doWrite~1 } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.020 ns sig_doWrite 3 REG LCFF_X4_Y12_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.020 ns; Loc. = LCFF_X4_Y12_N9; Fanout = 4; REG Node = 'sig_doWrite'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sig_doWrite~1 sig_doWrite } "NODE_NAME" } } { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 21.54 % ) " "Info: Total cell delay = 1.297 ns ( 21.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.723 ns ( 78.46 % ) " "Info: Total interconnect delay = 4.723 ns ( 78.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { CMD[0] sig_doWrite~1 sig_doWrite } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.020 ns" { CMD[0] {} CMD[0]~combout {} sig_doWrite~1 {} sig_doWrite {} } { 0.000ns 0.000ns 4.723ns 0.000ns } { 0.000ns 0.842ns 0.371ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { pll1:pll|altpll:altpll_component|_clk0 pll1:pll|altpll:altpll_component|_clk0~clkctrl sig_doWrite } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { pll1:pll|altpll:altpll_component|_clk0 {} pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sig_doWrite {} } { 0.000ns 1.052ns 1.170ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { CMD[0] sig_doWrite~1 sig_doWrite } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.020 ns" { CMD[0] {} CMD[0]~combout {} sig_doWrite~1 {} sig_doWrite {} } { 0.000ns 0.000ns 4.723ns 0.000ns } { 0.000ns 0.842ns 0.371ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 13:31:19 2011 " "Info: Processing ended: Mon Jan 24 13:31:19 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
