C:\lscc\radiant\2023.2\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design  -sap  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.sap  -otap  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.tap  -omap  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.map   -part iCE40UP5K  -package SG48I  -grade -6    -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -lattice -infer_seqShift -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\synlog\report\LPM_design_LPM_design_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  AGC_mod  -implementation  LPM_design  -flow mapping  -multisrs  -ovm  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.vm   -freq 200.000   C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\synwork\LPM_design_LPM_design_prem.srd  -devicelib  C:\lscc\radiant\2023.2\synpbase\lib\generic\ice40up.v  -ologparam  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\syntmp\LPM_design_LPM_design.plg  -osyn  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.srm  -prjdir  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\  -prjname  proj_1  -log  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\synlog\LPM_design_LPM_design_fpga_mapper.srr  -sn  2023.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\lscc\radiant\2023.2\synpbase\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\LPM_design -sap ..\LPM_design_LPM_design.sap -otap ..\LPM_design_LPM_design.tap -omap ..\LPM_design_LPM_design.map -part iCE40UP5K -package SG48I -grade -6 -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -lattice -infer_seqShift -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\LPM_design_LPM_design_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module AGC_mod -implementation LPM_design -flow mapping -multisrs -ovm ..\LPM_design_LPM_design.vm -freq 200.000 ..\synwork\LPM_design_LPM_design_prem.srd -devicelib ..\..\..\..\..\..\..\..\lscc\radiant\2023.2\synpbase\lib\generic\ice40up.v -ologparam LPM_design_LPM_design.plg -osyn ..\LPM_design_LPM_design.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\LPM_design_LPM_design_fpga_mapper.srr -sn 2023.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\lpm_design_lpm_design.sap|io:o|time:1721720770|size:496|exec:0|csum:
file:..\lpm_design_lpm_design.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\lpm_design_lpm_design.map|io:o|time:1721720773|size:28|exec:0|csum:
file:..\lpm_design_lpm_design.vm|io:o|time:1721720772|size:8721|exec:0|csum:
file:..\synwork\lpm_design_lpm_design_prem.srd|io:i|time:1721720770|size:4482|exec:0|csum:DEB00307C8FFC6BFACCAE0E3E4732B9B
file:..\..\..\..\..\..\..\..\lscc\radiant\2023.2\synpbase\lib\generic\ice40up.v|io:i|time:1709958280|size:26462|exec:0|csum:72B2E46EE2EB03A1019CFFB44E4E2628
file:lpm_design_lpm_design.plg|io:o|time:1721720773|size:678|exec:0|csum:
file:..\lpm_design_lpm_design.srm|io:o|time:1721720772|size:7975|exec:0|csum:
file:..\synlog\lpm_design_lpm_design_fpga_mapper.srr|io:o|time:1721720773|size:24008|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\radiant\2023.2\synpbase\bin64\m_generic.exe|io:i|time:1709958259|size:51328000|exec:1|csum:C466708FCC1C71FEB8D59919F4318BC2
