 
****************************************
Report : area
Design : mie_reg
Version: T-2022.03-SP4
Date   : Sat Aug 30 03:27:50 2025
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    lsi_10k (File: /home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/lib/lsi_10k.db)

Number of ports:                           53
Number of nets:                            37
Number of cells:                           19
Number of combinational cells:             15
Number of sequential cells:                 3
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       5

Combinational area:                 19.000000
Buf/Inv area:                        0.000000
Noncombinational area:              21.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                    40.000000
Total area:                 undefined
1
