Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4 --family="Arria 10" --part=10AX115N2F40E2LG
Info: ddr_board_mm_clock_crossing_bridge_4: "Transforming system: ddr_board_mm_clock_crossing_bridge_4"
Info: ddr_board_mm_clock_crossing_bridge_4: "Naming system components in system: ddr_board_mm_clock_crossing_bridge_4"
Info: ddr_board_mm_clock_crossing_bridge_4: "Processing generation queue"
Info: ddr_board_mm_clock_crossing_bridge_4: "Generating: ddr_board_mm_clock_crossing_bridge_4"
Info: ddr_board_mm_clock_crossing_bridge_4: "Generating: ddr_board_mm_clock_crossing_bridge_4_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq"
Info: ddr_board_mm_clock_crossing_bridge_4: Done "ddr_board_mm_clock_crossing_bridge_4" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
