# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_seccion2_parteA.srcs/sources_1/imports/new/counter_Nbits.vhd" \
"../../../../lab1_seccion2_parteA.srcs/sources_1/new/pwm.vhd" \
"../../../../lab1_seccion2_parteA.srcs/sim_1/new/testbench_lab1_sec2_parteA.vhd" \

# Do not sort compile order
nosort
