

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9'
================================================================
* Date:           Wed May 15 15:49:43 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.543 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    68112|    68112|  0.681 ms|  0.681 ms|  68112|  68112|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_142_8_VITIS_LOOP_144_9  |    68110|    68110|        19|          4|          1|  17024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     154|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |       37|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     189|    -|
|Register         |        -|     -|     464|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       37|     1|     464|     439|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       12|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_15_4_1_U48  |mac_muladd_8ns_8ns_8ns_15_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------+------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |                                 Module                                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Bias0_c_U    |infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Bias0_c_ROM_AUTO_1R    |        1|  0|   0|    0|    128|   32|     1|         4096|
    |Weight0_c_U  |infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Weight0_c_ROM_AUTO_1R  |       36|  0|   0|    0|  17024|   32|     1|       544768|
    +-------------+------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                                                                        |       37|  0|   0|    0|  17152|   64|     2|       548864|
    +-------------+------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln142_1_fu_152_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln142_fu_164_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln144_fu_201_p2       |         +|   0|  0|  15|           8|           1|
    |icmp_ln142_fu_146_p2      |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln144_fu_170_p2      |      icmp|   0|  0|  15|           8|           8|
    |ifzero18_fu_207_p2        |      icmp|   0|  0|  15|           8|           8|
    |select_ln142_1_fu_238_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln142_2_fu_184_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln142_fu_176_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 154|          66|          46|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |add1101830_fu_46                        |   9|          2|   32|         64|
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_add1101830_load        |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_5_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten24_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                 |   9|          2|    8|         16|
    |grp_fu_114_p0                           |  14|          3|   32|         96|
    |grp_fu_114_p1                           |  14|          3|   32|         96|
    |i_5_fu_54                               |   9|          2|    8|         16|
    |indvar_flatten24_fu_58                  |   9|          2|   15|         30|
    |j_fu_50                                 |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 189|         41|  198|        463|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |Bias0_c_load_reg_365                  |  32|   0|   32|          0|
    |add1101830_fu_46                      |  32|   0|   32|          0|
    |add5_reg_375                          |  32|   0|   32|          0|
    |add6_reg_370                          |  32|   0|   32|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |i_5_fu_54                             |   8|   0|    8|          0|
    |icmp_ln142_reg_292                    |   1|   0|    1|          0|
    |icmp_ln144_reg_296                    |   1|   0|    1|          0|
    |icmp_ln144_reg_296_pp0_iter1_reg      |   1|   0|    1|          0|
    |ifzero18_reg_321                      |   1|   0|    1|          0|
    |indvar_flatten24_fu_58                |  15|   0|   15|          0|
    |j_fu_50                               |   8|   0|    8|          0|
    |mul3_reg_345                          |  32|   0|   32|          0|
    |select_ln142_2_reg_306                |   8|   0|    8|          0|
    |select_ln142_2_reg_306_pp0_iter1_reg  |   8|   0|    8|          0|
    |select_ln142_reg_301                  |   8|   0|    8|          0|
    |vec_i_load_reg_325                    |  32|   0|   32|          0|
    |zext_ln142_reg_355                    |   8|   0|   64|         56|
    |icmp_ln142_reg_292                    |  64|  32|    1|          0|
    |ifzero18_reg_321                      |  64|  32|    1|          0|
    |zext_ln142_reg_355                    |  64|  32|   64|         56|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 464|  96|  394|        112|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|grp_fu_298_p_din0    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|grp_fu_298_p_din1    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|grp_fu_298_p_opcode  |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|grp_fu_298_p_dout0   |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|grp_fu_298_p_ce      |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|grp_fu_371_p_din0    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|grp_fu_371_p_din1    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|grp_fu_371_p_dout0   |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|grp_fu_371_p_ce      |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9|  return value|
|vec_i_address0       |  out|    8|   ap_memory|                                             vec_i|         array|
|vec_i_ce0            |  out|    1|   ap_memory|                                             vec_i|         array|
|vec_i_q0             |   in|   32|   ap_memory|                                             vec_i|         array|
|vec_tmp_address0     |  out|    7|   ap_memory|                                           vec_tmp|         array|
|vec_tmp_ce0          |  out|    1|   ap_memory|                                           vec_tmp|         array|
|vec_tmp_we0          |  out|    1|   ap_memory|                                           vec_tmp|         array|
|vec_tmp_d0           |  out|   32|   ap_memory|                                           vec_tmp|         array|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

