# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 11:03:19 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture dataflow of control_unit
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_control_unit
# -- Compiling architecture behavior of tb_control_unit
# End time: 11:03:19 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_control_unit -voptargs=+acc
# vsim work.tb_control_unit -voptargs="+acc" 
# Start time: 11:03:28 on Oct 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_control_unit(behavior)#1
# Loading work.control_unit(dataflow)#1
add wave -noupdate -divider {control_unit}
add wave -noupdate -divider {input}
add wave -noupdate -label opcode -radix binary /tb_control_unit/s_opcode
add wave -noupdate -label funct -radix binary /tb_control_unit/s_funct

add wave -noupdate -divider {output}
add wave -noupdate -label o_Ctrl_Unt /tb_control_unit/s_Ctrl_Unt
add wave -noupdate -label expected_out /tb_control_unit/expected_out

run 1250
quit -sim
# End time: 11:08:49 on Oct 23,2024, Elapsed time: 0:05:21
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_pc_fetch_logic
# vsim -voptargs="+acc" work.tb_pc_fetch_logic 
# Start time: 11:08:55 on Oct 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pc_fetch_logic(behavior)#1
# Loading work.pc_fetch_logic(structural)#1
# Loading work.pc_fetch_logic_dffg(mixed)#1
add wave -position insertpoint  \
sim:/tb_pc_fetch_logic/s_RST \
sim:/tb_pc_fetch_logic/s_Q \
sim:/tb_pc_fetch_logic/s_D \
sim:/tb_pc_fetch_logic/s_CLK \
sim:/tb_pc_fetch_logic/gCLK_HPER
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/tb_pc_fetch_logic/gCLK_HPER \
sim:/tb_pc_fetch_logic/s_CLK \
sim:/tb_pc_fetch_logic/s_RST \
sim:/tb_pc_fetch_logic/s_D \
sim:/tb_pc_fetch_logic/s_Q
run 1000
# End time: 11:23:07 on Oct 23,2024, Elapsed time: 0:14:12
# Errors: 0, Warnings: 1
