#####################################################################################
# 1. SETUP SECTION
#####################################################################################
# 
# set VSIM_RTL 1
# 1
# 
# Create libraries and map paths to names
# 
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# vmap work work
# QuestaSim-64 vmap 2022.4_1 Lib Mapping Utility 2022.11 Nov 11 2022
# vmap work work 
# Modifying modelsim.ini
# 
# source input/0_setup_design.tcl 
# compile
# 
#####################################################################################
# 2. COMPILATION (ANALYSIS)
#####################################################################################
# 
# Compile RTL model and testbench to 'work'
# 
# if { [info exists RTL_FILES ] } {
#     eval vlog -work work ${RTL_FILES}
# }
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 03:46:26 on Jul 28,2024
# vlog -reportprogress 300 -work work input/muxadd.sv 
# -- Compiling module muxadd
# 
# Top level modules:
# 	muxadd
# End time: 03:46:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# eval vlog -timescale 1ns/1ps -work work ${TESTBENCH_FILES}
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 03:46:26 on Jul 28,2024
# vlog -reportprogress 300 -timescale 1ns/1ps -work work input/muxadd_test.sv input/muxadd_tb.sv 
# -- Compiling program muxadd_test
# -- Compiling module muxadd_tb
# 
# Top level modules:
# 	muxadd_tb
# End time: 03:46:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vdir -l
# Library vendor : Model Technology
# Maximum unnamed designs : 3
# MODULE muxadd
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 03:46:26 2024
#     Debug Symbol file exists
#     DU Coverage Signature: mm?^=^DO3[:Kczk17>R7H2
#     Verilog version: UTY]h>Fe:Rz2l6T`MB4R@1
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab3_muxadd/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/muxadd.sv
#     Source file: input/muxadd.sv
#     Start location: input/muxadd.sv:1:34
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# OPTIMIZED DESIGN muxadd_opt
#     Compile time: Sat Jul 27 03:04:06 2024
#     Version string: @d]Y@@]j]I68HR9]Sb5a?0
#     Top-level model: work muxadd_tb fast 0
#     Compile options: -work work +acc -debugdb
#     Compile defaults: CvgOpt=0
#     Short name: muxadd_opt
#     Opcode format: 2022.4_1; VCOM/VLOG SE-64 Object version 75
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab3_muxadd/workdir
# MODULE muxadd_tb
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 03:46:26 2024
#     Debug Symbol file exists
#     DU Coverage Signature: cNQCTh:bL]C:;jZ6`oMBz0
#     Verilog version: TfJA[MITcMgibS3[P>dU80
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab3_muxadd/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/muxadd_tb.sv
#     Source file: input/muxadd_tb.sv
#     Start location: input/muxadd_tb.sv:1:10
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# PROGRAM muxadd_test
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 03:46:26 2024
#     Debug Symbol file exists
#     DU Coverage Signature: efnLg8Ye?QSllC2oa0@mV3
#     Verilog version: >0`1WY6N0W>UjgP]c`_7A2
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab3_muxadd/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/muxadd_test.sv
#     Source file: input/muxadd_test.sv
#     Start location: input/muxadd_test.sv:1:0
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# 
#####################################################################################
# 3. ELABORATION
#####################################################################################
# 
# Code optimization
# vopt -work work +acc -debugdb ${DESIGN_NAME}_tb -o ${DESIGN_NAME}_opt
# QuestaSim-64 vopt 2022.4_1 Compiler 2022.11 Nov 11 2022
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 03:46:26 on Jul 28,2024
# vopt -reportprogress 300 -work work "+acc" -debugdb muxadd_tb -o muxadd_opt 
# 
# Top level modules:
# 	muxadd_tb
# 
# Analyzing design...
# -- Loading module muxadd_tb
# -- Loading module muxadd
# -- Loading program muxadd_test
# Incremental compilation check found no design-units have changed.
# Optimized design name is muxadd_opt
# End time: 03:46:26 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# Elaboration
# vsim +nowarnTSCALE -t 1ps -msgmode both -debugdb -fsmdebug ${DESIGN_NAME}_opt
# vsim "+nowarnTSCALE" -t 1ps -msgmode both -debugdb -fsmdebug muxadd_opt 
# Start time: 03:46:26 on Jul 28,2024
# Loading sv_std.std
# Loading work.muxadd_tb(fast)
# Loading work.muxadd(fast)
# Loading work.muxadd_test(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 
# Set up data logging (log all data)
# add log -r /*
# 
# Setup and configure Wave window
# source input/vsim_waves.tcl
# 0 ps
# 1 ns
# 
# Start switching activity recording
# power add -r /${DESIGN_NAME}_tb/DUT/*
# power on -r /${DESIGN_NAME}_tb/DUT/*
# 
#####################################################################################
# 4. SIMULATION
#####################################################################################
# 
# Simulate
# run -all
# ** Info: muxb
#    Time: 0 ps  Scope: muxadd_tb.DUT.muxb File: input/muxadd.sv Line: 20
# ** Info: muxa
#    Time: 0 ps  Scope: muxadd_tb.DUT.muxa File: input/muxadd.sv Line: 10
# ** Info: add
#    Time: 0 ps  Scope: muxadd_tb.DUT.add File: input/muxadd.sv Line: 29
# ** Info: muxa
#    Time: 100 ns  Scope: muxadd_tb.DUT.muxa File: input/muxadd.sv Line: 10
# ** Info: muxb
#    Time: 100 ns  Scope: muxadd_tb.DUT.muxb File: input/muxadd.sv Line: 20
# ** Info: muxb
#    Time: 200 ns  Scope: muxadd_tb.DUT.muxb File: input/muxadd.sv Line: 20
# ** Info: muxa
#    Time: 200 ns  Scope: muxadd_tb.DUT.muxa File: input/muxadd.sv Line: 10
# ** Info: add
#    Time: 200 ns  Scope: muxadd_tb.DUT.add File: input/muxadd.sv Line: 29
# ** Info: muxa
#    Time: 300 ns  Scope: muxadd_tb.DUT.muxa File: input/muxadd.sv Line: 10
# ** Info: muxb
#    Time: 300 ns  Scope: muxadd_tb.DUT.muxb File: input/muxadd.sv Line: 20
# ** Info: add
#    Time: 300 ns  Scope: muxadd_tb.DUT.add File: input/muxadd.sv Line: 29
# ** Note: implicit $finish from program    : input/muxadd.sv(29)
#    Time: 400 ns  Iteration: 0  Instance: /muxadd_tb/TEST
# 1
# Simulation stop requested.
# 
# Zoom to results
# 
# wave zoom full
# 0 ps
# 420 ns
# 
# power report -bsaif output/${DESIGN_NAME}.saif
# 
# 
add schematic -full sim:/muxadd_tb/DUT
# End time: 03:48:47 on Jul 28,2024, Elapsed time: 0:02:21
# Errors: 0, Warnings: 0
