
Mecanum_wheel_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004eac  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  0800504c  0800504c  0001504c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005154  08005154  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005154  08005154  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005154  08005154  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005154  08005154  00015154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005158  08005158  00015158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800515c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  20000070  080051cc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  080051cc  0002019c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ae5  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002570  00000000  00000000  00030b85  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000da8  00000000  00000000  000330f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c70  00000000  00000000  00033ea0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001edf9  00000000  00000000  00034b10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ce67  00000000  00000000  00053909  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b0fcb  00000000  00000000  00060770  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011173b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003eb4  00000000  00000000  001117b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005034 	.word	0x08005034

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08005034 	.word	0x08005034

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b08a      	sub	sp, #40	; 0x28
 8000284:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000286:	f107 0314 	add.w	r3, r7, #20
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
 800028e:	605a      	str	r2, [r3, #4]
 8000290:	609a      	str	r2, [r3, #8]
 8000292:	60da      	str	r2, [r3, #12]
 8000294:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000296:	4b40      	ldr	r3, [pc, #256]	; (8000398 <MX_GPIO_Init+0x118>)
 8000298:	695b      	ldr	r3, [r3, #20]
 800029a:	4a3f      	ldr	r2, [pc, #252]	; (8000398 <MX_GPIO_Init+0x118>)
 800029c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80002a0:	6153      	str	r3, [r2, #20]
 80002a2:	4b3d      	ldr	r3, [pc, #244]	; (8000398 <MX_GPIO_Init+0x118>)
 80002a4:	695b      	ldr	r3, [r3, #20]
 80002a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80002aa:	613b      	str	r3, [r7, #16]
 80002ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002ae:	4b3a      	ldr	r3, [pc, #232]	; (8000398 <MX_GPIO_Init+0x118>)
 80002b0:	695b      	ldr	r3, [r3, #20]
 80002b2:	4a39      	ldr	r2, [pc, #228]	; (8000398 <MX_GPIO_Init+0x118>)
 80002b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80002b8:	6153      	str	r3, [r2, #20]
 80002ba:	4b37      	ldr	r3, [pc, #220]	; (8000398 <MX_GPIO_Init+0x118>)
 80002bc:	695b      	ldr	r3, [r3, #20]
 80002be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80002c2:	60fb      	str	r3, [r7, #12]
 80002c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c6:	4b34      	ldr	r3, [pc, #208]	; (8000398 <MX_GPIO_Init+0x118>)
 80002c8:	695b      	ldr	r3, [r3, #20]
 80002ca:	4a33      	ldr	r2, [pc, #204]	; (8000398 <MX_GPIO_Init+0x118>)
 80002cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002d0:	6153      	str	r3, [r2, #20]
 80002d2:	4b31      	ldr	r3, [pc, #196]	; (8000398 <MX_GPIO_Init+0x118>)
 80002d4:	695b      	ldr	r3, [r3, #20]
 80002d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002da:	60bb      	str	r3, [r7, #8]
 80002dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002de:	4b2e      	ldr	r3, [pc, #184]	; (8000398 <MX_GPIO_Init+0x118>)
 80002e0:	695b      	ldr	r3, [r3, #20]
 80002e2:	4a2d      	ldr	r2, [pc, #180]	; (8000398 <MX_GPIO_Init+0x118>)
 80002e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80002e8:	6153      	str	r3, [r2, #20]
 80002ea:	4b2b      	ldr	r3, [pc, #172]	; (8000398 <MX_GPIO_Init+0x118>)
 80002ec:	695b      	ldr	r3, [r3, #20]
 80002ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80002f2:	607b      	str	r3, [r7, #4]
 80002f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Z_DIR_Pin|X_STEP_Pin, GPIO_PIN_RESET);
 80002f6:	2200      	movs	r2, #0
 80002f8:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 80002fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000300:	f000 fff0 	bl	80012e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Y_DIR_Pin|Y_STEP_Pin|X_DIR_Pin|Z_STEP_Pin 
 8000304:	2200      	movs	r2, #0
 8000306:	f44f 618f 	mov.w	r1, #1144	; 0x478
 800030a:	4824      	ldr	r0, [pc, #144]	; (800039c <MX_GPIO_Init+0x11c>)
 800030c:	f000 ffea 	bl	80012e4 <HAL_GPIO_WritePin>
                          |A_DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(A_STEP_GPIO_Port, A_STEP_Pin, GPIO_PIN_RESET);
 8000310:	2200      	movs	r2, #0
 8000312:	2180      	movs	r1, #128	; 0x80
 8000314:	4822      	ldr	r0, [pc, #136]	; (80003a0 <MX_GPIO_Init+0x120>)
 8000316:	f000 ffe5 	bl	80012e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800031a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800031e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000320:	4b20      	ldr	r3, [pc, #128]	; (80003a4 <MX_GPIO_Init+0x124>)
 8000322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000324:	2300      	movs	r3, #0
 8000326:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000328:	f107 0314 	add.w	r3, r7, #20
 800032c:	4619      	mov	r1, r3
 800032e:	481c      	ldr	r0, [pc, #112]	; (80003a0 <MX_GPIO_Init+0x120>)
 8000330:	f000 fe4e 	bl	8000fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|Z_DIR_Pin|X_STEP_Pin;
 8000334:	f44f 63a4 	mov.w	r3, #1312	; 0x520
 8000338:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800033a:	2301      	movs	r3, #1
 800033c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033e:	2300      	movs	r3, #0
 8000340:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000342:	2300      	movs	r3, #0
 8000344:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000346:	f107 0314 	add.w	r3, r7, #20
 800034a:	4619      	mov	r1, r3
 800034c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000350:	f000 fe3e 	bl	8000fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = Y_DIR_Pin|Y_STEP_Pin|X_DIR_Pin|Z_STEP_Pin 
 8000354:	f44f 638f 	mov.w	r3, #1144	; 0x478
 8000358:	617b      	str	r3, [r7, #20]
                          |A_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800035a:	2301      	movs	r3, #1
 800035c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800035e:	2300      	movs	r3, #0
 8000360:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000362:	2300      	movs	r3, #0
 8000364:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000366:	f107 0314 	add.w	r3, r7, #20
 800036a:	4619      	mov	r1, r3
 800036c:	480b      	ldr	r0, [pc, #44]	; (800039c <MX_GPIO_Init+0x11c>)
 800036e:	f000 fe2f 	bl	8000fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = A_STEP_Pin;
 8000372:	2380      	movs	r3, #128	; 0x80
 8000374:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000376:	2301      	movs	r3, #1
 8000378:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800037a:	2300      	movs	r3, #0
 800037c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800037e:	2300      	movs	r3, #0
 8000380:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(A_STEP_GPIO_Port, &GPIO_InitStruct);
 8000382:	f107 0314 	add.w	r3, r7, #20
 8000386:	4619      	mov	r1, r3
 8000388:	4805      	ldr	r0, [pc, #20]	; (80003a0 <MX_GPIO_Init+0x120>)
 800038a:	f000 fe21 	bl	8000fd0 <HAL_GPIO_Init>

}
 800038e:	bf00      	nop
 8000390:	3728      	adds	r7, #40	; 0x28
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	40021000 	.word	0x40021000
 800039c:	48000400 	.word	0x48000400
 80003a0:	48000800 	.word	0x48000800
 80003a4:	10210000 	.word	0x10210000

080003a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003ac:	f000 fc38 	bl	8000c20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003b0:	f000 f82a 	bl	8000408 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003b4:	f7ff ff64 	bl	8000280 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80003b8:	f000 faf8 	bl	80009ac <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80003bc:	f000 fa46 	bl	800084c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &incoming_byte, 1);
 80003c0:	2201      	movs	r2, #1
 80003c2:	490c      	ldr	r1, [pc, #48]	; (80003f4 <main+0x4c>)
 80003c4:	480c      	ldr	r0, [pc, #48]	; (80003f8 <main+0x50>)
 80003c6:	f003 f843 	bl	8003450 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80003ca:	480c      	ldr	r0, [pc, #48]	; (80003fc <main+0x54>)
 80003cc:	f002 fb52 	bl	8002a74 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("goal position x = %d, y = %d, fi = %d\n", goal_pos[0], goal_pos[1], goal_pos[2]);
 80003d0:	4b0b      	ldr	r3, [pc, #44]	; (8000400 <main+0x58>)
 80003d2:	881b      	ldrh	r3, [r3, #0]
 80003d4:	b21b      	sxth	r3, r3
 80003d6:	4619      	mov	r1, r3
 80003d8:	4b09      	ldr	r3, [pc, #36]	; (8000400 <main+0x58>)
 80003da:	885b      	ldrh	r3, [r3, #2]
 80003dc:	b21b      	sxth	r3, r3
 80003de:	461a      	mov	r2, r3
 80003e0:	4b07      	ldr	r3, [pc, #28]	; (8000400 <main+0x58>)
 80003e2:	889b      	ldrh	r3, [r3, #4]
 80003e4:	b21b      	sxth	r3, r3
 80003e6:	4807      	ldr	r0, [pc, #28]	; (8000404 <main+0x5c>)
 80003e8:	f003 fedc 	bl	80041a4 <iprintf>
//	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	  HAL_Delay(200);
 80003ec:	20c8      	movs	r0, #200	; 0xc8
 80003ee:	f000 fc7d 	bl	8000cec <HAL_Delay>
	  printf("goal position x = %d, y = %d, fi = %d\n", goal_pos[0], goal_pos[1], goal_pos[2]);
 80003f2:	e7ed      	b.n	80003d0 <main+0x28>
 80003f4:	200000c8 	.word	0x200000c8
 80003f8:	20000114 	.word	0x20000114
 80003fc:	200000d4 	.word	0x200000d4
 8000400:	200000cc 	.word	0x200000cc
 8000404:	0800504c 	.word	0x0800504c

08000408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b0a6      	sub	sp, #152	; 0x98
 800040c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800040e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000412:	2228      	movs	r2, #40	; 0x28
 8000414:	2100      	movs	r1, #0
 8000416:	4618      	mov	r0, r3
 8000418:	f003 febc 	bl	8004194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800041c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000420:	2200      	movs	r2, #0
 8000422:	601a      	str	r2, [r3, #0]
 8000424:	605a      	str	r2, [r3, #4]
 8000426:	609a      	str	r2, [r3, #8]
 8000428:	60da      	str	r2, [r3, #12]
 800042a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800042c:	1d3b      	adds	r3, r7, #4
 800042e:	2258      	movs	r2, #88	; 0x58
 8000430:	2100      	movs	r1, #0
 8000432:	4618      	mov	r0, r3
 8000434:	f003 feae 	bl	8004194 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000438:	2302      	movs	r3, #2
 800043a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800043c:	2301      	movs	r3, #1
 800043e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000440:	2310      	movs	r3, #16
 8000442:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000446:	2302      	movs	r3, #2
 8000448:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800044c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000450:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000454:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000458:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800045c:	2300      	movs	r3, #0
 800045e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000462:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000466:	4618      	mov	r0, r3
 8000468:	f000 ff6e 	bl	8001348 <HAL_RCC_OscConfig>
 800046c:	4603      	mov	r3, r0
 800046e:	2b00      	cmp	r3, #0
 8000470:	d001      	beq.n	8000476 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000472:	f000 f8cd 	bl	8000610 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000476:	230f      	movs	r3, #15
 8000478:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800047a:	2302      	movs	r3, #2
 800047c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800047e:	2300      	movs	r3, #0
 8000480:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000482:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000486:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000488:	2300      	movs	r3, #0
 800048a:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800048c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000490:	2102      	movs	r1, #2
 8000492:	4618      	mov	r0, r3
 8000494:	f001 fe6e 	bl	8002174 <HAL_RCC_ClockConfig>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d001      	beq.n	80004a2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800049e:	f000 f8b7 	bl	8000610 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM2;
 80004a2:	4b09      	ldr	r3, [pc, #36]	; (80004c8 <SystemClock_Config+0xc0>)
 80004a4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80004a6:	2300      	movs	r3, #0
 80004a8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 80004aa:	2300      	movs	r3, #0
 80004ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004ae:	1d3b      	adds	r3, r7, #4
 80004b0:	4618      	mov	r0, r3
 80004b2:	f002 f895 	bl	80025e0 <HAL_RCCEx_PeriphCLKConfig>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d001      	beq.n	80004c0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80004bc:	f000 f8a8 	bl	8000610 <Error_Handler>
  }
}
 80004c0:	bf00      	nop
 80004c2:	3798      	adds	r7, #152	; 0x98
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	00100002 	.word	0x00100002

080004cc <control_loop>:

/* USER CODE BEGIN 4 */
void control_loop()
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
	// calculate speed for each wheel
	x_vel = goal_pos[0] - 100;
 80004d0:	4b46      	ldr	r3, [pc, #280]	; (80005ec <control_loop+0x120>)
 80004d2:	881b      	ldrh	r3, [r3, #0]
 80004d4:	b21b      	sxth	r3, r3
 80004d6:	3b64      	subs	r3, #100	; 0x64
 80004d8:	4a45      	ldr	r2, [pc, #276]	; (80005f0 <control_loop+0x124>)
 80004da:	6013      	str	r3, [r2, #0]
	y_vel = goal_pos[1] - 100;
 80004dc:	4b43      	ldr	r3, [pc, #268]	; (80005ec <control_loop+0x120>)
 80004de:	885b      	ldrh	r3, [r3, #2]
 80004e0:	b21b      	sxth	r3, r3
 80004e2:	3b64      	subs	r3, #100	; 0x64
 80004e4:	4a43      	ldr	r2, [pc, #268]	; (80005f4 <control_loop+0x128>)
 80004e6:	6013      	str	r3, [r2, #0]
	fi_vel = goal_pos[2] - 100;
 80004e8:	4b40      	ldr	r3, [pc, #256]	; (80005ec <control_loop+0x120>)
 80004ea:	889b      	ldrh	r3, [r3, #4]
 80004ec:	b21b      	sxth	r3, r3
 80004ee:	3b64      	subs	r3, #100	; 0x64
 80004f0:	4a41      	ldr	r2, [pc, #260]	; (80005f8 <control_loop+0x12c>)
 80004f2:	6013      	str	r3, [r2, #0]
	vx = x_vel - y_vel - (L + D)*fi_vel; //forward left v1
 80004f4:	4b3e      	ldr	r3, [pc, #248]	; (80005f0 <control_loop+0x124>)
 80004f6:	681a      	ldr	r2, [r3, #0]
 80004f8:	4b3e      	ldr	r3, [pc, #248]	; (80005f4 <control_loop+0x128>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	1ad1      	subs	r1, r2, r3
 80004fe:	4b3e      	ldr	r3, [pc, #248]	; (80005f8 <control_loop+0x12c>)
 8000500:	681a      	ldr	r2, [r3, #0]
 8000502:	4613      	mov	r3, r2
 8000504:	079b      	lsls	r3, r3, #30
 8000506:	1a9b      	subs	r3, r3, r2
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	1a9b      	subs	r3, r3, r2
 800050c:	440b      	add	r3, r1
 800050e:	4a3b      	ldr	r2, [pc, #236]	; (80005fc <control_loop+0x130>)
 8000510:	6013      	str	r3, [r2, #0]
	vy = x_vel + y_vel - (L + D)*fi_vel; //back left v2
 8000512:	4b37      	ldr	r3, [pc, #220]	; (80005f0 <control_loop+0x124>)
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	4b37      	ldr	r3, [pc, #220]	; (80005f4 <control_loop+0x128>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	18d1      	adds	r1, r2, r3
 800051c:	4b36      	ldr	r3, [pc, #216]	; (80005f8 <control_loop+0x12c>)
 800051e:	681a      	ldr	r2, [r3, #0]
 8000520:	4613      	mov	r3, r2
 8000522:	079b      	lsls	r3, r3, #30
 8000524:	1a9b      	subs	r3, r3, r2
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	1a9b      	subs	r3, r3, r2
 800052a:	440b      	add	r3, r1
 800052c:	4a34      	ldr	r2, [pc, #208]	; (8000600 <control_loop+0x134>)
 800052e:	6013      	str	r3, [r2, #0]
	va = x_vel - y_vel + (L + D)*fi_vel; //back right v3
 8000530:	4b2f      	ldr	r3, [pc, #188]	; (80005f0 <control_loop+0x124>)
 8000532:	681a      	ldr	r2, [r3, #0]
 8000534:	4b2f      	ldr	r3, [pc, #188]	; (80005f4 <control_loop+0x128>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	1ad1      	subs	r1, r2, r3
 800053a:	4b2f      	ldr	r3, [pc, #188]	; (80005f8 <control_loop+0x12c>)
 800053c:	681a      	ldr	r2, [r3, #0]
 800053e:	4613      	mov	r3, r2
 8000540:	009b      	lsls	r3, r3, #2
 8000542:	4413      	add	r3, r2
 8000544:	440b      	add	r3, r1
 8000546:	4a2f      	ldr	r2, [pc, #188]	; (8000604 <control_loop+0x138>)
 8000548:	6013      	str	r3, [r2, #0]
	vz = x_vel + y_vel + (L + D)*fi_vel; //forward right v4
 800054a:	4b29      	ldr	r3, [pc, #164]	; (80005f0 <control_loop+0x124>)
 800054c:	681a      	ldr	r2, [r3, #0]
 800054e:	4b29      	ldr	r3, [pc, #164]	; (80005f4 <control_loop+0x128>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	18d1      	adds	r1, r2, r3
 8000554:	4b28      	ldr	r3, [pc, #160]	; (80005f8 <control_loop+0x12c>)
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	4613      	mov	r3, r2
 800055a:	009b      	lsls	r3, r3, #2
 800055c:	4413      	add	r3, r2
 800055e:	440b      	add	r3, r1
 8000560:	4a29      	ldr	r2, [pc, #164]	; (8000608 <control_loop+0x13c>)
 8000562:	6013      	str	r3, [r2, #0]
	// set direction for each wheel
	if(vx < 0)
 8000564:	4b25      	ldr	r3, [pc, #148]	; (80005fc <control_loop+0x130>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	da05      	bge.n	8000578 <control_loop+0xac>
		HAL_GPIO_WritePin(X_DIR_GPIO_Port, X_DIR_Pin, GPIO_PIN_RESET);
 800056c:	2200      	movs	r2, #0
 800056e:	2110      	movs	r1, #16
 8000570:	4826      	ldr	r0, [pc, #152]	; (800060c <control_loop+0x140>)
 8000572:	f000 feb7 	bl	80012e4 <HAL_GPIO_WritePin>
 8000576:	e004      	b.n	8000582 <control_loop+0xb6>
	else
		HAL_GPIO_WritePin(X_DIR_GPIO_Port, X_DIR_Pin, GPIO_PIN_SET);
 8000578:	2201      	movs	r2, #1
 800057a:	2110      	movs	r1, #16
 800057c:	4823      	ldr	r0, [pc, #140]	; (800060c <control_loop+0x140>)
 800057e:	f000 feb1 	bl	80012e4 <HAL_GPIO_WritePin>
	if(vy < 0)
 8000582:	4b1f      	ldr	r3, [pc, #124]	; (8000600 <control_loop+0x134>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	2b00      	cmp	r3, #0
 8000588:	da06      	bge.n	8000598 <control_loop+0xcc>
		HAL_GPIO_WritePin(Y_DIR_GPIO_Port, Y_DIR_Pin, GPIO_PIN_RESET);
 800058a:	2200      	movs	r2, #0
 800058c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000590:	481e      	ldr	r0, [pc, #120]	; (800060c <control_loop+0x140>)
 8000592:	f000 fea7 	bl	80012e4 <HAL_GPIO_WritePin>
 8000596:	e005      	b.n	80005a4 <control_loop+0xd8>
	else
		HAL_GPIO_WritePin(Y_DIR_GPIO_Port, Y_DIR_Pin, GPIO_PIN_SET);
 8000598:	2201      	movs	r2, #1
 800059a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800059e:	481b      	ldr	r0, [pc, #108]	; (800060c <control_loop+0x140>)
 80005a0:	f000 fea0 	bl	80012e4 <HAL_GPIO_WritePin>
	if(vz < 0)
 80005a4:	4b18      	ldr	r3, [pc, #96]	; (8000608 <control_loop+0x13c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	da07      	bge.n	80005bc <control_loop+0xf0>
		HAL_GPIO_WritePin(Z_DIR_GPIO_Port, Z_DIR_Pin, GPIO_PIN_RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005b6:	f000 fe95 	bl	80012e4 <HAL_GPIO_WritePin>
 80005ba:	e006      	b.n	80005ca <control_loop+0xfe>
	else
		HAL_GPIO_WritePin(Z_DIR_GPIO_Port, Z_DIR_Pin, GPIO_PIN_SET);
 80005bc:	2201      	movs	r2, #1
 80005be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005c6:	f000 fe8d 	bl	80012e4 <HAL_GPIO_WritePin>
	if(va < 0)
 80005ca:	4b0e      	ldr	r3, [pc, #56]	; (8000604 <control_loop+0x138>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	da05      	bge.n	80005de <control_loop+0x112>
		HAL_GPIO_WritePin(A_DIR_GPIO_Port, A_DIR_Pin, GPIO_PIN_RESET);
 80005d2:	2200      	movs	r2, #0
 80005d4:	2140      	movs	r1, #64	; 0x40
 80005d6:	480d      	ldr	r0, [pc, #52]	; (800060c <control_loop+0x140>)
 80005d8:	f000 fe84 	bl	80012e4 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(A_DIR_GPIO_Port, A_DIR_Pin, GPIO_PIN_SET);
}
 80005dc:	e004      	b.n	80005e8 <control_loop+0x11c>
		HAL_GPIO_WritePin(A_DIR_GPIO_Port, A_DIR_Pin, GPIO_PIN_SET);
 80005de:	2201      	movs	r2, #1
 80005e0:	2140      	movs	r1, #64	; 0x40
 80005e2:	480a      	ldr	r0, [pc, #40]	; (800060c <control_loop+0x140>)
 80005e4:	f000 fe7e 	bl	80012e4 <HAL_GPIO_WritePin>
}
 80005e8:	bf00      	nop
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	200000cc 	.word	0x200000cc
 80005f0:	200000b0 	.word	0x200000b0
 80005f4:	2000009c 	.word	0x2000009c
 80005f8:	200000a8 	.word	0x200000a8
 80005fc:	200000a0 	.word	0x200000a0
 8000600:	200000ac 	.word	0x200000ac
 8000604:	200000a4 	.word	0x200000a4
 8000608:	20000098 	.word	0x20000098
 800060c:	48000400 	.word	0x48000400

08000610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000614:	bf00      	nop
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
	...

08000620 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000626:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <HAL_MspInit+0x44>)
 8000628:	699b      	ldr	r3, [r3, #24]
 800062a:	4a0e      	ldr	r2, [pc, #56]	; (8000664 <HAL_MspInit+0x44>)
 800062c:	f043 0301 	orr.w	r3, r3, #1
 8000630:	6193      	str	r3, [r2, #24]
 8000632:	4b0c      	ldr	r3, [pc, #48]	; (8000664 <HAL_MspInit+0x44>)
 8000634:	699b      	ldr	r3, [r3, #24]
 8000636:	f003 0301 	and.w	r3, r3, #1
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800063e:	4b09      	ldr	r3, [pc, #36]	; (8000664 <HAL_MspInit+0x44>)
 8000640:	69db      	ldr	r3, [r3, #28]
 8000642:	4a08      	ldr	r2, [pc, #32]	; (8000664 <HAL_MspInit+0x44>)
 8000644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000648:	61d3      	str	r3, [r2, #28]
 800064a:	4b06      	ldr	r3, [pc, #24]	; (8000664 <HAL_MspInit+0x44>)
 800064c:	69db      	ldr	r3, [r3, #28]
 800064e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000652:	603b      	str	r3, [r7, #0]
 8000654:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000656:	2007      	movs	r0, #7
 8000658:	f000 fc3a 	bl	8000ed0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800065c:	bf00      	nop
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40021000 	.word	0x40021000

08000668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr

08000676 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000676:	b480      	push	{r7}
 8000678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800067a:	e7fe      	b.n	800067a <HardFault_Handler+0x4>

0800067c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000680:	e7fe      	b.n	8000680 <MemManage_Handler+0x4>

08000682 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000682:	b480      	push	{r7}
 8000684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000686:	e7fe      	b.n	8000686 <BusFault_Handler+0x4>

08000688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800068c:	e7fe      	b.n	800068c <UsageFault_Handler+0x4>

0800068e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800068e:	b480      	push	{r7}
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000692:	bf00      	nop
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr

0800069c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006a0:	bf00      	nop
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr

080006aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006aa:	b480      	push	{r7}
 80006ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006ae:	bf00      	nop
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr

080006b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006bc:	f000 faf6 	bl	8000cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006c0:	bf00      	nop
 80006c2:	bd80      	pop	{r7, pc}

080006c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80006c8:	4802      	ldr	r0, [pc, #8]	; (80006d4 <TIM2_IRQHandler+0x10>)
 80006ca:	f002 f9fd 	bl	8002ac8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200000d4 	.word	0x200000d4

080006d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80006dc:	4802      	ldr	r0, [pc, #8]	; (80006e8 <USART2_IRQHandler+0x10>)
 80006de:	f002 ff59 	bl	8003594 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	20000114 	.word	0x20000114

080006ec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b086      	sub	sp, #24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006f8:	2300      	movs	r3, #0
 80006fa:	617b      	str	r3, [r7, #20]
 80006fc:	e00a      	b.n	8000714 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80006fe:	f3af 8000 	nop.w
 8000702:	4601      	mov	r1, r0
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	1c5a      	adds	r2, r3, #1
 8000708:	60ba      	str	r2, [r7, #8]
 800070a:	b2ca      	uxtb	r2, r1
 800070c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	3301      	adds	r3, #1
 8000712:	617b      	str	r3, [r7, #20]
 8000714:	697a      	ldr	r2, [r7, #20]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	429a      	cmp	r2, r3
 800071a:	dbf0      	blt.n	80006fe <_read+0x12>
	}

return len;
 800071c:	687b      	ldr	r3, [r7, #4]
}
 800071e:	4618      	mov	r0, r3
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000726:	b580      	push	{r7, lr}
 8000728:	b086      	sub	sp, #24
 800072a:	af00      	add	r7, sp, #0
 800072c:	60f8      	str	r0, [r7, #12]
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000732:	2300      	movs	r3, #0
 8000734:	617b      	str	r3, [r7, #20]
 8000736:	e009      	b.n	800074c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	1c5a      	adds	r2, r3, #1
 800073c:	60ba      	str	r2, [r7, #8]
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	4618      	mov	r0, r3
 8000742:	f000 f9bf 	bl	8000ac4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000746:	697b      	ldr	r3, [r7, #20]
 8000748:	3301      	adds	r3, #1
 800074a:	617b      	str	r3, [r7, #20]
 800074c:	697a      	ldr	r2, [r7, #20]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	429a      	cmp	r2, r3
 8000752:	dbf1      	blt.n	8000738 <_write+0x12>
	}
	return len;
 8000754:	687b      	ldr	r3, [r7, #4]
}
 8000756:	4618      	mov	r0, r3
 8000758:	3718      	adds	r7, #24
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}

0800075e <_close>:

int _close(int file)
{
 800075e:	b480      	push	{r7}
 8000760:	b083      	sub	sp, #12
 8000762:	af00      	add	r7, sp, #0
 8000764:	6078      	str	r0, [r7, #4]
	return -1;
 8000766:	f04f 33ff 	mov.w	r3, #4294967295
}
 800076a:	4618      	mov	r0, r3
 800076c:	370c      	adds	r7, #12
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr

08000776 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000776:	b480      	push	{r7}
 8000778:	b083      	sub	sp, #12
 800077a:	af00      	add	r7, sp, #0
 800077c:	6078      	str	r0, [r7, #4]
 800077e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000786:	605a      	str	r2, [r3, #4]
	return 0;
 8000788:	2300      	movs	r3, #0
}
 800078a:	4618      	mov	r0, r3
 800078c:	370c      	adds	r7, #12
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr

08000796 <_isatty>:

int _isatty(int file)
{
 8000796:	b480      	push	{r7}
 8000798:	b083      	sub	sp, #12
 800079a:	af00      	add	r7, sp, #0
 800079c:	6078      	str	r0, [r7, #4]
	return 1;
 800079e:	2301      	movs	r3, #1
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	370c      	adds	r7, #12
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr

080007ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b085      	sub	sp, #20
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	60b9      	str	r1, [r7, #8]
 80007b6:	607a      	str	r2, [r7, #4]
	return 0;
 80007b8:	2300      	movs	r3, #0
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3714      	adds	r7, #20
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
	...

080007c8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80007d0:	4b11      	ldr	r3, [pc, #68]	; (8000818 <_sbrk+0x50>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d102      	bne.n	80007de <_sbrk+0x16>
		heap_end = &end;
 80007d8:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <_sbrk+0x50>)
 80007da:	4a10      	ldr	r2, [pc, #64]	; (800081c <_sbrk+0x54>)
 80007dc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80007de:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <_sbrk+0x50>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80007e4:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <_sbrk+0x50>)
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	4413      	add	r3, r2
 80007ec:	466a      	mov	r2, sp
 80007ee:	4293      	cmp	r3, r2
 80007f0:	d907      	bls.n	8000802 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80007f2:	f003 fca5 	bl	8004140 <__errno>
 80007f6:	4602      	mov	r2, r0
 80007f8:	230c      	movs	r3, #12
 80007fa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80007fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000800:	e006      	b.n	8000810 <_sbrk+0x48>
	}

	heap_end += incr;
 8000802:	4b05      	ldr	r3, [pc, #20]	; (8000818 <_sbrk+0x50>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4413      	add	r3, r2
 800080a:	4a03      	ldr	r2, [pc, #12]	; (8000818 <_sbrk+0x50>)
 800080c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800080e:	68fb      	ldr	r3, [r7, #12]
}
 8000810:	4618      	mov	r0, r3
 8000812:	3710      	adds	r7, #16
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	2000008c 	.word	0x2000008c
 800081c:	200001a0 	.word	0x200001a0

08000820 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000824:	4b08      	ldr	r3, [pc, #32]	; (8000848 <SystemInit+0x28>)
 8000826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800082a:	4a07      	ldr	r2, [pc, #28]	; (8000848 <SystemInit+0x28>)
 800082c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000830:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000834:	4b04      	ldr	r3, [pc, #16]	; (8000848 <SystemInit+0x28>)
 8000836:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800083a:	609a      	str	r2, [r3, #8]
#endif
}
 800083c:	bf00      	nop
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	e000ed00 	.word	0xe000ed00

0800084c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b088      	sub	sp, #32
 8000850:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000852:	f107 0310 	add.w	r3, r7, #16
 8000856:	2200      	movs	r2, #0
 8000858:	601a      	str	r2, [r3, #0]
 800085a:	605a      	str	r2, [r3, #4]
 800085c:	609a      	str	r2, [r3, #8]
 800085e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000860:	1d3b      	adds	r3, r7, #4
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 800086a:	4b1e      	ldr	r3, [pc, #120]	; (80008e4 <MX_TIM2_Init+0x98>)
 800086c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000870:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3599;
 8000872:	4b1c      	ldr	r3, [pc, #112]	; (80008e4 <MX_TIM2_Init+0x98>)
 8000874:	f640 620f 	movw	r2, #3599	; 0xe0f
 8000878:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800087a:	4b1a      	ldr	r3, [pc, #104]	; (80008e4 <MX_TIM2_Init+0x98>)
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8000880:	4b18      	ldr	r3, [pc, #96]	; (80008e4 <MX_TIM2_Init+0x98>)
 8000882:	f242 720f 	movw	r2, #9999	; 0x270f
 8000886:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000888:	4b16      	ldr	r3, [pc, #88]	; (80008e4 <MX_TIM2_Init+0x98>)
 800088a:	2200      	movs	r2, #0
 800088c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800088e:	4b15      	ldr	r3, [pc, #84]	; (80008e4 <MX_TIM2_Init+0x98>)
 8000890:	2280      	movs	r2, #128	; 0x80
 8000892:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000894:	4813      	ldr	r0, [pc, #76]	; (80008e4 <MX_TIM2_Init+0x98>)
 8000896:	f002 f8c1 	bl	8002a1c <HAL_TIM_Base_Init>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80008a0:	f7ff feb6 	bl	8000610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008aa:	f107 0310 	add.w	r3, r7, #16
 80008ae:	4619      	mov	r1, r3
 80008b0:	480c      	ldr	r0, [pc, #48]	; (80008e4 <MX_TIM2_Init+0x98>)
 80008b2:	f002 fa28 	bl	8002d06 <HAL_TIM_ConfigClockSource>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80008bc:	f7ff fea8 	bl	8000610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008c0:	2300      	movs	r3, #0
 80008c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008c8:	1d3b      	adds	r3, r7, #4
 80008ca:	4619      	mov	r1, r3
 80008cc:	4805      	ldr	r0, [pc, #20]	; (80008e4 <MX_TIM2_Init+0x98>)
 80008ce:	f002 fc33 	bl	8003138 <HAL_TIMEx_MasterConfigSynchronization>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80008d8:	f7ff fe9a 	bl	8000610 <Error_Handler>
  }

}
 80008dc:	bf00      	nop
 80008de:	3720      	adds	r7, #32
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	200000d4 	.word	0x200000d4

080008e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008f8:	d113      	bne.n	8000922 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80008fa:	4b0c      	ldr	r3, [pc, #48]	; (800092c <HAL_TIM_Base_MspInit+0x44>)
 80008fc:	69db      	ldr	r3, [r3, #28]
 80008fe:	4a0b      	ldr	r2, [pc, #44]	; (800092c <HAL_TIM_Base_MspInit+0x44>)
 8000900:	f043 0301 	orr.w	r3, r3, #1
 8000904:	61d3      	str	r3, [r2, #28]
 8000906:	4b09      	ldr	r3, [pc, #36]	; (800092c <HAL_TIM_Base_MspInit+0x44>)
 8000908:	69db      	ldr	r3, [r3, #28]
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	60fb      	str	r3, [r7, #12]
 8000910:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000912:	2200      	movs	r2, #0
 8000914:	2100      	movs	r1, #0
 8000916:	201c      	movs	r0, #28
 8000918:	f000 fae5 	bl	8000ee6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800091c:	201c      	movs	r0, #28
 800091e:	f000 fafe 	bl	8000f1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000922:	bf00      	nop
 8000924:	3710      	adds	r7, #16
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	40021000 	.word	0x40021000

08000930 <HAL_TIM_PeriodElapsedCallback>:
  }
} 

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000940:	d129      	bne.n	8000996 <HAL_TIM_PeriodElapsedCallback+0x66>
	{
		control_loop();
 8000942:	f7ff fdc3 	bl	80004cc <control_loop>
		if(vx == 0)
 8000946:	4b16      	ldr	r3, [pc, #88]	; (80009a0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d105      	bne.n	800095a <HAL_TIM_PeriodElapsedCallback+0x2a>
			HAL_GPIO_WritePin(X_DIR_GPIO_Port, X_DIR_Pin, GPIO_PIN_RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	2110      	movs	r1, #16
 8000952:	4814      	ldr	r0, [pc, #80]	; (80009a4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000954:	f000 fcc6 	bl	80012e4 <HAL_GPIO_WritePin>
			vx = abs(vx)*2;
			TIM2->ARR = (uint32_t)(SystemCoreClock/(vx*(TIM2->PSC + 1)) - 1);
		}
	}

}
 8000958:	e01d      	b.n	8000996 <HAL_TIM_PeriodElapsedCallback+0x66>
			HAL_GPIO_TogglePin(X_STEP_GPIO_Port, X_STEP_Pin);
 800095a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800095e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000962:	f000 fcd7 	bl	8001314 <HAL_GPIO_TogglePin>
			vx = abs(vx)*2;
 8000966:	4b0e      	ldr	r3, [pc, #56]	; (80009a0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	bfb8      	it	lt
 800096e:	425b      	neglt	r3, r3
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	4a0b      	ldr	r2, [pc, #44]	; (80009a0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000974:	6013      	str	r3, [r2, #0]
			TIM2->ARR = (uint32_t)(SystemCoreClock/(vx*(TIM2->PSC + 1)) - 1);
 8000976:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800097e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000980:	3301      	adds	r3, #1
 8000982:	4907      	ldr	r1, [pc, #28]	; (80009a0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000984:	6809      	ldr	r1, [r1, #0]
 8000986:	fb01 f303 	mul.w	r3, r1, r3
 800098a:	fbb2 f3f3 	udiv	r3, r2, r3
 800098e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000992:	3b01      	subs	r3, #1
 8000994:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	200000a0 	.word	0x200000a0
 80009a4:	48000400 	.word	0x48000400
 80009a8:	20000000 	.word	0x20000000

080009ac <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80009b0:	4b14      	ldr	r3, [pc, #80]	; (8000a04 <MX_USART2_UART_Init+0x58>)
 80009b2:	4a15      	ldr	r2, [pc, #84]	; (8000a08 <MX_USART2_UART_Init+0x5c>)
 80009b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009b6:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <MX_USART2_UART_Init+0x58>)
 80009b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009be:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <MX_USART2_UART_Init+0x58>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009c4:	4b0f      	ldr	r3, [pc, #60]	; (8000a04 <MX_USART2_UART_Init+0x58>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009ca:	4b0e      	ldr	r3, [pc, #56]	; (8000a04 <MX_USART2_UART_Init+0x58>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009d0:	4b0c      	ldr	r3, [pc, #48]	; (8000a04 <MX_USART2_UART_Init+0x58>)
 80009d2:	220c      	movs	r2, #12
 80009d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009d6:	4b0b      	ldr	r3, [pc, #44]	; (8000a04 <MX_USART2_UART_Init+0x58>)
 80009d8:	2200      	movs	r2, #0
 80009da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009dc:	4b09      	ldr	r3, [pc, #36]	; (8000a04 <MX_USART2_UART_Init+0x58>)
 80009de:	2200      	movs	r2, #0
 80009e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009e2:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <MX_USART2_UART_Init+0x58>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009e8:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <MX_USART2_UART_Init+0x58>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009ee:	4805      	ldr	r0, [pc, #20]	; (8000a04 <MX_USART2_UART_Init+0x58>)
 80009f0:	f002 fc4c 	bl	800328c <HAL_UART_Init>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009fa:	f7ff fe09 	bl	8000610 <Error_Handler>
  }

}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000114 	.word	0x20000114
 8000a08:	40004400 	.word	0x40004400

08000a0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	; 0x28
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]
 8000a1e:	609a      	str	r2, [r3, #8]
 8000a20:	60da      	str	r2, [r3, #12]
 8000a22:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a1b      	ldr	r2, [pc, #108]	; (8000a98 <HAL_UART_MspInit+0x8c>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d130      	bne.n	8000a90 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a2e:	4b1b      	ldr	r3, [pc, #108]	; (8000a9c <HAL_UART_MspInit+0x90>)
 8000a30:	69db      	ldr	r3, [r3, #28]
 8000a32:	4a1a      	ldr	r2, [pc, #104]	; (8000a9c <HAL_UART_MspInit+0x90>)
 8000a34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a38:	61d3      	str	r3, [r2, #28]
 8000a3a:	4b18      	ldr	r3, [pc, #96]	; (8000a9c <HAL_UART_MspInit+0x90>)
 8000a3c:	69db      	ldr	r3, [r3, #28]
 8000a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a42:	613b      	str	r3, [r7, #16]
 8000a44:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <HAL_UART_MspInit+0x90>)
 8000a48:	695b      	ldr	r3, [r3, #20]
 8000a4a:	4a14      	ldr	r2, [pc, #80]	; (8000a9c <HAL_UART_MspInit+0x90>)
 8000a4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a50:	6153      	str	r3, [r2, #20]
 8000a52:	4b12      	ldr	r3, [pc, #72]	; (8000a9c <HAL_UART_MspInit+0x90>)
 8000a54:	695b      	ldr	r3, [r3, #20]
 8000a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a5e:	230c      	movs	r3, #12
 8000a60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a62:	2302      	movs	r3, #2
 8000a64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a6e:	2307      	movs	r3, #7
 8000a70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	4619      	mov	r1, r3
 8000a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a7c:	f000 faa8 	bl	8000fd0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2100      	movs	r1, #0
 8000a84:	2026      	movs	r0, #38	; 0x26
 8000a86:	f000 fa2e 	bl	8000ee6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a8a:	2026      	movs	r0, #38	; 0x26
 8000a8c:	f000 fa47 	bl	8000f1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */
  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000a90:	bf00      	nop
 8000a92:	3728      	adds	r7, #40	; 0x28
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	40004400 	.word	0x40004400
 8000a9c:	40021000 	.word	0x40021000

08000aa0 <send_char>:
  }
} 

/* USER CODE BEGIN 1 */
void send_char(char c)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart2, (uint8_t*)&c, 1, 1000);
 8000aaa:	1df9      	adds	r1, r7, #7
 8000aac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	4803      	ldr	r0, [pc, #12]	; (8000ac0 <send_char+0x20>)
 8000ab4:	f002 fc38 	bl	8003328 <HAL_UART_Transmit>
}
 8000ab8:	bf00      	nop
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	20000114 	.word	0x20000114

08000ac4 <__io_putchar>:

int __io_putchar(int c)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
	if(c == '\n')
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2b0a      	cmp	r3, #10
 8000ad0:	d102      	bne.n	8000ad8 <__io_putchar+0x14>
		send_char('\r');
 8000ad2:	200d      	movs	r0, #13
 8000ad4:	f7ff ffe4 	bl	8000aa0 <send_char>
	send_char(c);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff ffdf 	bl	8000aa0 <send_char>
	return c;
 8000ae2:	687b      	ldr	r3, [r7, #4]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}

08000aec <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a06      	ldr	r2, [pc, #24]	; (8000b14 <HAL_UART_RxCpltCallback+0x28>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d106      	bne.n	8000b0c <HAL_UART_RxCpltCallback+0x20>
	{
		pc_interface();
 8000afe:	f000 f80f 	bl	8000b20 <pc_interface>
		HAL_UART_Receive_IT(&huart2, &incoming_byte, 1);
 8000b02:	2201      	movs	r2, #1
 8000b04:	4904      	ldr	r1, [pc, #16]	; (8000b18 <HAL_UART_RxCpltCallback+0x2c>)
 8000b06:	4805      	ldr	r0, [pc, #20]	; (8000b1c <HAL_UART_RxCpltCallback+0x30>)
 8000b08:	f002 fca2 	bl	8003450 <HAL_UART_Receive_IT>
	}
}
 8000b0c:	bf00      	nop
 8000b0e:	3708      	adds	r7, #8
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	40004400 	.word	0x40004400
 8000b18:	200000c8 	.word	0x200000c8
 8000b1c:	20000114 	.word	0x20000114

08000b20 <pc_interface>:

void pc_interface()
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	if ((incoming_byte >= 48) && (incoming_byte <= 57))
 8000b24:	4b25      	ldr	r3, [pc, #148]	; (8000bbc <pc_interface+0x9c>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	2b2f      	cmp	r3, #47	; 0x2f
 8000b2a:	d917      	bls.n	8000b5c <pc_interface+0x3c>
 8000b2c:	4b23      	ldr	r3, [pc, #140]	; (8000bbc <pc_interface+0x9c>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2b39      	cmp	r3, #57	; 0x39
 8000b32:	d813      	bhi.n	8000b5c <pc_interface+0x3c>
		{
			incoming_byte -= 48;
 8000b34:	4b21      	ldr	r3, [pc, #132]	; (8000bbc <pc_interface+0x9c>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	3b30      	subs	r3, #48	; 0x30
 8000b3a:	b2da      	uxtb	r2, r3
 8000b3c:	4b1f      	ldr	r3, [pc, #124]	; (8000bbc <pc_interface+0x9c>)
 8000b3e:	701a      	strb	r2, [r3, #0]
			buff = buff*10 + incoming_byte;
 8000b40:	4b1f      	ldr	r3, [pc, #124]	; (8000bc0 <pc_interface+0xa0>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	461a      	mov	r2, r3
 8000b46:	0092      	lsls	r2, r2, #2
 8000b48:	4413      	add	r3, r2
 8000b4a:	005b      	lsls	r3, r3, #1
 8000b4c:	b2da      	uxtb	r2, r3
 8000b4e:	4b1b      	ldr	r3, [pc, #108]	; (8000bbc <pc_interface+0x9c>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	4413      	add	r3, r2
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	4b1a      	ldr	r3, [pc, #104]	; (8000bc0 <pc_interface+0xa0>)
 8000b58:	701a      	strb	r2, [r3, #0]
		else
		{
			printf("Incorrect input\n");
			buff = 0;
		}
}
 8000b5a:	e02c      	b.n	8000bb6 <pc_interface+0x96>
		else if (incoming_byte == 'x')
 8000b5c:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <pc_interface+0x9c>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b78      	cmp	r3, #120	; 0x78
 8000b62:	d108      	bne.n	8000b76 <pc_interface+0x56>
			goal_pos[0] = buff;
 8000b64:	4b16      	ldr	r3, [pc, #88]	; (8000bc0 <pc_interface+0xa0>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	b21a      	sxth	r2, r3
 8000b6a:	4b16      	ldr	r3, [pc, #88]	; (8000bc4 <pc_interface+0xa4>)
 8000b6c:	801a      	strh	r2, [r3, #0]
			buff = 0;
 8000b6e:	4b14      	ldr	r3, [pc, #80]	; (8000bc0 <pc_interface+0xa0>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	701a      	strb	r2, [r3, #0]
}
 8000b74:	e01f      	b.n	8000bb6 <pc_interface+0x96>
		else if (incoming_byte == 'y')
 8000b76:	4b11      	ldr	r3, [pc, #68]	; (8000bbc <pc_interface+0x9c>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b79      	cmp	r3, #121	; 0x79
 8000b7c:	d108      	bne.n	8000b90 <pc_interface+0x70>
			goal_pos[1] = buff;
 8000b7e:	4b10      	ldr	r3, [pc, #64]	; (8000bc0 <pc_interface+0xa0>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	b21a      	sxth	r2, r3
 8000b84:	4b0f      	ldr	r3, [pc, #60]	; (8000bc4 <pc_interface+0xa4>)
 8000b86:	805a      	strh	r2, [r3, #2]
			buff = 0;
 8000b88:	4b0d      	ldr	r3, [pc, #52]	; (8000bc0 <pc_interface+0xa0>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	701a      	strb	r2, [r3, #0]
}
 8000b8e:	e012      	b.n	8000bb6 <pc_interface+0x96>
		else if (incoming_byte == 'f')
 8000b90:	4b0a      	ldr	r3, [pc, #40]	; (8000bbc <pc_interface+0x9c>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b66      	cmp	r3, #102	; 0x66
 8000b96:	d108      	bne.n	8000baa <pc_interface+0x8a>
			goal_pos[2] = buff;
 8000b98:	4b09      	ldr	r3, [pc, #36]	; (8000bc0 <pc_interface+0xa0>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	b21a      	sxth	r2, r3
 8000b9e:	4b09      	ldr	r3, [pc, #36]	; (8000bc4 <pc_interface+0xa4>)
 8000ba0:	809a      	strh	r2, [r3, #4]
			buff = 0;
 8000ba2:	4b07      	ldr	r3, [pc, #28]	; (8000bc0 <pc_interface+0xa0>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	701a      	strb	r2, [r3, #0]
}
 8000ba8:	e005      	b.n	8000bb6 <pc_interface+0x96>
			printf("Incorrect input\n");
 8000baa:	4807      	ldr	r0, [pc, #28]	; (8000bc8 <pc_interface+0xa8>)
 8000bac:	f003 fb6e 	bl	800428c <puts>
			buff = 0;
 8000bb0:	4b03      	ldr	r3, [pc, #12]	; (8000bc0 <pc_interface+0xa0>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	701a      	strb	r2, [r3, #0]
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	200000c8 	.word	0x200000c8
 8000bc0:	200000c9 	.word	0x200000c9
 8000bc4:	200000cc 	.word	0x200000cc
 8000bc8:	08005074 	.word	0x08005074

08000bcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000bcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c04 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000bd0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000bd2:	e003      	b.n	8000bdc <LoopCopyDataInit>

08000bd4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000bd4:	4b0c      	ldr	r3, [pc, #48]	; (8000c08 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000bd6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000bd8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000bda:	3104      	adds	r1, #4

08000bdc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000bdc:	480b      	ldr	r0, [pc, #44]	; (8000c0c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000bde:	4b0c      	ldr	r3, [pc, #48]	; (8000c10 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000be0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000be2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000be4:	d3f6      	bcc.n	8000bd4 <CopyDataInit>
	ldr	r2, =_sbss
 8000be6:	4a0b      	ldr	r2, [pc, #44]	; (8000c14 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000be8:	e002      	b.n	8000bf0 <LoopFillZerobss>

08000bea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000bea:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000bec:	f842 3b04 	str.w	r3, [r2], #4

08000bf0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000bf0:	4b09      	ldr	r3, [pc, #36]	; (8000c18 <LoopForever+0x16>)
	cmp	r2, r3
 8000bf2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000bf4:	d3f9      	bcc.n	8000bea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000bf6:	f7ff fe13 	bl	8000820 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bfa:	f003 faa7 	bl	800414c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bfe:	f7ff fbd3 	bl	80003a8 <main>

08000c02 <LoopForever>:

LoopForever:
    b LoopForever
 8000c02:	e7fe      	b.n	8000c02 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c04:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000c08:	0800515c 	.word	0x0800515c
	ldr	r0, =_sdata
 8000c0c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c10:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000c14:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000c18:	2000019c 	.word	0x2000019c

08000c1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c1c:	e7fe      	b.n	8000c1c <ADC1_2_IRQHandler>
	...

08000c20 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <HAL_Init+0x28>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a07      	ldr	r2, [pc, #28]	; (8000c48 <HAL_Init+0x28>)
 8000c2a:	f043 0310 	orr.w	r3, r3, #16
 8000c2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c30:	2003      	movs	r0, #3
 8000c32:	f000 f94d 	bl	8000ed0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c36:	2000      	movs	r0, #0
 8000c38:	f000 f808 	bl	8000c4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c3c:	f7ff fcf0 	bl	8000620 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c40:	2300      	movs	r3, #0
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40022000 	.word	0x40022000

08000c4c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c54:	4b12      	ldr	r3, [pc, #72]	; (8000ca0 <HAL_InitTick+0x54>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	4b12      	ldr	r3, [pc, #72]	; (8000ca4 <HAL_InitTick+0x58>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f000 f965 	bl	8000f3a <HAL_SYSTICK_Config>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	e00e      	b.n	8000c98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2b0f      	cmp	r3, #15
 8000c7e:	d80a      	bhi.n	8000c96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c80:	2200      	movs	r2, #0
 8000c82:	6879      	ldr	r1, [r7, #4]
 8000c84:	f04f 30ff 	mov.w	r0, #4294967295
 8000c88:	f000 f92d 	bl	8000ee6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c8c:	4a06      	ldr	r2, [pc, #24]	; (8000ca8 <HAL_InitTick+0x5c>)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000c92:	2300      	movs	r3, #0
 8000c94:	e000      	b.n	8000c98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3708      	adds	r7, #8
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	20000000 	.word	0x20000000
 8000ca4:	20000008 	.word	0x20000008
 8000ca8:	20000004 	.word	0x20000004

08000cac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cb0:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <HAL_IncTick+0x20>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <HAL_IncTick+0x24>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4413      	add	r3, r2
 8000cbc:	4a04      	ldr	r2, [pc, #16]	; (8000cd0 <HAL_IncTick+0x24>)
 8000cbe:	6013      	str	r3, [r2, #0]
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	20000008 	.word	0x20000008
 8000cd0:	20000194 	.word	0x20000194

08000cd4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  return uwTick;  
 8000cd8:	4b03      	ldr	r3, [pc, #12]	; (8000ce8 <HAL_GetTick+0x14>)
 8000cda:	681b      	ldr	r3, [r3, #0]
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	20000194 	.word	0x20000194

08000cec <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cf4:	f7ff ffee 	bl	8000cd4 <HAL_GetTick>
 8000cf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d04:	d005      	beq.n	8000d12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d06:	4b09      	ldr	r3, [pc, #36]	; (8000d2c <HAL_Delay+0x40>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	4413      	add	r3, r2
 8000d10:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000d12:	bf00      	nop
 8000d14:	f7ff ffde 	bl	8000cd4 <HAL_GetTick>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	68bb      	ldr	r3, [r7, #8]
 8000d1c:	1ad3      	subs	r3, r2, r3
 8000d1e:	68fa      	ldr	r2, [r7, #12]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d8f7      	bhi.n	8000d14 <HAL_Delay+0x28>
  {
  }
}
 8000d24:	bf00      	nop
 8000d26:	3710      	adds	r7, #16
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	20000008 	.word	0x20000008

08000d30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	f003 0307 	and.w	r3, r3, #7
 8000d3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d40:	4b0c      	ldr	r3, [pc, #48]	; (8000d74 <__NVIC_SetPriorityGrouping+0x44>)
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d62:	4a04      	ldr	r2, [pc, #16]	; (8000d74 <__NVIC_SetPriorityGrouping+0x44>)
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	60d3      	str	r3, [r2, #12]
}
 8000d68:	bf00      	nop
 8000d6a:	3714      	adds	r7, #20
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	e000ed00 	.word	0xe000ed00

08000d78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d7c:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <__NVIC_GetPriorityGrouping+0x18>)
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	0a1b      	lsrs	r3, r3, #8
 8000d82:	f003 0307 	and.w	r3, r3, #7
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	db0b      	blt.n	8000dbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	f003 021f 	and.w	r2, r3, #31
 8000dac:	4907      	ldr	r1, [pc, #28]	; (8000dcc <__NVIC_EnableIRQ+0x38>)
 8000dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db2:	095b      	lsrs	r3, r3, #5
 8000db4:	2001      	movs	r0, #1
 8000db6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dbe:	bf00      	nop
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	e000e100 	.word	0xe000e100

08000dd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	6039      	str	r1, [r7, #0]
 8000dda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	db0a      	blt.n	8000dfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	b2da      	uxtb	r2, r3
 8000de8:	490c      	ldr	r1, [pc, #48]	; (8000e1c <__NVIC_SetPriority+0x4c>)
 8000dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dee:	0112      	lsls	r2, r2, #4
 8000df0:	b2d2      	uxtb	r2, r2
 8000df2:	440b      	add	r3, r1
 8000df4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df8:	e00a      	b.n	8000e10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	4908      	ldr	r1, [pc, #32]	; (8000e20 <__NVIC_SetPriority+0x50>)
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	f003 030f 	and.w	r3, r3, #15
 8000e06:	3b04      	subs	r3, #4
 8000e08:	0112      	lsls	r2, r2, #4
 8000e0a:	b2d2      	uxtb	r2, r2
 8000e0c:	440b      	add	r3, r1
 8000e0e:	761a      	strb	r2, [r3, #24]
}
 8000e10:	bf00      	nop
 8000e12:	370c      	adds	r7, #12
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000e100 	.word	0xe000e100
 8000e20:	e000ed00 	.word	0xe000ed00

08000e24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b089      	sub	sp, #36	; 0x24
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	60f8      	str	r0, [r7, #12]
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	f1c3 0307 	rsb	r3, r3, #7
 8000e3e:	2b04      	cmp	r3, #4
 8000e40:	bf28      	it	cs
 8000e42:	2304      	movcs	r3, #4
 8000e44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3304      	adds	r3, #4
 8000e4a:	2b06      	cmp	r3, #6
 8000e4c:	d902      	bls.n	8000e54 <NVIC_EncodePriority+0x30>
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	3b03      	subs	r3, #3
 8000e52:	e000      	b.n	8000e56 <NVIC_EncodePriority+0x32>
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e58:	f04f 32ff 	mov.w	r2, #4294967295
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e62:	43da      	mvns	r2, r3
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	401a      	ands	r2, r3
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	fa01 f303 	lsl.w	r3, r1, r3
 8000e76:	43d9      	mvns	r1, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e7c:	4313      	orrs	r3, r2
         );
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3724      	adds	r7, #36	; 0x24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
	...

08000e8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	3b01      	subs	r3, #1
 8000e98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e9c:	d301      	bcc.n	8000ea2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e00f      	b.n	8000ec2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ea2:	4a0a      	ldr	r2, [pc, #40]	; (8000ecc <SysTick_Config+0x40>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eaa:	210f      	movs	r1, #15
 8000eac:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb0:	f7ff ff8e 	bl	8000dd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eb4:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <SysTick_Config+0x40>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eba:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <SysTick_Config+0x40>)
 8000ebc:	2207      	movs	r2, #7
 8000ebe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	e000e010 	.word	0xe000e010

08000ed0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f7ff ff29 	bl	8000d30 <__NVIC_SetPriorityGrouping>
}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b086      	sub	sp, #24
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	4603      	mov	r3, r0
 8000eee:	60b9      	str	r1, [r7, #8]
 8000ef0:	607a      	str	r2, [r7, #4]
 8000ef2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ef8:	f7ff ff3e 	bl	8000d78 <__NVIC_GetPriorityGrouping>
 8000efc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	68b9      	ldr	r1, [r7, #8]
 8000f02:	6978      	ldr	r0, [r7, #20]
 8000f04:	f7ff ff8e 	bl	8000e24 <NVIC_EncodePriority>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f0e:	4611      	mov	r1, r2
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff ff5d 	bl	8000dd0 <__NVIC_SetPriority>
}
 8000f16:	bf00      	nop
 8000f18:	3718      	adds	r7, #24
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b082      	sub	sp, #8
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	4603      	mov	r3, r0
 8000f26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff ff31 	bl	8000d94 <__NVIC_EnableIRQ>
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b082      	sub	sp, #8
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f7ff ffa2 	bl	8000e8c <SysTick_Config>
 8000f48:	4603      	mov	r3, r0
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b084      	sub	sp, #16
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d005      	beq.n	8000f74 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	73fb      	strb	r3, [r7, #15]
 8000f72:	e027      	b.n	8000fc4 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f022 020e 	bic.w	r2, r2, #14
 8000f82:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f022 0201 	bic.w	r2, r2, #1
 8000f92:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	fa01 f202 	lsl.w	r2, r1, r2
 8000fa2:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d003      	beq.n	8000fc4 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	4798      	blx	r3
    } 
  }
  return status;
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b087      	sub	sp, #28
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fde:	e160      	b.n	80012a2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8000fec:	4013      	ands	r3, r2
 8000fee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	f000 8152 	beq.w	800129c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d003      	beq.n	8001008 <HAL_GPIO_Init+0x38>
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	2b12      	cmp	r3, #18
 8001006:	d123      	bne.n	8001050 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	08da      	lsrs	r2, r3, #3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3208      	adds	r2, #8
 8001010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001014:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	f003 0307 	and.w	r3, r3, #7
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	220f      	movs	r2, #15
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	43db      	mvns	r3, r3
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	4013      	ands	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	691a      	ldr	r2, [r3, #16]
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	4313      	orrs	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	08da      	lsrs	r2, r3, #3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	3208      	adds	r2, #8
 800104a:	6939      	ldr	r1, [r7, #16]
 800104c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	2203      	movs	r2, #3
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	43db      	mvns	r3, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f003 0203 	and.w	r2, r3, #3
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	693a      	ldr	r2, [r7, #16]
 800107a:	4313      	orrs	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d00b      	beq.n	80010a4 <HAL_GPIO_Init+0xd4>
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	2b02      	cmp	r3, #2
 8001092:	d007      	beq.n	80010a4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001098:	2b11      	cmp	r3, #17
 800109a:	d003      	beq.n	80010a4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	2b12      	cmp	r3, #18
 80010a2:	d130      	bne.n	8001106 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	2203      	movs	r2, #3
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	43db      	mvns	r3, r3
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	68da      	ldr	r2, [r3, #12]
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010da:	2201      	movs	r2, #1
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	fa02 f303 	lsl.w	r3, r2, r3
 80010e2:	43db      	mvns	r3, r3
 80010e4:	693a      	ldr	r2, [r7, #16]
 80010e6:	4013      	ands	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	091b      	lsrs	r3, r3, #4
 80010f0:	f003 0201 	and.w	r2, r3, #1
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	2203      	movs	r2, #3
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	4013      	ands	r3, r2
 800111c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	689a      	ldr	r2, [r3, #8]
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4313      	orrs	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800113e:	2b00      	cmp	r3, #0
 8001140:	f000 80ac 	beq.w	800129c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001144:	4b5e      	ldr	r3, [pc, #376]	; (80012c0 <HAL_GPIO_Init+0x2f0>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	4a5d      	ldr	r2, [pc, #372]	; (80012c0 <HAL_GPIO_Init+0x2f0>)
 800114a:	f043 0301 	orr.w	r3, r3, #1
 800114e:	6193      	str	r3, [r2, #24]
 8001150:	4b5b      	ldr	r3, [pc, #364]	; (80012c0 <HAL_GPIO_Init+0x2f0>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	f003 0301 	and.w	r3, r3, #1
 8001158:	60bb      	str	r3, [r7, #8]
 800115a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800115c:	4a59      	ldr	r2, [pc, #356]	; (80012c4 <HAL_GPIO_Init+0x2f4>)
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	089b      	lsrs	r3, r3, #2
 8001162:	3302      	adds	r3, #2
 8001164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001168:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	f003 0303 	and.w	r3, r3, #3
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	220f      	movs	r2, #15
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	43db      	mvns	r3, r3
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001186:	d025      	beq.n	80011d4 <HAL_GPIO_Init+0x204>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	4a4f      	ldr	r2, [pc, #316]	; (80012c8 <HAL_GPIO_Init+0x2f8>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d01f      	beq.n	80011d0 <HAL_GPIO_Init+0x200>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	4a4e      	ldr	r2, [pc, #312]	; (80012cc <HAL_GPIO_Init+0x2fc>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d019      	beq.n	80011cc <HAL_GPIO_Init+0x1fc>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a4d      	ldr	r2, [pc, #308]	; (80012d0 <HAL_GPIO_Init+0x300>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d013      	beq.n	80011c8 <HAL_GPIO_Init+0x1f8>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	4a4c      	ldr	r2, [pc, #304]	; (80012d4 <HAL_GPIO_Init+0x304>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d00d      	beq.n	80011c4 <HAL_GPIO_Init+0x1f4>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	4a4b      	ldr	r2, [pc, #300]	; (80012d8 <HAL_GPIO_Init+0x308>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d007      	beq.n	80011c0 <HAL_GPIO_Init+0x1f0>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4a4a      	ldr	r2, [pc, #296]	; (80012dc <HAL_GPIO_Init+0x30c>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d101      	bne.n	80011bc <HAL_GPIO_Init+0x1ec>
 80011b8:	2306      	movs	r3, #6
 80011ba:	e00c      	b.n	80011d6 <HAL_GPIO_Init+0x206>
 80011bc:	2307      	movs	r3, #7
 80011be:	e00a      	b.n	80011d6 <HAL_GPIO_Init+0x206>
 80011c0:	2305      	movs	r3, #5
 80011c2:	e008      	b.n	80011d6 <HAL_GPIO_Init+0x206>
 80011c4:	2304      	movs	r3, #4
 80011c6:	e006      	b.n	80011d6 <HAL_GPIO_Init+0x206>
 80011c8:	2303      	movs	r3, #3
 80011ca:	e004      	b.n	80011d6 <HAL_GPIO_Init+0x206>
 80011cc:	2302      	movs	r3, #2
 80011ce:	e002      	b.n	80011d6 <HAL_GPIO_Init+0x206>
 80011d0:	2301      	movs	r3, #1
 80011d2:	e000      	b.n	80011d6 <HAL_GPIO_Init+0x206>
 80011d4:	2300      	movs	r3, #0
 80011d6:	697a      	ldr	r2, [r7, #20]
 80011d8:	f002 0203 	and.w	r2, r2, #3
 80011dc:	0092      	lsls	r2, r2, #2
 80011de:	4093      	lsls	r3, r2
 80011e0:	693a      	ldr	r2, [r7, #16]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011e6:	4937      	ldr	r1, [pc, #220]	; (80012c4 <HAL_GPIO_Init+0x2f4>)
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	089b      	lsrs	r3, r3, #2
 80011ec:	3302      	adds	r3, #2
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011f4:	4b3a      	ldr	r3, [pc, #232]	; (80012e0 <HAL_GPIO_Init+0x310>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	43db      	mvns	r3, r3
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	4013      	ands	r3, r2
 8001202:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800120c:	2b00      	cmp	r3, #0
 800120e:	d003      	beq.n	8001218 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001210:	693a      	ldr	r2, [r7, #16]
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	4313      	orrs	r3, r2
 8001216:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001218:	4a31      	ldr	r2, [pc, #196]	; (80012e0 <HAL_GPIO_Init+0x310>)
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800121e:	4b30      	ldr	r3, [pc, #192]	; (80012e0 <HAL_GPIO_Init+0x310>)
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	43db      	mvns	r3, r3
 8001228:	693a      	ldr	r2, [r7, #16]
 800122a:	4013      	ands	r3, r2
 800122c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001236:	2b00      	cmp	r3, #0
 8001238:	d003      	beq.n	8001242 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	4313      	orrs	r3, r2
 8001240:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001242:	4a27      	ldr	r2, [pc, #156]	; (80012e0 <HAL_GPIO_Init+0x310>)
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001248:	4b25      	ldr	r3, [pc, #148]	; (80012e0 <HAL_GPIO_Init+0x310>)
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	43db      	mvns	r3, r3
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	4013      	ands	r3, r2
 8001256:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001260:	2b00      	cmp	r3, #0
 8001262:	d003      	beq.n	800126c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001264:	693a      	ldr	r2, [r7, #16]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	4313      	orrs	r3, r2
 800126a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800126c:	4a1c      	ldr	r2, [pc, #112]	; (80012e0 <HAL_GPIO_Init+0x310>)
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001272:	4b1b      	ldr	r3, [pc, #108]	; (80012e0 <HAL_GPIO_Init+0x310>)
 8001274:	68db      	ldr	r3, [r3, #12]
 8001276:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	43db      	mvns	r3, r3
 800127c:	693a      	ldr	r2, [r7, #16]
 800127e:	4013      	ands	r3, r2
 8001280:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d003      	beq.n	8001296 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	4313      	orrs	r3, r2
 8001294:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001296:	4a12      	ldr	r2, [pc, #72]	; (80012e0 <HAL_GPIO_Init+0x310>)
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	3301      	adds	r3, #1
 80012a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	fa22 f303 	lsr.w	r3, r2, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f47f ae97 	bne.w	8000fe0 <HAL_GPIO_Init+0x10>
  }
}
 80012b2:	bf00      	nop
 80012b4:	371c      	adds	r7, #28
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40010000 	.word	0x40010000
 80012c8:	48000400 	.word	0x48000400
 80012cc:	48000800 	.word	0x48000800
 80012d0:	48000c00 	.word	0x48000c00
 80012d4:	48001000 	.word	0x48001000
 80012d8:	48001400 	.word	0x48001400
 80012dc:	48001800 	.word	0x48001800
 80012e0:	40010400 	.word	0x40010400

080012e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	807b      	strh	r3, [r7, #2]
 80012f0:	4613      	mov	r3, r2
 80012f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012f4:	787b      	ldrb	r3, [r7, #1]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d003      	beq.n	8001302 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012fa:	887a      	ldrh	r2, [r7, #2]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001300:	e002      	b.n	8001308 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001302:	887a      	ldrh	r2, [r7, #2]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001308:	bf00      	nop
 800130a:	370c      	adds	r7, #12
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	695a      	ldr	r2, [r3, #20]
 8001324:	887b      	ldrh	r3, [r7, #2]
 8001326:	4013      	ands	r3, r2
 8001328:	2b00      	cmp	r3, #0
 800132a:	d004      	beq.n	8001336 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800132c:	887b      	ldrh	r3, [r7, #2]
 800132e:	041a      	lsls	r2, r3, #16
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001334:	e002      	b.n	800133c <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001336:	887a      	ldrh	r2, [r7, #2]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	619a      	str	r2, [r3, #24]
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800134e:	af00      	add	r7, sp, #0
 8001350:	1d3b      	adds	r3, r7, #4
 8001352:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d102      	bne.n	8001362 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	f000 bf01 	b.w	8002164 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	2b00      	cmp	r3, #0
 800136e:	f000 8160 	beq.w	8001632 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001372:	4bae      	ldr	r3, [pc, #696]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f003 030c 	and.w	r3, r3, #12
 800137a:	2b04      	cmp	r3, #4
 800137c:	d00c      	beq.n	8001398 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800137e:	4bab      	ldr	r3, [pc, #684]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f003 030c 	and.w	r3, r3, #12
 8001386:	2b08      	cmp	r3, #8
 8001388:	d159      	bne.n	800143e <HAL_RCC_OscConfig+0xf6>
 800138a:	4ba8      	ldr	r3, [pc, #672]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001392:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001396:	d152      	bne.n	800143e <HAL_RCC_OscConfig+0xf6>
 8001398:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800139c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80013a4:	fa93 f3a3 	rbit	r3, r3
 80013a8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80013ac:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013b0:	fab3 f383 	clz	r3, r3
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	095b      	lsrs	r3, r3, #5
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	f043 0301 	orr.w	r3, r3, #1
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d102      	bne.n	80013ca <HAL_RCC_OscConfig+0x82>
 80013c4:	4b99      	ldr	r3, [pc, #612]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	e015      	b.n	80013f6 <HAL_RCC_OscConfig+0xae>
 80013ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013ce:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80013d6:	fa93 f3a3 	rbit	r3, r3
 80013da:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80013de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013e2:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80013e6:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80013ea:	fa93 f3a3 	rbit	r3, r3
 80013ee:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80013f2:	4b8e      	ldr	r3, [pc, #568]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 80013f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80013fa:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80013fe:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001402:	fa92 f2a2 	rbit	r2, r2
 8001406:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800140a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800140e:	fab2 f282 	clz	r2, r2
 8001412:	b2d2      	uxtb	r2, r2
 8001414:	f042 0220 	orr.w	r2, r2, #32
 8001418:	b2d2      	uxtb	r2, r2
 800141a:	f002 021f 	and.w	r2, r2, #31
 800141e:	2101      	movs	r1, #1
 8001420:	fa01 f202 	lsl.w	r2, r1, r2
 8001424:	4013      	ands	r3, r2
 8001426:	2b00      	cmp	r3, #0
 8001428:	f000 8102 	beq.w	8001630 <HAL_RCC_OscConfig+0x2e8>
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	f040 80fc 	bne.w	8001630 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	f000 be93 	b.w	8002164 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001448:	d106      	bne.n	8001458 <HAL_RCC_OscConfig+0x110>
 800144a:	4b78      	ldr	r3, [pc, #480]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a77      	ldr	r2, [pc, #476]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 8001450:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	e030      	b.n	80014ba <HAL_RCC_OscConfig+0x172>
 8001458:	1d3b      	adds	r3, r7, #4
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d10c      	bne.n	800147c <HAL_RCC_OscConfig+0x134>
 8001462:	4b72      	ldr	r3, [pc, #456]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a71      	ldr	r2, [pc, #452]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 8001468:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800146c:	6013      	str	r3, [r2, #0]
 800146e:	4b6f      	ldr	r3, [pc, #444]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a6e      	ldr	r2, [pc, #440]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 8001474:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	e01e      	b.n	80014ba <HAL_RCC_OscConfig+0x172>
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001486:	d10c      	bne.n	80014a2 <HAL_RCC_OscConfig+0x15a>
 8001488:	4b68      	ldr	r3, [pc, #416]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a67      	ldr	r2, [pc, #412]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 800148e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	4b65      	ldr	r3, [pc, #404]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a64      	ldr	r2, [pc, #400]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 800149a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800149e:	6013      	str	r3, [r2, #0]
 80014a0:	e00b      	b.n	80014ba <HAL_RCC_OscConfig+0x172>
 80014a2:	4b62      	ldr	r3, [pc, #392]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a61      	ldr	r2, [pc, #388]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 80014a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014ac:	6013      	str	r3, [r2, #0]
 80014ae:	4b5f      	ldr	r3, [pc, #380]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a5e      	ldr	r2, [pc, #376]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 80014b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014b8:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014ba:	1d3b      	adds	r3, r7, #4
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d059      	beq.n	8001578 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c4:	f7ff fc06 	bl	8000cd4 <HAL_GetTick>
 80014c8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014cc:	e00a      	b.n	80014e4 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014ce:	f7ff fc01 	bl	8000cd4 <HAL_GetTick>
 80014d2:	4602      	mov	r2, r0
 80014d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	2b64      	cmp	r3, #100	; 0x64
 80014dc:	d902      	bls.n	80014e4 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	f000 be40 	b.w	8002164 <HAL_RCC_OscConfig+0xe1c>
 80014e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014e8:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ec:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80014f0:	fa93 f3a3 	rbit	r3, r3
 80014f4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80014f8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014fc:	fab3 f383 	clz	r3, r3
 8001500:	b2db      	uxtb	r3, r3
 8001502:	095b      	lsrs	r3, r3, #5
 8001504:	b2db      	uxtb	r3, r3
 8001506:	f043 0301 	orr.w	r3, r3, #1
 800150a:	b2db      	uxtb	r3, r3
 800150c:	2b01      	cmp	r3, #1
 800150e:	d102      	bne.n	8001516 <HAL_RCC_OscConfig+0x1ce>
 8001510:	4b46      	ldr	r3, [pc, #280]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	e015      	b.n	8001542 <HAL_RCC_OscConfig+0x1fa>
 8001516:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800151a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001522:	fa93 f3a3 	rbit	r3, r3
 8001526:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800152a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800152e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001532:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001536:	fa93 f3a3 	rbit	r3, r3
 800153a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800153e:	4b3b      	ldr	r3, [pc, #236]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 8001540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001542:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001546:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800154a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800154e:	fa92 f2a2 	rbit	r2, r2
 8001552:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001556:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800155a:	fab2 f282 	clz	r2, r2
 800155e:	b2d2      	uxtb	r2, r2
 8001560:	f042 0220 	orr.w	r2, r2, #32
 8001564:	b2d2      	uxtb	r2, r2
 8001566:	f002 021f 	and.w	r2, r2, #31
 800156a:	2101      	movs	r1, #1
 800156c:	fa01 f202 	lsl.w	r2, r1, r2
 8001570:	4013      	ands	r3, r2
 8001572:	2b00      	cmp	r3, #0
 8001574:	d0ab      	beq.n	80014ce <HAL_RCC_OscConfig+0x186>
 8001576:	e05c      	b.n	8001632 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001578:	f7ff fbac 	bl	8000cd4 <HAL_GetTick>
 800157c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001580:	e00a      	b.n	8001598 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001582:	f7ff fba7 	bl	8000cd4 <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b64      	cmp	r3, #100	; 0x64
 8001590:	d902      	bls.n	8001598 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	f000 bde6 	b.w	8002164 <HAL_RCC_OscConfig+0xe1c>
 8001598:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800159c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015a0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80015a4:	fa93 f3a3 	rbit	r3, r3
 80015a8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80015ac:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015b0:	fab3 f383 	clz	r3, r3
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	095b      	lsrs	r3, r3, #5
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	f043 0301 	orr.w	r3, r3, #1
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d102      	bne.n	80015ca <HAL_RCC_OscConfig+0x282>
 80015c4:	4b19      	ldr	r3, [pc, #100]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	e015      	b.n	80015f6 <HAL_RCC_OscConfig+0x2ae>
 80015ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015ce:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80015d6:	fa93 f3a3 	rbit	r3, r3
 80015da:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80015de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015e2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80015e6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80015ea:	fa93 f3a3 	rbit	r3, r3
 80015ee:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80015f2:	4b0e      	ldr	r3, [pc, #56]	; (800162c <HAL_RCC_OscConfig+0x2e4>)
 80015f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015fa:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80015fe:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001602:	fa92 f2a2 	rbit	r2, r2
 8001606:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800160a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800160e:	fab2 f282 	clz	r2, r2
 8001612:	b2d2      	uxtb	r2, r2
 8001614:	f042 0220 	orr.w	r2, r2, #32
 8001618:	b2d2      	uxtb	r2, r2
 800161a:	f002 021f 	and.w	r2, r2, #31
 800161e:	2101      	movs	r1, #1
 8001620:	fa01 f202 	lsl.w	r2, r1, r2
 8001624:	4013      	ands	r3, r2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d1ab      	bne.n	8001582 <HAL_RCC_OscConfig+0x23a>
 800162a:	e002      	b.n	8001632 <HAL_RCC_OscConfig+0x2ea>
 800162c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001630:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001632:	1d3b      	adds	r3, r7, #4
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0302 	and.w	r3, r3, #2
 800163c:	2b00      	cmp	r3, #0
 800163e:	f000 8170 	beq.w	8001922 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001642:	4bd0      	ldr	r3, [pc, #832]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f003 030c 	and.w	r3, r3, #12
 800164a:	2b00      	cmp	r3, #0
 800164c:	d00c      	beq.n	8001668 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800164e:	4bcd      	ldr	r3, [pc, #820]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f003 030c 	and.w	r3, r3, #12
 8001656:	2b08      	cmp	r3, #8
 8001658:	d16d      	bne.n	8001736 <HAL_RCC_OscConfig+0x3ee>
 800165a:	4bca      	ldr	r3, [pc, #808]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001662:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001666:	d166      	bne.n	8001736 <HAL_RCC_OscConfig+0x3ee>
 8001668:	2302      	movs	r3, #2
 800166a:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166e:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001672:	fa93 f3a3 	rbit	r3, r3
 8001676:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800167a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800167e:	fab3 f383 	clz	r3, r3
 8001682:	b2db      	uxtb	r3, r3
 8001684:	095b      	lsrs	r3, r3, #5
 8001686:	b2db      	uxtb	r3, r3
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2b01      	cmp	r3, #1
 8001690:	d102      	bne.n	8001698 <HAL_RCC_OscConfig+0x350>
 8001692:	4bbc      	ldr	r3, [pc, #752]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	e013      	b.n	80016c0 <HAL_RCC_OscConfig+0x378>
 8001698:	2302      	movs	r3, #2
 800169a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800169e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80016a2:	fa93 f3a3 	rbit	r3, r3
 80016a6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80016aa:	2302      	movs	r3, #2
 80016ac:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80016b0:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80016b4:	fa93 f3a3 	rbit	r3, r3
 80016b8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80016bc:	4bb1      	ldr	r3, [pc, #708]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 80016be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c0:	2202      	movs	r2, #2
 80016c2:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80016c6:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80016ca:	fa92 f2a2 	rbit	r2, r2
 80016ce:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80016d2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80016d6:	fab2 f282 	clz	r2, r2
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	f042 0220 	orr.w	r2, r2, #32
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	f002 021f 	and.w	r2, r2, #31
 80016e6:	2101      	movs	r1, #1
 80016e8:	fa01 f202 	lsl.w	r2, r1, r2
 80016ec:	4013      	ands	r3, r2
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d007      	beq.n	8001702 <HAL_RCC_OscConfig+0x3ba>
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d002      	beq.n	8001702 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	f000 bd31 	b.w	8002164 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001702:	4ba0      	ldr	r3, [pc, #640]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	691b      	ldr	r3, [r3, #16]
 8001710:	21f8      	movs	r1, #248	; 0xf8
 8001712:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001716:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800171a:	fa91 f1a1 	rbit	r1, r1
 800171e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001722:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001726:	fab1 f181 	clz	r1, r1
 800172a:	b2c9      	uxtb	r1, r1
 800172c:	408b      	lsls	r3, r1
 800172e:	4995      	ldr	r1, [pc, #596]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 8001730:	4313      	orrs	r3, r2
 8001732:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001734:	e0f5      	b.n	8001922 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001736:	1d3b      	adds	r3, r7, #4
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	2b00      	cmp	r3, #0
 800173e:	f000 8085 	beq.w	800184c <HAL_RCC_OscConfig+0x504>
 8001742:	2301      	movs	r3, #1
 8001744:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001748:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800174c:	fa93 f3a3 	rbit	r3, r3
 8001750:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001754:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001758:	fab3 f383 	clz	r3, r3
 800175c:	b2db      	uxtb	r3, r3
 800175e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001762:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	461a      	mov	r2, r3
 800176a:	2301      	movs	r3, #1
 800176c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176e:	f7ff fab1 	bl	8000cd4 <HAL_GetTick>
 8001772:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001776:	e00a      	b.n	800178e <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001778:	f7ff faac 	bl	8000cd4 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	2b02      	cmp	r3, #2
 8001786:	d902      	bls.n	800178e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001788:	2303      	movs	r3, #3
 800178a:	f000 bceb 	b.w	8002164 <HAL_RCC_OscConfig+0xe1c>
 800178e:	2302      	movs	r3, #2
 8001790:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001794:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001798:	fa93 f3a3 	rbit	r3, r3
 800179c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80017a0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a4:	fab3 f383 	clz	r3, r3
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	095b      	lsrs	r3, r3, #5
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	f043 0301 	orr.w	r3, r3, #1
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d102      	bne.n	80017be <HAL_RCC_OscConfig+0x476>
 80017b8:	4b72      	ldr	r3, [pc, #456]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	e013      	b.n	80017e6 <HAL_RCC_OscConfig+0x49e>
 80017be:	2302      	movs	r3, #2
 80017c0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80017c8:	fa93 f3a3 	rbit	r3, r3
 80017cc:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80017d0:	2302      	movs	r3, #2
 80017d2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80017d6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80017da:	fa93 f3a3 	rbit	r3, r3
 80017de:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80017e2:	4b68      	ldr	r3, [pc, #416]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 80017e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e6:	2202      	movs	r2, #2
 80017e8:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80017ec:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80017f0:	fa92 f2a2 	rbit	r2, r2
 80017f4:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80017f8:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80017fc:	fab2 f282 	clz	r2, r2
 8001800:	b2d2      	uxtb	r2, r2
 8001802:	f042 0220 	orr.w	r2, r2, #32
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	f002 021f 	and.w	r2, r2, #31
 800180c:	2101      	movs	r1, #1
 800180e:	fa01 f202 	lsl.w	r2, r1, r2
 8001812:	4013      	ands	r3, r2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0af      	beq.n	8001778 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001818:	4b5a      	ldr	r3, [pc, #360]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001820:	1d3b      	adds	r3, r7, #4
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	691b      	ldr	r3, [r3, #16]
 8001826:	21f8      	movs	r1, #248	; 0xf8
 8001828:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001830:	fa91 f1a1 	rbit	r1, r1
 8001834:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001838:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800183c:	fab1 f181 	clz	r1, r1
 8001840:	b2c9      	uxtb	r1, r1
 8001842:	408b      	lsls	r3, r1
 8001844:	494f      	ldr	r1, [pc, #316]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 8001846:	4313      	orrs	r3, r2
 8001848:	600b      	str	r3, [r1, #0]
 800184a:	e06a      	b.n	8001922 <HAL_RCC_OscConfig+0x5da>
 800184c:	2301      	movs	r3, #1
 800184e:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001852:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001856:	fa93 f3a3 	rbit	r3, r3
 800185a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800185e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001862:	fab3 f383 	clz	r3, r3
 8001866:	b2db      	uxtb	r3, r3
 8001868:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800186c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	461a      	mov	r2, r3
 8001874:	2300      	movs	r3, #0
 8001876:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001878:	f7ff fa2c 	bl	8000cd4 <HAL_GetTick>
 800187c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001880:	e00a      	b.n	8001898 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001882:	f7ff fa27 	bl	8000cd4 <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b02      	cmp	r3, #2
 8001890:	d902      	bls.n	8001898 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	f000 bc66 	b.w	8002164 <HAL_RCC_OscConfig+0xe1c>
 8001898:	2302      	movs	r3, #2
 800189a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800189e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80018a2:	fa93 f3a3 	rbit	r3, r3
 80018a6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80018aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ae:	fab3 f383 	clz	r3, r3
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	095b      	lsrs	r3, r3, #5
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d102      	bne.n	80018c8 <HAL_RCC_OscConfig+0x580>
 80018c2:	4b30      	ldr	r3, [pc, #192]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	e013      	b.n	80018f0 <HAL_RCC_OscConfig+0x5a8>
 80018c8:	2302      	movs	r3, #2
 80018ca:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80018d2:	fa93 f3a3 	rbit	r3, r3
 80018d6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80018da:	2302      	movs	r3, #2
 80018dc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80018e0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80018e4:	fa93 f3a3 	rbit	r3, r3
 80018e8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80018ec:	4b25      	ldr	r3, [pc, #148]	; (8001984 <HAL_RCC_OscConfig+0x63c>)
 80018ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f0:	2202      	movs	r2, #2
 80018f2:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80018f6:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80018fa:	fa92 f2a2 	rbit	r2, r2
 80018fe:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001902:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001906:	fab2 f282 	clz	r2, r2
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	f042 0220 	orr.w	r2, r2, #32
 8001910:	b2d2      	uxtb	r2, r2
 8001912:	f002 021f 	and.w	r2, r2, #31
 8001916:	2101      	movs	r1, #1
 8001918:	fa01 f202 	lsl.w	r2, r1, r2
 800191c:	4013      	ands	r3, r2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1af      	bne.n	8001882 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001922:	1d3b      	adds	r3, r7, #4
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0308 	and.w	r3, r3, #8
 800192c:	2b00      	cmp	r3, #0
 800192e:	f000 80da 	beq.w	8001ae6 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	695b      	ldr	r3, [r3, #20]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d069      	beq.n	8001a10 <HAL_RCC_OscConfig+0x6c8>
 800193c:	2301      	movs	r3, #1
 800193e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001942:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001946:	fa93 f3a3 	rbit	r3, r3
 800194a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800194e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001952:	fab3 f383 	clz	r3, r3
 8001956:	b2db      	uxtb	r3, r3
 8001958:	461a      	mov	r2, r3
 800195a:	4b0b      	ldr	r3, [pc, #44]	; (8001988 <HAL_RCC_OscConfig+0x640>)
 800195c:	4413      	add	r3, r2
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	461a      	mov	r2, r3
 8001962:	2301      	movs	r3, #1
 8001964:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001966:	f7ff f9b5 	bl	8000cd4 <HAL_GetTick>
 800196a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800196e:	e00d      	b.n	800198c <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001970:	f7ff f9b0 	bl	8000cd4 <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d905      	bls.n	800198c <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e3ef      	b.n	8002164 <HAL_RCC_OscConfig+0xe1c>
 8001984:	40021000 	.word	0x40021000
 8001988:	10908120 	.word	0x10908120
 800198c:	2302      	movs	r3, #2
 800198e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001992:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001996:	fa93 f2a3 	rbit	r2, r3
 800199a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80019a4:	2202      	movs	r2, #2
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	fa93 f2a3 	rbit	r2, r3
 80019b2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80019bc:	2202      	movs	r2, #2
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	fa93 f2a3 	rbit	r2, r3
 80019ca:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80019ce:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019d0:	4ba4      	ldr	r3, [pc, #656]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 80019d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019d4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80019d8:	2102      	movs	r1, #2
 80019da:	6019      	str	r1, [r3, #0]
 80019dc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	fa93 f1a3 	rbit	r1, r3
 80019e6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80019ea:	6019      	str	r1, [r3, #0]
  return result;
 80019ec:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	fab3 f383 	clz	r3, r3
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	f003 031f 	and.w	r3, r3, #31
 8001a02:	2101      	movs	r1, #1
 8001a04:	fa01 f303 	lsl.w	r3, r1, r3
 8001a08:	4013      	ands	r3, r2
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0b0      	beq.n	8001970 <HAL_RCC_OscConfig+0x628>
 8001a0e:	e06a      	b.n	8001ae6 <HAL_RCC_OscConfig+0x79e>
 8001a10:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001a14:	2201      	movs	r2, #1
 8001a16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a18:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	fa93 f2a3 	rbit	r2, r3
 8001a22:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001a26:	601a      	str	r2, [r3, #0]
  return result;
 8001a28:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001a2c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a2e:	fab3 f383 	clz	r3, r3
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	461a      	mov	r2, r3
 8001a36:	4b8c      	ldr	r3, [pc, #560]	; (8001c68 <HAL_RCC_OscConfig+0x920>)
 8001a38:	4413      	add	r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	2300      	movs	r3, #0
 8001a40:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a42:	f7ff f947 	bl	8000cd4 <HAL_GetTick>
 8001a46:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a4a:	e009      	b.n	8001a60 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a4c:	f7ff f942 	bl	8000cd4 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d901      	bls.n	8001a60 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e381      	b.n	8002164 <HAL_RCC_OscConfig+0xe1c>
 8001a60:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001a64:	2202      	movs	r2, #2
 8001a66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a68:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	fa93 f2a3 	rbit	r2, r3
 8001a72:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001a7c:	2202      	movs	r2, #2
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	fa93 f2a3 	rbit	r2, r3
 8001a8a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001a94:	2202      	movs	r2, #2
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	fa93 f2a3 	rbit	r2, r3
 8001aa2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001aa6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa8:	4b6e      	ldr	r3, [pc, #440]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001aaa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001aac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001ab0:	2102      	movs	r1, #2
 8001ab2:	6019      	str	r1, [r3, #0]
 8001ab4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	fa93 f1a3 	rbit	r1, r3
 8001abe:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001ac2:	6019      	str	r1, [r3, #0]
  return result;
 8001ac4:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	fab3 f383 	clz	r3, r3
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	f003 031f 	and.w	r3, r3, #31
 8001ada:	2101      	movs	r1, #1
 8001adc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1b2      	bne.n	8001a4c <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	f000 8157 	beq.w	8001da4 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001af6:	2300      	movs	r3, #0
 8001af8:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001afc:	4b59      	ldr	r3, [pc, #356]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001afe:	69db      	ldr	r3, [r3, #28]
 8001b00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d112      	bne.n	8001b2e <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b08:	4b56      	ldr	r3, [pc, #344]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001b0a:	69db      	ldr	r3, [r3, #28]
 8001b0c:	4a55      	ldr	r2, [pc, #340]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001b0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b12:	61d3      	str	r3, [r2, #28]
 8001b14:	4b53      	ldr	r3, [pc, #332]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001b16:	69db      	ldr	r3, [r3, #28]
 8001b18:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	f107 030c 	add.w	r3, r7, #12
 8001b26:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b2e:	4b4f      	ldr	r3, [pc, #316]	; (8001c6c <HAL_RCC_OscConfig+0x924>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d11a      	bne.n	8001b70 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b3a:	4b4c      	ldr	r3, [pc, #304]	; (8001c6c <HAL_RCC_OscConfig+0x924>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a4b      	ldr	r2, [pc, #300]	; (8001c6c <HAL_RCC_OscConfig+0x924>)
 8001b40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b44:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b46:	f7ff f8c5 	bl	8000cd4 <HAL_GetTick>
 8001b4a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b4e:	e009      	b.n	8001b64 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b50:	f7ff f8c0 	bl	8000cd4 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b64      	cmp	r3, #100	; 0x64
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e2ff      	b.n	8002164 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b64:	4b41      	ldr	r3, [pc, #260]	; (8001c6c <HAL_RCC_OscConfig+0x924>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0ef      	beq.n	8001b50 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b70:	1d3b      	adds	r3, r7, #4
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d106      	bne.n	8001b88 <HAL_RCC_OscConfig+0x840>
 8001b7a:	4b3a      	ldr	r3, [pc, #232]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001b7c:	6a1b      	ldr	r3, [r3, #32]
 8001b7e:	4a39      	ldr	r2, [pc, #228]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6213      	str	r3, [r2, #32]
 8001b86:	e02f      	b.n	8001be8 <HAL_RCC_OscConfig+0x8a0>
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0x864>
 8001b92:	4b34      	ldr	r3, [pc, #208]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	4a33      	ldr	r2, [pc, #204]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001b98:	f023 0301 	bic.w	r3, r3, #1
 8001b9c:	6213      	str	r3, [r2, #32]
 8001b9e:	4b31      	ldr	r3, [pc, #196]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	4a30      	ldr	r2, [pc, #192]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001ba4:	f023 0304 	bic.w	r3, r3, #4
 8001ba8:	6213      	str	r3, [r2, #32]
 8001baa:	e01d      	b.n	8001be8 <HAL_RCC_OscConfig+0x8a0>
 8001bac:	1d3b      	adds	r3, r7, #4
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	2b05      	cmp	r3, #5
 8001bb4:	d10c      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x888>
 8001bb6:	4b2b      	ldr	r3, [pc, #172]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001bb8:	6a1b      	ldr	r3, [r3, #32]
 8001bba:	4a2a      	ldr	r2, [pc, #168]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001bbc:	f043 0304 	orr.w	r3, r3, #4
 8001bc0:	6213      	str	r3, [r2, #32]
 8001bc2:	4b28      	ldr	r3, [pc, #160]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001bc4:	6a1b      	ldr	r3, [r3, #32]
 8001bc6:	4a27      	ldr	r2, [pc, #156]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	6213      	str	r3, [r2, #32]
 8001bce:	e00b      	b.n	8001be8 <HAL_RCC_OscConfig+0x8a0>
 8001bd0:	4b24      	ldr	r3, [pc, #144]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	4a23      	ldr	r2, [pc, #140]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001bd6:	f023 0301 	bic.w	r3, r3, #1
 8001bda:	6213      	str	r3, [r2, #32]
 8001bdc:	4b21      	ldr	r3, [pc, #132]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001bde:	6a1b      	ldr	r3, [r3, #32]
 8001be0:	4a20      	ldr	r2, [pc, #128]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001be2:	f023 0304 	bic.w	r3, r3, #4
 8001be6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d06a      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf2:	f7ff f86f 	bl	8000cd4 <HAL_GetTick>
 8001bf6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bfa:	e00b      	b.n	8001c14 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bfc:	f7ff f86a 	bl	8000cd4 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e2a7      	b.n	8002164 <HAL_RCC_OscConfig+0xe1c>
 8001c14:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001c18:	2202      	movs	r2, #2
 8001c1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c1c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	fa93 f2a3 	rbit	r2, r3
 8001c26:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001c30:	2202      	movs	r2, #2
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	fa93 f2a3 	rbit	r2, r3
 8001c3e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001c42:	601a      	str	r2, [r3, #0]
  return result;
 8001c44:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001c48:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c4a:	fab3 f383 	clz	r3, r3
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	095b      	lsrs	r3, r3, #5
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	f043 0302 	orr.w	r3, r3, #2
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d108      	bne.n	8001c70 <HAL_RCC_OscConfig+0x928>
 8001c5e:	4b01      	ldr	r3, [pc, #4]	; (8001c64 <HAL_RCC_OscConfig+0x91c>)
 8001c60:	6a1b      	ldr	r3, [r3, #32]
 8001c62:	e013      	b.n	8001c8c <HAL_RCC_OscConfig+0x944>
 8001c64:	40021000 	.word	0x40021000
 8001c68:	10908120 	.word	0x10908120
 8001c6c:	40007000 	.word	0x40007000
 8001c70:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001c74:	2202      	movs	r2, #2
 8001c76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c78:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	fa93 f2a3 	rbit	r2, r3
 8001c82:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	4bc0      	ldr	r3, [pc, #768]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001c90:	2102      	movs	r1, #2
 8001c92:	6011      	str	r1, [r2, #0]
 8001c94:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001c98:	6812      	ldr	r2, [r2, #0]
 8001c9a:	fa92 f1a2 	rbit	r1, r2
 8001c9e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001ca2:	6011      	str	r1, [r2, #0]
  return result;
 8001ca4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001ca8:	6812      	ldr	r2, [r2, #0]
 8001caa:	fab2 f282 	clz	r2, r2
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	f002 021f 	and.w	r2, r2, #31
 8001cba:	2101      	movs	r1, #1
 8001cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d09a      	beq.n	8001bfc <HAL_RCC_OscConfig+0x8b4>
 8001cc6:	e063      	b.n	8001d90 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc8:	f7ff f804 	bl	8000cd4 <HAL_GetTick>
 8001ccc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cd0:	e00b      	b.n	8001cea <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cd2:	f7fe ffff 	bl	8000cd4 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e23c      	b.n	8002164 <HAL_RCC_OscConfig+0xe1c>
 8001cea:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001cee:	2202      	movs	r2, #2
 8001cf0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	fa93 f2a3 	rbit	r2, r3
 8001cfc:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d06:	2202      	movs	r2, #2
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	fa93 f2a3 	rbit	r2, r3
 8001d14:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001d18:	601a      	str	r2, [r3, #0]
  return result;
 8001d1a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001d1e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d20:	fab3 f383 	clz	r3, r3
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	095b      	lsrs	r3, r3, #5
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	f043 0302 	orr.w	r3, r3, #2
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	d102      	bne.n	8001d3a <HAL_RCC_OscConfig+0x9f2>
 8001d34:	4b95      	ldr	r3, [pc, #596]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001d36:	6a1b      	ldr	r3, [r3, #32]
 8001d38:	e00d      	b.n	8001d56 <HAL_RCC_OscConfig+0xa0e>
 8001d3a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001d3e:	2202      	movs	r2, #2
 8001d40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d42:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	fa93 f2a3 	rbit	r2, r3
 8001d4c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	4b8e      	ldr	r3, [pc, #568]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d56:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001d5a:	2102      	movs	r1, #2
 8001d5c:	6011      	str	r1, [r2, #0]
 8001d5e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001d62:	6812      	ldr	r2, [r2, #0]
 8001d64:	fa92 f1a2 	rbit	r1, r2
 8001d68:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001d6c:	6011      	str	r1, [r2, #0]
  return result;
 8001d6e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001d72:	6812      	ldr	r2, [r2, #0]
 8001d74:	fab2 f282 	clz	r2, r2
 8001d78:	b2d2      	uxtb	r2, r2
 8001d7a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d7e:	b2d2      	uxtb	r2, r2
 8001d80:	f002 021f 	and.w	r2, r2, #31
 8001d84:	2101      	movs	r1, #1
 8001d86:	fa01 f202 	lsl.w	r2, r1, r2
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1a0      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d90:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d105      	bne.n	8001da4 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d98:	4b7c      	ldr	r3, [pc, #496]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001d9a:	69db      	ldr	r3, [r3, #28]
 8001d9c:	4a7b      	ldr	r2, [pc, #492]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001d9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001da2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001da4:	1d3b      	adds	r3, r7, #4
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f000 81d9 	beq.w	8002162 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001db0:	4b76      	ldr	r3, [pc, #472]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f003 030c 	and.w	r3, r3, #12
 8001db8:	2b08      	cmp	r3, #8
 8001dba:	f000 81a6 	beq.w	800210a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dbe:	1d3b      	adds	r3, r7, #4
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	f040 811e 	bne.w	8002006 <HAL_RCC_OscConfig+0xcbe>
 8001dca:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001dce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001dd2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	fa93 f2a3 	rbit	r2, r3
 8001dde:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001de2:	601a      	str	r2, [r3, #0]
  return result;
 8001de4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001de8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dea:	fab3 f383 	clz	r3, r3
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001df4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e00:	f7fe ff68 	bl	8000cd4 <HAL_GetTick>
 8001e04:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e08:	e009      	b.n	8001e1e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e0a:	f7fe ff63 	bl	8000cd4 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e1a2      	b.n	8002164 <HAL_RCC_OscConfig+0xe1c>
 8001e1e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e28:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	fa93 f2a3 	rbit	r2, r3
 8001e32:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001e36:	601a      	str	r2, [r3, #0]
  return result;
 8001e38:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001e3c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e3e:	fab3 f383 	clz	r3, r3
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	095b      	lsrs	r3, r3, #5
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d102      	bne.n	8001e58 <HAL_RCC_OscConfig+0xb10>
 8001e52:	4b4e      	ldr	r3, [pc, #312]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	e01b      	b.n	8001e90 <HAL_RCC_OscConfig+0xb48>
 8001e58:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e5c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e62:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	fa93 f2a3 	rbit	r2, r3
 8001e6c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001e76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	fa93 f2a3 	rbit	r2, r3
 8001e86:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	4b3f      	ldr	r3, [pc, #252]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e90:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001e94:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e98:	6011      	str	r1, [r2, #0]
 8001e9a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001e9e:	6812      	ldr	r2, [r2, #0]
 8001ea0:	fa92 f1a2 	rbit	r1, r2
 8001ea4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001ea8:	6011      	str	r1, [r2, #0]
  return result;
 8001eaa:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001eae:	6812      	ldr	r2, [r2, #0]
 8001eb0:	fab2 f282 	clz	r2, r2
 8001eb4:	b2d2      	uxtb	r2, r2
 8001eb6:	f042 0220 	orr.w	r2, r2, #32
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	f002 021f 	and.w	r2, r2, #31
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d19e      	bne.n	8001e0a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ecc:	4b2f      	ldr	r3, [pc, #188]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed0:	f023 020f 	bic.w	r2, r3, #15
 8001ed4:	1d3b      	adds	r3, r7, #4
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eda:	492c      	ldr	r1, [pc, #176]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001edc:	4313      	orrs	r3, r2
 8001ede:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001ee0:	4b2a      	ldr	r3, [pc, #168]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001ee8:	1d3b      	adds	r3, r7, #4
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	6a19      	ldr	r1, [r3, #32]
 8001eee:	1d3b      	adds	r3, r7, #4
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	69db      	ldr	r3, [r3, #28]
 8001ef4:	430b      	orrs	r3, r1
 8001ef6:	4925      	ldr	r1, [pc, #148]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	604b      	str	r3, [r1, #4]
 8001efc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001f00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001f04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f06:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	fa93 f2a3 	rbit	r2, r3
 8001f10:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001f14:	601a      	str	r2, [r3, #0]
  return result;
 8001f16:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001f1a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f1c:	fab3 f383 	clz	r3, r3
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f26:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	2301      	movs	r3, #1
 8001f30:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f32:	f7fe fecf 	bl	8000cd4 <HAL_GetTick>
 8001f36:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f3a:	e009      	b.n	8001f50 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f3c:	f7fe feca 	bl	8000cd4 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e109      	b.n	8002164 <HAL_RCC_OscConfig+0xe1c>
 8001f50:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f54:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	fa93 f2a3 	rbit	r2, r3
 8001f64:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f68:	601a      	str	r2, [r3, #0]
  return result;
 8001f6a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f6e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f70:	fab3 f383 	clz	r3, r3
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	095b      	lsrs	r3, r3, #5
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	f043 0301 	orr.w	r3, r3, #1
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d105      	bne.n	8001f90 <HAL_RCC_OscConfig+0xc48>
 8001f84:	4b01      	ldr	r3, [pc, #4]	; (8001f8c <HAL_RCC_OscConfig+0xc44>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	e01e      	b.n	8001fc8 <HAL_RCC_OscConfig+0xc80>
 8001f8a:	bf00      	nop
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	fa93 f2a3 	rbit	r2, r3
 8001fa4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001fae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	fa93 f2a3 	rbit	r2, r3
 8001fbe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	4b6a      	ldr	r3, [pc, #424]	; (8002170 <HAL_RCC_OscConfig+0xe28>)
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001fcc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001fd0:	6011      	str	r1, [r2, #0]
 8001fd2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	fa92 f1a2 	rbit	r1, r2
 8001fdc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001fe0:	6011      	str	r1, [r2, #0]
  return result;
 8001fe2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	fab2 f282 	clz	r2, r2
 8001fec:	b2d2      	uxtb	r2, r2
 8001fee:	f042 0220 	orr.w	r2, r2, #32
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	f002 021f 	and.w	r2, r2, #31
 8001ff8:	2101      	movs	r1, #1
 8001ffa:	fa01 f202 	lsl.w	r2, r1, r2
 8001ffe:	4013      	ands	r3, r2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d09b      	beq.n	8001f3c <HAL_RCC_OscConfig+0xbf4>
 8002004:	e0ad      	b.n	8002162 <HAL_RCC_OscConfig+0xe1a>
 8002006:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800200a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800200e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002010:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	fa93 f2a3 	rbit	r2, r3
 800201a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800201e:	601a      	str	r2, [r3, #0]
  return result;
 8002020:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002024:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002026:	fab3 f383 	clz	r3, r3
 800202a:	b2db      	uxtb	r3, r3
 800202c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002030:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	461a      	mov	r2, r3
 8002038:	2300      	movs	r3, #0
 800203a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203c:	f7fe fe4a 	bl	8000cd4 <HAL_GetTick>
 8002040:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002044:	e009      	b.n	800205a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002046:	f7fe fe45 	bl	8000cd4 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e084      	b.n	8002164 <HAL_RCC_OscConfig+0xe1c>
 800205a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800205e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002062:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002064:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	fa93 f2a3 	rbit	r2, r3
 800206e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002072:	601a      	str	r2, [r3, #0]
  return result;
 8002074:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002078:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800207a:	fab3 f383 	clz	r3, r3
 800207e:	b2db      	uxtb	r3, r3
 8002080:	095b      	lsrs	r3, r3, #5
 8002082:	b2db      	uxtb	r3, r3
 8002084:	f043 0301 	orr.w	r3, r3, #1
 8002088:	b2db      	uxtb	r3, r3
 800208a:	2b01      	cmp	r3, #1
 800208c:	d102      	bne.n	8002094 <HAL_RCC_OscConfig+0xd4c>
 800208e:	4b38      	ldr	r3, [pc, #224]	; (8002170 <HAL_RCC_OscConfig+0xe28>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	e01b      	b.n	80020cc <HAL_RCC_OscConfig+0xd84>
 8002094:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002098:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800209c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	fa93 f2a3 	rbit	r2, r3
 80020a8:	f107 0320 	add.w	r3, r7, #32
 80020ac:	601a      	str	r2, [r3, #0]
 80020ae:	f107 031c 	add.w	r3, r7, #28
 80020b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	f107 031c 	add.w	r3, r7, #28
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	fa93 f2a3 	rbit	r2, r3
 80020c2:	f107 0318 	add.w	r3, r7, #24
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	4b29      	ldr	r3, [pc, #164]	; (8002170 <HAL_RCC_OscConfig+0xe28>)
 80020ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020cc:	f107 0214 	add.w	r2, r7, #20
 80020d0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80020d4:	6011      	str	r1, [r2, #0]
 80020d6:	f107 0214 	add.w	r2, r7, #20
 80020da:	6812      	ldr	r2, [r2, #0]
 80020dc:	fa92 f1a2 	rbit	r1, r2
 80020e0:	f107 0210 	add.w	r2, r7, #16
 80020e4:	6011      	str	r1, [r2, #0]
  return result;
 80020e6:	f107 0210 	add.w	r2, r7, #16
 80020ea:	6812      	ldr	r2, [r2, #0]
 80020ec:	fab2 f282 	clz	r2, r2
 80020f0:	b2d2      	uxtb	r2, r2
 80020f2:	f042 0220 	orr.w	r2, r2, #32
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	f002 021f 	and.w	r2, r2, #31
 80020fc:	2101      	movs	r1, #1
 80020fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002102:	4013      	ands	r3, r2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d19e      	bne.n	8002046 <HAL_RCC_OscConfig+0xcfe>
 8002108:	e02b      	b.n	8002162 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800210a:	1d3b      	adds	r3, r7, #4
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d101      	bne.n	8002118 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e025      	b.n	8002164 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002118:	4b15      	ldr	r3, [pc, #84]	; (8002170 <HAL_RCC_OscConfig+0xe28>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002120:	4b13      	ldr	r3, [pc, #76]	; (8002170 <HAL_RCC_OscConfig+0xe28>)
 8002122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002124:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002128:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800212c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002130:	1d3b      	adds	r3, r7, #4
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	429a      	cmp	r2, r3
 8002138:	d111      	bne.n	800215e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800213a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800213e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002142:	1d3b      	adds	r3, r7, #4
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002148:	429a      	cmp	r2, r3
 800214a:	d108      	bne.n	800215e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800214c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002150:	f003 020f 	and.w	r2, r3, #15
 8002154:	1d3b      	adds	r3, r7, #4
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800215a:	429a      	cmp	r2, r3
 800215c:	d001      	beq.n	8002162 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e000      	b.n	8002164 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8002162:	2300      	movs	r3, #0
}
 8002164:	4618      	mov	r0, r3
 8002166:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40021000 	.word	0x40021000

08002174 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b09e      	sub	sp, #120	; 0x78
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800217e:	2300      	movs	r3, #0
 8002180:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e162      	b.n	8002452 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800218c:	4b90      	ldr	r3, [pc, #576]	; (80023d0 <HAL_RCC_ClockConfig+0x25c>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0307 	and.w	r3, r3, #7
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	429a      	cmp	r2, r3
 8002198:	d910      	bls.n	80021bc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219a:	4b8d      	ldr	r3, [pc, #564]	; (80023d0 <HAL_RCC_ClockConfig+0x25c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f023 0207 	bic.w	r2, r3, #7
 80021a2:	498b      	ldr	r1, [pc, #556]	; (80023d0 <HAL_RCC_ClockConfig+0x25c>)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021aa:	4b89      	ldr	r3, [pc, #548]	; (80023d0 <HAL_RCC_ClockConfig+0x25c>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0307 	and.w	r3, r3, #7
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d001      	beq.n	80021bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e14a      	b.n	8002452 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d008      	beq.n	80021da <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021c8:	4b82      	ldr	r3, [pc, #520]	; (80023d4 <HAL_RCC_ClockConfig+0x260>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	497f      	ldr	r1, [pc, #508]	; (80023d4 <HAL_RCC_ClockConfig+0x260>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f000 80dc 	beq.w	80023a0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d13c      	bne.n	800226a <HAL_RCC_ClockConfig+0xf6>
 80021f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021f4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80021f8:	fa93 f3a3 	rbit	r3, r3
 80021fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80021fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002200:	fab3 f383 	clz	r3, r3
 8002204:	b2db      	uxtb	r3, r3
 8002206:	095b      	lsrs	r3, r3, #5
 8002208:	b2db      	uxtb	r3, r3
 800220a:	f043 0301 	orr.w	r3, r3, #1
 800220e:	b2db      	uxtb	r3, r3
 8002210:	2b01      	cmp	r3, #1
 8002212:	d102      	bne.n	800221a <HAL_RCC_ClockConfig+0xa6>
 8002214:	4b6f      	ldr	r3, [pc, #444]	; (80023d4 <HAL_RCC_ClockConfig+0x260>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	e00f      	b.n	800223a <HAL_RCC_ClockConfig+0xc6>
 800221a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800221e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002220:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002222:	fa93 f3a3 	rbit	r3, r3
 8002226:	667b      	str	r3, [r7, #100]	; 0x64
 8002228:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800222c:	663b      	str	r3, [r7, #96]	; 0x60
 800222e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002230:	fa93 f3a3 	rbit	r3, r3
 8002234:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002236:	4b67      	ldr	r3, [pc, #412]	; (80023d4 <HAL_RCC_ClockConfig+0x260>)
 8002238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800223e:	65ba      	str	r2, [r7, #88]	; 0x58
 8002240:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002242:	fa92 f2a2 	rbit	r2, r2
 8002246:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002248:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800224a:	fab2 f282 	clz	r2, r2
 800224e:	b2d2      	uxtb	r2, r2
 8002250:	f042 0220 	orr.w	r2, r2, #32
 8002254:	b2d2      	uxtb	r2, r2
 8002256:	f002 021f 	and.w	r2, r2, #31
 800225a:	2101      	movs	r1, #1
 800225c:	fa01 f202 	lsl.w	r2, r1, r2
 8002260:	4013      	ands	r3, r2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d17b      	bne.n	800235e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e0f3      	b.n	8002452 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	2b02      	cmp	r3, #2
 8002270:	d13c      	bne.n	80022ec <HAL_RCC_ClockConfig+0x178>
 8002272:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002276:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002278:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800227a:	fa93 f3a3 	rbit	r3, r3
 800227e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002280:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002282:	fab3 f383 	clz	r3, r3
 8002286:	b2db      	uxtb	r3, r3
 8002288:	095b      	lsrs	r3, r3, #5
 800228a:	b2db      	uxtb	r3, r3
 800228c:	f043 0301 	orr.w	r3, r3, #1
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b01      	cmp	r3, #1
 8002294:	d102      	bne.n	800229c <HAL_RCC_ClockConfig+0x128>
 8002296:	4b4f      	ldr	r3, [pc, #316]	; (80023d4 <HAL_RCC_ClockConfig+0x260>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	e00f      	b.n	80022bc <HAL_RCC_ClockConfig+0x148>
 800229c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022a0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022a4:	fa93 f3a3 	rbit	r3, r3
 80022a8:	647b      	str	r3, [r7, #68]	; 0x44
 80022aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022ae:	643b      	str	r3, [r7, #64]	; 0x40
 80022b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022b2:	fa93 f3a3 	rbit	r3, r3
 80022b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022b8:	4b46      	ldr	r3, [pc, #280]	; (80023d4 <HAL_RCC_ClockConfig+0x260>)
 80022ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022c0:	63ba      	str	r2, [r7, #56]	; 0x38
 80022c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80022c4:	fa92 f2a2 	rbit	r2, r2
 80022c8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80022ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022cc:	fab2 f282 	clz	r2, r2
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	f042 0220 	orr.w	r2, r2, #32
 80022d6:	b2d2      	uxtb	r2, r2
 80022d8:	f002 021f 	and.w	r2, r2, #31
 80022dc:	2101      	movs	r1, #1
 80022de:	fa01 f202 	lsl.w	r2, r1, r2
 80022e2:	4013      	ands	r3, r2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d13a      	bne.n	800235e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e0b2      	b.n	8002452 <HAL_RCC_ClockConfig+0x2de>
 80022ec:	2302      	movs	r3, #2
 80022ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022f2:	fa93 f3a3 	rbit	r3, r3
 80022f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80022f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022fa:	fab3 f383 	clz	r3, r3
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	095b      	lsrs	r3, r3, #5
 8002302:	b2db      	uxtb	r3, r3
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b01      	cmp	r3, #1
 800230c:	d102      	bne.n	8002314 <HAL_RCC_ClockConfig+0x1a0>
 800230e:	4b31      	ldr	r3, [pc, #196]	; (80023d4 <HAL_RCC_ClockConfig+0x260>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	e00d      	b.n	8002330 <HAL_RCC_ClockConfig+0x1bc>
 8002314:	2302      	movs	r3, #2
 8002316:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800231a:	fa93 f3a3 	rbit	r3, r3
 800231e:	627b      	str	r3, [r7, #36]	; 0x24
 8002320:	2302      	movs	r3, #2
 8002322:	623b      	str	r3, [r7, #32]
 8002324:	6a3b      	ldr	r3, [r7, #32]
 8002326:	fa93 f3a3 	rbit	r3, r3
 800232a:	61fb      	str	r3, [r7, #28]
 800232c:	4b29      	ldr	r3, [pc, #164]	; (80023d4 <HAL_RCC_ClockConfig+0x260>)
 800232e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002330:	2202      	movs	r2, #2
 8002332:	61ba      	str	r2, [r7, #24]
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	fa92 f2a2 	rbit	r2, r2
 800233a:	617a      	str	r2, [r7, #20]
  return result;
 800233c:	697a      	ldr	r2, [r7, #20]
 800233e:	fab2 f282 	clz	r2, r2
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	f042 0220 	orr.w	r2, r2, #32
 8002348:	b2d2      	uxtb	r2, r2
 800234a:	f002 021f 	and.w	r2, r2, #31
 800234e:	2101      	movs	r1, #1
 8002350:	fa01 f202 	lsl.w	r2, r1, r2
 8002354:	4013      	ands	r3, r2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e079      	b.n	8002452 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800235e:	4b1d      	ldr	r3, [pc, #116]	; (80023d4 <HAL_RCC_ClockConfig+0x260>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f023 0203 	bic.w	r2, r3, #3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	491a      	ldr	r1, [pc, #104]	; (80023d4 <HAL_RCC_ClockConfig+0x260>)
 800236c:	4313      	orrs	r3, r2
 800236e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002370:	f7fe fcb0 	bl	8000cd4 <HAL_GetTick>
 8002374:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002376:	e00a      	b.n	800238e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002378:	f7fe fcac 	bl	8000cd4 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	f241 3288 	movw	r2, #5000	; 0x1388
 8002386:	4293      	cmp	r3, r2
 8002388:	d901      	bls.n	800238e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e061      	b.n	8002452 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800238e:	4b11      	ldr	r3, [pc, #68]	; (80023d4 <HAL_RCC_ClockConfig+0x260>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f003 020c 	and.w	r2, r3, #12
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	429a      	cmp	r2, r3
 800239e:	d1eb      	bne.n	8002378 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023a0:	4b0b      	ldr	r3, [pc, #44]	; (80023d0 <HAL_RCC_ClockConfig+0x25c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0307 	and.w	r3, r3, #7
 80023a8:	683a      	ldr	r2, [r7, #0]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d214      	bcs.n	80023d8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ae:	4b08      	ldr	r3, [pc, #32]	; (80023d0 <HAL_RCC_ClockConfig+0x25c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f023 0207 	bic.w	r2, r3, #7
 80023b6:	4906      	ldr	r1, [pc, #24]	; (80023d0 <HAL_RCC_ClockConfig+0x25c>)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023be:	4b04      	ldr	r3, [pc, #16]	; (80023d0 <HAL_RCC_ClockConfig+0x25c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	683a      	ldr	r2, [r7, #0]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d005      	beq.n	80023d8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e040      	b.n	8002452 <HAL_RCC_ClockConfig+0x2de>
 80023d0:	40022000 	.word	0x40022000
 80023d4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d008      	beq.n	80023f6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023e4:	4b1d      	ldr	r3, [pc, #116]	; (800245c <HAL_RCC_ClockConfig+0x2e8>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	491a      	ldr	r1, [pc, #104]	; (800245c <HAL_RCC_ClockConfig+0x2e8>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0308 	and.w	r3, r3, #8
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d009      	beq.n	8002416 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002402:	4b16      	ldr	r3, [pc, #88]	; (800245c <HAL_RCC_ClockConfig+0x2e8>)
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	00db      	lsls	r3, r3, #3
 8002410:	4912      	ldr	r1, [pc, #72]	; (800245c <HAL_RCC_ClockConfig+0x2e8>)
 8002412:	4313      	orrs	r3, r2
 8002414:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002416:	f000 f829 	bl	800246c <HAL_RCC_GetSysClockFreq>
 800241a:	4601      	mov	r1, r0
 800241c:	4b0f      	ldr	r3, [pc, #60]	; (800245c <HAL_RCC_ClockConfig+0x2e8>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002424:	22f0      	movs	r2, #240	; 0xf0
 8002426:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002428:	693a      	ldr	r2, [r7, #16]
 800242a:	fa92 f2a2 	rbit	r2, r2
 800242e:	60fa      	str	r2, [r7, #12]
  return result;
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	fab2 f282 	clz	r2, r2
 8002436:	b2d2      	uxtb	r2, r2
 8002438:	40d3      	lsrs	r3, r2
 800243a:	4a09      	ldr	r2, [pc, #36]	; (8002460 <HAL_RCC_ClockConfig+0x2ec>)
 800243c:	5cd3      	ldrb	r3, [r2, r3]
 800243e:	fa21 f303 	lsr.w	r3, r1, r3
 8002442:	4a08      	ldr	r2, [pc, #32]	; (8002464 <HAL_RCC_ClockConfig+0x2f0>)
 8002444:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002446:	4b08      	ldr	r3, [pc, #32]	; (8002468 <HAL_RCC_ClockConfig+0x2f4>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f7fe fbfe 	bl	8000c4c <HAL_InitTick>
  
  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3778      	adds	r7, #120	; 0x78
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40021000 	.word	0x40021000
 8002460:	08005084 	.word	0x08005084
 8002464:	20000000 	.word	0x20000000
 8002468:	20000004 	.word	0x20000004

0800246c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800246c:	b480      	push	{r7}
 800246e:	b08b      	sub	sp, #44	; 0x2c
 8002470:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002472:	2300      	movs	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
 8002476:	2300      	movs	r3, #0
 8002478:	61bb      	str	r3, [r7, #24]
 800247a:	2300      	movs	r3, #0
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
 800247e:	2300      	movs	r3, #0
 8002480:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002482:	2300      	movs	r3, #0
 8002484:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002486:	4b2a      	ldr	r3, [pc, #168]	; (8002530 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	f003 030c 	and.w	r3, r3, #12
 8002492:	2b04      	cmp	r3, #4
 8002494:	d002      	beq.n	800249c <HAL_RCC_GetSysClockFreq+0x30>
 8002496:	2b08      	cmp	r3, #8
 8002498:	d003      	beq.n	80024a2 <HAL_RCC_GetSysClockFreq+0x36>
 800249a:	e03f      	b.n	800251c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800249c:	4b25      	ldr	r3, [pc, #148]	; (8002534 <HAL_RCC_GetSysClockFreq+0xc8>)
 800249e:	623b      	str	r3, [r7, #32]
      break;
 80024a0:	e03f      	b.n	8002522 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80024a8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80024ac:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	fa92 f2a2 	rbit	r2, r2
 80024b4:	607a      	str	r2, [r7, #4]
  return result;
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	fab2 f282 	clz	r2, r2
 80024bc:	b2d2      	uxtb	r2, r2
 80024be:	40d3      	lsrs	r3, r2
 80024c0:	4a1d      	ldr	r2, [pc, #116]	; (8002538 <HAL_RCC_GetSysClockFreq+0xcc>)
 80024c2:	5cd3      	ldrb	r3, [r2, r3]
 80024c4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80024c6:	4b1a      	ldr	r3, [pc, #104]	; (8002530 <HAL_RCC_GetSysClockFreq+0xc4>)
 80024c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ca:	f003 030f 	and.w	r3, r3, #15
 80024ce:	220f      	movs	r2, #15
 80024d0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	fa92 f2a2 	rbit	r2, r2
 80024d8:	60fa      	str	r2, [r7, #12]
  return result;
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	fab2 f282 	clz	r2, r2
 80024e0:	b2d2      	uxtb	r2, r2
 80024e2:	40d3      	lsrs	r3, r2
 80024e4:	4a15      	ldr	r2, [pc, #84]	; (800253c <HAL_RCC_GetSysClockFreq+0xd0>)
 80024e6:	5cd3      	ldrb	r3, [r2, r3]
 80024e8:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d008      	beq.n	8002506 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80024f4:	4a0f      	ldr	r2, [pc, #60]	; (8002534 <HAL_RCC_GetSysClockFreq+0xc8>)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	fb02 f303 	mul.w	r3, r2, r3
 8002502:	627b      	str	r3, [r7, #36]	; 0x24
 8002504:	e007      	b.n	8002516 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002506:	4a0b      	ldr	r2, [pc, #44]	; (8002534 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	fbb2 f2f3 	udiv	r2, r2, r3
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	fb02 f303 	mul.w	r3, r2, r3
 8002514:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002518:	623b      	str	r3, [r7, #32]
      break;
 800251a:	e002      	b.n	8002522 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800251c:	4b05      	ldr	r3, [pc, #20]	; (8002534 <HAL_RCC_GetSysClockFreq+0xc8>)
 800251e:	623b      	str	r3, [r7, #32]
      break;
 8002520:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002522:	6a3b      	ldr	r3, [r7, #32]
}
 8002524:	4618      	mov	r0, r3
 8002526:	372c      	adds	r7, #44	; 0x2c
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	40021000 	.word	0x40021000
 8002534:	007a1200 	.word	0x007a1200
 8002538:	0800509c 	.word	0x0800509c
 800253c:	080050ac 	.word	0x080050ac

08002540 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002544:	4b03      	ldr	r3, [pc, #12]	; (8002554 <HAL_RCC_GetHCLKFreq+0x14>)
 8002546:	681b      	ldr	r3, [r3, #0]
}
 8002548:	4618      	mov	r0, r3
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	20000000 	.word	0x20000000

08002558 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800255e:	f7ff ffef 	bl	8002540 <HAL_RCC_GetHCLKFreq>
 8002562:	4601      	mov	r1, r0
 8002564:	4b0b      	ldr	r3, [pc, #44]	; (8002594 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800256c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002570:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	fa92 f2a2 	rbit	r2, r2
 8002578:	603a      	str	r2, [r7, #0]
  return result;
 800257a:	683a      	ldr	r2, [r7, #0]
 800257c:	fab2 f282 	clz	r2, r2
 8002580:	b2d2      	uxtb	r2, r2
 8002582:	40d3      	lsrs	r3, r2
 8002584:	4a04      	ldr	r2, [pc, #16]	; (8002598 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002586:	5cd3      	ldrb	r3, [r2, r3]
 8002588:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800258c:	4618      	mov	r0, r3
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40021000 	.word	0x40021000
 8002598:	08005094 	.word	0x08005094

0800259c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80025a2:	f7ff ffcd 	bl	8002540 <HAL_RCC_GetHCLKFreq>
 80025a6:	4601      	mov	r1, r0
 80025a8:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80025b0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80025b4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	fa92 f2a2 	rbit	r2, r2
 80025bc:	603a      	str	r2, [r7, #0]
  return result;
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	fab2 f282 	clz	r2, r2
 80025c4:	b2d2      	uxtb	r2, r2
 80025c6:	40d3      	lsrs	r3, r2
 80025c8:	4a04      	ldr	r2, [pc, #16]	; (80025dc <HAL_RCC_GetPCLK2Freq+0x40>)
 80025ca:	5cd3      	ldrb	r3, [r2, r3]
 80025cc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80025d0:	4618      	mov	r0, r3
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40021000 	.word	0x40021000
 80025dc:	08005094 	.word	0x08005094

080025e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b092      	sub	sp, #72	; 0x48
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80025ec:	2300      	movs	r3, #0
 80025ee:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f000 80d7 	beq.w	80027ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80025fe:	2300      	movs	r3, #0
 8002600:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002604:	4b4e      	ldr	r3, [pc, #312]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002606:	69db      	ldr	r3, [r3, #28]
 8002608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d10e      	bne.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002610:	4b4b      	ldr	r3, [pc, #300]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002612:	69db      	ldr	r3, [r3, #28]
 8002614:	4a4a      	ldr	r2, [pc, #296]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800261a:	61d3      	str	r3, [r2, #28]
 800261c:	4b48      	ldr	r3, [pc, #288]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800261e:	69db      	ldr	r3, [r3, #28]
 8002620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002624:	60bb      	str	r3, [r7, #8]
 8002626:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002628:	2301      	movs	r3, #1
 800262a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800262e:	4b45      	ldr	r3, [pc, #276]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002636:	2b00      	cmp	r3, #0
 8002638:	d118      	bne.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800263a:	4b42      	ldr	r3, [pc, #264]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a41      	ldr	r2, [pc, #260]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002640:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002644:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002646:	f7fe fb45 	bl	8000cd4 <HAL_GetTick>
 800264a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800264c:	e008      	b.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800264e:	f7fe fb41 	bl	8000cd4 <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b64      	cmp	r3, #100	; 0x64
 800265a:	d901      	bls.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e1d6      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002660:	4b38      	ldr	r3, [pc, #224]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002668:	2b00      	cmp	r3, #0
 800266a:	d0f0      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800266c:	4b34      	ldr	r3, [pc, #208]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002674:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002678:	2b00      	cmp	r3, #0
 800267a:	f000 8084 	beq.w	8002786 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002686:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002688:	429a      	cmp	r2, r3
 800268a:	d07c      	beq.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800268c:	4b2c      	ldr	r3, [pc, #176]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002694:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002696:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800269a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800269e:	fa93 f3a3 	rbit	r3, r3
 80026a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80026a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80026a6:	fab3 f383 	clz	r3, r3
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	461a      	mov	r2, r3
 80026ae:	4b26      	ldr	r3, [pc, #152]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80026b0:	4413      	add	r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	461a      	mov	r2, r3
 80026b6:	2301      	movs	r3, #1
 80026b8:	6013      	str	r3, [r2, #0]
 80026ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026be:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026c2:	fa93 f3a3 	rbit	r3, r3
 80026c6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80026c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026ca:	fab3 f383 	clz	r3, r3
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	461a      	mov	r2, r3
 80026d2:	4b1d      	ldr	r3, [pc, #116]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80026d4:	4413      	add	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	461a      	mov	r2, r3
 80026da:	2300      	movs	r3, #0
 80026dc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80026de:	4a18      	ldr	r2, [pc, #96]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026e2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80026e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d04b      	beq.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ee:	f7fe faf1 	bl	8000cd4 <HAL_GetTick>
 80026f2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f4:	e00a      	b.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026f6:	f7fe faed 	bl	8000cd4 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	f241 3288 	movw	r2, #5000	; 0x1388
 8002704:	4293      	cmp	r3, r2
 8002706:	d901      	bls.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e180      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800270c:	2302      	movs	r3, #2
 800270e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002712:	fa93 f3a3 	rbit	r3, r3
 8002716:	627b      	str	r3, [r7, #36]	; 0x24
 8002718:	2302      	movs	r3, #2
 800271a:	623b      	str	r3, [r7, #32]
 800271c:	6a3b      	ldr	r3, [r7, #32]
 800271e:	fa93 f3a3 	rbit	r3, r3
 8002722:	61fb      	str	r3, [r7, #28]
  return result;
 8002724:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002726:	fab3 f383 	clz	r3, r3
 800272a:	b2db      	uxtb	r3, r3
 800272c:	095b      	lsrs	r3, r3, #5
 800272e:	b2db      	uxtb	r3, r3
 8002730:	f043 0302 	orr.w	r3, r3, #2
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b02      	cmp	r3, #2
 8002738:	d108      	bne.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800273a:	4b01      	ldr	r3, [pc, #4]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	e00d      	b.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002740:	40021000 	.word	0x40021000
 8002744:	40007000 	.word	0x40007000
 8002748:	10908100 	.word	0x10908100
 800274c:	2302      	movs	r3, #2
 800274e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	fa93 f3a3 	rbit	r3, r3
 8002756:	617b      	str	r3, [r7, #20]
 8002758:	4ba0      	ldr	r3, [pc, #640]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800275a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275c:	2202      	movs	r2, #2
 800275e:	613a      	str	r2, [r7, #16]
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	fa92 f2a2 	rbit	r2, r2
 8002766:	60fa      	str	r2, [r7, #12]
  return result;
 8002768:	68fa      	ldr	r2, [r7, #12]
 800276a:	fab2 f282 	clz	r2, r2
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002774:	b2d2      	uxtb	r2, r2
 8002776:	f002 021f 	and.w	r2, r2, #31
 800277a:	2101      	movs	r1, #1
 800277c:	fa01 f202 	lsl.w	r2, r1, r2
 8002780:	4013      	ands	r3, r2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0b7      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002786:	4b95      	ldr	r3, [pc, #596]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002788:	6a1b      	ldr	r3, [r3, #32]
 800278a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	4992      	ldr	r1, [pc, #584]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002794:	4313      	orrs	r3, r2
 8002796:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002798:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800279c:	2b01      	cmp	r3, #1
 800279e:	d105      	bne.n	80027ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027a0:	4b8e      	ldr	r3, [pc, #568]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027a2:	69db      	ldr	r3, [r3, #28]
 80027a4:	4a8d      	ldr	r2, [pc, #564]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027aa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d008      	beq.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027b8:	4b88      	ldr	r3, [pc, #544]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027bc:	f023 0203 	bic.w	r2, r3, #3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	4985      	ldr	r1, [pc, #532]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d008      	beq.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80027d6:	4b81      	ldr	r3, [pc, #516]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027da:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	497e      	ldr	r1, [pc, #504]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0304 	and.w	r3, r3, #4
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d008      	beq.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80027f4:	4b79      	ldr	r3, [pc, #484]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80027f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	4976      	ldr	r1, [pc, #472]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002802:	4313      	orrs	r3, r2
 8002804:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0320 	and.w	r3, r3, #32
 800280e:	2b00      	cmp	r3, #0
 8002810:	d008      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002812:	4b72      	ldr	r3, [pc, #456]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002816:	f023 0210 	bic.w	r2, r3, #16
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	496f      	ldr	r1, [pc, #444]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002820:	4313      	orrs	r3, r2
 8002822:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d008      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002830:	4b6a      	ldr	r3, [pc, #424]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800283c:	4967      	ldr	r1, [pc, #412]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800283e:	4313      	orrs	r3, r2
 8002840:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800284a:	2b00      	cmp	r3, #0
 800284c:	d008      	beq.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800284e:	4b63      	ldr	r3, [pc, #396]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	f023 0220 	bic.w	r2, r3, #32
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	4960      	ldr	r1, [pc, #384]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800285c:	4313      	orrs	r3, r2
 800285e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d008      	beq.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800286c:	4b5b      	ldr	r3, [pc, #364]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800286e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002870:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002878:	4958      	ldr	r1, [pc, #352]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800287a:	4313      	orrs	r3, r2
 800287c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d008      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800288a:	4b54      	ldr	r3, [pc, #336]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	4951      	ldr	r1, [pc, #324]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002898:	4313      	orrs	r3, r2
 800289a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0310 	and.w	r3, r3, #16
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d008      	beq.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80028a8:	4b4c      	ldr	r3, [pc, #304]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	4949      	ldr	r1, [pc, #292]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d008      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80028c6:	4b45      	ldr	r3, [pc, #276]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	4942      	ldr	r1, [pc, #264]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d008      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80028e4:	4b3d      	ldr	r3, [pc, #244]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e8:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f0:	493a      	ldr	r1, [pc, #232]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d008      	beq.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002902:	4b36      	ldr	r3, [pc, #216]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002906:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800290e:	4933      	ldr	r1, [pc, #204]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002910:	4313      	orrs	r3, r2
 8002912:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800291c:	2b00      	cmp	r3, #0
 800291e:	d008      	beq.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002920:	4b2e      	ldr	r3, [pc, #184]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002924:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800292c:	492b      	ldr	r1, [pc, #172]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800292e:	4313      	orrs	r3, r2
 8002930:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d008      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800293e:	4b27      	ldr	r3, [pc, #156]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294a:	4924      	ldr	r1, [pc, #144]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800294c:	4313      	orrs	r3, r2
 800294e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d008      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800295c:	4b1f      	ldr	r3, [pc, #124]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800295e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002960:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002968:	491c      	ldr	r1, [pc, #112]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800296a:	4313      	orrs	r3, r2
 800296c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d008      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800297a:	4b18      	ldr	r3, [pc, #96]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002986:	4915      	ldr	r1, [pc, #84]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002988:	4313      	orrs	r3, r2
 800298a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d008      	beq.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002998:	4b10      	ldr	r3, [pc, #64]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800299a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a4:	490d      	ldr	r1, [pc, #52]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d008      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80029b6:	4b09      	ldr	r3, [pc, #36]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ba:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029c2:	4906      	ldr	r1, [pc, #24]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d00c      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80029d4:	4b01      	ldr	r3, [pc, #4]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d8:	e002      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80029da:	bf00      	nop
 80029dc:	40021000 	.word	0x40021000
 80029e0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e8:	490b      	ldr	r1, [pc, #44]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d008      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80029fa:	4b07      	ldr	r3, [pc, #28]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fe:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a06:	4904      	ldr	r1, [pc, #16]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3748      	adds	r7, #72	; 0x48
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	40021000 	.word	0x40021000

08002a1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e01d      	b.n	8002a6a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d106      	bne.n	8002a48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f7fd ff50 	bl	80008e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3304      	adds	r3, #4
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	f000 fa34 	bl	8002ec8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68da      	ldr	r2, [r3, #12]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f042 0201 	orr.w	r2, r2, #1
 8002a8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689a      	ldr	r2, [r3, #8]
 8002a92:	4b0c      	ldr	r3, [pc, #48]	; (8002ac4 <HAL_TIM_Base_Start_IT+0x50>)
 8002a94:	4013      	ands	r3, r2
 8002a96:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2b06      	cmp	r3, #6
 8002a9c:	d00b      	beq.n	8002ab6 <HAL_TIM_Base_Start_IT+0x42>
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aa4:	d007      	beq.n	8002ab6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f042 0201 	orr.w	r2, r2, #1
 8002ab4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	00010007 	.word	0x00010007

08002ac8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d122      	bne.n	8002b24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d11b      	bne.n	8002b24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f06f 0202 	mvn.w	r2, #2
 8002af4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2201      	movs	r2, #1
 8002afa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	699b      	ldr	r3, [r3, #24]
 8002b02:	f003 0303 	and.w	r3, r3, #3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d003      	beq.n	8002b12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f9be 	bl	8002e8c <HAL_TIM_IC_CaptureCallback>
 8002b10:	e005      	b.n	8002b1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 f9b0 	bl	8002e78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f000 f9c1 	bl	8002ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	f003 0304 	and.w	r3, r3, #4
 8002b2e:	2b04      	cmp	r3, #4
 8002b30:	d122      	bne.n	8002b78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	f003 0304 	and.w	r3, r3, #4
 8002b3c:	2b04      	cmp	r3, #4
 8002b3e:	d11b      	bne.n	8002b78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f06f 0204 	mvn.w	r2, #4
 8002b48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2202      	movs	r2, #2
 8002b4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 f994 	bl	8002e8c <HAL_TIM_IC_CaptureCallback>
 8002b64:	e005      	b.n	8002b72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 f986 	bl	8002e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f000 f997 	bl	8002ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	f003 0308 	and.w	r3, r3, #8
 8002b82:	2b08      	cmp	r3, #8
 8002b84:	d122      	bne.n	8002bcc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	f003 0308 	and.w	r3, r3, #8
 8002b90:	2b08      	cmp	r3, #8
 8002b92:	d11b      	bne.n	8002bcc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f06f 0208 	mvn.w	r2, #8
 8002b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2204      	movs	r2, #4
 8002ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	69db      	ldr	r3, [r3, #28]
 8002baa:	f003 0303 	and.w	r3, r3, #3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d003      	beq.n	8002bba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f96a 	bl	8002e8c <HAL_TIM_IC_CaptureCallback>
 8002bb8:	e005      	b.n	8002bc6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 f95c 	bl	8002e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 f96d 	bl	8002ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	f003 0310 	and.w	r3, r3, #16
 8002bd6:	2b10      	cmp	r3, #16
 8002bd8:	d122      	bne.n	8002c20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	f003 0310 	and.w	r3, r3, #16
 8002be4:	2b10      	cmp	r3, #16
 8002be6:	d11b      	bne.n	8002c20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f06f 0210 	mvn.w	r2, #16
 8002bf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2208      	movs	r2, #8
 8002bf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d003      	beq.n	8002c0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f940 	bl	8002e8c <HAL_TIM_IC_CaptureCallback>
 8002c0c:	e005      	b.n	8002c1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f932 	bl	8002e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f000 f943 	bl	8002ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d10e      	bne.n	8002c4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d107      	bne.n	8002c4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f06f 0201 	mvn.w	r2, #1
 8002c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7fd fe72 	bl	8000930 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c56:	2b80      	cmp	r3, #128	; 0x80
 8002c58:	d10e      	bne.n	8002c78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c64:	2b80      	cmp	r3, #128	; 0x80
 8002c66:	d107      	bne.n	8002c78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 faf6 	bl	8003264 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c86:	d10e      	bne.n	8002ca6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c92:	2b80      	cmp	r3, #128	; 0x80
 8002c94:	d107      	bne.n	8002ca6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002c9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 fae9 	bl	8003278 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb0:	2b40      	cmp	r3, #64	; 0x40
 8002cb2:	d10e      	bne.n	8002cd2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cbe:	2b40      	cmp	r3, #64	; 0x40
 8002cc0:	d107      	bne.n	8002cd2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 f8f1 	bl	8002eb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	691b      	ldr	r3, [r3, #16]
 8002cd8:	f003 0320 	and.w	r3, r3, #32
 8002cdc:	2b20      	cmp	r3, #32
 8002cde:	d10e      	bne.n	8002cfe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	f003 0320 	and.w	r3, r3, #32
 8002cea:	2b20      	cmp	r3, #32
 8002cec:	d107      	bne.n	8002cfe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f06f 0220 	mvn.w	r2, #32
 8002cf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f000 faa9 	bl	8003250 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cfe:	bf00      	nop
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b084      	sub	sp, #16
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
 8002d0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d101      	bne.n	8002d1e <HAL_TIM_ConfigClockSource+0x18>
 8002d1a:	2302      	movs	r3, #2
 8002d1c:	e0a8      	b.n	8002e70 <HAL_TIM_ConfigClockSource+0x16a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2202      	movs	r2, #2
 8002d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d3c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d40:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d48:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2b40      	cmp	r3, #64	; 0x40
 8002d58:	d067      	beq.n	8002e2a <HAL_TIM_ConfigClockSource+0x124>
 8002d5a:	2b40      	cmp	r3, #64	; 0x40
 8002d5c:	d80b      	bhi.n	8002d76 <HAL_TIM_ConfigClockSource+0x70>
 8002d5e:	2b10      	cmp	r3, #16
 8002d60:	d073      	beq.n	8002e4a <HAL_TIM_ConfigClockSource+0x144>
 8002d62:	2b10      	cmp	r3, #16
 8002d64:	d802      	bhi.n	8002d6c <HAL_TIM_ConfigClockSource+0x66>
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d06f      	beq.n	8002e4a <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002d6a:	e078      	b.n	8002e5e <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002d6c:	2b20      	cmp	r3, #32
 8002d6e:	d06c      	beq.n	8002e4a <HAL_TIM_ConfigClockSource+0x144>
 8002d70:	2b30      	cmp	r3, #48	; 0x30
 8002d72:	d06a      	beq.n	8002e4a <HAL_TIM_ConfigClockSource+0x144>
      break;
 8002d74:	e073      	b.n	8002e5e <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002d76:	2b70      	cmp	r3, #112	; 0x70
 8002d78:	d00d      	beq.n	8002d96 <HAL_TIM_ConfigClockSource+0x90>
 8002d7a:	2b70      	cmp	r3, #112	; 0x70
 8002d7c:	d804      	bhi.n	8002d88 <HAL_TIM_ConfigClockSource+0x82>
 8002d7e:	2b50      	cmp	r3, #80	; 0x50
 8002d80:	d033      	beq.n	8002dea <HAL_TIM_ConfigClockSource+0xe4>
 8002d82:	2b60      	cmp	r3, #96	; 0x60
 8002d84:	d041      	beq.n	8002e0a <HAL_TIM_ConfigClockSource+0x104>
      break;
 8002d86:	e06a      	b.n	8002e5e <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002d88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d8c:	d066      	beq.n	8002e5c <HAL_TIM_ConfigClockSource+0x156>
 8002d8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d92:	d017      	beq.n	8002dc4 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8002d94:	e063      	b.n	8002e5e <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6818      	ldr	r0, [r3, #0]
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	6899      	ldr	r1, [r3, #8]
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f000 f9a7 	bl	80030f8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002db8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	609a      	str	r2, [r3, #8]
      break;
 8002dc2:	e04c      	b.n	8002e5e <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6818      	ldr	r0, [r3, #0]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	6899      	ldr	r1, [r3, #8]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	f000 f990 	bl	80030f8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689a      	ldr	r2, [r3, #8]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002de6:	609a      	str	r2, [r3, #8]
      break;
 8002de8:	e039      	b.n	8002e5e <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6818      	ldr	r0, [r3, #0]
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	6859      	ldr	r1, [r3, #4]
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	461a      	mov	r2, r3
 8002df8:	f000 f904 	bl	8003004 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2150      	movs	r1, #80	; 0x50
 8002e02:	4618      	mov	r0, r3
 8002e04:	f000 f95d 	bl	80030c2 <TIM_ITRx_SetConfig>
      break;
 8002e08:	e029      	b.n	8002e5e <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6818      	ldr	r0, [r3, #0]
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	6859      	ldr	r1, [r3, #4]
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	461a      	mov	r2, r3
 8002e18:	f000 f923 	bl	8003062 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2160      	movs	r1, #96	; 0x60
 8002e22:	4618      	mov	r0, r3
 8002e24:	f000 f94d 	bl	80030c2 <TIM_ITRx_SetConfig>
      break;
 8002e28:	e019      	b.n	8002e5e <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6818      	ldr	r0, [r3, #0]
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	6859      	ldr	r1, [r3, #4]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	461a      	mov	r2, r3
 8002e38:	f000 f8e4 	bl	8003004 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2140      	movs	r1, #64	; 0x40
 8002e42:	4618      	mov	r0, r3
 8002e44:	f000 f93d 	bl	80030c2 <TIM_ITRx_SetConfig>
      break;
 8002e48:	e009      	b.n	8002e5e <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4619      	mov	r1, r3
 8002e54:	4610      	mov	r0, r2
 8002e56:	f000 f934 	bl	80030c2 <TIM_ITRx_SetConfig>
      break;
 8002e5a:	e000      	b.n	8002e5e <HAL_TIM_ConfigClockSource+0x158>
      break;
 8002e5c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3710      	adds	r7, #16
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e94:	bf00      	nop
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4a42      	ldr	r2, [pc, #264]	; (8002fe4 <TIM_Base_SetConfig+0x11c>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d013      	beq.n	8002f08 <TIM_Base_SetConfig+0x40>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ee6:	d00f      	beq.n	8002f08 <TIM_Base_SetConfig+0x40>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a3f      	ldr	r2, [pc, #252]	; (8002fe8 <TIM_Base_SetConfig+0x120>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d00b      	beq.n	8002f08 <TIM_Base_SetConfig+0x40>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a3e      	ldr	r2, [pc, #248]	; (8002fec <TIM_Base_SetConfig+0x124>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d007      	beq.n	8002f08 <TIM_Base_SetConfig+0x40>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a3d      	ldr	r2, [pc, #244]	; (8002ff0 <TIM_Base_SetConfig+0x128>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d003      	beq.n	8002f08 <TIM_Base_SetConfig+0x40>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a3c      	ldr	r2, [pc, #240]	; (8002ff4 <TIM_Base_SetConfig+0x12c>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d108      	bne.n	8002f1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	68fa      	ldr	r2, [r7, #12]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a31      	ldr	r2, [pc, #196]	; (8002fe4 <TIM_Base_SetConfig+0x11c>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d01f      	beq.n	8002f62 <TIM_Base_SetConfig+0x9a>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f28:	d01b      	beq.n	8002f62 <TIM_Base_SetConfig+0x9a>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a2e      	ldr	r2, [pc, #184]	; (8002fe8 <TIM_Base_SetConfig+0x120>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d017      	beq.n	8002f62 <TIM_Base_SetConfig+0x9a>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a2d      	ldr	r2, [pc, #180]	; (8002fec <TIM_Base_SetConfig+0x124>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d013      	beq.n	8002f62 <TIM_Base_SetConfig+0x9a>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a2c      	ldr	r2, [pc, #176]	; (8002ff0 <TIM_Base_SetConfig+0x128>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d00f      	beq.n	8002f62 <TIM_Base_SetConfig+0x9a>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a2c      	ldr	r2, [pc, #176]	; (8002ff8 <TIM_Base_SetConfig+0x130>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d00b      	beq.n	8002f62 <TIM_Base_SetConfig+0x9a>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a2b      	ldr	r2, [pc, #172]	; (8002ffc <TIM_Base_SetConfig+0x134>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d007      	beq.n	8002f62 <TIM_Base_SetConfig+0x9a>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a2a      	ldr	r2, [pc, #168]	; (8003000 <TIM_Base_SetConfig+0x138>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d003      	beq.n	8002f62 <TIM_Base_SetConfig+0x9a>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a25      	ldr	r2, [pc, #148]	; (8002ff4 <TIM_Base_SetConfig+0x12c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d108      	bne.n	8002f74 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a12      	ldr	r2, [pc, #72]	; (8002fe4 <TIM_Base_SetConfig+0x11c>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d013      	beq.n	8002fc8 <TIM_Base_SetConfig+0x100>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a13      	ldr	r2, [pc, #76]	; (8002ff0 <TIM_Base_SetConfig+0x128>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d00f      	beq.n	8002fc8 <TIM_Base_SetConfig+0x100>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a13      	ldr	r2, [pc, #76]	; (8002ff8 <TIM_Base_SetConfig+0x130>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d00b      	beq.n	8002fc8 <TIM_Base_SetConfig+0x100>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a12      	ldr	r2, [pc, #72]	; (8002ffc <TIM_Base_SetConfig+0x134>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d007      	beq.n	8002fc8 <TIM_Base_SetConfig+0x100>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a11      	ldr	r2, [pc, #68]	; (8003000 <TIM_Base_SetConfig+0x138>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d003      	beq.n	8002fc8 <TIM_Base_SetConfig+0x100>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a0c      	ldr	r2, [pc, #48]	; (8002ff4 <TIM_Base_SetConfig+0x12c>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d103      	bne.n	8002fd0 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	615a      	str	r2, [r3, #20]
}
 8002fd6:	bf00      	nop
 8002fd8:	3714      	adds	r7, #20
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	40012c00 	.word	0x40012c00
 8002fe8:	40000400 	.word	0x40000400
 8002fec:	40000800 	.word	0x40000800
 8002ff0:	40013400 	.word	0x40013400
 8002ff4:	40015000 	.word	0x40015000
 8002ff8:	40014000 	.word	0x40014000
 8002ffc:	40014400 	.word	0x40014400
 8003000:	40014800 	.word	0x40014800

08003004 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003004:	b480      	push	{r7}
 8003006:	b087      	sub	sp, #28
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6a1b      	ldr	r3, [r3, #32]
 8003014:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	f023 0201 	bic.w	r2, r3, #1
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800302e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	011b      	lsls	r3, r3, #4
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	4313      	orrs	r3, r2
 8003038:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f023 030a 	bic.w	r3, r3, #10
 8003040:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	4313      	orrs	r3, r2
 8003048:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	621a      	str	r2, [r3, #32]
}
 8003056:	bf00      	nop
 8003058:	371c      	adds	r7, #28
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003062:	b480      	push	{r7}
 8003064:	b087      	sub	sp, #28
 8003066:	af00      	add	r7, sp, #0
 8003068:	60f8      	str	r0, [r7, #12]
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6a1b      	ldr	r3, [r3, #32]
 8003072:	f023 0210 	bic.w	r2, r3, #16
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6a1b      	ldr	r3, [r3, #32]
 8003084:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800308c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	031b      	lsls	r3, r3, #12
 8003092:	697a      	ldr	r2, [r7, #20]
 8003094:	4313      	orrs	r3, r2
 8003096:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800309e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	621a      	str	r2, [r3, #32]
}
 80030b6:	bf00      	nop
 80030b8:	371c      	adds	r7, #28
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr

080030c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030c2:	b480      	push	{r7}
 80030c4:	b085      	sub	sp, #20
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
 80030ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	4313      	orrs	r3, r2
 80030e0:	f043 0307 	orr.w	r3, r3, #7
 80030e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	609a      	str	r2, [r3, #8]
}
 80030ec:	bf00      	nop
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b087      	sub	sp, #28
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
 8003104:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003112:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	021a      	lsls	r2, r3, #8
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	431a      	orrs	r2, r3
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	4313      	orrs	r3, r2
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	4313      	orrs	r3, r2
 8003124:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	697a      	ldr	r2, [r7, #20]
 800312a:	609a      	str	r2, [r3, #8]
}
 800312c:	bf00      	nop
 800312e:	371c      	adds	r7, #28
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003148:	2b01      	cmp	r3, #1
 800314a:	d101      	bne.n	8003150 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800314c:	2302      	movs	r3, #2
 800314e:	e06d      	b.n	800322c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2202      	movs	r2, #2
 800315c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a30      	ldr	r2, [pc, #192]	; (8003238 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d009      	beq.n	800318e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a2f      	ldr	r2, [pc, #188]	; (800323c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d004      	beq.n	800318e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a2d      	ldr	r2, [pc, #180]	; (8003240 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d108      	bne.n	80031a0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003194:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	4313      	orrs	r3, r2
 800319e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	68fa      	ldr	r2, [r7, #12]
 80031b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a1e      	ldr	r2, [pc, #120]	; (8003238 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d01d      	beq.n	8003200 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031cc:	d018      	beq.n	8003200 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a1c      	ldr	r2, [pc, #112]	; (8003244 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d013      	beq.n	8003200 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a1a      	ldr	r2, [pc, #104]	; (8003248 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d00e      	beq.n	8003200 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a15      	ldr	r2, [pc, #84]	; (800323c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d009      	beq.n	8003200 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a16      	ldr	r2, [pc, #88]	; (800324c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d004      	beq.n	8003200 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a11      	ldr	r2, [pc, #68]	; (8003240 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d10c      	bne.n	800321a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003206:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	4313      	orrs	r3, r2
 8003210:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3714      	adds	r7, #20
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr
 8003238:	40012c00 	.word	0x40012c00
 800323c:	40013400 	.word	0x40013400
 8003240:	40015000 	.word	0x40015000
 8003244:	40000400 	.word	0x40000400
 8003248:	40000800 	.word	0x40000800
 800324c:	40014000 	.word	0x40014000

08003250 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800326c:	bf00      	nop
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e040      	b.n	8003320 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d106      	bne.n	80032b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f7fd fbac 	bl	8000a0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2224      	movs	r2, #36	; 0x24
 80032b8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f022 0201 	bic.w	r2, r2, #1
 80032c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 fabc 	bl	8003848 <UART_SetConfig>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d101      	bne.n	80032da <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e022      	b.n	8003320 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d002      	beq.n	80032e8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 fcca 	bl	8003c7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	685a      	ldr	r2, [r3, #4]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689a      	ldr	r2, [r3, #8]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003306:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f042 0201 	orr.w	r2, r2, #1
 8003316:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 fd51 	bl	8003dc0 <UART_CheckIdleState>
 800331e:	4603      	mov	r3, r0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3708      	adds	r7, #8
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b08a      	sub	sp, #40	; 0x28
 800332c:	af02      	add	r7, sp, #8
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	603b      	str	r3, [r7, #0]
 8003334:	4613      	mov	r3, r2
 8003336:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800333c:	2b20      	cmp	r3, #32
 800333e:	f040 8081 	bne.w	8003444 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <HAL_UART_Transmit+0x26>
 8003348:	88fb      	ldrh	r3, [r7, #6]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e079      	b.n	8003446 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003358:	2b01      	cmp	r3, #1
 800335a:	d101      	bne.n	8003360 <HAL_UART_Transmit+0x38>
 800335c:	2302      	movs	r3, #2
 800335e:	e072      	b.n	8003446 <HAL_UART_Transmit+0x11e>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2200      	movs	r2, #0
 800336c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2221      	movs	r2, #33	; 0x21
 8003372:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003374:	f7fd fcae 	bl	8000cd4 <HAL_GetTick>
 8003378:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	88fa      	ldrh	r2, [r7, #6]
 800337e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	88fa      	ldrh	r2, [r7, #6]
 8003386:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003392:	d108      	bne.n	80033a6 <HAL_UART_Transmit+0x7e>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d104      	bne.n	80033a6 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 800339c:	2300      	movs	r3, #0
 800339e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	61bb      	str	r3, [r7, #24]
 80033a4:	e003      	b.n	80033ae <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033aa:	2300      	movs	r3, #0
 80033ac:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033ae:	e02d      	b.n	800340c <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	9300      	str	r3, [sp, #0]
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	2200      	movs	r2, #0
 80033b8:	2180      	movs	r1, #128	; 0x80
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f000 fd45 	bl	8003e4a <UART_WaitOnFlagUntilTimeout>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e03d      	b.n	8003446 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d10b      	bne.n	80033e8 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	881a      	ldrh	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033dc:	b292      	uxth	r2, r2
 80033de:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	3302      	adds	r3, #2
 80033e4:	61bb      	str	r3, [r7, #24]
 80033e6:	e008      	b.n	80033fa <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	781a      	ldrb	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	b292      	uxth	r2, r2
 80033f2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	3301      	adds	r3, #1
 80033f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003400:	b29b      	uxth	r3, r3
 8003402:	3b01      	subs	r3, #1
 8003404:	b29a      	uxth	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003412:	b29b      	uxth	r3, r3
 8003414:	2b00      	cmp	r3, #0
 8003416:	d1cb      	bne.n	80033b0 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	2200      	movs	r2, #0
 8003420:	2140      	movs	r1, #64	; 0x40
 8003422:	68f8      	ldr	r0, [r7, #12]
 8003424:	f000 fd11 	bl	8003e4a <UART_WaitOnFlagUntilTimeout>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d001      	beq.n	8003432 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e009      	b.n	8003446 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2220      	movs	r2, #32
 8003436:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8003440:	2300      	movs	r3, #0
 8003442:	e000      	b.n	8003446 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003444:	2302      	movs	r3, #2
  }
}
 8003446:	4618      	mov	r0, r3
 8003448:	3720      	adds	r7, #32
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
	...

08003450 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003450:	b480      	push	{r7}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	4613      	mov	r3, r2
 800345c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003462:	2b20      	cmp	r3, #32
 8003464:	f040 808a 	bne.w	800357c <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d002      	beq.n	8003474 <HAL_UART_Receive_IT+0x24>
 800346e:	88fb      	ldrh	r3, [r7, #6]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d101      	bne.n	8003478 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e082      	b.n	800357e <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800347e:	2b01      	cmp	r3, #1
 8003480:	d101      	bne.n	8003486 <HAL_UART_Receive_IT+0x36>
 8003482:	2302      	movs	r3, #2
 8003484:	e07b      	b.n	800357e <HAL_UART_Receive_IT+0x12e>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2201      	movs	r2, #1
 800348a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	68ba      	ldr	r2, [r7, #8]
 8003492:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	88fa      	ldrh	r2, [r7, #6]
 8003498:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	88fa      	ldrh	r2, [r7, #6]
 80034a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034b2:	d10e      	bne.n	80034d2 <HAL_UART_Receive_IT+0x82>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	691b      	ldr	r3, [r3, #16]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d105      	bne.n	80034c8 <HAL_UART_Receive_IT+0x78>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f240 12ff 	movw	r2, #511	; 0x1ff
 80034c2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80034c6:	e02d      	b.n	8003524 <HAL_UART_Receive_IT+0xd4>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	22ff      	movs	r2, #255	; 0xff
 80034cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80034d0:	e028      	b.n	8003524 <HAL_UART_Receive_IT+0xd4>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10d      	bne.n	80034f6 <HAL_UART_Receive_IT+0xa6>
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	691b      	ldr	r3, [r3, #16]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d104      	bne.n	80034ec <HAL_UART_Receive_IT+0x9c>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	22ff      	movs	r2, #255	; 0xff
 80034e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80034ea:	e01b      	b.n	8003524 <HAL_UART_Receive_IT+0xd4>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	227f      	movs	r2, #127	; 0x7f
 80034f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80034f4:	e016      	b.n	8003524 <HAL_UART_Receive_IT+0xd4>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80034fe:	d10d      	bne.n	800351c <HAL_UART_Receive_IT+0xcc>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d104      	bne.n	8003512 <HAL_UART_Receive_IT+0xc2>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	227f      	movs	r2, #127	; 0x7f
 800350c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003510:	e008      	b.n	8003524 <HAL_UART_Receive_IT+0xd4>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	223f      	movs	r2, #63	; 0x3f
 8003516:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800351a:	e003      	b.n	8003524 <HAL_UART_Receive_IT+0xd4>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2222      	movs	r2, #34	; 0x22
 800352e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689a      	ldr	r2, [r3, #8]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f042 0201 	orr.w	r2, r2, #1
 800353e:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003548:	d107      	bne.n	800355a <HAL_UART_Receive_IT+0x10a>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d103      	bne.n	800355a <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	4a0d      	ldr	r2, [pc, #52]	; (800358c <HAL_UART_Receive_IT+0x13c>)
 8003556:	661a      	str	r2, [r3, #96]	; 0x60
 8003558:	e002      	b.n	8003560 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	4a0c      	ldr	r2, [pc, #48]	; (8003590 <HAL_UART_Receive_IT+0x140>)
 800355e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8003576:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003578:	2300      	movs	r3, #0
 800357a:	e000      	b.n	800357e <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 800357c:	2302      	movs	r3, #2
  }
}
 800357e:	4618      	mov	r0, r3
 8003580:	3714      	adds	r7, #20
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	08004085 	.word	0x08004085
 8003590:	08003fdf 	.word	0x08003fdf

08003594 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b088      	sub	sp, #32
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80035b4:	69fa      	ldr	r2, [r7, #28]
 80035b6:	f640 030f 	movw	r3, #2063	; 0x80f
 80035ba:	4013      	ands	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d113      	bne.n	80035ec <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f003 0320 	and.w	r3, r3, #32
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00e      	beq.n	80035ec <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	f003 0320 	and.w	r3, r3, #32
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d009      	beq.n	80035ec <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035dc:	2b00      	cmp	r3, #0
 80035de:	f000 8114 	beq.w	800380a <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	4798      	blx	r3
      }
      return;
 80035ea:	e10e      	b.n	800380a <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 80d6 	beq.w	80037a0 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d105      	bne.n	800360a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003604:	2b00      	cmp	r3, #0
 8003606:	f000 80cb 	beq.w	80037a0 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00e      	beq.n	8003632 <HAL_UART_IRQHandler+0x9e>
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800361a:	2b00      	cmp	r3, #0
 800361c:	d009      	beq.n	8003632 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2201      	movs	r2, #1
 8003624:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800362a:	f043 0201 	orr.w	r2, r3, #1
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00e      	beq.n	800365a <HAL_UART_IRQHandler+0xc6>
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b00      	cmp	r3, #0
 8003644:	d009      	beq.n	800365a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2202      	movs	r2, #2
 800364c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003652:	f043 0204 	orr.w	r2, r3, #4
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	f003 0304 	and.w	r3, r3, #4
 8003660:	2b00      	cmp	r3, #0
 8003662:	d00e      	beq.n	8003682 <HAL_UART_IRQHandler+0xee>
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b00      	cmp	r3, #0
 800366c:	d009      	beq.n	8003682 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2204      	movs	r2, #4
 8003674:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800367a:	f043 0202 	orr.w	r2, r3, #2
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	f003 0308 	and.w	r3, r3, #8
 8003688:	2b00      	cmp	r3, #0
 800368a:	d013      	beq.n	80036b4 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	f003 0320 	and.w	r3, r3, #32
 8003692:	2b00      	cmp	r3, #0
 8003694:	d104      	bne.n	80036a0 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800369c:	2b00      	cmp	r3, #0
 800369e:	d009      	beq.n	80036b4 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2208      	movs	r2, #8
 80036a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036ac:	f043 0208 	orr.w	r2, r3, #8
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d00f      	beq.n	80036de <HAL_UART_IRQHandler+0x14a>
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d00a      	beq.n	80036de <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036d6:	f043 0220 	orr.w	r2, r3, #32
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	f000 8093 	beq.w	800380e <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	f003 0320 	and.w	r3, r3, #32
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00c      	beq.n	800370c <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	f003 0320 	and.w	r3, r3, #32
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d007      	beq.n	800370c <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003710:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800371c:	2b40      	cmp	r3, #64	; 0x40
 800371e:	d004      	beq.n	800372a <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003726:	2b00      	cmp	r3, #0
 8003728:	d031      	beq.n	800378e <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f000 fc08 	bl	8003f40 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800373a:	2b40      	cmp	r3, #64	; 0x40
 800373c:	d123      	bne.n	8003786 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800374c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003752:	2b00      	cmp	r3, #0
 8003754:	d013      	beq.n	800377e <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800375a:	4a30      	ldr	r2, [pc, #192]	; (800381c <HAL_UART_IRQHandler+0x288>)
 800375c:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003762:	4618      	mov	r0, r3
 8003764:	f7fd fbf5 	bl	8000f52 <HAL_DMA_Abort_IT>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d016      	beq.n	800379c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003778:	4610      	mov	r0, r2
 800377a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800377c:	e00e      	b.n	800379c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f858 	bl	8003834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003784:	e00a      	b.n	800379c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 f854 	bl	8003834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800378c:	e006      	b.n	800379c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 f850 	bl	8003834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800379a:	e038      	b.n	800380e <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800379c:	bf00      	nop
    return;
 800379e:	e036      	b.n	800380e <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00d      	beq.n	80037c6 <HAL_UART_IRQHandler+0x232>
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d008      	beq.n	80037c6 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80037bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 fcb3 	bl	800412a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80037c4:	e026      	b.n	8003814 <HAL_UART_IRQHandler+0x280>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d00d      	beq.n	80037ec <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d008      	beq.n	80037ec <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d017      	beq.n	8003812 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	4798      	blx	r3
    }
    return;
 80037ea:	e012      	b.n	8003812 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00e      	beq.n	8003814 <HAL_UART_IRQHandler+0x280>
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d009      	beq.n	8003814 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f000 fbd3 	bl	8003fac <UART_EndTransmit_IT>
    return;
 8003806:	bf00      	nop
 8003808:	e004      	b.n	8003814 <HAL_UART_IRQHandler+0x280>
      return;
 800380a:	bf00      	nop
 800380c:	e002      	b.n	8003814 <HAL_UART_IRQHandler+0x280>
    return;
 800380e:	bf00      	nop
 8003810:	e000      	b.n	8003814 <HAL_UART_IRQHandler+0x280>
    return;
 8003812:	bf00      	nop
  }

}
 8003814:	3720      	adds	r7, #32
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	08003f81 	.word	0x08003f81

08003820 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800383c:	bf00      	nop
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b088      	sub	sp, #32
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003850:	2300      	movs	r3, #0
 8003852:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003854:	2300      	movs	r3, #0
 8003856:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	431a      	orrs	r2, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	431a      	orrs	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	69db      	ldr	r3, [r3, #28]
 800386c:	4313      	orrs	r3, r2
 800386e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	4bac      	ldr	r3, [pc, #688]	; (8003b28 <UART_SetConfig+0x2e0>)
 8003878:	4013      	ands	r3, r2
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6812      	ldr	r2, [r2, #0]
 800387e:	6939      	ldr	r1, [r7, #16]
 8003880:	430b      	orrs	r3, r1
 8003882:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	68da      	ldr	r2, [r3, #12]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	430a      	orrs	r2, r1
 8003898:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a9a      	ldr	r2, [pc, #616]	; (8003b2c <UART_SetConfig+0x2e4>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d121      	bne.n	800390c <UART_SetConfig+0xc4>
 80038c8:	4b99      	ldr	r3, [pc, #612]	; (8003b30 <UART_SetConfig+0x2e8>)
 80038ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038cc:	f003 0303 	and.w	r3, r3, #3
 80038d0:	2b03      	cmp	r3, #3
 80038d2:	d817      	bhi.n	8003904 <UART_SetConfig+0xbc>
 80038d4:	a201      	add	r2, pc, #4	; (adr r2, 80038dc <UART_SetConfig+0x94>)
 80038d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038da:	bf00      	nop
 80038dc:	080038ed 	.word	0x080038ed
 80038e0:	080038f9 	.word	0x080038f9
 80038e4:	080038ff 	.word	0x080038ff
 80038e8:	080038f3 	.word	0x080038f3
 80038ec:	2301      	movs	r3, #1
 80038ee:	77fb      	strb	r3, [r7, #31]
 80038f0:	e0b2      	b.n	8003a58 <UART_SetConfig+0x210>
 80038f2:	2302      	movs	r3, #2
 80038f4:	77fb      	strb	r3, [r7, #31]
 80038f6:	e0af      	b.n	8003a58 <UART_SetConfig+0x210>
 80038f8:	2304      	movs	r3, #4
 80038fa:	77fb      	strb	r3, [r7, #31]
 80038fc:	e0ac      	b.n	8003a58 <UART_SetConfig+0x210>
 80038fe:	2308      	movs	r3, #8
 8003900:	77fb      	strb	r3, [r7, #31]
 8003902:	e0a9      	b.n	8003a58 <UART_SetConfig+0x210>
 8003904:	2310      	movs	r3, #16
 8003906:	77fb      	strb	r3, [r7, #31]
 8003908:	bf00      	nop
 800390a:	e0a5      	b.n	8003a58 <UART_SetConfig+0x210>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a88      	ldr	r2, [pc, #544]	; (8003b34 <UART_SetConfig+0x2ec>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d123      	bne.n	800395e <UART_SetConfig+0x116>
 8003916:	4b86      	ldr	r3, [pc, #536]	; (8003b30 <UART_SetConfig+0x2e8>)
 8003918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800391e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003922:	d012      	beq.n	800394a <UART_SetConfig+0x102>
 8003924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003928:	d802      	bhi.n	8003930 <UART_SetConfig+0xe8>
 800392a:	2b00      	cmp	r3, #0
 800392c:	d007      	beq.n	800393e <UART_SetConfig+0xf6>
 800392e:	e012      	b.n	8003956 <UART_SetConfig+0x10e>
 8003930:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003934:	d00c      	beq.n	8003950 <UART_SetConfig+0x108>
 8003936:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800393a:	d003      	beq.n	8003944 <UART_SetConfig+0xfc>
 800393c:	e00b      	b.n	8003956 <UART_SetConfig+0x10e>
 800393e:	2300      	movs	r3, #0
 8003940:	77fb      	strb	r3, [r7, #31]
 8003942:	e089      	b.n	8003a58 <UART_SetConfig+0x210>
 8003944:	2302      	movs	r3, #2
 8003946:	77fb      	strb	r3, [r7, #31]
 8003948:	e086      	b.n	8003a58 <UART_SetConfig+0x210>
 800394a:	2304      	movs	r3, #4
 800394c:	77fb      	strb	r3, [r7, #31]
 800394e:	e083      	b.n	8003a58 <UART_SetConfig+0x210>
 8003950:	2308      	movs	r3, #8
 8003952:	77fb      	strb	r3, [r7, #31]
 8003954:	e080      	b.n	8003a58 <UART_SetConfig+0x210>
 8003956:	2310      	movs	r3, #16
 8003958:	77fb      	strb	r3, [r7, #31]
 800395a:	bf00      	nop
 800395c:	e07c      	b.n	8003a58 <UART_SetConfig+0x210>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a75      	ldr	r2, [pc, #468]	; (8003b38 <UART_SetConfig+0x2f0>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d123      	bne.n	80039b0 <UART_SetConfig+0x168>
 8003968:	4b71      	ldr	r3, [pc, #452]	; (8003b30 <UART_SetConfig+0x2e8>)
 800396a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003970:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003974:	d012      	beq.n	800399c <UART_SetConfig+0x154>
 8003976:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800397a:	d802      	bhi.n	8003982 <UART_SetConfig+0x13a>
 800397c:	2b00      	cmp	r3, #0
 800397e:	d007      	beq.n	8003990 <UART_SetConfig+0x148>
 8003980:	e012      	b.n	80039a8 <UART_SetConfig+0x160>
 8003982:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003986:	d00c      	beq.n	80039a2 <UART_SetConfig+0x15a>
 8003988:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800398c:	d003      	beq.n	8003996 <UART_SetConfig+0x14e>
 800398e:	e00b      	b.n	80039a8 <UART_SetConfig+0x160>
 8003990:	2300      	movs	r3, #0
 8003992:	77fb      	strb	r3, [r7, #31]
 8003994:	e060      	b.n	8003a58 <UART_SetConfig+0x210>
 8003996:	2302      	movs	r3, #2
 8003998:	77fb      	strb	r3, [r7, #31]
 800399a:	e05d      	b.n	8003a58 <UART_SetConfig+0x210>
 800399c:	2304      	movs	r3, #4
 800399e:	77fb      	strb	r3, [r7, #31]
 80039a0:	e05a      	b.n	8003a58 <UART_SetConfig+0x210>
 80039a2:	2308      	movs	r3, #8
 80039a4:	77fb      	strb	r3, [r7, #31]
 80039a6:	e057      	b.n	8003a58 <UART_SetConfig+0x210>
 80039a8:	2310      	movs	r3, #16
 80039aa:	77fb      	strb	r3, [r7, #31]
 80039ac:	bf00      	nop
 80039ae:	e053      	b.n	8003a58 <UART_SetConfig+0x210>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a61      	ldr	r2, [pc, #388]	; (8003b3c <UART_SetConfig+0x2f4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d123      	bne.n	8003a02 <UART_SetConfig+0x1ba>
 80039ba:	4b5d      	ldr	r3, [pc, #372]	; (8003b30 <UART_SetConfig+0x2e8>)
 80039bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039be:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80039c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039c6:	d012      	beq.n	80039ee <UART_SetConfig+0x1a6>
 80039c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039cc:	d802      	bhi.n	80039d4 <UART_SetConfig+0x18c>
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d007      	beq.n	80039e2 <UART_SetConfig+0x19a>
 80039d2:	e012      	b.n	80039fa <UART_SetConfig+0x1b2>
 80039d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80039d8:	d00c      	beq.n	80039f4 <UART_SetConfig+0x1ac>
 80039da:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80039de:	d003      	beq.n	80039e8 <UART_SetConfig+0x1a0>
 80039e0:	e00b      	b.n	80039fa <UART_SetConfig+0x1b2>
 80039e2:	2300      	movs	r3, #0
 80039e4:	77fb      	strb	r3, [r7, #31]
 80039e6:	e037      	b.n	8003a58 <UART_SetConfig+0x210>
 80039e8:	2302      	movs	r3, #2
 80039ea:	77fb      	strb	r3, [r7, #31]
 80039ec:	e034      	b.n	8003a58 <UART_SetConfig+0x210>
 80039ee:	2304      	movs	r3, #4
 80039f0:	77fb      	strb	r3, [r7, #31]
 80039f2:	e031      	b.n	8003a58 <UART_SetConfig+0x210>
 80039f4:	2308      	movs	r3, #8
 80039f6:	77fb      	strb	r3, [r7, #31]
 80039f8:	e02e      	b.n	8003a58 <UART_SetConfig+0x210>
 80039fa:	2310      	movs	r3, #16
 80039fc:	77fb      	strb	r3, [r7, #31]
 80039fe:	bf00      	nop
 8003a00:	e02a      	b.n	8003a58 <UART_SetConfig+0x210>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a4e      	ldr	r2, [pc, #312]	; (8003b40 <UART_SetConfig+0x2f8>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d123      	bne.n	8003a54 <UART_SetConfig+0x20c>
 8003a0c:	4b48      	ldr	r3, [pc, #288]	; (8003b30 <UART_SetConfig+0x2e8>)
 8003a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a10:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003a14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a18:	d012      	beq.n	8003a40 <UART_SetConfig+0x1f8>
 8003a1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a1e:	d802      	bhi.n	8003a26 <UART_SetConfig+0x1de>
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d007      	beq.n	8003a34 <UART_SetConfig+0x1ec>
 8003a24:	e012      	b.n	8003a4c <UART_SetConfig+0x204>
 8003a26:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a2a:	d00c      	beq.n	8003a46 <UART_SetConfig+0x1fe>
 8003a2c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003a30:	d003      	beq.n	8003a3a <UART_SetConfig+0x1f2>
 8003a32:	e00b      	b.n	8003a4c <UART_SetConfig+0x204>
 8003a34:	2300      	movs	r3, #0
 8003a36:	77fb      	strb	r3, [r7, #31]
 8003a38:	e00e      	b.n	8003a58 <UART_SetConfig+0x210>
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	77fb      	strb	r3, [r7, #31]
 8003a3e:	e00b      	b.n	8003a58 <UART_SetConfig+0x210>
 8003a40:	2304      	movs	r3, #4
 8003a42:	77fb      	strb	r3, [r7, #31]
 8003a44:	e008      	b.n	8003a58 <UART_SetConfig+0x210>
 8003a46:	2308      	movs	r3, #8
 8003a48:	77fb      	strb	r3, [r7, #31]
 8003a4a:	e005      	b.n	8003a58 <UART_SetConfig+0x210>
 8003a4c:	2310      	movs	r3, #16
 8003a4e:	77fb      	strb	r3, [r7, #31]
 8003a50:	bf00      	nop
 8003a52:	e001      	b.n	8003a58 <UART_SetConfig+0x210>
 8003a54:	2310      	movs	r3, #16
 8003a56:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	69db      	ldr	r3, [r3, #28]
 8003a5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a60:	f040 8090 	bne.w	8003b84 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8003a64:	7ffb      	ldrb	r3, [r7, #31]
 8003a66:	2b08      	cmp	r3, #8
 8003a68:	d86c      	bhi.n	8003b44 <UART_SetConfig+0x2fc>
 8003a6a:	a201      	add	r2, pc, #4	; (adr r2, 8003a70 <UART_SetConfig+0x228>)
 8003a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a70:	08003a95 	.word	0x08003a95
 8003a74:	08003ab5 	.word	0x08003ab5
 8003a78:	08003ad5 	.word	0x08003ad5
 8003a7c:	08003b45 	.word	0x08003b45
 8003a80:	08003af1 	.word	0x08003af1
 8003a84:	08003b45 	.word	0x08003b45
 8003a88:	08003b45 	.word	0x08003b45
 8003a8c:	08003b45 	.word	0x08003b45
 8003a90:	08003b11 	.word	0x08003b11
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a94:	f7fe fd60 	bl	8002558 <HAL_RCC_GetPCLK1Freq>
 8003a98:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	005a      	lsls	r2, r3, #1
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	085b      	lsrs	r3, r3, #1
 8003aa4:	441a      	add	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	61bb      	str	r3, [r7, #24]
        break;
 8003ab2:	e04a      	b.n	8003b4a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ab4:	f7fe fd72 	bl	800259c <HAL_RCC_GetPCLK2Freq>
 8003ab8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	005a      	lsls	r2, r3, #1
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	085b      	lsrs	r3, r3, #1
 8003ac4:	441a      	add	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	61bb      	str	r3, [r7, #24]
        break;
 8003ad2:	e03a      	b.n	8003b4a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	085b      	lsrs	r3, r3, #1
 8003ada:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003ade:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	6852      	ldr	r2, [r2, #4]
 8003ae6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	61bb      	str	r3, [r7, #24]
        break;
 8003aee:	e02c      	b.n	8003b4a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003af0:	f7fe fcbc 	bl	800246c <HAL_RCC_GetSysClockFreq>
 8003af4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	005a      	lsls	r2, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	085b      	lsrs	r3, r3, #1
 8003b00:	441a      	add	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	61bb      	str	r3, [r7, #24]
        break;
 8003b0e:	e01c      	b.n	8003b4a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	085b      	lsrs	r3, r3, #1
 8003b16:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	61bb      	str	r3, [r7, #24]
        break;
 8003b26:	e010      	b.n	8003b4a <UART_SetConfig+0x302>
 8003b28:	efff69f3 	.word	0xefff69f3
 8003b2c:	40013800 	.word	0x40013800
 8003b30:	40021000 	.word	0x40021000
 8003b34:	40004400 	.word	0x40004400
 8003b38:	40004800 	.word	0x40004800
 8003b3c:	40004c00 	.word	0x40004c00
 8003b40:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	75fb      	strb	r3, [r7, #23]
        break;
 8003b48:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	2b0f      	cmp	r3, #15
 8003b4e:	d916      	bls.n	8003b7e <UART_SetConfig+0x336>
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b56:	d212      	bcs.n	8003b7e <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	f023 030f 	bic.w	r3, r3, #15
 8003b60:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	085b      	lsrs	r3, r3, #1
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	f003 0307 	and.w	r3, r3, #7
 8003b6c:	b29a      	uxth	r2, r3
 8003b6e:	897b      	ldrh	r3, [r7, #10]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	897a      	ldrh	r2, [r7, #10]
 8003b7a:	60da      	str	r2, [r3, #12]
 8003b7c:	e072      	b.n	8003c64 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	75fb      	strb	r3, [r7, #23]
 8003b82:	e06f      	b.n	8003c64 <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 8003b84:	7ffb      	ldrb	r3, [r7, #31]
 8003b86:	2b08      	cmp	r3, #8
 8003b88:	d85b      	bhi.n	8003c42 <UART_SetConfig+0x3fa>
 8003b8a:	a201      	add	r2, pc, #4	; (adr r2, 8003b90 <UART_SetConfig+0x348>)
 8003b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b90:	08003bb5 	.word	0x08003bb5
 8003b94:	08003bd3 	.word	0x08003bd3
 8003b98:	08003bf1 	.word	0x08003bf1
 8003b9c:	08003c43 	.word	0x08003c43
 8003ba0:	08003c0d 	.word	0x08003c0d
 8003ba4:	08003c43 	.word	0x08003c43
 8003ba8:	08003c43 	.word	0x08003c43
 8003bac:	08003c43 	.word	0x08003c43
 8003bb0:	08003c2b 	.word	0x08003c2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bb4:	f7fe fcd0 	bl	8002558 <HAL_RCC_GetPCLK1Freq>
 8003bb8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	085a      	lsrs	r2, r3, #1
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	441a      	add	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	61bb      	str	r3, [r7, #24]
        break;
 8003bd0:	e03a      	b.n	8003c48 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003bd2:	f7fe fce3 	bl	800259c <HAL_RCC_GetPCLK2Freq>
 8003bd6:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	085a      	lsrs	r2, r3, #1
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	441a      	add	r2, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	61bb      	str	r3, [r7, #24]
        break;
 8003bee:	e02b      	b.n	8003c48 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	085b      	lsrs	r3, r3, #1
 8003bf6:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003bfa:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	6852      	ldr	r2, [r2, #4]
 8003c02:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	61bb      	str	r3, [r7, #24]
        break;
 8003c0a:	e01d      	b.n	8003c48 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c0c:	f7fe fc2e 	bl	800246c <HAL_RCC_GetSysClockFreq>
 8003c10:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	085a      	lsrs	r2, r3, #1
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	441a      	add	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	61bb      	str	r3, [r7, #24]
        break;
 8003c28:	e00e      	b.n	8003c48 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	085b      	lsrs	r3, r3, #1
 8003c30:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	61bb      	str	r3, [r7, #24]
        break;
 8003c40:	e002      	b.n	8003c48 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	75fb      	strb	r3, [r7, #23]
        break;
 8003c46:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	2b0f      	cmp	r3, #15
 8003c4c:	d908      	bls.n	8003c60 <UART_SetConfig+0x418>
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c54:	d204      	bcs.n	8003c60 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	60da      	str	r2, [r3, #12]
 8003c5e:	e001      	b.n	8003c64 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003c70:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3720      	adds	r7, #32
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop

08003c7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00a      	beq.n	8003ca6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00a      	beq.n	8003cc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ccc:	f003 0304 	and.w	r3, r3, #4
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d00a      	beq.n	8003cea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cee:	f003 0308 	and.w	r3, r3, #8
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00a      	beq.n	8003d0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d10:	f003 0310 	and.w	r3, r3, #16
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d00a      	beq.n	8003d2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d32:	f003 0320 	and.w	r3, r3, #32
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00a      	beq.n	8003d50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d01a      	beq.n	8003d92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d7a:	d10a      	bne.n	8003d92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00a      	beq.n	8003db4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	430a      	orrs	r2, r1
 8003db2:	605a      	str	r2, [r3, #4]
  }
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af02      	add	r7, sp, #8
 8003dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003dce:	f7fc ff81 	bl	8000cd4 <HAL_GetTick>
 8003dd2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0308 	and.w	r3, r3, #8
 8003dde:	2b08      	cmp	r3, #8
 8003de0:	d10e      	bne.n	8003e00 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003de2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003de6:	9300      	str	r3, [sp, #0]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 f82a 	bl	8003e4a <UART_WaitOnFlagUntilTimeout>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d001      	beq.n	8003e00 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e020      	b.n	8003e42 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0304 	and.w	r3, r3, #4
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	d10e      	bne.n	8003e2c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e0e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e12:	9300      	str	r3, [sp, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 f814 	bl	8003e4a <UART_WaitOnFlagUntilTimeout>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e00a      	b.n	8003e42 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2220      	movs	r2, #32
 8003e30:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2220      	movs	r2, #32
 8003e36:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3710      	adds	r7, #16
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	b084      	sub	sp, #16
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	60f8      	str	r0, [r7, #12]
 8003e52:	60b9      	str	r1, [r7, #8]
 8003e54:	603b      	str	r3, [r7, #0]
 8003e56:	4613      	mov	r3, r2
 8003e58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e5a:	e05d      	b.n	8003f18 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e62:	d059      	beq.n	8003f18 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e64:	f7fc ff36 	bl	8000cd4 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d302      	bcc.n	8003e7a <UART_WaitOnFlagUntilTimeout+0x30>
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d11b      	bne.n	8003eb2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003e88:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	689a      	ldr	r2, [r3, #8]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 0201 	bic.w	r2, r2, #1
 8003e98:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2220      	movs	r2, #32
 8003e9e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e042      	b.n	8003f38 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d02b      	beq.n	8003f18 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	69db      	ldr	r3, [r3, #28]
 8003ec6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003eca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ece:	d123      	bne.n	8003f18 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ed8:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003ee8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	689a      	ldr	r2, [r3, #8]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 0201 	bic.w	r2, r2, #1
 8003ef8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2220      	movs	r2, #32
 8003efe:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2220      	movs	r2, #32
 8003f04:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2220      	movs	r2, #32
 8003f0a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e00f      	b.n	8003f38 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	69da      	ldr	r2, [r3, #28]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	4013      	ands	r3, r2
 8003f22:	68ba      	ldr	r2, [r7, #8]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	bf0c      	ite	eq
 8003f28:	2301      	moveq	r3, #1
 8003f2a:	2300      	movne	r3, #0
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	461a      	mov	r2, r3
 8003f30:	79fb      	ldrb	r3, [r7, #7]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d092      	beq.n	8003e5c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003f56:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689a      	ldr	r2, [r3, #8]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 0201 	bic.w	r2, r2, #1
 8003f66:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2220      	movs	r2, #32
 8003f6c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	661a      	str	r2, [r3, #96]	; 0x60
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f7ff fc48 	bl	8003834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fa4:	bf00      	nop
 8003fa6:	3710      	adds	r7, #16
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fc2:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f7ff fc25 	bl	8003820 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fd6:	bf00      	nop
 8003fd8:	3708      	adds	r7, #8
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b084      	sub	sp, #16
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003fec:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ff2:	2b22      	cmp	r3, #34	; 0x22
 8003ff4:	d13a      	bne.n	800406c <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003ffc:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003ffe:	89bb      	ldrh	r3, [r7, #12]
 8004000:	b2d9      	uxtb	r1, r3
 8004002:	89fb      	ldrh	r3, [r7, #14]
 8004004:	b2da      	uxtb	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800400a:	400a      	ands	r2, r1
 800400c:	b2d2      	uxtb	r2, r2
 800400e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004020:	b29b      	uxth	r3, r3
 8004022:	3b01      	subs	r3, #1
 8004024:	b29a      	uxth	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004032:	b29b      	uxth	r3, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	d121      	bne.n	800407c <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004046:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689a      	ldr	r2, [r3, #8]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f022 0201 	bic.w	r2, r2, #1
 8004056:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2220      	movs	r2, #32
 800405c:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f7fc fd41 	bl	8000aec <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800406a:	e007      	b.n	800407c <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	699a      	ldr	r2, [r3, #24]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0208 	orr.w	r2, r2, #8
 800407a:	619a      	str	r2, [r3, #24]
}
 800407c:	bf00      	nop
 800407e:	3710      	adds	r7, #16
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004092:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004098:	2b22      	cmp	r3, #34	; 0x22
 800409a:	d13a      	bne.n	8004112 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80040a2:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040a8:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80040aa:	89ba      	ldrh	r2, [r7, #12]
 80040ac:	89fb      	ldrh	r3, [r7, #14]
 80040ae:	4013      	ands	r3, r2
 80040b0:	b29a      	uxth	r2, r3
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ba:	1c9a      	adds	r2, r3, #2
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	3b01      	subs	r3, #1
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040d8:	b29b      	uxth	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d121      	bne.n	8004122 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80040ec:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0201 	bic.w	r2, r2, #1
 80040fc:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2220      	movs	r2, #32
 8004102:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7fc fcee 	bl	8000aec <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004110:	e007      	b.n	8004122 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	699a      	ldr	r2, [r3, #24]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f042 0208 	orr.w	r2, r2, #8
 8004120:	619a      	str	r2, [r3, #24]
}
 8004122:	bf00      	nop
 8004124:	3710      	adds	r7, #16
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800412a:	b480      	push	{r7}
 800412c:	b083      	sub	sp, #12
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004132:	bf00      	nop
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
	...

08004140 <__errno>:
 8004140:	4b01      	ldr	r3, [pc, #4]	; (8004148 <__errno+0x8>)
 8004142:	6818      	ldr	r0, [r3, #0]
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	2000000c 	.word	0x2000000c

0800414c <__libc_init_array>:
 800414c:	b570      	push	{r4, r5, r6, lr}
 800414e:	4e0d      	ldr	r6, [pc, #52]	; (8004184 <__libc_init_array+0x38>)
 8004150:	4c0d      	ldr	r4, [pc, #52]	; (8004188 <__libc_init_array+0x3c>)
 8004152:	1ba4      	subs	r4, r4, r6
 8004154:	10a4      	asrs	r4, r4, #2
 8004156:	2500      	movs	r5, #0
 8004158:	42a5      	cmp	r5, r4
 800415a:	d109      	bne.n	8004170 <__libc_init_array+0x24>
 800415c:	4e0b      	ldr	r6, [pc, #44]	; (800418c <__libc_init_array+0x40>)
 800415e:	4c0c      	ldr	r4, [pc, #48]	; (8004190 <__libc_init_array+0x44>)
 8004160:	f000 ff68 	bl	8005034 <_init>
 8004164:	1ba4      	subs	r4, r4, r6
 8004166:	10a4      	asrs	r4, r4, #2
 8004168:	2500      	movs	r5, #0
 800416a:	42a5      	cmp	r5, r4
 800416c:	d105      	bne.n	800417a <__libc_init_array+0x2e>
 800416e:	bd70      	pop	{r4, r5, r6, pc}
 8004170:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004174:	4798      	blx	r3
 8004176:	3501      	adds	r5, #1
 8004178:	e7ee      	b.n	8004158 <__libc_init_array+0xc>
 800417a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800417e:	4798      	blx	r3
 8004180:	3501      	adds	r5, #1
 8004182:	e7f2      	b.n	800416a <__libc_init_array+0x1e>
 8004184:	08005154 	.word	0x08005154
 8004188:	08005154 	.word	0x08005154
 800418c:	08005154 	.word	0x08005154
 8004190:	08005158 	.word	0x08005158

08004194 <memset>:
 8004194:	4402      	add	r2, r0
 8004196:	4603      	mov	r3, r0
 8004198:	4293      	cmp	r3, r2
 800419a:	d100      	bne.n	800419e <memset+0xa>
 800419c:	4770      	bx	lr
 800419e:	f803 1b01 	strb.w	r1, [r3], #1
 80041a2:	e7f9      	b.n	8004198 <memset+0x4>

080041a4 <iprintf>:
 80041a4:	b40f      	push	{r0, r1, r2, r3}
 80041a6:	4b0a      	ldr	r3, [pc, #40]	; (80041d0 <iprintf+0x2c>)
 80041a8:	b513      	push	{r0, r1, r4, lr}
 80041aa:	681c      	ldr	r4, [r3, #0]
 80041ac:	b124      	cbz	r4, 80041b8 <iprintf+0x14>
 80041ae:	69a3      	ldr	r3, [r4, #24]
 80041b0:	b913      	cbnz	r3, 80041b8 <iprintf+0x14>
 80041b2:	4620      	mov	r0, r4
 80041b4:	f000 fa22 	bl	80045fc <__sinit>
 80041b8:	ab05      	add	r3, sp, #20
 80041ba:	9a04      	ldr	r2, [sp, #16]
 80041bc:	68a1      	ldr	r1, [r4, #8]
 80041be:	9301      	str	r3, [sp, #4]
 80041c0:	4620      	mov	r0, r4
 80041c2:	f000 fbdb 	bl	800497c <_vfiprintf_r>
 80041c6:	b002      	add	sp, #8
 80041c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041cc:	b004      	add	sp, #16
 80041ce:	4770      	bx	lr
 80041d0:	2000000c 	.word	0x2000000c

080041d4 <_puts_r>:
 80041d4:	b570      	push	{r4, r5, r6, lr}
 80041d6:	460e      	mov	r6, r1
 80041d8:	4605      	mov	r5, r0
 80041da:	b118      	cbz	r0, 80041e4 <_puts_r+0x10>
 80041dc:	6983      	ldr	r3, [r0, #24]
 80041de:	b90b      	cbnz	r3, 80041e4 <_puts_r+0x10>
 80041e0:	f000 fa0c 	bl	80045fc <__sinit>
 80041e4:	69ab      	ldr	r3, [r5, #24]
 80041e6:	68ac      	ldr	r4, [r5, #8]
 80041e8:	b913      	cbnz	r3, 80041f0 <_puts_r+0x1c>
 80041ea:	4628      	mov	r0, r5
 80041ec:	f000 fa06 	bl	80045fc <__sinit>
 80041f0:	4b23      	ldr	r3, [pc, #140]	; (8004280 <_puts_r+0xac>)
 80041f2:	429c      	cmp	r4, r3
 80041f4:	d117      	bne.n	8004226 <_puts_r+0x52>
 80041f6:	686c      	ldr	r4, [r5, #4]
 80041f8:	89a3      	ldrh	r3, [r4, #12]
 80041fa:	071b      	lsls	r3, r3, #28
 80041fc:	d51d      	bpl.n	800423a <_puts_r+0x66>
 80041fe:	6923      	ldr	r3, [r4, #16]
 8004200:	b1db      	cbz	r3, 800423a <_puts_r+0x66>
 8004202:	3e01      	subs	r6, #1
 8004204:	68a3      	ldr	r3, [r4, #8]
 8004206:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800420a:	3b01      	subs	r3, #1
 800420c:	60a3      	str	r3, [r4, #8]
 800420e:	b9e9      	cbnz	r1, 800424c <_puts_r+0x78>
 8004210:	2b00      	cmp	r3, #0
 8004212:	da2e      	bge.n	8004272 <_puts_r+0x9e>
 8004214:	4622      	mov	r2, r4
 8004216:	210a      	movs	r1, #10
 8004218:	4628      	mov	r0, r5
 800421a:	f000 f83f 	bl	800429c <__swbuf_r>
 800421e:	3001      	adds	r0, #1
 8004220:	d011      	beq.n	8004246 <_puts_r+0x72>
 8004222:	200a      	movs	r0, #10
 8004224:	e011      	b.n	800424a <_puts_r+0x76>
 8004226:	4b17      	ldr	r3, [pc, #92]	; (8004284 <_puts_r+0xb0>)
 8004228:	429c      	cmp	r4, r3
 800422a:	d101      	bne.n	8004230 <_puts_r+0x5c>
 800422c:	68ac      	ldr	r4, [r5, #8]
 800422e:	e7e3      	b.n	80041f8 <_puts_r+0x24>
 8004230:	4b15      	ldr	r3, [pc, #84]	; (8004288 <_puts_r+0xb4>)
 8004232:	429c      	cmp	r4, r3
 8004234:	bf08      	it	eq
 8004236:	68ec      	ldreq	r4, [r5, #12]
 8004238:	e7de      	b.n	80041f8 <_puts_r+0x24>
 800423a:	4621      	mov	r1, r4
 800423c:	4628      	mov	r0, r5
 800423e:	f000 f87f 	bl	8004340 <__swsetup_r>
 8004242:	2800      	cmp	r0, #0
 8004244:	d0dd      	beq.n	8004202 <_puts_r+0x2e>
 8004246:	f04f 30ff 	mov.w	r0, #4294967295
 800424a:	bd70      	pop	{r4, r5, r6, pc}
 800424c:	2b00      	cmp	r3, #0
 800424e:	da04      	bge.n	800425a <_puts_r+0x86>
 8004250:	69a2      	ldr	r2, [r4, #24]
 8004252:	429a      	cmp	r2, r3
 8004254:	dc06      	bgt.n	8004264 <_puts_r+0x90>
 8004256:	290a      	cmp	r1, #10
 8004258:	d004      	beq.n	8004264 <_puts_r+0x90>
 800425a:	6823      	ldr	r3, [r4, #0]
 800425c:	1c5a      	adds	r2, r3, #1
 800425e:	6022      	str	r2, [r4, #0]
 8004260:	7019      	strb	r1, [r3, #0]
 8004262:	e7cf      	b.n	8004204 <_puts_r+0x30>
 8004264:	4622      	mov	r2, r4
 8004266:	4628      	mov	r0, r5
 8004268:	f000 f818 	bl	800429c <__swbuf_r>
 800426c:	3001      	adds	r0, #1
 800426e:	d1c9      	bne.n	8004204 <_puts_r+0x30>
 8004270:	e7e9      	b.n	8004246 <_puts_r+0x72>
 8004272:	6823      	ldr	r3, [r4, #0]
 8004274:	200a      	movs	r0, #10
 8004276:	1c5a      	adds	r2, r3, #1
 8004278:	6022      	str	r2, [r4, #0]
 800427a:	7018      	strb	r0, [r3, #0]
 800427c:	e7e5      	b.n	800424a <_puts_r+0x76>
 800427e:	bf00      	nop
 8004280:	080050e0 	.word	0x080050e0
 8004284:	08005100 	.word	0x08005100
 8004288:	080050c0 	.word	0x080050c0

0800428c <puts>:
 800428c:	4b02      	ldr	r3, [pc, #8]	; (8004298 <puts+0xc>)
 800428e:	4601      	mov	r1, r0
 8004290:	6818      	ldr	r0, [r3, #0]
 8004292:	f7ff bf9f 	b.w	80041d4 <_puts_r>
 8004296:	bf00      	nop
 8004298:	2000000c 	.word	0x2000000c

0800429c <__swbuf_r>:
 800429c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800429e:	460e      	mov	r6, r1
 80042a0:	4614      	mov	r4, r2
 80042a2:	4605      	mov	r5, r0
 80042a4:	b118      	cbz	r0, 80042ae <__swbuf_r+0x12>
 80042a6:	6983      	ldr	r3, [r0, #24]
 80042a8:	b90b      	cbnz	r3, 80042ae <__swbuf_r+0x12>
 80042aa:	f000 f9a7 	bl	80045fc <__sinit>
 80042ae:	4b21      	ldr	r3, [pc, #132]	; (8004334 <__swbuf_r+0x98>)
 80042b0:	429c      	cmp	r4, r3
 80042b2:	d12a      	bne.n	800430a <__swbuf_r+0x6e>
 80042b4:	686c      	ldr	r4, [r5, #4]
 80042b6:	69a3      	ldr	r3, [r4, #24]
 80042b8:	60a3      	str	r3, [r4, #8]
 80042ba:	89a3      	ldrh	r3, [r4, #12]
 80042bc:	071a      	lsls	r2, r3, #28
 80042be:	d52e      	bpl.n	800431e <__swbuf_r+0x82>
 80042c0:	6923      	ldr	r3, [r4, #16]
 80042c2:	b363      	cbz	r3, 800431e <__swbuf_r+0x82>
 80042c4:	6923      	ldr	r3, [r4, #16]
 80042c6:	6820      	ldr	r0, [r4, #0]
 80042c8:	1ac0      	subs	r0, r0, r3
 80042ca:	6963      	ldr	r3, [r4, #20]
 80042cc:	b2f6      	uxtb	r6, r6
 80042ce:	4283      	cmp	r3, r0
 80042d0:	4637      	mov	r7, r6
 80042d2:	dc04      	bgt.n	80042de <__swbuf_r+0x42>
 80042d4:	4621      	mov	r1, r4
 80042d6:	4628      	mov	r0, r5
 80042d8:	f000 f926 	bl	8004528 <_fflush_r>
 80042dc:	bb28      	cbnz	r0, 800432a <__swbuf_r+0x8e>
 80042de:	68a3      	ldr	r3, [r4, #8]
 80042e0:	3b01      	subs	r3, #1
 80042e2:	60a3      	str	r3, [r4, #8]
 80042e4:	6823      	ldr	r3, [r4, #0]
 80042e6:	1c5a      	adds	r2, r3, #1
 80042e8:	6022      	str	r2, [r4, #0]
 80042ea:	701e      	strb	r6, [r3, #0]
 80042ec:	6963      	ldr	r3, [r4, #20]
 80042ee:	3001      	adds	r0, #1
 80042f0:	4283      	cmp	r3, r0
 80042f2:	d004      	beq.n	80042fe <__swbuf_r+0x62>
 80042f4:	89a3      	ldrh	r3, [r4, #12]
 80042f6:	07db      	lsls	r3, r3, #31
 80042f8:	d519      	bpl.n	800432e <__swbuf_r+0x92>
 80042fa:	2e0a      	cmp	r6, #10
 80042fc:	d117      	bne.n	800432e <__swbuf_r+0x92>
 80042fe:	4621      	mov	r1, r4
 8004300:	4628      	mov	r0, r5
 8004302:	f000 f911 	bl	8004528 <_fflush_r>
 8004306:	b190      	cbz	r0, 800432e <__swbuf_r+0x92>
 8004308:	e00f      	b.n	800432a <__swbuf_r+0x8e>
 800430a:	4b0b      	ldr	r3, [pc, #44]	; (8004338 <__swbuf_r+0x9c>)
 800430c:	429c      	cmp	r4, r3
 800430e:	d101      	bne.n	8004314 <__swbuf_r+0x78>
 8004310:	68ac      	ldr	r4, [r5, #8]
 8004312:	e7d0      	b.n	80042b6 <__swbuf_r+0x1a>
 8004314:	4b09      	ldr	r3, [pc, #36]	; (800433c <__swbuf_r+0xa0>)
 8004316:	429c      	cmp	r4, r3
 8004318:	bf08      	it	eq
 800431a:	68ec      	ldreq	r4, [r5, #12]
 800431c:	e7cb      	b.n	80042b6 <__swbuf_r+0x1a>
 800431e:	4621      	mov	r1, r4
 8004320:	4628      	mov	r0, r5
 8004322:	f000 f80d 	bl	8004340 <__swsetup_r>
 8004326:	2800      	cmp	r0, #0
 8004328:	d0cc      	beq.n	80042c4 <__swbuf_r+0x28>
 800432a:	f04f 37ff 	mov.w	r7, #4294967295
 800432e:	4638      	mov	r0, r7
 8004330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004332:	bf00      	nop
 8004334:	080050e0 	.word	0x080050e0
 8004338:	08005100 	.word	0x08005100
 800433c:	080050c0 	.word	0x080050c0

08004340 <__swsetup_r>:
 8004340:	4b32      	ldr	r3, [pc, #200]	; (800440c <__swsetup_r+0xcc>)
 8004342:	b570      	push	{r4, r5, r6, lr}
 8004344:	681d      	ldr	r5, [r3, #0]
 8004346:	4606      	mov	r6, r0
 8004348:	460c      	mov	r4, r1
 800434a:	b125      	cbz	r5, 8004356 <__swsetup_r+0x16>
 800434c:	69ab      	ldr	r3, [r5, #24]
 800434e:	b913      	cbnz	r3, 8004356 <__swsetup_r+0x16>
 8004350:	4628      	mov	r0, r5
 8004352:	f000 f953 	bl	80045fc <__sinit>
 8004356:	4b2e      	ldr	r3, [pc, #184]	; (8004410 <__swsetup_r+0xd0>)
 8004358:	429c      	cmp	r4, r3
 800435a:	d10f      	bne.n	800437c <__swsetup_r+0x3c>
 800435c:	686c      	ldr	r4, [r5, #4]
 800435e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004362:	b29a      	uxth	r2, r3
 8004364:	0715      	lsls	r5, r2, #28
 8004366:	d42c      	bmi.n	80043c2 <__swsetup_r+0x82>
 8004368:	06d0      	lsls	r0, r2, #27
 800436a:	d411      	bmi.n	8004390 <__swsetup_r+0x50>
 800436c:	2209      	movs	r2, #9
 800436e:	6032      	str	r2, [r6, #0]
 8004370:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004374:	81a3      	strh	r3, [r4, #12]
 8004376:	f04f 30ff 	mov.w	r0, #4294967295
 800437a:	e03e      	b.n	80043fa <__swsetup_r+0xba>
 800437c:	4b25      	ldr	r3, [pc, #148]	; (8004414 <__swsetup_r+0xd4>)
 800437e:	429c      	cmp	r4, r3
 8004380:	d101      	bne.n	8004386 <__swsetup_r+0x46>
 8004382:	68ac      	ldr	r4, [r5, #8]
 8004384:	e7eb      	b.n	800435e <__swsetup_r+0x1e>
 8004386:	4b24      	ldr	r3, [pc, #144]	; (8004418 <__swsetup_r+0xd8>)
 8004388:	429c      	cmp	r4, r3
 800438a:	bf08      	it	eq
 800438c:	68ec      	ldreq	r4, [r5, #12]
 800438e:	e7e6      	b.n	800435e <__swsetup_r+0x1e>
 8004390:	0751      	lsls	r1, r2, #29
 8004392:	d512      	bpl.n	80043ba <__swsetup_r+0x7a>
 8004394:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004396:	b141      	cbz	r1, 80043aa <__swsetup_r+0x6a>
 8004398:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800439c:	4299      	cmp	r1, r3
 800439e:	d002      	beq.n	80043a6 <__swsetup_r+0x66>
 80043a0:	4630      	mov	r0, r6
 80043a2:	f000 fa19 	bl	80047d8 <_free_r>
 80043a6:	2300      	movs	r3, #0
 80043a8:	6363      	str	r3, [r4, #52]	; 0x34
 80043aa:	89a3      	ldrh	r3, [r4, #12]
 80043ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80043b0:	81a3      	strh	r3, [r4, #12]
 80043b2:	2300      	movs	r3, #0
 80043b4:	6063      	str	r3, [r4, #4]
 80043b6:	6923      	ldr	r3, [r4, #16]
 80043b8:	6023      	str	r3, [r4, #0]
 80043ba:	89a3      	ldrh	r3, [r4, #12]
 80043bc:	f043 0308 	orr.w	r3, r3, #8
 80043c0:	81a3      	strh	r3, [r4, #12]
 80043c2:	6923      	ldr	r3, [r4, #16]
 80043c4:	b94b      	cbnz	r3, 80043da <__swsetup_r+0x9a>
 80043c6:	89a3      	ldrh	r3, [r4, #12]
 80043c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80043cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043d0:	d003      	beq.n	80043da <__swsetup_r+0x9a>
 80043d2:	4621      	mov	r1, r4
 80043d4:	4630      	mov	r0, r6
 80043d6:	f000 f9bf 	bl	8004758 <__smakebuf_r>
 80043da:	89a2      	ldrh	r2, [r4, #12]
 80043dc:	f012 0301 	ands.w	r3, r2, #1
 80043e0:	d00c      	beq.n	80043fc <__swsetup_r+0xbc>
 80043e2:	2300      	movs	r3, #0
 80043e4:	60a3      	str	r3, [r4, #8]
 80043e6:	6963      	ldr	r3, [r4, #20]
 80043e8:	425b      	negs	r3, r3
 80043ea:	61a3      	str	r3, [r4, #24]
 80043ec:	6923      	ldr	r3, [r4, #16]
 80043ee:	b953      	cbnz	r3, 8004406 <__swsetup_r+0xc6>
 80043f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043f4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80043f8:	d1ba      	bne.n	8004370 <__swsetup_r+0x30>
 80043fa:	bd70      	pop	{r4, r5, r6, pc}
 80043fc:	0792      	lsls	r2, r2, #30
 80043fe:	bf58      	it	pl
 8004400:	6963      	ldrpl	r3, [r4, #20]
 8004402:	60a3      	str	r3, [r4, #8]
 8004404:	e7f2      	b.n	80043ec <__swsetup_r+0xac>
 8004406:	2000      	movs	r0, #0
 8004408:	e7f7      	b.n	80043fa <__swsetup_r+0xba>
 800440a:	bf00      	nop
 800440c:	2000000c 	.word	0x2000000c
 8004410:	080050e0 	.word	0x080050e0
 8004414:	08005100 	.word	0x08005100
 8004418:	080050c0 	.word	0x080050c0

0800441c <__sflush_r>:
 800441c:	898a      	ldrh	r2, [r1, #12]
 800441e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004422:	4605      	mov	r5, r0
 8004424:	0710      	lsls	r0, r2, #28
 8004426:	460c      	mov	r4, r1
 8004428:	d458      	bmi.n	80044dc <__sflush_r+0xc0>
 800442a:	684b      	ldr	r3, [r1, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	dc05      	bgt.n	800443c <__sflush_r+0x20>
 8004430:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004432:	2b00      	cmp	r3, #0
 8004434:	dc02      	bgt.n	800443c <__sflush_r+0x20>
 8004436:	2000      	movs	r0, #0
 8004438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800443c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800443e:	2e00      	cmp	r6, #0
 8004440:	d0f9      	beq.n	8004436 <__sflush_r+0x1a>
 8004442:	2300      	movs	r3, #0
 8004444:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004448:	682f      	ldr	r7, [r5, #0]
 800444a:	6a21      	ldr	r1, [r4, #32]
 800444c:	602b      	str	r3, [r5, #0]
 800444e:	d032      	beq.n	80044b6 <__sflush_r+0x9a>
 8004450:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004452:	89a3      	ldrh	r3, [r4, #12]
 8004454:	075a      	lsls	r2, r3, #29
 8004456:	d505      	bpl.n	8004464 <__sflush_r+0x48>
 8004458:	6863      	ldr	r3, [r4, #4]
 800445a:	1ac0      	subs	r0, r0, r3
 800445c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800445e:	b10b      	cbz	r3, 8004464 <__sflush_r+0x48>
 8004460:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004462:	1ac0      	subs	r0, r0, r3
 8004464:	2300      	movs	r3, #0
 8004466:	4602      	mov	r2, r0
 8004468:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800446a:	6a21      	ldr	r1, [r4, #32]
 800446c:	4628      	mov	r0, r5
 800446e:	47b0      	blx	r6
 8004470:	1c43      	adds	r3, r0, #1
 8004472:	89a3      	ldrh	r3, [r4, #12]
 8004474:	d106      	bne.n	8004484 <__sflush_r+0x68>
 8004476:	6829      	ldr	r1, [r5, #0]
 8004478:	291d      	cmp	r1, #29
 800447a:	d848      	bhi.n	800450e <__sflush_r+0xf2>
 800447c:	4a29      	ldr	r2, [pc, #164]	; (8004524 <__sflush_r+0x108>)
 800447e:	40ca      	lsrs	r2, r1
 8004480:	07d6      	lsls	r6, r2, #31
 8004482:	d544      	bpl.n	800450e <__sflush_r+0xf2>
 8004484:	2200      	movs	r2, #0
 8004486:	6062      	str	r2, [r4, #4]
 8004488:	04d9      	lsls	r1, r3, #19
 800448a:	6922      	ldr	r2, [r4, #16]
 800448c:	6022      	str	r2, [r4, #0]
 800448e:	d504      	bpl.n	800449a <__sflush_r+0x7e>
 8004490:	1c42      	adds	r2, r0, #1
 8004492:	d101      	bne.n	8004498 <__sflush_r+0x7c>
 8004494:	682b      	ldr	r3, [r5, #0]
 8004496:	b903      	cbnz	r3, 800449a <__sflush_r+0x7e>
 8004498:	6560      	str	r0, [r4, #84]	; 0x54
 800449a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800449c:	602f      	str	r7, [r5, #0]
 800449e:	2900      	cmp	r1, #0
 80044a0:	d0c9      	beq.n	8004436 <__sflush_r+0x1a>
 80044a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044a6:	4299      	cmp	r1, r3
 80044a8:	d002      	beq.n	80044b0 <__sflush_r+0x94>
 80044aa:	4628      	mov	r0, r5
 80044ac:	f000 f994 	bl	80047d8 <_free_r>
 80044b0:	2000      	movs	r0, #0
 80044b2:	6360      	str	r0, [r4, #52]	; 0x34
 80044b4:	e7c0      	b.n	8004438 <__sflush_r+0x1c>
 80044b6:	2301      	movs	r3, #1
 80044b8:	4628      	mov	r0, r5
 80044ba:	47b0      	blx	r6
 80044bc:	1c41      	adds	r1, r0, #1
 80044be:	d1c8      	bne.n	8004452 <__sflush_r+0x36>
 80044c0:	682b      	ldr	r3, [r5, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d0c5      	beq.n	8004452 <__sflush_r+0x36>
 80044c6:	2b1d      	cmp	r3, #29
 80044c8:	d001      	beq.n	80044ce <__sflush_r+0xb2>
 80044ca:	2b16      	cmp	r3, #22
 80044cc:	d101      	bne.n	80044d2 <__sflush_r+0xb6>
 80044ce:	602f      	str	r7, [r5, #0]
 80044d0:	e7b1      	b.n	8004436 <__sflush_r+0x1a>
 80044d2:	89a3      	ldrh	r3, [r4, #12]
 80044d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044d8:	81a3      	strh	r3, [r4, #12]
 80044da:	e7ad      	b.n	8004438 <__sflush_r+0x1c>
 80044dc:	690f      	ldr	r7, [r1, #16]
 80044de:	2f00      	cmp	r7, #0
 80044e0:	d0a9      	beq.n	8004436 <__sflush_r+0x1a>
 80044e2:	0793      	lsls	r3, r2, #30
 80044e4:	680e      	ldr	r6, [r1, #0]
 80044e6:	bf08      	it	eq
 80044e8:	694b      	ldreq	r3, [r1, #20]
 80044ea:	600f      	str	r7, [r1, #0]
 80044ec:	bf18      	it	ne
 80044ee:	2300      	movne	r3, #0
 80044f0:	eba6 0807 	sub.w	r8, r6, r7
 80044f4:	608b      	str	r3, [r1, #8]
 80044f6:	f1b8 0f00 	cmp.w	r8, #0
 80044fa:	dd9c      	ble.n	8004436 <__sflush_r+0x1a>
 80044fc:	4643      	mov	r3, r8
 80044fe:	463a      	mov	r2, r7
 8004500:	6a21      	ldr	r1, [r4, #32]
 8004502:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004504:	4628      	mov	r0, r5
 8004506:	47b0      	blx	r6
 8004508:	2800      	cmp	r0, #0
 800450a:	dc06      	bgt.n	800451a <__sflush_r+0xfe>
 800450c:	89a3      	ldrh	r3, [r4, #12]
 800450e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004512:	81a3      	strh	r3, [r4, #12]
 8004514:	f04f 30ff 	mov.w	r0, #4294967295
 8004518:	e78e      	b.n	8004438 <__sflush_r+0x1c>
 800451a:	4407      	add	r7, r0
 800451c:	eba8 0800 	sub.w	r8, r8, r0
 8004520:	e7e9      	b.n	80044f6 <__sflush_r+0xda>
 8004522:	bf00      	nop
 8004524:	20400001 	.word	0x20400001

08004528 <_fflush_r>:
 8004528:	b538      	push	{r3, r4, r5, lr}
 800452a:	690b      	ldr	r3, [r1, #16]
 800452c:	4605      	mov	r5, r0
 800452e:	460c      	mov	r4, r1
 8004530:	b1db      	cbz	r3, 800456a <_fflush_r+0x42>
 8004532:	b118      	cbz	r0, 800453c <_fflush_r+0x14>
 8004534:	6983      	ldr	r3, [r0, #24]
 8004536:	b90b      	cbnz	r3, 800453c <_fflush_r+0x14>
 8004538:	f000 f860 	bl	80045fc <__sinit>
 800453c:	4b0c      	ldr	r3, [pc, #48]	; (8004570 <_fflush_r+0x48>)
 800453e:	429c      	cmp	r4, r3
 8004540:	d109      	bne.n	8004556 <_fflush_r+0x2e>
 8004542:	686c      	ldr	r4, [r5, #4]
 8004544:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004548:	b17b      	cbz	r3, 800456a <_fflush_r+0x42>
 800454a:	4621      	mov	r1, r4
 800454c:	4628      	mov	r0, r5
 800454e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004552:	f7ff bf63 	b.w	800441c <__sflush_r>
 8004556:	4b07      	ldr	r3, [pc, #28]	; (8004574 <_fflush_r+0x4c>)
 8004558:	429c      	cmp	r4, r3
 800455a:	d101      	bne.n	8004560 <_fflush_r+0x38>
 800455c:	68ac      	ldr	r4, [r5, #8]
 800455e:	e7f1      	b.n	8004544 <_fflush_r+0x1c>
 8004560:	4b05      	ldr	r3, [pc, #20]	; (8004578 <_fflush_r+0x50>)
 8004562:	429c      	cmp	r4, r3
 8004564:	bf08      	it	eq
 8004566:	68ec      	ldreq	r4, [r5, #12]
 8004568:	e7ec      	b.n	8004544 <_fflush_r+0x1c>
 800456a:	2000      	movs	r0, #0
 800456c:	bd38      	pop	{r3, r4, r5, pc}
 800456e:	bf00      	nop
 8004570:	080050e0 	.word	0x080050e0
 8004574:	08005100 	.word	0x08005100
 8004578:	080050c0 	.word	0x080050c0

0800457c <std>:
 800457c:	2300      	movs	r3, #0
 800457e:	b510      	push	{r4, lr}
 8004580:	4604      	mov	r4, r0
 8004582:	e9c0 3300 	strd	r3, r3, [r0]
 8004586:	6083      	str	r3, [r0, #8]
 8004588:	8181      	strh	r1, [r0, #12]
 800458a:	6643      	str	r3, [r0, #100]	; 0x64
 800458c:	81c2      	strh	r2, [r0, #14]
 800458e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004592:	6183      	str	r3, [r0, #24]
 8004594:	4619      	mov	r1, r3
 8004596:	2208      	movs	r2, #8
 8004598:	305c      	adds	r0, #92	; 0x5c
 800459a:	f7ff fdfb 	bl	8004194 <memset>
 800459e:	4b05      	ldr	r3, [pc, #20]	; (80045b4 <std+0x38>)
 80045a0:	6263      	str	r3, [r4, #36]	; 0x24
 80045a2:	4b05      	ldr	r3, [pc, #20]	; (80045b8 <std+0x3c>)
 80045a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80045a6:	4b05      	ldr	r3, [pc, #20]	; (80045bc <std+0x40>)
 80045a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80045aa:	4b05      	ldr	r3, [pc, #20]	; (80045c0 <std+0x44>)
 80045ac:	6224      	str	r4, [r4, #32]
 80045ae:	6323      	str	r3, [r4, #48]	; 0x30
 80045b0:	bd10      	pop	{r4, pc}
 80045b2:	bf00      	nop
 80045b4:	08004ed9 	.word	0x08004ed9
 80045b8:	08004efb 	.word	0x08004efb
 80045bc:	08004f33 	.word	0x08004f33
 80045c0:	08004f57 	.word	0x08004f57

080045c4 <_cleanup_r>:
 80045c4:	4901      	ldr	r1, [pc, #4]	; (80045cc <_cleanup_r+0x8>)
 80045c6:	f000 b885 	b.w	80046d4 <_fwalk_reent>
 80045ca:	bf00      	nop
 80045cc:	08004529 	.word	0x08004529

080045d0 <__sfmoreglue>:
 80045d0:	b570      	push	{r4, r5, r6, lr}
 80045d2:	1e4a      	subs	r2, r1, #1
 80045d4:	2568      	movs	r5, #104	; 0x68
 80045d6:	4355      	muls	r5, r2
 80045d8:	460e      	mov	r6, r1
 80045da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80045de:	f000 f949 	bl	8004874 <_malloc_r>
 80045e2:	4604      	mov	r4, r0
 80045e4:	b140      	cbz	r0, 80045f8 <__sfmoreglue+0x28>
 80045e6:	2100      	movs	r1, #0
 80045e8:	e9c0 1600 	strd	r1, r6, [r0]
 80045ec:	300c      	adds	r0, #12
 80045ee:	60a0      	str	r0, [r4, #8]
 80045f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80045f4:	f7ff fdce 	bl	8004194 <memset>
 80045f8:	4620      	mov	r0, r4
 80045fa:	bd70      	pop	{r4, r5, r6, pc}

080045fc <__sinit>:
 80045fc:	6983      	ldr	r3, [r0, #24]
 80045fe:	b510      	push	{r4, lr}
 8004600:	4604      	mov	r4, r0
 8004602:	bb33      	cbnz	r3, 8004652 <__sinit+0x56>
 8004604:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004608:	6503      	str	r3, [r0, #80]	; 0x50
 800460a:	4b12      	ldr	r3, [pc, #72]	; (8004654 <__sinit+0x58>)
 800460c:	4a12      	ldr	r2, [pc, #72]	; (8004658 <__sinit+0x5c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	6282      	str	r2, [r0, #40]	; 0x28
 8004612:	4298      	cmp	r0, r3
 8004614:	bf04      	itt	eq
 8004616:	2301      	moveq	r3, #1
 8004618:	6183      	streq	r3, [r0, #24]
 800461a:	f000 f81f 	bl	800465c <__sfp>
 800461e:	6060      	str	r0, [r4, #4]
 8004620:	4620      	mov	r0, r4
 8004622:	f000 f81b 	bl	800465c <__sfp>
 8004626:	60a0      	str	r0, [r4, #8]
 8004628:	4620      	mov	r0, r4
 800462a:	f000 f817 	bl	800465c <__sfp>
 800462e:	2200      	movs	r2, #0
 8004630:	60e0      	str	r0, [r4, #12]
 8004632:	2104      	movs	r1, #4
 8004634:	6860      	ldr	r0, [r4, #4]
 8004636:	f7ff ffa1 	bl	800457c <std>
 800463a:	2201      	movs	r2, #1
 800463c:	2109      	movs	r1, #9
 800463e:	68a0      	ldr	r0, [r4, #8]
 8004640:	f7ff ff9c 	bl	800457c <std>
 8004644:	2202      	movs	r2, #2
 8004646:	2112      	movs	r1, #18
 8004648:	68e0      	ldr	r0, [r4, #12]
 800464a:	f7ff ff97 	bl	800457c <std>
 800464e:	2301      	movs	r3, #1
 8004650:	61a3      	str	r3, [r4, #24]
 8004652:	bd10      	pop	{r4, pc}
 8004654:	080050bc 	.word	0x080050bc
 8004658:	080045c5 	.word	0x080045c5

0800465c <__sfp>:
 800465c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800465e:	4b1b      	ldr	r3, [pc, #108]	; (80046cc <__sfp+0x70>)
 8004660:	681e      	ldr	r6, [r3, #0]
 8004662:	69b3      	ldr	r3, [r6, #24]
 8004664:	4607      	mov	r7, r0
 8004666:	b913      	cbnz	r3, 800466e <__sfp+0x12>
 8004668:	4630      	mov	r0, r6
 800466a:	f7ff ffc7 	bl	80045fc <__sinit>
 800466e:	3648      	adds	r6, #72	; 0x48
 8004670:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004674:	3b01      	subs	r3, #1
 8004676:	d503      	bpl.n	8004680 <__sfp+0x24>
 8004678:	6833      	ldr	r3, [r6, #0]
 800467a:	b133      	cbz	r3, 800468a <__sfp+0x2e>
 800467c:	6836      	ldr	r6, [r6, #0]
 800467e:	e7f7      	b.n	8004670 <__sfp+0x14>
 8004680:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004684:	b16d      	cbz	r5, 80046a2 <__sfp+0x46>
 8004686:	3468      	adds	r4, #104	; 0x68
 8004688:	e7f4      	b.n	8004674 <__sfp+0x18>
 800468a:	2104      	movs	r1, #4
 800468c:	4638      	mov	r0, r7
 800468e:	f7ff ff9f 	bl	80045d0 <__sfmoreglue>
 8004692:	6030      	str	r0, [r6, #0]
 8004694:	2800      	cmp	r0, #0
 8004696:	d1f1      	bne.n	800467c <__sfp+0x20>
 8004698:	230c      	movs	r3, #12
 800469a:	603b      	str	r3, [r7, #0]
 800469c:	4604      	mov	r4, r0
 800469e:	4620      	mov	r0, r4
 80046a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046a2:	4b0b      	ldr	r3, [pc, #44]	; (80046d0 <__sfp+0x74>)
 80046a4:	6665      	str	r5, [r4, #100]	; 0x64
 80046a6:	e9c4 5500 	strd	r5, r5, [r4]
 80046aa:	60a5      	str	r5, [r4, #8]
 80046ac:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80046b0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80046b4:	2208      	movs	r2, #8
 80046b6:	4629      	mov	r1, r5
 80046b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80046bc:	f7ff fd6a 	bl	8004194 <memset>
 80046c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80046c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80046c8:	e7e9      	b.n	800469e <__sfp+0x42>
 80046ca:	bf00      	nop
 80046cc:	080050bc 	.word	0x080050bc
 80046d0:	ffff0001 	.word	0xffff0001

080046d4 <_fwalk_reent>:
 80046d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046d8:	4680      	mov	r8, r0
 80046da:	4689      	mov	r9, r1
 80046dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80046e0:	2600      	movs	r6, #0
 80046e2:	b914      	cbnz	r4, 80046ea <_fwalk_reent+0x16>
 80046e4:	4630      	mov	r0, r6
 80046e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046ea:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80046ee:	3f01      	subs	r7, #1
 80046f0:	d501      	bpl.n	80046f6 <_fwalk_reent+0x22>
 80046f2:	6824      	ldr	r4, [r4, #0]
 80046f4:	e7f5      	b.n	80046e2 <_fwalk_reent+0xe>
 80046f6:	89ab      	ldrh	r3, [r5, #12]
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d907      	bls.n	800470c <_fwalk_reent+0x38>
 80046fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004700:	3301      	adds	r3, #1
 8004702:	d003      	beq.n	800470c <_fwalk_reent+0x38>
 8004704:	4629      	mov	r1, r5
 8004706:	4640      	mov	r0, r8
 8004708:	47c8      	blx	r9
 800470a:	4306      	orrs	r6, r0
 800470c:	3568      	adds	r5, #104	; 0x68
 800470e:	e7ee      	b.n	80046ee <_fwalk_reent+0x1a>

08004710 <__swhatbuf_r>:
 8004710:	b570      	push	{r4, r5, r6, lr}
 8004712:	460e      	mov	r6, r1
 8004714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004718:	2900      	cmp	r1, #0
 800471a:	b096      	sub	sp, #88	; 0x58
 800471c:	4614      	mov	r4, r2
 800471e:	461d      	mov	r5, r3
 8004720:	da07      	bge.n	8004732 <__swhatbuf_r+0x22>
 8004722:	2300      	movs	r3, #0
 8004724:	602b      	str	r3, [r5, #0]
 8004726:	89b3      	ldrh	r3, [r6, #12]
 8004728:	061a      	lsls	r2, r3, #24
 800472a:	d410      	bmi.n	800474e <__swhatbuf_r+0x3e>
 800472c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004730:	e00e      	b.n	8004750 <__swhatbuf_r+0x40>
 8004732:	466a      	mov	r2, sp
 8004734:	f000 fc36 	bl	8004fa4 <_fstat_r>
 8004738:	2800      	cmp	r0, #0
 800473a:	dbf2      	blt.n	8004722 <__swhatbuf_r+0x12>
 800473c:	9a01      	ldr	r2, [sp, #4]
 800473e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004742:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004746:	425a      	negs	r2, r3
 8004748:	415a      	adcs	r2, r3
 800474a:	602a      	str	r2, [r5, #0]
 800474c:	e7ee      	b.n	800472c <__swhatbuf_r+0x1c>
 800474e:	2340      	movs	r3, #64	; 0x40
 8004750:	2000      	movs	r0, #0
 8004752:	6023      	str	r3, [r4, #0]
 8004754:	b016      	add	sp, #88	; 0x58
 8004756:	bd70      	pop	{r4, r5, r6, pc}

08004758 <__smakebuf_r>:
 8004758:	898b      	ldrh	r3, [r1, #12]
 800475a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800475c:	079d      	lsls	r5, r3, #30
 800475e:	4606      	mov	r6, r0
 8004760:	460c      	mov	r4, r1
 8004762:	d507      	bpl.n	8004774 <__smakebuf_r+0x1c>
 8004764:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004768:	6023      	str	r3, [r4, #0]
 800476a:	6123      	str	r3, [r4, #16]
 800476c:	2301      	movs	r3, #1
 800476e:	6163      	str	r3, [r4, #20]
 8004770:	b002      	add	sp, #8
 8004772:	bd70      	pop	{r4, r5, r6, pc}
 8004774:	ab01      	add	r3, sp, #4
 8004776:	466a      	mov	r2, sp
 8004778:	f7ff ffca 	bl	8004710 <__swhatbuf_r>
 800477c:	9900      	ldr	r1, [sp, #0]
 800477e:	4605      	mov	r5, r0
 8004780:	4630      	mov	r0, r6
 8004782:	f000 f877 	bl	8004874 <_malloc_r>
 8004786:	b948      	cbnz	r0, 800479c <__smakebuf_r+0x44>
 8004788:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800478c:	059a      	lsls	r2, r3, #22
 800478e:	d4ef      	bmi.n	8004770 <__smakebuf_r+0x18>
 8004790:	f023 0303 	bic.w	r3, r3, #3
 8004794:	f043 0302 	orr.w	r3, r3, #2
 8004798:	81a3      	strh	r3, [r4, #12]
 800479a:	e7e3      	b.n	8004764 <__smakebuf_r+0xc>
 800479c:	4b0d      	ldr	r3, [pc, #52]	; (80047d4 <__smakebuf_r+0x7c>)
 800479e:	62b3      	str	r3, [r6, #40]	; 0x28
 80047a0:	89a3      	ldrh	r3, [r4, #12]
 80047a2:	6020      	str	r0, [r4, #0]
 80047a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047a8:	81a3      	strh	r3, [r4, #12]
 80047aa:	9b00      	ldr	r3, [sp, #0]
 80047ac:	6163      	str	r3, [r4, #20]
 80047ae:	9b01      	ldr	r3, [sp, #4]
 80047b0:	6120      	str	r0, [r4, #16]
 80047b2:	b15b      	cbz	r3, 80047cc <__smakebuf_r+0x74>
 80047b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047b8:	4630      	mov	r0, r6
 80047ba:	f000 fc05 	bl	8004fc8 <_isatty_r>
 80047be:	b128      	cbz	r0, 80047cc <__smakebuf_r+0x74>
 80047c0:	89a3      	ldrh	r3, [r4, #12]
 80047c2:	f023 0303 	bic.w	r3, r3, #3
 80047c6:	f043 0301 	orr.w	r3, r3, #1
 80047ca:	81a3      	strh	r3, [r4, #12]
 80047cc:	89a3      	ldrh	r3, [r4, #12]
 80047ce:	431d      	orrs	r5, r3
 80047d0:	81a5      	strh	r5, [r4, #12]
 80047d2:	e7cd      	b.n	8004770 <__smakebuf_r+0x18>
 80047d4:	080045c5 	.word	0x080045c5

080047d8 <_free_r>:
 80047d8:	b538      	push	{r3, r4, r5, lr}
 80047da:	4605      	mov	r5, r0
 80047dc:	2900      	cmp	r1, #0
 80047de:	d045      	beq.n	800486c <_free_r+0x94>
 80047e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047e4:	1f0c      	subs	r4, r1, #4
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	bfb8      	it	lt
 80047ea:	18e4      	addlt	r4, r4, r3
 80047ec:	f000 fc0e 	bl	800500c <__malloc_lock>
 80047f0:	4a1f      	ldr	r2, [pc, #124]	; (8004870 <_free_r+0x98>)
 80047f2:	6813      	ldr	r3, [r2, #0]
 80047f4:	4610      	mov	r0, r2
 80047f6:	b933      	cbnz	r3, 8004806 <_free_r+0x2e>
 80047f8:	6063      	str	r3, [r4, #4]
 80047fa:	6014      	str	r4, [r2, #0]
 80047fc:	4628      	mov	r0, r5
 80047fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004802:	f000 bc04 	b.w	800500e <__malloc_unlock>
 8004806:	42a3      	cmp	r3, r4
 8004808:	d90c      	bls.n	8004824 <_free_r+0x4c>
 800480a:	6821      	ldr	r1, [r4, #0]
 800480c:	1862      	adds	r2, r4, r1
 800480e:	4293      	cmp	r3, r2
 8004810:	bf04      	itt	eq
 8004812:	681a      	ldreq	r2, [r3, #0]
 8004814:	685b      	ldreq	r3, [r3, #4]
 8004816:	6063      	str	r3, [r4, #4]
 8004818:	bf04      	itt	eq
 800481a:	1852      	addeq	r2, r2, r1
 800481c:	6022      	streq	r2, [r4, #0]
 800481e:	6004      	str	r4, [r0, #0]
 8004820:	e7ec      	b.n	80047fc <_free_r+0x24>
 8004822:	4613      	mov	r3, r2
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	b10a      	cbz	r2, 800482c <_free_r+0x54>
 8004828:	42a2      	cmp	r2, r4
 800482a:	d9fa      	bls.n	8004822 <_free_r+0x4a>
 800482c:	6819      	ldr	r1, [r3, #0]
 800482e:	1858      	adds	r0, r3, r1
 8004830:	42a0      	cmp	r0, r4
 8004832:	d10b      	bne.n	800484c <_free_r+0x74>
 8004834:	6820      	ldr	r0, [r4, #0]
 8004836:	4401      	add	r1, r0
 8004838:	1858      	adds	r0, r3, r1
 800483a:	4282      	cmp	r2, r0
 800483c:	6019      	str	r1, [r3, #0]
 800483e:	d1dd      	bne.n	80047fc <_free_r+0x24>
 8004840:	6810      	ldr	r0, [r2, #0]
 8004842:	6852      	ldr	r2, [r2, #4]
 8004844:	605a      	str	r2, [r3, #4]
 8004846:	4401      	add	r1, r0
 8004848:	6019      	str	r1, [r3, #0]
 800484a:	e7d7      	b.n	80047fc <_free_r+0x24>
 800484c:	d902      	bls.n	8004854 <_free_r+0x7c>
 800484e:	230c      	movs	r3, #12
 8004850:	602b      	str	r3, [r5, #0]
 8004852:	e7d3      	b.n	80047fc <_free_r+0x24>
 8004854:	6820      	ldr	r0, [r4, #0]
 8004856:	1821      	adds	r1, r4, r0
 8004858:	428a      	cmp	r2, r1
 800485a:	bf04      	itt	eq
 800485c:	6811      	ldreq	r1, [r2, #0]
 800485e:	6852      	ldreq	r2, [r2, #4]
 8004860:	6062      	str	r2, [r4, #4]
 8004862:	bf04      	itt	eq
 8004864:	1809      	addeq	r1, r1, r0
 8004866:	6021      	streq	r1, [r4, #0]
 8004868:	605c      	str	r4, [r3, #4]
 800486a:	e7c7      	b.n	80047fc <_free_r+0x24>
 800486c:	bd38      	pop	{r3, r4, r5, pc}
 800486e:	bf00      	nop
 8004870:	20000090 	.word	0x20000090

08004874 <_malloc_r>:
 8004874:	b570      	push	{r4, r5, r6, lr}
 8004876:	1ccd      	adds	r5, r1, #3
 8004878:	f025 0503 	bic.w	r5, r5, #3
 800487c:	3508      	adds	r5, #8
 800487e:	2d0c      	cmp	r5, #12
 8004880:	bf38      	it	cc
 8004882:	250c      	movcc	r5, #12
 8004884:	2d00      	cmp	r5, #0
 8004886:	4606      	mov	r6, r0
 8004888:	db01      	blt.n	800488e <_malloc_r+0x1a>
 800488a:	42a9      	cmp	r1, r5
 800488c:	d903      	bls.n	8004896 <_malloc_r+0x22>
 800488e:	230c      	movs	r3, #12
 8004890:	6033      	str	r3, [r6, #0]
 8004892:	2000      	movs	r0, #0
 8004894:	bd70      	pop	{r4, r5, r6, pc}
 8004896:	f000 fbb9 	bl	800500c <__malloc_lock>
 800489a:	4a21      	ldr	r2, [pc, #132]	; (8004920 <_malloc_r+0xac>)
 800489c:	6814      	ldr	r4, [r2, #0]
 800489e:	4621      	mov	r1, r4
 80048a0:	b991      	cbnz	r1, 80048c8 <_malloc_r+0x54>
 80048a2:	4c20      	ldr	r4, [pc, #128]	; (8004924 <_malloc_r+0xb0>)
 80048a4:	6823      	ldr	r3, [r4, #0]
 80048a6:	b91b      	cbnz	r3, 80048b0 <_malloc_r+0x3c>
 80048a8:	4630      	mov	r0, r6
 80048aa:	f000 fb05 	bl	8004eb8 <_sbrk_r>
 80048ae:	6020      	str	r0, [r4, #0]
 80048b0:	4629      	mov	r1, r5
 80048b2:	4630      	mov	r0, r6
 80048b4:	f000 fb00 	bl	8004eb8 <_sbrk_r>
 80048b8:	1c43      	adds	r3, r0, #1
 80048ba:	d124      	bne.n	8004906 <_malloc_r+0x92>
 80048bc:	230c      	movs	r3, #12
 80048be:	6033      	str	r3, [r6, #0]
 80048c0:	4630      	mov	r0, r6
 80048c2:	f000 fba4 	bl	800500e <__malloc_unlock>
 80048c6:	e7e4      	b.n	8004892 <_malloc_r+0x1e>
 80048c8:	680b      	ldr	r3, [r1, #0]
 80048ca:	1b5b      	subs	r3, r3, r5
 80048cc:	d418      	bmi.n	8004900 <_malloc_r+0x8c>
 80048ce:	2b0b      	cmp	r3, #11
 80048d0:	d90f      	bls.n	80048f2 <_malloc_r+0x7e>
 80048d2:	600b      	str	r3, [r1, #0]
 80048d4:	50cd      	str	r5, [r1, r3]
 80048d6:	18cc      	adds	r4, r1, r3
 80048d8:	4630      	mov	r0, r6
 80048da:	f000 fb98 	bl	800500e <__malloc_unlock>
 80048de:	f104 000b 	add.w	r0, r4, #11
 80048e2:	1d23      	adds	r3, r4, #4
 80048e4:	f020 0007 	bic.w	r0, r0, #7
 80048e8:	1ac3      	subs	r3, r0, r3
 80048ea:	d0d3      	beq.n	8004894 <_malloc_r+0x20>
 80048ec:	425a      	negs	r2, r3
 80048ee:	50e2      	str	r2, [r4, r3]
 80048f0:	e7d0      	b.n	8004894 <_malloc_r+0x20>
 80048f2:	428c      	cmp	r4, r1
 80048f4:	684b      	ldr	r3, [r1, #4]
 80048f6:	bf16      	itet	ne
 80048f8:	6063      	strne	r3, [r4, #4]
 80048fa:	6013      	streq	r3, [r2, #0]
 80048fc:	460c      	movne	r4, r1
 80048fe:	e7eb      	b.n	80048d8 <_malloc_r+0x64>
 8004900:	460c      	mov	r4, r1
 8004902:	6849      	ldr	r1, [r1, #4]
 8004904:	e7cc      	b.n	80048a0 <_malloc_r+0x2c>
 8004906:	1cc4      	adds	r4, r0, #3
 8004908:	f024 0403 	bic.w	r4, r4, #3
 800490c:	42a0      	cmp	r0, r4
 800490e:	d005      	beq.n	800491c <_malloc_r+0xa8>
 8004910:	1a21      	subs	r1, r4, r0
 8004912:	4630      	mov	r0, r6
 8004914:	f000 fad0 	bl	8004eb8 <_sbrk_r>
 8004918:	3001      	adds	r0, #1
 800491a:	d0cf      	beq.n	80048bc <_malloc_r+0x48>
 800491c:	6025      	str	r5, [r4, #0]
 800491e:	e7db      	b.n	80048d8 <_malloc_r+0x64>
 8004920:	20000090 	.word	0x20000090
 8004924:	20000094 	.word	0x20000094

08004928 <__sfputc_r>:
 8004928:	6893      	ldr	r3, [r2, #8]
 800492a:	3b01      	subs	r3, #1
 800492c:	2b00      	cmp	r3, #0
 800492e:	b410      	push	{r4}
 8004930:	6093      	str	r3, [r2, #8]
 8004932:	da08      	bge.n	8004946 <__sfputc_r+0x1e>
 8004934:	6994      	ldr	r4, [r2, #24]
 8004936:	42a3      	cmp	r3, r4
 8004938:	db01      	blt.n	800493e <__sfputc_r+0x16>
 800493a:	290a      	cmp	r1, #10
 800493c:	d103      	bne.n	8004946 <__sfputc_r+0x1e>
 800493e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004942:	f7ff bcab 	b.w	800429c <__swbuf_r>
 8004946:	6813      	ldr	r3, [r2, #0]
 8004948:	1c58      	adds	r0, r3, #1
 800494a:	6010      	str	r0, [r2, #0]
 800494c:	7019      	strb	r1, [r3, #0]
 800494e:	4608      	mov	r0, r1
 8004950:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004954:	4770      	bx	lr

08004956 <__sfputs_r>:
 8004956:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004958:	4606      	mov	r6, r0
 800495a:	460f      	mov	r7, r1
 800495c:	4614      	mov	r4, r2
 800495e:	18d5      	adds	r5, r2, r3
 8004960:	42ac      	cmp	r4, r5
 8004962:	d101      	bne.n	8004968 <__sfputs_r+0x12>
 8004964:	2000      	movs	r0, #0
 8004966:	e007      	b.n	8004978 <__sfputs_r+0x22>
 8004968:	463a      	mov	r2, r7
 800496a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800496e:	4630      	mov	r0, r6
 8004970:	f7ff ffda 	bl	8004928 <__sfputc_r>
 8004974:	1c43      	adds	r3, r0, #1
 8004976:	d1f3      	bne.n	8004960 <__sfputs_r+0xa>
 8004978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800497c <_vfiprintf_r>:
 800497c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004980:	460c      	mov	r4, r1
 8004982:	b09d      	sub	sp, #116	; 0x74
 8004984:	4617      	mov	r7, r2
 8004986:	461d      	mov	r5, r3
 8004988:	4606      	mov	r6, r0
 800498a:	b118      	cbz	r0, 8004994 <_vfiprintf_r+0x18>
 800498c:	6983      	ldr	r3, [r0, #24]
 800498e:	b90b      	cbnz	r3, 8004994 <_vfiprintf_r+0x18>
 8004990:	f7ff fe34 	bl	80045fc <__sinit>
 8004994:	4b7c      	ldr	r3, [pc, #496]	; (8004b88 <_vfiprintf_r+0x20c>)
 8004996:	429c      	cmp	r4, r3
 8004998:	d158      	bne.n	8004a4c <_vfiprintf_r+0xd0>
 800499a:	6874      	ldr	r4, [r6, #4]
 800499c:	89a3      	ldrh	r3, [r4, #12]
 800499e:	0718      	lsls	r0, r3, #28
 80049a0:	d55e      	bpl.n	8004a60 <_vfiprintf_r+0xe4>
 80049a2:	6923      	ldr	r3, [r4, #16]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d05b      	beq.n	8004a60 <_vfiprintf_r+0xe4>
 80049a8:	2300      	movs	r3, #0
 80049aa:	9309      	str	r3, [sp, #36]	; 0x24
 80049ac:	2320      	movs	r3, #32
 80049ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049b2:	2330      	movs	r3, #48	; 0x30
 80049b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049b8:	9503      	str	r5, [sp, #12]
 80049ba:	f04f 0b01 	mov.w	fp, #1
 80049be:	46b8      	mov	r8, r7
 80049c0:	4645      	mov	r5, r8
 80049c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80049c6:	b10b      	cbz	r3, 80049cc <_vfiprintf_r+0x50>
 80049c8:	2b25      	cmp	r3, #37	; 0x25
 80049ca:	d154      	bne.n	8004a76 <_vfiprintf_r+0xfa>
 80049cc:	ebb8 0a07 	subs.w	sl, r8, r7
 80049d0:	d00b      	beq.n	80049ea <_vfiprintf_r+0x6e>
 80049d2:	4653      	mov	r3, sl
 80049d4:	463a      	mov	r2, r7
 80049d6:	4621      	mov	r1, r4
 80049d8:	4630      	mov	r0, r6
 80049da:	f7ff ffbc 	bl	8004956 <__sfputs_r>
 80049de:	3001      	adds	r0, #1
 80049e0:	f000 80c2 	beq.w	8004b68 <_vfiprintf_r+0x1ec>
 80049e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049e6:	4453      	add	r3, sl
 80049e8:	9309      	str	r3, [sp, #36]	; 0x24
 80049ea:	f898 3000 	ldrb.w	r3, [r8]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f000 80ba 	beq.w	8004b68 <_vfiprintf_r+0x1ec>
 80049f4:	2300      	movs	r3, #0
 80049f6:	f04f 32ff 	mov.w	r2, #4294967295
 80049fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049fe:	9304      	str	r3, [sp, #16]
 8004a00:	9307      	str	r3, [sp, #28]
 8004a02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a06:	931a      	str	r3, [sp, #104]	; 0x68
 8004a08:	46a8      	mov	r8, r5
 8004a0a:	2205      	movs	r2, #5
 8004a0c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8004a10:	485e      	ldr	r0, [pc, #376]	; (8004b8c <_vfiprintf_r+0x210>)
 8004a12:	f7fb fbe5 	bl	80001e0 <memchr>
 8004a16:	9b04      	ldr	r3, [sp, #16]
 8004a18:	bb78      	cbnz	r0, 8004a7a <_vfiprintf_r+0xfe>
 8004a1a:	06d9      	lsls	r1, r3, #27
 8004a1c:	bf44      	itt	mi
 8004a1e:	2220      	movmi	r2, #32
 8004a20:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004a24:	071a      	lsls	r2, r3, #28
 8004a26:	bf44      	itt	mi
 8004a28:	222b      	movmi	r2, #43	; 0x2b
 8004a2a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004a2e:	782a      	ldrb	r2, [r5, #0]
 8004a30:	2a2a      	cmp	r2, #42	; 0x2a
 8004a32:	d02a      	beq.n	8004a8a <_vfiprintf_r+0x10e>
 8004a34:	9a07      	ldr	r2, [sp, #28]
 8004a36:	46a8      	mov	r8, r5
 8004a38:	2000      	movs	r0, #0
 8004a3a:	250a      	movs	r5, #10
 8004a3c:	4641      	mov	r1, r8
 8004a3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a42:	3b30      	subs	r3, #48	; 0x30
 8004a44:	2b09      	cmp	r3, #9
 8004a46:	d969      	bls.n	8004b1c <_vfiprintf_r+0x1a0>
 8004a48:	b360      	cbz	r0, 8004aa4 <_vfiprintf_r+0x128>
 8004a4a:	e024      	b.n	8004a96 <_vfiprintf_r+0x11a>
 8004a4c:	4b50      	ldr	r3, [pc, #320]	; (8004b90 <_vfiprintf_r+0x214>)
 8004a4e:	429c      	cmp	r4, r3
 8004a50:	d101      	bne.n	8004a56 <_vfiprintf_r+0xda>
 8004a52:	68b4      	ldr	r4, [r6, #8]
 8004a54:	e7a2      	b.n	800499c <_vfiprintf_r+0x20>
 8004a56:	4b4f      	ldr	r3, [pc, #316]	; (8004b94 <_vfiprintf_r+0x218>)
 8004a58:	429c      	cmp	r4, r3
 8004a5a:	bf08      	it	eq
 8004a5c:	68f4      	ldreq	r4, [r6, #12]
 8004a5e:	e79d      	b.n	800499c <_vfiprintf_r+0x20>
 8004a60:	4621      	mov	r1, r4
 8004a62:	4630      	mov	r0, r6
 8004a64:	f7ff fc6c 	bl	8004340 <__swsetup_r>
 8004a68:	2800      	cmp	r0, #0
 8004a6a:	d09d      	beq.n	80049a8 <_vfiprintf_r+0x2c>
 8004a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a70:	b01d      	add	sp, #116	; 0x74
 8004a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a76:	46a8      	mov	r8, r5
 8004a78:	e7a2      	b.n	80049c0 <_vfiprintf_r+0x44>
 8004a7a:	4a44      	ldr	r2, [pc, #272]	; (8004b8c <_vfiprintf_r+0x210>)
 8004a7c:	1a80      	subs	r0, r0, r2
 8004a7e:	fa0b f000 	lsl.w	r0, fp, r0
 8004a82:	4318      	orrs	r0, r3
 8004a84:	9004      	str	r0, [sp, #16]
 8004a86:	4645      	mov	r5, r8
 8004a88:	e7be      	b.n	8004a08 <_vfiprintf_r+0x8c>
 8004a8a:	9a03      	ldr	r2, [sp, #12]
 8004a8c:	1d11      	adds	r1, r2, #4
 8004a8e:	6812      	ldr	r2, [r2, #0]
 8004a90:	9103      	str	r1, [sp, #12]
 8004a92:	2a00      	cmp	r2, #0
 8004a94:	db01      	blt.n	8004a9a <_vfiprintf_r+0x11e>
 8004a96:	9207      	str	r2, [sp, #28]
 8004a98:	e004      	b.n	8004aa4 <_vfiprintf_r+0x128>
 8004a9a:	4252      	negs	r2, r2
 8004a9c:	f043 0302 	orr.w	r3, r3, #2
 8004aa0:	9207      	str	r2, [sp, #28]
 8004aa2:	9304      	str	r3, [sp, #16]
 8004aa4:	f898 3000 	ldrb.w	r3, [r8]
 8004aa8:	2b2e      	cmp	r3, #46	; 0x2e
 8004aaa:	d10e      	bne.n	8004aca <_vfiprintf_r+0x14e>
 8004aac:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004ab0:	2b2a      	cmp	r3, #42	; 0x2a
 8004ab2:	d138      	bne.n	8004b26 <_vfiprintf_r+0x1aa>
 8004ab4:	9b03      	ldr	r3, [sp, #12]
 8004ab6:	1d1a      	adds	r2, r3, #4
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	9203      	str	r2, [sp, #12]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	bfb8      	it	lt
 8004ac0:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ac4:	f108 0802 	add.w	r8, r8, #2
 8004ac8:	9305      	str	r3, [sp, #20]
 8004aca:	4d33      	ldr	r5, [pc, #204]	; (8004b98 <_vfiprintf_r+0x21c>)
 8004acc:	f898 1000 	ldrb.w	r1, [r8]
 8004ad0:	2203      	movs	r2, #3
 8004ad2:	4628      	mov	r0, r5
 8004ad4:	f7fb fb84 	bl	80001e0 <memchr>
 8004ad8:	b140      	cbz	r0, 8004aec <_vfiprintf_r+0x170>
 8004ada:	2340      	movs	r3, #64	; 0x40
 8004adc:	1b40      	subs	r0, r0, r5
 8004ade:	fa03 f000 	lsl.w	r0, r3, r0
 8004ae2:	9b04      	ldr	r3, [sp, #16]
 8004ae4:	4303      	orrs	r3, r0
 8004ae6:	f108 0801 	add.w	r8, r8, #1
 8004aea:	9304      	str	r3, [sp, #16]
 8004aec:	f898 1000 	ldrb.w	r1, [r8]
 8004af0:	482a      	ldr	r0, [pc, #168]	; (8004b9c <_vfiprintf_r+0x220>)
 8004af2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004af6:	2206      	movs	r2, #6
 8004af8:	f108 0701 	add.w	r7, r8, #1
 8004afc:	f7fb fb70 	bl	80001e0 <memchr>
 8004b00:	2800      	cmp	r0, #0
 8004b02:	d037      	beq.n	8004b74 <_vfiprintf_r+0x1f8>
 8004b04:	4b26      	ldr	r3, [pc, #152]	; (8004ba0 <_vfiprintf_r+0x224>)
 8004b06:	bb1b      	cbnz	r3, 8004b50 <_vfiprintf_r+0x1d4>
 8004b08:	9b03      	ldr	r3, [sp, #12]
 8004b0a:	3307      	adds	r3, #7
 8004b0c:	f023 0307 	bic.w	r3, r3, #7
 8004b10:	3308      	adds	r3, #8
 8004b12:	9303      	str	r3, [sp, #12]
 8004b14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b16:	444b      	add	r3, r9
 8004b18:	9309      	str	r3, [sp, #36]	; 0x24
 8004b1a:	e750      	b.n	80049be <_vfiprintf_r+0x42>
 8004b1c:	fb05 3202 	mla	r2, r5, r2, r3
 8004b20:	2001      	movs	r0, #1
 8004b22:	4688      	mov	r8, r1
 8004b24:	e78a      	b.n	8004a3c <_vfiprintf_r+0xc0>
 8004b26:	2300      	movs	r3, #0
 8004b28:	f108 0801 	add.w	r8, r8, #1
 8004b2c:	9305      	str	r3, [sp, #20]
 8004b2e:	4619      	mov	r1, r3
 8004b30:	250a      	movs	r5, #10
 8004b32:	4640      	mov	r0, r8
 8004b34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b38:	3a30      	subs	r2, #48	; 0x30
 8004b3a:	2a09      	cmp	r2, #9
 8004b3c:	d903      	bls.n	8004b46 <_vfiprintf_r+0x1ca>
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d0c3      	beq.n	8004aca <_vfiprintf_r+0x14e>
 8004b42:	9105      	str	r1, [sp, #20]
 8004b44:	e7c1      	b.n	8004aca <_vfiprintf_r+0x14e>
 8004b46:	fb05 2101 	mla	r1, r5, r1, r2
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	4680      	mov	r8, r0
 8004b4e:	e7f0      	b.n	8004b32 <_vfiprintf_r+0x1b6>
 8004b50:	ab03      	add	r3, sp, #12
 8004b52:	9300      	str	r3, [sp, #0]
 8004b54:	4622      	mov	r2, r4
 8004b56:	4b13      	ldr	r3, [pc, #76]	; (8004ba4 <_vfiprintf_r+0x228>)
 8004b58:	a904      	add	r1, sp, #16
 8004b5a:	4630      	mov	r0, r6
 8004b5c:	f3af 8000 	nop.w
 8004b60:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004b64:	4681      	mov	r9, r0
 8004b66:	d1d5      	bne.n	8004b14 <_vfiprintf_r+0x198>
 8004b68:	89a3      	ldrh	r3, [r4, #12]
 8004b6a:	065b      	lsls	r3, r3, #25
 8004b6c:	f53f af7e 	bmi.w	8004a6c <_vfiprintf_r+0xf0>
 8004b70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b72:	e77d      	b.n	8004a70 <_vfiprintf_r+0xf4>
 8004b74:	ab03      	add	r3, sp, #12
 8004b76:	9300      	str	r3, [sp, #0]
 8004b78:	4622      	mov	r2, r4
 8004b7a:	4b0a      	ldr	r3, [pc, #40]	; (8004ba4 <_vfiprintf_r+0x228>)
 8004b7c:	a904      	add	r1, sp, #16
 8004b7e:	4630      	mov	r0, r6
 8004b80:	f000 f888 	bl	8004c94 <_printf_i>
 8004b84:	e7ec      	b.n	8004b60 <_vfiprintf_r+0x1e4>
 8004b86:	bf00      	nop
 8004b88:	080050e0 	.word	0x080050e0
 8004b8c:	08005120 	.word	0x08005120
 8004b90:	08005100 	.word	0x08005100
 8004b94:	080050c0 	.word	0x080050c0
 8004b98:	08005126 	.word	0x08005126
 8004b9c:	0800512a 	.word	0x0800512a
 8004ba0:	00000000 	.word	0x00000000
 8004ba4:	08004957 	.word	0x08004957

08004ba8 <_printf_common>:
 8004ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bac:	4691      	mov	r9, r2
 8004bae:	461f      	mov	r7, r3
 8004bb0:	688a      	ldr	r2, [r1, #8]
 8004bb2:	690b      	ldr	r3, [r1, #16]
 8004bb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	bfb8      	it	lt
 8004bbc:	4613      	movlt	r3, r2
 8004bbe:	f8c9 3000 	str.w	r3, [r9]
 8004bc2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004bc6:	4606      	mov	r6, r0
 8004bc8:	460c      	mov	r4, r1
 8004bca:	b112      	cbz	r2, 8004bd2 <_printf_common+0x2a>
 8004bcc:	3301      	adds	r3, #1
 8004bce:	f8c9 3000 	str.w	r3, [r9]
 8004bd2:	6823      	ldr	r3, [r4, #0]
 8004bd4:	0699      	lsls	r1, r3, #26
 8004bd6:	bf42      	ittt	mi
 8004bd8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004bdc:	3302      	addmi	r3, #2
 8004bde:	f8c9 3000 	strmi.w	r3, [r9]
 8004be2:	6825      	ldr	r5, [r4, #0]
 8004be4:	f015 0506 	ands.w	r5, r5, #6
 8004be8:	d107      	bne.n	8004bfa <_printf_common+0x52>
 8004bea:	f104 0a19 	add.w	sl, r4, #25
 8004bee:	68e3      	ldr	r3, [r4, #12]
 8004bf0:	f8d9 2000 	ldr.w	r2, [r9]
 8004bf4:	1a9b      	subs	r3, r3, r2
 8004bf6:	42ab      	cmp	r3, r5
 8004bf8:	dc28      	bgt.n	8004c4c <_printf_common+0xa4>
 8004bfa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004bfe:	6822      	ldr	r2, [r4, #0]
 8004c00:	3300      	adds	r3, #0
 8004c02:	bf18      	it	ne
 8004c04:	2301      	movne	r3, #1
 8004c06:	0692      	lsls	r2, r2, #26
 8004c08:	d42d      	bmi.n	8004c66 <_printf_common+0xbe>
 8004c0a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c0e:	4639      	mov	r1, r7
 8004c10:	4630      	mov	r0, r6
 8004c12:	47c0      	blx	r8
 8004c14:	3001      	adds	r0, #1
 8004c16:	d020      	beq.n	8004c5a <_printf_common+0xb2>
 8004c18:	6823      	ldr	r3, [r4, #0]
 8004c1a:	68e5      	ldr	r5, [r4, #12]
 8004c1c:	f8d9 2000 	ldr.w	r2, [r9]
 8004c20:	f003 0306 	and.w	r3, r3, #6
 8004c24:	2b04      	cmp	r3, #4
 8004c26:	bf08      	it	eq
 8004c28:	1aad      	subeq	r5, r5, r2
 8004c2a:	68a3      	ldr	r3, [r4, #8]
 8004c2c:	6922      	ldr	r2, [r4, #16]
 8004c2e:	bf0c      	ite	eq
 8004c30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c34:	2500      	movne	r5, #0
 8004c36:	4293      	cmp	r3, r2
 8004c38:	bfc4      	itt	gt
 8004c3a:	1a9b      	subgt	r3, r3, r2
 8004c3c:	18ed      	addgt	r5, r5, r3
 8004c3e:	f04f 0900 	mov.w	r9, #0
 8004c42:	341a      	adds	r4, #26
 8004c44:	454d      	cmp	r5, r9
 8004c46:	d11a      	bne.n	8004c7e <_printf_common+0xd6>
 8004c48:	2000      	movs	r0, #0
 8004c4a:	e008      	b.n	8004c5e <_printf_common+0xb6>
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	4652      	mov	r2, sl
 8004c50:	4639      	mov	r1, r7
 8004c52:	4630      	mov	r0, r6
 8004c54:	47c0      	blx	r8
 8004c56:	3001      	adds	r0, #1
 8004c58:	d103      	bne.n	8004c62 <_printf_common+0xba>
 8004c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c62:	3501      	adds	r5, #1
 8004c64:	e7c3      	b.n	8004bee <_printf_common+0x46>
 8004c66:	18e1      	adds	r1, r4, r3
 8004c68:	1c5a      	adds	r2, r3, #1
 8004c6a:	2030      	movs	r0, #48	; 0x30
 8004c6c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c70:	4422      	add	r2, r4
 8004c72:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c76:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c7a:	3302      	adds	r3, #2
 8004c7c:	e7c5      	b.n	8004c0a <_printf_common+0x62>
 8004c7e:	2301      	movs	r3, #1
 8004c80:	4622      	mov	r2, r4
 8004c82:	4639      	mov	r1, r7
 8004c84:	4630      	mov	r0, r6
 8004c86:	47c0      	blx	r8
 8004c88:	3001      	adds	r0, #1
 8004c8a:	d0e6      	beq.n	8004c5a <_printf_common+0xb2>
 8004c8c:	f109 0901 	add.w	r9, r9, #1
 8004c90:	e7d8      	b.n	8004c44 <_printf_common+0x9c>
	...

08004c94 <_printf_i>:
 8004c94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c98:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004c9c:	460c      	mov	r4, r1
 8004c9e:	7e09      	ldrb	r1, [r1, #24]
 8004ca0:	b085      	sub	sp, #20
 8004ca2:	296e      	cmp	r1, #110	; 0x6e
 8004ca4:	4617      	mov	r7, r2
 8004ca6:	4606      	mov	r6, r0
 8004ca8:	4698      	mov	r8, r3
 8004caa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004cac:	f000 80b3 	beq.w	8004e16 <_printf_i+0x182>
 8004cb0:	d822      	bhi.n	8004cf8 <_printf_i+0x64>
 8004cb2:	2963      	cmp	r1, #99	; 0x63
 8004cb4:	d036      	beq.n	8004d24 <_printf_i+0x90>
 8004cb6:	d80a      	bhi.n	8004cce <_printf_i+0x3a>
 8004cb8:	2900      	cmp	r1, #0
 8004cba:	f000 80b9 	beq.w	8004e30 <_printf_i+0x19c>
 8004cbe:	2958      	cmp	r1, #88	; 0x58
 8004cc0:	f000 8083 	beq.w	8004dca <_printf_i+0x136>
 8004cc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cc8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004ccc:	e032      	b.n	8004d34 <_printf_i+0xa0>
 8004cce:	2964      	cmp	r1, #100	; 0x64
 8004cd0:	d001      	beq.n	8004cd6 <_printf_i+0x42>
 8004cd2:	2969      	cmp	r1, #105	; 0x69
 8004cd4:	d1f6      	bne.n	8004cc4 <_printf_i+0x30>
 8004cd6:	6820      	ldr	r0, [r4, #0]
 8004cd8:	6813      	ldr	r3, [r2, #0]
 8004cda:	0605      	lsls	r5, r0, #24
 8004cdc:	f103 0104 	add.w	r1, r3, #4
 8004ce0:	d52a      	bpl.n	8004d38 <_printf_i+0xa4>
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6011      	str	r1, [r2, #0]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	da03      	bge.n	8004cf2 <_printf_i+0x5e>
 8004cea:	222d      	movs	r2, #45	; 0x2d
 8004cec:	425b      	negs	r3, r3
 8004cee:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004cf2:	486f      	ldr	r0, [pc, #444]	; (8004eb0 <_printf_i+0x21c>)
 8004cf4:	220a      	movs	r2, #10
 8004cf6:	e039      	b.n	8004d6c <_printf_i+0xd8>
 8004cf8:	2973      	cmp	r1, #115	; 0x73
 8004cfa:	f000 809d 	beq.w	8004e38 <_printf_i+0x1a4>
 8004cfe:	d808      	bhi.n	8004d12 <_printf_i+0x7e>
 8004d00:	296f      	cmp	r1, #111	; 0x6f
 8004d02:	d020      	beq.n	8004d46 <_printf_i+0xb2>
 8004d04:	2970      	cmp	r1, #112	; 0x70
 8004d06:	d1dd      	bne.n	8004cc4 <_printf_i+0x30>
 8004d08:	6823      	ldr	r3, [r4, #0]
 8004d0a:	f043 0320 	orr.w	r3, r3, #32
 8004d0e:	6023      	str	r3, [r4, #0]
 8004d10:	e003      	b.n	8004d1a <_printf_i+0x86>
 8004d12:	2975      	cmp	r1, #117	; 0x75
 8004d14:	d017      	beq.n	8004d46 <_printf_i+0xb2>
 8004d16:	2978      	cmp	r1, #120	; 0x78
 8004d18:	d1d4      	bne.n	8004cc4 <_printf_i+0x30>
 8004d1a:	2378      	movs	r3, #120	; 0x78
 8004d1c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d20:	4864      	ldr	r0, [pc, #400]	; (8004eb4 <_printf_i+0x220>)
 8004d22:	e055      	b.n	8004dd0 <_printf_i+0x13c>
 8004d24:	6813      	ldr	r3, [r2, #0]
 8004d26:	1d19      	adds	r1, r3, #4
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	6011      	str	r1, [r2, #0]
 8004d2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d34:	2301      	movs	r3, #1
 8004d36:	e08c      	b.n	8004e52 <_printf_i+0x1be>
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	6011      	str	r1, [r2, #0]
 8004d3c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004d40:	bf18      	it	ne
 8004d42:	b21b      	sxthne	r3, r3
 8004d44:	e7cf      	b.n	8004ce6 <_printf_i+0x52>
 8004d46:	6813      	ldr	r3, [r2, #0]
 8004d48:	6825      	ldr	r5, [r4, #0]
 8004d4a:	1d18      	adds	r0, r3, #4
 8004d4c:	6010      	str	r0, [r2, #0]
 8004d4e:	0628      	lsls	r0, r5, #24
 8004d50:	d501      	bpl.n	8004d56 <_printf_i+0xc2>
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	e002      	b.n	8004d5c <_printf_i+0xc8>
 8004d56:	0668      	lsls	r0, r5, #25
 8004d58:	d5fb      	bpl.n	8004d52 <_printf_i+0xbe>
 8004d5a:	881b      	ldrh	r3, [r3, #0]
 8004d5c:	4854      	ldr	r0, [pc, #336]	; (8004eb0 <_printf_i+0x21c>)
 8004d5e:	296f      	cmp	r1, #111	; 0x6f
 8004d60:	bf14      	ite	ne
 8004d62:	220a      	movne	r2, #10
 8004d64:	2208      	moveq	r2, #8
 8004d66:	2100      	movs	r1, #0
 8004d68:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d6c:	6865      	ldr	r5, [r4, #4]
 8004d6e:	60a5      	str	r5, [r4, #8]
 8004d70:	2d00      	cmp	r5, #0
 8004d72:	f2c0 8095 	blt.w	8004ea0 <_printf_i+0x20c>
 8004d76:	6821      	ldr	r1, [r4, #0]
 8004d78:	f021 0104 	bic.w	r1, r1, #4
 8004d7c:	6021      	str	r1, [r4, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d13d      	bne.n	8004dfe <_printf_i+0x16a>
 8004d82:	2d00      	cmp	r5, #0
 8004d84:	f040 808e 	bne.w	8004ea4 <_printf_i+0x210>
 8004d88:	4665      	mov	r5, ip
 8004d8a:	2a08      	cmp	r2, #8
 8004d8c:	d10b      	bne.n	8004da6 <_printf_i+0x112>
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	07db      	lsls	r3, r3, #31
 8004d92:	d508      	bpl.n	8004da6 <_printf_i+0x112>
 8004d94:	6923      	ldr	r3, [r4, #16]
 8004d96:	6862      	ldr	r2, [r4, #4]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	bfde      	ittt	le
 8004d9c:	2330      	movle	r3, #48	; 0x30
 8004d9e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004da2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004da6:	ebac 0305 	sub.w	r3, ip, r5
 8004daa:	6123      	str	r3, [r4, #16]
 8004dac:	f8cd 8000 	str.w	r8, [sp]
 8004db0:	463b      	mov	r3, r7
 8004db2:	aa03      	add	r2, sp, #12
 8004db4:	4621      	mov	r1, r4
 8004db6:	4630      	mov	r0, r6
 8004db8:	f7ff fef6 	bl	8004ba8 <_printf_common>
 8004dbc:	3001      	adds	r0, #1
 8004dbe:	d14d      	bne.n	8004e5c <_printf_i+0x1c8>
 8004dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004dc4:	b005      	add	sp, #20
 8004dc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004dca:	4839      	ldr	r0, [pc, #228]	; (8004eb0 <_printf_i+0x21c>)
 8004dcc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004dd0:	6813      	ldr	r3, [r2, #0]
 8004dd2:	6821      	ldr	r1, [r4, #0]
 8004dd4:	1d1d      	adds	r5, r3, #4
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	6015      	str	r5, [r2, #0]
 8004dda:	060a      	lsls	r2, r1, #24
 8004ddc:	d50b      	bpl.n	8004df6 <_printf_i+0x162>
 8004dde:	07ca      	lsls	r2, r1, #31
 8004de0:	bf44      	itt	mi
 8004de2:	f041 0120 	orrmi.w	r1, r1, #32
 8004de6:	6021      	strmi	r1, [r4, #0]
 8004de8:	b91b      	cbnz	r3, 8004df2 <_printf_i+0x15e>
 8004dea:	6822      	ldr	r2, [r4, #0]
 8004dec:	f022 0220 	bic.w	r2, r2, #32
 8004df0:	6022      	str	r2, [r4, #0]
 8004df2:	2210      	movs	r2, #16
 8004df4:	e7b7      	b.n	8004d66 <_printf_i+0xd2>
 8004df6:	064d      	lsls	r5, r1, #25
 8004df8:	bf48      	it	mi
 8004dfa:	b29b      	uxthmi	r3, r3
 8004dfc:	e7ef      	b.n	8004dde <_printf_i+0x14a>
 8004dfe:	4665      	mov	r5, ip
 8004e00:	fbb3 f1f2 	udiv	r1, r3, r2
 8004e04:	fb02 3311 	mls	r3, r2, r1, r3
 8004e08:	5cc3      	ldrb	r3, [r0, r3]
 8004e0a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004e0e:	460b      	mov	r3, r1
 8004e10:	2900      	cmp	r1, #0
 8004e12:	d1f5      	bne.n	8004e00 <_printf_i+0x16c>
 8004e14:	e7b9      	b.n	8004d8a <_printf_i+0xf6>
 8004e16:	6813      	ldr	r3, [r2, #0]
 8004e18:	6825      	ldr	r5, [r4, #0]
 8004e1a:	6961      	ldr	r1, [r4, #20]
 8004e1c:	1d18      	adds	r0, r3, #4
 8004e1e:	6010      	str	r0, [r2, #0]
 8004e20:	0628      	lsls	r0, r5, #24
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	d501      	bpl.n	8004e2a <_printf_i+0x196>
 8004e26:	6019      	str	r1, [r3, #0]
 8004e28:	e002      	b.n	8004e30 <_printf_i+0x19c>
 8004e2a:	066a      	lsls	r2, r5, #25
 8004e2c:	d5fb      	bpl.n	8004e26 <_printf_i+0x192>
 8004e2e:	8019      	strh	r1, [r3, #0]
 8004e30:	2300      	movs	r3, #0
 8004e32:	6123      	str	r3, [r4, #16]
 8004e34:	4665      	mov	r5, ip
 8004e36:	e7b9      	b.n	8004dac <_printf_i+0x118>
 8004e38:	6813      	ldr	r3, [r2, #0]
 8004e3a:	1d19      	adds	r1, r3, #4
 8004e3c:	6011      	str	r1, [r2, #0]
 8004e3e:	681d      	ldr	r5, [r3, #0]
 8004e40:	6862      	ldr	r2, [r4, #4]
 8004e42:	2100      	movs	r1, #0
 8004e44:	4628      	mov	r0, r5
 8004e46:	f7fb f9cb 	bl	80001e0 <memchr>
 8004e4a:	b108      	cbz	r0, 8004e50 <_printf_i+0x1bc>
 8004e4c:	1b40      	subs	r0, r0, r5
 8004e4e:	6060      	str	r0, [r4, #4]
 8004e50:	6863      	ldr	r3, [r4, #4]
 8004e52:	6123      	str	r3, [r4, #16]
 8004e54:	2300      	movs	r3, #0
 8004e56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e5a:	e7a7      	b.n	8004dac <_printf_i+0x118>
 8004e5c:	6923      	ldr	r3, [r4, #16]
 8004e5e:	462a      	mov	r2, r5
 8004e60:	4639      	mov	r1, r7
 8004e62:	4630      	mov	r0, r6
 8004e64:	47c0      	blx	r8
 8004e66:	3001      	adds	r0, #1
 8004e68:	d0aa      	beq.n	8004dc0 <_printf_i+0x12c>
 8004e6a:	6823      	ldr	r3, [r4, #0]
 8004e6c:	079b      	lsls	r3, r3, #30
 8004e6e:	d413      	bmi.n	8004e98 <_printf_i+0x204>
 8004e70:	68e0      	ldr	r0, [r4, #12]
 8004e72:	9b03      	ldr	r3, [sp, #12]
 8004e74:	4298      	cmp	r0, r3
 8004e76:	bfb8      	it	lt
 8004e78:	4618      	movlt	r0, r3
 8004e7a:	e7a3      	b.n	8004dc4 <_printf_i+0x130>
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	464a      	mov	r2, r9
 8004e80:	4639      	mov	r1, r7
 8004e82:	4630      	mov	r0, r6
 8004e84:	47c0      	blx	r8
 8004e86:	3001      	adds	r0, #1
 8004e88:	d09a      	beq.n	8004dc0 <_printf_i+0x12c>
 8004e8a:	3501      	adds	r5, #1
 8004e8c:	68e3      	ldr	r3, [r4, #12]
 8004e8e:	9a03      	ldr	r2, [sp, #12]
 8004e90:	1a9b      	subs	r3, r3, r2
 8004e92:	42ab      	cmp	r3, r5
 8004e94:	dcf2      	bgt.n	8004e7c <_printf_i+0x1e8>
 8004e96:	e7eb      	b.n	8004e70 <_printf_i+0x1dc>
 8004e98:	2500      	movs	r5, #0
 8004e9a:	f104 0919 	add.w	r9, r4, #25
 8004e9e:	e7f5      	b.n	8004e8c <_printf_i+0x1f8>
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1ac      	bne.n	8004dfe <_printf_i+0x16a>
 8004ea4:	7803      	ldrb	r3, [r0, #0]
 8004ea6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004eaa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004eae:	e76c      	b.n	8004d8a <_printf_i+0xf6>
 8004eb0:	08005131 	.word	0x08005131
 8004eb4:	08005142 	.word	0x08005142

08004eb8 <_sbrk_r>:
 8004eb8:	b538      	push	{r3, r4, r5, lr}
 8004eba:	4c06      	ldr	r4, [pc, #24]	; (8004ed4 <_sbrk_r+0x1c>)
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	4605      	mov	r5, r0
 8004ec0:	4608      	mov	r0, r1
 8004ec2:	6023      	str	r3, [r4, #0]
 8004ec4:	f7fb fc80 	bl	80007c8 <_sbrk>
 8004ec8:	1c43      	adds	r3, r0, #1
 8004eca:	d102      	bne.n	8004ed2 <_sbrk_r+0x1a>
 8004ecc:	6823      	ldr	r3, [r4, #0]
 8004ece:	b103      	cbz	r3, 8004ed2 <_sbrk_r+0x1a>
 8004ed0:	602b      	str	r3, [r5, #0]
 8004ed2:	bd38      	pop	{r3, r4, r5, pc}
 8004ed4:	20000198 	.word	0x20000198

08004ed8 <__sread>:
 8004ed8:	b510      	push	{r4, lr}
 8004eda:	460c      	mov	r4, r1
 8004edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ee0:	f000 f896 	bl	8005010 <_read_r>
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	bfab      	itete	ge
 8004ee8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004eea:	89a3      	ldrhlt	r3, [r4, #12]
 8004eec:	181b      	addge	r3, r3, r0
 8004eee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004ef2:	bfac      	ite	ge
 8004ef4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004ef6:	81a3      	strhlt	r3, [r4, #12]
 8004ef8:	bd10      	pop	{r4, pc}

08004efa <__swrite>:
 8004efa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004efe:	461f      	mov	r7, r3
 8004f00:	898b      	ldrh	r3, [r1, #12]
 8004f02:	05db      	lsls	r3, r3, #23
 8004f04:	4605      	mov	r5, r0
 8004f06:	460c      	mov	r4, r1
 8004f08:	4616      	mov	r6, r2
 8004f0a:	d505      	bpl.n	8004f18 <__swrite+0x1e>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f14:	f000 f868 	bl	8004fe8 <_lseek_r>
 8004f18:	89a3      	ldrh	r3, [r4, #12]
 8004f1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f22:	81a3      	strh	r3, [r4, #12]
 8004f24:	4632      	mov	r2, r6
 8004f26:	463b      	mov	r3, r7
 8004f28:	4628      	mov	r0, r5
 8004f2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f2e:	f000 b817 	b.w	8004f60 <_write_r>

08004f32 <__sseek>:
 8004f32:	b510      	push	{r4, lr}
 8004f34:	460c      	mov	r4, r1
 8004f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f3a:	f000 f855 	bl	8004fe8 <_lseek_r>
 8004f3e:	1c43      	adds	r3, r0, #1
 8004f40:	89a3      	ldrh	r3, [r4, #12]
 8004f42:	bf15      	itete	ne
 8004f44:	6560      	strne	r0, [r4, #84]	; 0x54
 8004f46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004f4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004f4e:	81a3      	strheq	r3, [r4, #12]
 8004f50:	bf18      	it	ne
 8004f52:	81a3      	strhne	r3, [r4, #12]
 8004f54:	bd10      	pop	{r4, pc}

08004f56 <__sclose>:
 8004f56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f5a:	f000 b813 	b.w	8004f84 <_close_r>
	...

08004f60 <_write_r>:
 8004f60:	b538      	push	{r3, r4, r5, lr}
 8004f62:	4c07      	ldr	r4, [pc, #28]	; (8004f80 <_write_r+0x20>)
 8004f64:	4605      	mov	r5, r0
 8004f66:	4608      	mov	r0, r1
 8004f68:	4611      	mov	r1, r2
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	6022      	str	r2, [r4, #0]
 8004f6e:	461a      	mov	r2, r3
 8004f70:	f7fb fbd9 	bl	8000726 <_write>
 8004f74:	1c43      	adds	r3, r0, #1
 8004f76:	d102      	bne.n	8004f7e <_write_r+0x1e>
 8004f78:	6823      	ldr	r3, [r4, #0]
 8004f7a:	b103      	cbz	r3, 8004f7e <_write_r+0x1e>
 8004f7c:	602b      	str	r3, [r5, #0]
 8004f7e:	bd38      	pop	{r3, r4, r5, pc}
 8004f80:	20000198 	.word	0x20000198

08004f84 <_close_r>:
 8004f84:	b538      	push	{r3, r4, r5, lr}
 8004f86:	4c06      	ldr	r4, [pc, #24]	; (8004fa0 <_close_r+0x1c>)
 8004f88:	2300      	movs	r3, #0
 8004f8a:	4605      	mov	r5, r0
 8004f8c:	4608      	mov	r0, r1
 8004f8e:	6023      	str	r3, [r4, #0]
 8004f90:	f7fb fbe5 	bl	800075e <_close>
 8004f94:	1c43      	adds	r3, r0, #1
 8004f96:	d102      	bne.n	8004f9e <_close_r+0x1a>
 8004f98:	6823      	ldr	r3, [r4, #0]
 8004f9a:	b103      	cbz	r3, 8004f9e <_close_r+0x1a>
 8004f9c:	602b      	str	r3, [r5, #0]
 8004f9e:	bd38      	pop	{r3, r4, r5, pc}
 8004fa0:	20000198 	.word	0x20000198

08004fa4 <_fstat_r>:
 8004fa4:	b538      	push	{r3, r4, r5, lr}
 8004fa6:	4c07      	ldr	r4, [pc, #28]	; (8004fc4 <_fstat_r+0x20>)
 8004fa8:	2300      	movs	r3, #0
 8004faa:	4605      	mov	r5, r0
 8004fac:	4608      	mov	r0, r1
 8004fae:	4611      	mov	r1, r2
 8004fb0:	6023      	str	r3, [r4, #0]
 8004fb2:	f7fb fbe0 	bl	8000776 <_fstat>
 8004fb6:	1c43      	adds	r3, r0, #1
 8004fb8:	d102      	bne.n	8004fc0 <_fstat_r+0x1c>
 8004fba:	6823      	ldr	r3, [r4, #0]
 8004fbc:	b103      	cbz	r3, 8004fc0 <_fstat_r+0x1c>
 8004fbe:	602b      	str	r3, [r5, #0]
 8004fc0:	bd38      	pop	{r3, r4, r5, pc}
 8004fc2:	bf00      	nop
 8004fc4:	20000198 	.word	0x20000198

08004fc8 <_isatty_r>:
 8004fc8:	b538      	push	{r3, r4, r5, lr}
 8004fca:	4c06      	ldr	r4, [pc, #24]	; (8004fe4 <_isatty_r+0x1c>)
 8004fcc:	2300      	movs	r3, #0
 8004fce:	4605      	mov	r5, r0
 8004fd0:	4608      	mov	r0, r1
 8004fd2:	6023      	str	r3, [r4, #0]
 8004fd4:	f7fb fbdf 	bl	8000796 <_isatty>
 8004fd8:	1c43      	adds	r3, r0, #1
 8004fda:	d102      	bne.n	8004fe2 <_isatty_r+0x1a>
 8004fdc:	6823      	ldr	r3, [r4, #0]
 8004fde:	b103      	cbz	r3, 8004fe2 <_isatty_r+0x1a>
 8004fe0:	602b      	str	r3, [r5, #0]
 8004fe2:	bd38      	pop	{r3, r4, r5, pc}
 8004fe4:	20000198 	.word	0x20000198

08004fe8 <_lseek_r>:
 8004fe8:	b538      	push	{r3, r4, r5, lr}
 8004fea:	4c07      	ldr	r4, [pc, #28]	; (8005008 <_lseek_r+0x20>)
 8004fec:	4605      	mov	r5, r0
 8004fee:	4608      	mov	r0, r1
 8004ff0:	4611      	mov	r1, r2
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	6022      	str	r2, [r4, #0]
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	f7fb fbd8 	bl	80007ac <_lseek>
 8004ffc:	1c43      	adds	r3, r0, #1
 8004ffe:	d102      	bne.n	8005006 <_lseek_r+0x1e>
 8005000:	6823      	ldr	r3, [r4, #0]
 8005002:	b103      	cbz	r3, 8005006 <_lseek_r+0x1e>
 8005004:	602b      	str	r3, [r5, #0]
 8005006:	bd38      	pop	{r3, r4, r5, pc}
 8005008:	20000198 	.word	0x20000198

0800500c <__malloc_lock>:
 800500c:	4770      	bx	lr

0800500e <__malloc_unlock>:
 800500e:	4770      	bx	lr

08005010 <_read_r>:
 8005010:	b538      	push	{r3, r4, r5, lr}
 8005012:	4c07      	ldr	r4, [pc, #28]	; (8005030 <_read_r+0x20>)
 8005014:	4605      	mov	r5, r0
 8005016:	4608      	mov	r0, r1
 8005018:	4611      	mov	r1, r2
 800501a:	2200      	movs	r2, #0
 800501c:	6022      	str	r2, [r4, #0]
 800501e:	461a      	mov	r2, r3
 8005020:	f7fb fb64 	bl	80006ec <_read>
 8005024:	1c43      	adds	r3, r0, #1
 8005026:	d102      	bne.n	800502e <_read_r+0x1e>
 8005028:	6823      	ldr	r3, [r4, #0]
 800502a:	b103      	cbz	r3, 800502e <_read_r+0x1e>
 800502c:	602b      	str	r3, [r5, #0]
 800502e:	bd38      	pop	{r3, r4, r5, pc}
 8005030:	20000198 	.word	0x20000198

08005034 <_init>:
 8005034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005036:	bf00      	nop
 8005038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800503a:	bc08      	pop	{r3}
 800503c:	469e      	mov	lr, r3
 800503e:	4770      	bx	lr

08005040 <_fini>:
 8005040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005042:	bf00      	nop
 8005044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005046:	bc08      	pop	{r3}
 8005048:	469e      	mov	lr, r3
 800504a:	4770      	bx	lr
