
VERILOG_SOURCES = $(wildcard src/*.v) TestBench.sv
VERILATOR_FLAGS += -Wno-PINMISSING # --trace
TRACK_YML = track.yml

include ../rules.mk