cir> cirr opt01.aag
Cannot open design "opt01.aag"!!

cir> cirw -o u01.aag
Error: circuit is not yet constructed!!

cir> cirr opt02.aag -r
Cannot open design "opt02.aag"!!

cir> cirw -o u02.aag
Error: circuit is not yet constructed!!

cir> cirr opt03.aag -r
Cannot open design "opt03.aag"!!

cir> cirw -o u03.aag
Error: circuit is not yet constructed!!

cir> cirr opt04.aag -r
Cannot open design "opt04.aag"!!

cir> cirw -o u04.aag
Error: circuit is not yet constructed!!

cir> cirr opt05.aag -r
Cannot open design "opt05.aag"!!

cir> cirw -o u05.aag
Error: circuit is not yet constructed!!

cir> cirr opt06.aag -r
Cannot open design "opt06.aag"!!

cir> cirw -o u06.aag
Error: circuit is not yet constructed!!

cir> cirr sim01.aag -r
Cannot open design "sim01.aag"!!

cir> cirw -o v01.aag
Error: circuit is not yet constructed!!

cir> cirr sim02.aag -r
Cannot open design "sim02.aag"!!

cir> cirw -o v02.aag
Error: circuit is not yet constructed!!

cir> cirr sim03.aag -r
Cannot open design "sim03.aag"!!

cir> cirw -o v03.aag
Error: circuit is not yet constructed!!

cir> cirr sim04.aag -r
Cannot open design "sim04.aag"!!

cir> cirw -o v04.aag
Error: circuit is not yet constructed!!

cir> cirr sim05.aag -r
Cannot open design "sim05.aag"!!

cir> cirw -o v05.aag
Error: circuit is not yet constructed!!

cir> cirr sim06.aag -r
Cannot open design "sim06.aag"!!

cir> cirw -o v06.aag
Error: circuit is not yet constructed!!

cir> cirr sim07.aag -r
Cannot open design "sim07.aag"!!

cir> cirw -o v07.aag
Error: circuit is not yet constructed!!

cir> cirr sim08.aag -r
Cannot open design "sim08.aag"!!

cir> cirw -o v08.aag
Error: circuit is not yet constructed!!

cir> cirr sim09.aag -r
Cannot open design "sim09.aag"!!

cir> cirw -o v09.aag
Error: circuit is not yet constructed!!

cir> cirr sim10.aag -r
Cannot open design "sim10.aag"!!

cir> cirw -o v10.aag
Error: circuit is not yet constructed!!

cir> cirr sim11.aag -r
Cannot open design "sim11.aag"!!

cir> cirw -o v11.aag
Error: circuit is not yet constructed!!

cir> cirr sim12.aag -r
Cannot open design "sim12.aag"!!

cir> cirw -o v12.aag
Error: circuit is not yet constructed!!

cir> cirr sim13.aag -r
Cannot open design "sim13.aag"!!

cir> cirw -o v13.aag
Error: circuit is not yet constructed!!

cir> cirr sim14.aag -r
Cannot open design "sim14.aag"!!

cir> cirw -o v14.aag
Error: circuit is not yet constructed!!

cir> cirr sim15.aag -r
Cannot open design "sim15.aag"!!

cir> cirw -o v15.aag
Error: circuit is not yet constructed!!

cir> cirr strash01.aag -r
Cannot open design "strash01.aag"!!

cir> cirw -o w01.aag
Error: circuit is not yet constructed!!

cir> cirr strash02.aag -r
Cannot open design "strash02.aag"!!

cir> cirw -o w02.aag
Error: circuit is not yet constructed!!

cir> cirr strash03.aag -r
Cannot open design "strash03.aag"!!

cir> cirw -o w03.aag
Error: circuit is not yet constructed!!

cir> cirr strash04.aag -r
Cannot open design "strash04.aag"!!

cir> cirw -o w04.aag
Error: circuit is not yet constructed!!

cir> cirr strash05.aag -r
Cannot open design "strash05.aag"!!

cir> cirw -o w05.aag
Error: circuit is not yet constructed!!

cir> cirr strash06.aag -r
Cannot open design "strash06.aag"!!

cir> cirw -o w06.aag
Error: circuit is not yet constructed!!

cir> cirr strash07.aag -r
Cannot open design "strash07.aag"!!

cir> cirw -o w07.aag
Error: circuit is not yet constructed!!

cir> cirr strash08.aag -r
Cannot open design "strash08.aag"!!

cir> cirw -o w08.aag
Error: circuit is not yet constructed!!

cir> cirr strash09.aag -r
Cannot open design "strash09.aag"!!

cir> cirw -o w09.aag
Error: circuit is not yet constructed!!

cir> cirr strash10.aag -r
Cannot open design "strash10.aag"!!

cir> cirw -o w10.aag
Error: circuit is not yet constructed!!

cir> cirr test1.aag -r
Cannot open design "test1.aag"!!

cir> cirw -o w11.aag
Error: circuit is not yet constructed!!

cir> cirr test2.aag -r
Cannot open design "test2.aag"!!

cir> cirw -o w12.aag
Error: circuit is not yet constructed!!

cir> usage
Period time used : 0 seconds
Total time used  : 0 seconds
Total memory used: 0 M Bytes

cir> Quit -f

