--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

H:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Dummy_SPI.twx Dummy_SPI.ncd -o Dummy_SPI.twr Dummy_SPI.pcf
-ucf Dummy_SPI.ucf

Design file:              Dummy_SPI.ncd
Physical constraint file: Dummy_SPI.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SCLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MOSI        |   -0.898(R)|    2.478(R)|SCLK_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock SCLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MISO        |   10.367(F)|SCLK_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock SS_N to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
RX_DATA<0>  |    8.895(F)|Counter_ins/spi_busy_inv|   0.000|
RX_DATA<1>  |    8.895(F)|Counter_ins/spi_busy_inv|   0.000|
RX_DATA<2>  |    8.895(F)|Counter_ins/spi_busy_inv|   0.000|
RX_DATA<3>  |    8.895(F)|Counter_ins/spi_busy_inv|   0.000|
RX_DATA<4>  |    8.889(F)|Counter_ins/spi_busy_inv|   0.000|
RX_DATA<5>  |    8.889(F)|Counter_ins/spi_busy_inv|   0.000|
RX_DATA<6>  |    8.888(F)|Counter_ins/spi_busy_inv|   0.000|
RX_DATA<7>  |    8.850(F)|Counter_ins/spi_busy_inv|   0.000|
------------+------------+------------------------+--------+

Clock to Setup on destination clock SCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCLK           |    1.667|         |         |    1.650|
SS_N           |   -0.225|   -0.225|    0.049|    0.049|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SS_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCLK           |         |         |    4.826|         |
SS_N           |    6.916|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SS_N           |BUSY           |    5.791|
---------------+---------------+---------+


Analysis completed Thu May 25 00:24:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 185 MB



