PPA Report for bidir_shift_reg.v (Module: bidir_shift_reg)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 16
IO Count: 5
Cell Count: 49

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 992.06 MHz
End-to-End Path Delay: 4.529 ns
Reg-to-Reg Critical Path Delay: 0.802 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
