{"vcs1":{"timestamp_begin":1750608455.711587324, "rt":0.11, "ut":0.07, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750608455.249261731}
{"VCS_COMP_START_TIME": 1750608455.249261731}
{"VCS_COMP_END_TIME": 1750608455.852079643}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_acc+all -debug_region+cell+encrypt -cm line+cond+tgl+fsm+branch -cm_dir sim/vcs/output/cov_work -f sim/vcs/compile.f -o sim/vcs/output/fft_simv +define+RTL_SIM +vcs+lic+wait -l sim/vcs/output/compile.log"}
