# Verilog_Practice

This repo shows my practice of some interview questions.

[01: Random generator](https://github.com/ZongRuLi/Verilog_Practice/tree/main/01_Random_generator)

[02: Clock divider](https://github.com/ZongRuLi/Verilog_Practice/tree/main/02_Clock_divider)

[03: Asynchronous FIFO](https://github.com/ZongRuLi/Verilog_Practice/tree/main/03_Asynchronous_FIFO)