// Seed: 3081031155
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0;
  always $display(~id_1, id_1, id_1 ? id_1 : id_1);
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  reg  id_8;
  wire id_9;
  module_0(
      id_6, id_9
  );
  always id_2 <= id_8;
  function id_10(input id_11, input id_12);
    force id_7 = id_7;
    id_1 = id_10;
  endfunction : id_13
endmodule
