<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/PDS/rs485_key_led/rtl/rs485_key_led.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PDS/rs485_key_led/rtl/uart_rx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PDS/rs485_key_led/rtl/led_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PDS/rs485_key_led/rtl/key_trig.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PDS/rs485_key_led/rtl/key_debounce.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PDS/rs485_key_led/rtl/uart_tx.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>138</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 3900X 12-Core Processor</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/rs485_key_led/rtl/rs485_key_led.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/rs485_key_led/rtl/rs485_key_led.v(line number: 19)] Analyzing module rs485_key_led (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/rs485_key_led/rtl/uart_rx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/rs485_key_led/rtl/uart_rx.v(line number: 19)] Analyzing module uart_rx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/rs485_key_led/rtl/led_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/rs485_key_led/rtl/led_ctrl.v(line number: 19)] Analyzing module led_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/rs485_key_led/rtl/key_trig.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/rs485_key_led/rtl/key_trig.v(line number: 19)] Analyzing module key_trig (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/rs485_key_led/rtl/key_debounce.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/rs485_key_led/rtl/key_debounce.v(line number: 19)] Analyzing module key_debounce (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/rs485_key_led/rtl/uart_tx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/rs485_key_led/rtl/uart_tx.v(line number: 19)] Analyzing module uart_tx (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;rs485_key_led&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/rs485_key_led/rtl/rs485_key_led.v(line number: 19)] Elaborating module rs485_key_led</data>
        </row>
        <row>
            <data message="4">Module instance {rs485_key_led} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
    UART_BPS = 32'b00000000000000011100001000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/rs485_key_led/rtl/rs485_key_led.v(line number: 53)] Elaborating instance u_uart_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/rs485_key_led/rtl/uart_rx.v(line number: 19)] Elaborating module uart_rx</data>
        </row>
        <row>
            <data message="4">Module instance {rs485_key_led/u_uart_rx} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
    UART_BPS = 32'b00000000000000011100001000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/rs485_key_led/rtl/rs485_key_led.v(line number: 63)] Elaborating instance u_led_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/rs485_key_led/rtl/led_ctrl.v(line number: 19)] Elaborating module led_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/rs485_key_led/rtl/rs485_key_led.v(line number: 73)] Elaborating instance u_key_trig</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/rs485_key_led/rtl/key_trig.v(line number: 19)] Elaborating module key_trig</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/rs485_key_led/rtl/key_trig.v(line number: 60)] Elaborating instance u_key_debounce_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/rs485_key_led/rtl/key_debounce.v(line number: 19)] Elaborating module key_debounce</data>
        </row>
        <row>
            <data message="4">Module instance {rs485_key_led/u_key_trig/u_key_debounce_0} parameter value:
    CNT_MAX = 20'b11110100001001000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/rs485_key_led/rtl/key_trig.v(line number: 69)] Elaborating instance u_key_debounce_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/rs485_key_led/rtl/key_debounce.v(line number: 19)] Elaborating module key_debounce</data>
        </row>
        <row>
            <data message="4">Module instance {rs485_key_led/u_key_trig/u_key_debounce_1} parameter value:
    CNT_MAX = 20'b11110100001001000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/rs485_key_led/rtl/rs485_key_led.v(line number: 86)] Elaborating instance u_uart_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/rs485_key_led/rtl/uart_tx.v(line number: 19)] Elaborating module uart_tx</data>
        </row>
        <row>
            <data message="4">Module instance {rs485_key_led/u_uart_tx} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
    UART_BPS = 32'b00000000000000011100001000000000</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N153 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N115 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N112 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N187_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N108 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N84 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N81 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N139 (bmsWIDEMUX).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>rs485_key_led</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/PDS/rs485_key_led/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>