// Seed: 1551443471
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input wor  id_2,
    input tri0 id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri1 id_3,
    input uwire id_4,
    output wor id_5,
    input wor id_6,
    input supply1 id_7,
    output wor id_8,
    input wire id_9,
    input tri0 id_10,
    output wire id_11
);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    module_2,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_24;
endmodule
