Analysis & Synthesis Status : Successful - Sat Apr 13 09:17:06 2019
Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name : test
Top-level Entity Name : test
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 39
    Dedicated logic registers : 32
Total registers : 32
Total pins : 38
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
