{"\\asj_fft_sglstream_fft_131_inst": 1, "ccc": 2, "a_ram_data_in_bus[23]~feeder": 3, "ram_cxb_wr_data": 4, "Mux13~1": 5, "twiddle_data~33": 6, "gen_wrsw_1:ram_cxb_wr": 7, "sw_3_arr[6][1]~feeder": 8, "gen_dft_1:bfpdft": 9, "Add5~1": 10, "gen_da0:gen_std:cm1": 11, "gen_ma:gen_ma_full:u0": 12, "gbrnd:nev:gp:lpm_add_sub_component": 13, "auto_generated": 14, "op_1~46": 15, "gen_ma:gen_ma_full:real_delay": 16, "tdl_arr[0][11]~feeder": 17, "Mux79~1": 18, "auk_dsp_atlantic_source_1": 19, "Selector3~0": 20, "auk_dsp_atlantic_sink_1": 21, "at_sink_data_int[7]~feeder": 22, "Selector5~2": 23, "a_ram_data_in_bus[127]~feeder": 24, "gen_radix_4_last_pass:ram_cxb_lpp_data": 25, "ram_in_reg[6][7]~feeder": 26, "source_valid_ctrl_sop~0": 27, "lpp_ram_data_out~85": 28, "out_cnt~4": 29, "reg_no_twiddle[4][1][3]~feeder": 30, "ram_cxb_bfp_data": 31, "Mux126~1": 32, "Mux7~0": 33, "ram_data_out3~25": 34, "rd_adgen": 35, "Mux4~0": 36, "data_int1[9]~feeder": 37, "gen_radix_4_last_pass:lpp": 38, "Add1~69": 39, "Mux126~3": 40, "add_in_r_d[15]~feeder": 41, "twrom": 42, "gen_M4K:cos_1n": 43, "gen_auto:altsyncram_component": 44, "ram_block1a0": 45, "Add0~29": 46, "ram_in_reg[5][8]~feeder": 47, "Add10~13": 48, "lpp_ram_data_out~98": 49, "\\sink_error[1]~input": 50, "gen_da0:gen_std:cm2": 51, "gen_ma:gen_ma_full:imag_delay": 52, "tdl_arr[1][16]~feeder": 53, "add_in_r_d[0]~feeder": 54, "gen_full_rnd:gen_rounding_blk:2:u0": 55, "op_1~77": 56, "rdaddress_c_bus[3]~feeder": 57, "Add6~21": 58, "b_ram_data_in_bus[5]~feeder": 59, "Add7~65": 60, "gen_da0:gen_std:cm3": 61, "op_1~50": 62, "ram_data_out2~13": 63, "Add1~29": 64, "Add4~33": 65, "Mux74~0": 66, "op_1~133": 67, "gen_disc:bfp_detect": 68, "Selector1~1": 69, "Add1~77": 70, "gen_full_rnd:gen_rounding_blk:0:u0": 71, "op_1~29": 72, "b_ram_data_in_bus[53]~feeder": 73, "gen_full_rnd:gen_rounding_blk:3:u0": 74, "op_1~37": 75, "Add4~29": 76, "Selector7~0": 77, "Add0~49": 78, "tdl_arr[1][5]~feeder": 79, "gen_disc:bfp_scale": 80, "Mux127~0": 81, "op_1~97": 82, "add_in_i_c[9]~feeder": 83, "Add2~25": 84, "gen_wrsw_1:get_wr_swtiches": 85, "swd_tdl[11][0]~feeder": 86, "ram_cxb_rd": 87, "Mux10~0": 88, "gen_ma:gen_ma_full:u1": 89, "op_1~141": 90, "result_i_tmp[20]~feeder": 91, "tdl_arr[0][10]~feeder": 92, "b_ram_data_in_bus[109]~feeder": 93, "at_source_data[22]~feeder": 94, "Mux142~3": 95, "gen_radix_4_last_pass:gen_lpp_addr": 96, "gen_M4K:delay_swd": 97, "tdl_arr[2][0]~feeder": 98, "gen_full_rnd:gen_rounding_blk:1:u0": 99, "op_1~21": 100, "tdl_arr[0][16]~feeder": 101, "Mux95~0": 102, "result_i_tmp[24]~feeder": 103, "Add8~29": 104, "op_1~41": 105, "lpp_ram_data_out~115": 106, "result_r_tmp[14]~feeder": 107, "Add3~69": 108, "op_1~42": 109, "Add1~9": 110, "a_ram_data_in_bus[76]~feeder": 111, "Add3~53": 112, "Mux62~0": 113, "gen_full_rnd:u0": 114, "op_1~13": 115, "\\sink_real[11]~input": 116, "gain_lut_8pts~4": 117, "ram_in_reg[5][12]~feeder": 118, "Add6~45": 119, "gen_M4K_Output:dat_C": 120, "gen_rams:3:dat_A": 121, "gen_M4K:altsyncram_component": 122, "add_in_i_d[14]~feeder": 123, "twiddle_data~7": 124, "rd_addr_d[1]~feeder": 125, "Mux58~0": 126, "reg_no_twiddle[1][1][6]~feeder": 127, "b_ram_data_in_bus[49]~feeder": 128, "\\sink_real[16]~input": 129, "Mux48~0": 130, "lpp_ram_data_out~95": 131, "gain_lut_8pts~7": 132, "op_1~121": 133, "op_1~30": 134, "b_ram_data_in_bus[22]~feeder": 135, "ram_a_not_b_vec[4]~feeder": 136, "Mux138~0": 137, "data_real_o[12]~feeder": 138, "reg_no_twiddle[3][1][12]~feeder": 139, "Add15~69": 140, "a_ram_data_in_bus[96]~feeder": 141, "ram_in_reg[2][4]~feeder": 142, "data_int1[26]~feeder": 143, "ram_in_reg[7][10]~feeder": 144, "Add2~17": 145, "fft_real_out[14]~feeder": 146, "gen_full_rnd:u1": 147, "op_1~17": 148, "writer": 149, "data_in_r[3]~feeder": 150, "data_int[37]~feeder": 151, "Mux26~0": 152, "Mux139~3": 153, "lpp_count~0": 154, "Add17~53": 155, "\\source_exp[4]~output": 156, "rdaddress_b_bus[9]~feeder": 157, "Mux59~1": 158, "op_1~81": 159, "Mux36~4": 160, "op_1~53": 161, "lpp_ram_data_out~74": 162, "ram_data_out0~0": 163, "op_1~109": 164, "data_rdy_vec[7]~feeder": 165, "twiddle_data[2][1][1]~feeder": 166, "op_1~129": 167, "Mux78~0": 168, "a_ram_data_in_bus[51]~feeder": 169, "r_array_out[1][0]~feeder": 170, "Mux11~3": 171, "sw_0_arr[13][1]~feeder": 172, "Mux72~1": 173, "Mux87~3": 174, "Add12~73": 175, "lpp_ram_data_out~29": 176, "ram_in_reg[2][15]~feeder": 177, "ram_in_reg[0][8]~feeder": 178, "op_1~25": 179, "Mux143~2": 180, "reg_no_twiddle[5][0][13]~feeder": 181, "b_ram_data_in_bus[94]~feeder": 182, "normal_fifo:fifo_eab_on:in_fifo": 183, "dpfifo": 184, "ram_read_address[2]~2": 185, "fft_real_out[11]~feeder": 186, "op_1~70": 187, "Mux59~3": 188, "data_real_in_reg[7]~feeder": 189, "tdl_arr[1][15]~feeder": 190, "op_1~66": 191, "Add8~21": 192, "ram_in_reg[3][17]~feeder": 193, "b_ram_data_in_bus[134]~feeder": 194, "ram_in_reg[4][11]~feeder": 195, "Add1~13": 196, "Mux18~1": 197, "Mux136~2": 198, "twiddle_data[1][1][12]~feeder": 199, "sw_0_arr[11][3]~feeder": 200, "ram_in_reg[4][5]~feeder": 201, "Mux37~3": 202, "Mux2~0": 203, "Mux15~2": 204, "data_count_sig[1]~5": 205, "twiddle_data[0][1][0]~feeder": 206, "sw_1_arr[2][1]~feeder": 207, "source_comb_update_2~0": 208, "ram_in_reg[1][2]~feeder": 209, "reg_no_twiddle[1][0][11]~feeder": 210, "lpp_ram_data_out~23": 211, "Mux42~2": 212, "Add9~5": 213, "add_in_i_d[9]~feeder": 214, "add_in_r_d[4]~feeder": 215, "\\source_imag[13]~output": 216, "b_ram_data_in_bus[27]~feeder": 217, "ram_in_reg[0][15]~feeder": 218, "Add8~41": 219, "ram_data_out0~24": 220, "data_in_i[11]~feeder": 221, "data_int1[6]~feeder": 222, "at_source_data[1]~feeder": 223, "\\sink_imag[14]~input": 224, "b_ram_data_in_bus[120]~feeder": 225, "reg_no_twiddle[4][0][6]~feeder": 226, "Add7~41": 227, "Add11~61": 228, "packet_error0": 229, "Add6~13": 230, "Mux0~1": 231, "op_1~69": 232, "reg_no_twiddle[1][0][2]~feeder": 233, "gen_full_rnd:gen_rounding_blk:0:u1": 234, "op_1~45": 235, "gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass": 236, "tdl_arr[1]~feeder": 237, "Mux55~2": 238, "a_ram_data_in_bus[1]~feeder": 239, "ram_data_out2~19": 240, "ram_data_out0~22": 241, "ram_data_out1~24": 242, "a_ram_data_in_bus[63]~feeder": 243, "gen_le256_mk:ctrl": 244, "k[0]~1": 245, "b_ram_data_in_bus[59]~feeder": 246, "Mux10~3": 247, "b_ram_data_in_bus[67]~feeder": 248, "a_ram_data_in_bus[142]~feeder": 249, "op_1~14": 250, "at_source_valid_int~1": 251, "count~5": 252, "ram_in_reg[4][6]~feeder": 253, "Mux140~3": 254, "data_int1[32]~feeder": 255, "Mux128~2": 256, "Mux60~3": 257, "add_in_i_c[3]~feeder": 258, "sw_0_arr[12][0]~feeder": 259, "ram_in_reg[1][9]~feeder": 260, "Add16~33": 261, "lpp_ram_data_out~9": 262, "ram_data_out1~26": 263, "reg_no_twiddle[1][1][10]~feeder": 264, "Add16~57": 265, "gen_dft_1:bfpc": 266, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass": 267, "tdl_arr[3]~feeder": 268, "ram_data_out0~11": 269, "data_count_sig~6": 270, "wc_vec[3]~feeder": 271, "gen_full_rnd:gen_rounding_blk:1:u1": 272, "data_real_o[15]~feeder": 273, "Add17~49": 274, "a_ram_data_in_bus[114]~feeder": 275, "reg_no_twiddle[3][0][0]~feeder": 276, "Mux139~0": 277, "swa_tdl[6][0]~feeder": 278, "Add14~37": 279, "op_1~113": 280, "add_in_i_a[9]~feeder": 281, "Add0~1": 282, "Add1~5": 283, "Add16~29": 284, "Add0~21": 285, "a_ram_data_in_bus[4]~feeder": 286, "lpp_ram_data_out~22": 287, "a_ram_data_in_bus[26]~feeder": 288, "b_ram_data_in_bus[110]~feeder": 289, "data_select~0": 290, "lpp_ram_data_out~72": 291, "Add4~13": 292, "ram_data_out0~20": 293, "\\sink_imag[7]~input": 294, "Add16~49": 295, "Add9~29": 296, "Mux15~0": 297, "b_ram_data_in_bus[54]~feeder": 298, "twiddle_data[1][0][5]~feeder": 299, "rdaddress_b_bus[12]~feeder": 300, "Add12~37": 301, "a_ram_data_in_bus[21]~feeder": 302, "data_imag_o[3]~3": 303, "Add2~9": 304, "a_ram_data_in_bus[66]~feeder": 305, "a_ram_data_in_bus[12]~feeder": 306, "result_i_tmp[21]~feeder": 307, "twid_factors": 308, "twad_tdl[1][1]~feeder": 309, "Mux65~2": 310, "Mux15~1": 311, "wraddress_b_bus[13]~feeder": 312, "at_source_data[27]~feeder": 313, "data_imag_o[16]~16": 314, "reg_no_twiddle[5][1][11]~feeder": 315, "a_ram_data_in_bus[91]~feeder": 316, "Add3~17": 317, "a_ram_data_in_bus[84]~feeder": 318, "lpp_ram_data_out~120": 319, "auk_dsp_interface_controller_1": 320, "stall_int": 321, "\\source_real[11]~output": 322, "Mux13~3": 323, "Mux8~3": 324, "Add2~13": 325, "Mux2~2": 326, "Mux90~5": 327, "tdl_arr[1][2]~feeder": 328, "reg_no_twiddle[4][0][5]~feeder": 329, "ram_in_reg[3][6]~feeder": 330, "gen_ma:gen_ma_full:ms": 331, "ALTMULT_ADD_component": 332, "mac_mult1": 333, "Add6~61": 334, "Mux141~0": 335, "Add5~37": 336, "gen_full_rnd:gen_rounding_blk:2:u1": 337, "op_1~57": 338, "Add11~29": 339, "tdl_arr[1][3]~feeder": 340, "at_source_data[29]~feeder": 341, "lpp_ram_data_out~130": 342, "Selector2~1": 343, "Add3~49": 344, "op_1~85": 345, "b_ram_data_in_bus[80]~feeder": 346, "a_ram_data_in_bus[39]~feeder": 347, "ram_in_reg[2][16]~feeder": 348, "Mux69~3": 349, "op_1~26": 350, "Add12~17": 351, "Add16~13": 352, "Add0~69": 353, "wraddress_b_bus[11]~feeder": 354, "ram_data_out0~35": 355, "wr_address_i_int[1]~feeder": 356, "Add13~9": 357, "Mux21~0": 358, "data_rdy_vec[0]~feeder": 359, "i_array_out[2][2]~feeder": 360, "ram_in_reg[0][6]~feeder": 361, "Selector3~3": 362, "Selector8~0": 363, "fft_real_out[15]~feeder": 364, "data_rdy_int~0": 365, "r_array_out[1][2]~feeder": 366, "op_1~65": 367, "r_array_out[0][3]~feeder": 368, "Mux54~6": 369, "Mux138~3": 370, "add_in_r_b[0]~feeder": 371, "Mux9~3": 372, "gen_full_rnd:gen_rounding_blk:3:u1": 373, "b_ram_data_in_bus[107]~feeder": 374, "ram_data_out2~7": 375, "_~3": 376, "Mux63~0": 377, "b_ram_data_in_bus[98]~feeder": 378, "Mux77~0": 379, "ram_a_not_b_vec~24": 380, "reg_no_twiddle[2][1][0]~feeder": 381, "Add12~41": 382, "Mux132~2": 383, "reg_no_twiddle[6][1][1]~feeder": 384, "Selector4~4": 385, "\\source_real[7]~output": 386, "\\source_imag[6]~output": 387, "Mux75~0": 388, "data_int1[31]~feeder": 389, "sw_0_arr[5][2]~feeder": 390, "lpp_ram_data_out~73": 391, "Mux30~0": 392, "at_sink_data_int[27]~feeder": 393, "Mux141~3": 394, "blk_exp~4": 395, "ram_data_out0[23]~feeder": 396, "Mux2~3": 397, "twiddle_data~38": 398, "Add0~9": 399, "Add10~21": 400, "Mux18~6": 401, "Add17~57": 402, "reg_no_twiddle[3][1][14]~feeder": 403, "WideNor1": 404, "Add2~41": 405, "op_1~117": 406, "result_i_tmp[30]~feeder": 407, "i_array_out[3][2]~feeder": 408, "b_ram_data_in_bus[9]~feeder": 409, "data_int1[19]~feeder": 410, "twiddle_data~12": 411, "Add9~45": 412, "Mux130~0": 413, "Selector6~3": 414, "Selector6~1": 415, "add_in_i_c[0]~feeder": 416, "Mux94~0": 417, "Mux135~1": 418, "\\source_real[13]~output": 419, "op_1~38": 420, "ram_in_reg[5][6]~feeder": 421, "b_ram_data_in_bus[119]~feeder": 422, "Add9~9": 423, "Mux7~2": 424, "Mux127~3": 425, "data_imag_in_reg[13]~feeder": 426, "Add6~25": 427, "sw_1_arr[15][1]~feeder": 428, "Add17~17": 429, "Mux36~2": 430, "Add17~45": 431, "b_ram_data_in_bus[13]~feeder": 432, "Add9~81": 433, "a_ram_data_in_bus[9]~feeder": 434, "next_pass_id~1": 435, "op_1~6": 436, "data_imag_o[14]~14": 437, "butterfly_st2[1][0][0]~feeder": 438, "op_1~89": 439, "reg_no_twiddle[5][1][5]~feeder": 440, "Mux66~0": 441, "twiddle_data~6": 442, "ram_in_reg[7][9]~feeder": 443, "Add0~5": 444, "lpp_ram_data_out~124": 445, "Mux6~2": 446, "Mux78~3": 447, "Mux3~0": 448, "op_1~49": 449, "add_in_r_c[1]~feeder": 450, "lpp_ram_data_out~67": 451, "Add11~17": 452, "Mux60~0": 453, "ram_data_out2~2": 454, "op_1~18": 455, "lpp_ram_data_out~7": 456, "ram_a_not_b_vec~2": 457, "op_1~2": 458, "data_in_r[1]~feeder": 459, "Add10~41": 460, "tdl_arr[1][4]~feeder": 461, "add_in_r_d[1]~feeder": 462, "tdl_arr[0][13]~feeder": 463, "tdl_arr[1][9]~feeder": 464, "op_1~105": 465, "r_array_out[2][11]~feeder": 466, "result_i_tmp[27]~feeder": 467, "Mux0~2": 468, "add_in_i_d[12]~feeder": 469, "ram_in_reg[5][3]~feeder": 470, "Add4~45": 471, "op_1~74": 472, "core_real_in[14]~feeder": 473, "lpp_ram_data_out~51": 474, "twiddle_data~3": 475, "Mux50~0": 476, "Mux142~0": 477, "result_r_tmp[34]~feeder": 478, "p_tdl[3][1]~feeder": 479, "valid_ctrl_inter~1": 480, "a_ram_data_in_bus[75]~feeder": 481, "ram_a_not_b_vec~18": 482, "op_1~62": 483, "Add11~45": 484, "lpp_ram_data_out~62": 485, "Mux72~3": 486, "data_int[17]~feeder": 487, "Mux5~2": 488, "LessThan0~0": 489, "Mux86~0": 490, "at_source_data[0]~feeder": 491, "ram_in_reg[2][3]~feeder": 492, "add_in_i_c[11]~feeder": 493, "op_1~145": 494, "reg_no_twiddle[5][1][10]~feeder": 495, "ram_in_reg[4][2]~feeder": 496, "swa_tdl[14][0]~feeder": 497, "b_ram_data_in_bus[64]~feeder": 498, "k_count[3]~feeder": 499, "Add9~1": 500, "Add1~61": 501, "add_in_i_d[6]~feeder": 502, "ram_in_reg[6][10]~feeder": 503, "ram_data_out1~29": 504, "b_ram_data_in_bus[23]~feeder": 505, "op_1~61": 506, "ram_in_reg[5][15]~feeder": 507, "ram_a_not_b_vec~26": 508, "b_ram_data_in_bus[8]~feeder": 509, "Mux93~0": 510, "\\source_real[2]~output": 511, "delay_ctrl_np": 512, "tdl_arr[0]~feeder": 513, "Selector6~0": 514, "Equal0~0": 515, "ram_data_out3~3": 516, "data_rdy_vec[1]~feeder": 517, "data_int1[36]~feeder": 518, "Add6~5": 519, "out_cnt~2": 520, "b_ram_data_in_bus[40]~feeder": 521, "Add1~17": 522, "ram_in_reg[7][1]~feeder": 523, "tdl_arr[0][7]~feeder": 524, "twiddle_data~41": 525, "Mux136~0": 526, "Add8~37": 527, "lpp_ram_data_out~138": 528, "reg_no_twiddle[3][1][10]~feeder": 529, "Mux16~3": 530, "twiddle_data~47": 531, "lpp_ram_data_out~35": 532, "Mux49~0": 533, "Mux69~0": 534, "Mux41~1": 535, "\\sink_imag[1]~input": 536, "Mux6~0": 537, "Mux54~2": 538, "Mux137~3": 539, "Mux47~3": 540, "Mux108~4": 541, "Mux12~1": 542, "\\sink_real[0]~input": 543, "ram_in_reg[4][8]~feeder": 544, "Add2~77": 545, "Mux103~0": 546, "Add16~37": 547, "b_ram_data_in_bus[105]~feeder": 548, "reg_no_twiddle[6][1][11]~feeder": 549, "Selector4~0": 550, "Mux128~3": 551, "Selector5~0": 552, "data_real_in_reg[5]~feeder": 553, "at_source_data[32]~feeder": 554, "Add9~53": 555, "Add2~21": 556, "gen_dft_1:delay_blk_done": 557, "tdl_arr[4]~feeder": 558, "Add0~0": 559, "ram_in_reg[4][10]~feeder": 560, "valid_ctrl_inter1~0": 561, "Mux138~1": 562, "k_state~6": 563, "Selector0~1": 564, "reg_no_twiddle[2][0][10]~feeder": 565, "gen_dft_1:delay_blk_done2": 566, "tdl_arr[11]~feeder": 567, "reg_no_twiddle[1][0][17]~feeder": 568, "Mux9~0": 569, "Add15~21": 570, "a_ram_data_in_bus[129]~feeder": 571, "Add11~65": 572, "op_1~73": 573, "\\clk~input": 574, "lpp_ram_data_out~140": 575, "ram_data_out3~33": 576, "lpp_ram_data_out~32": 577, "Mux97~0": 578, "slb_i[0]": 579, "ram_data_out0~15": 580, "Mux48~2": 581, "Add13~5": 582, "Mux73~1": 583, "Mux91~0": 584, "twiddle_data~39": 585, "Mux139~1": 586, "Add9~73": 587, "Add5~5": 588, "data_int1[25]~feeder": 589, "a_ram_data_in_bus[72]~feeder": 590, "Mux8~0": 591, "ram_data_out1~10": 592, "lpp_ram_data_out~123": 593, "Mux40~0": 594, "Mux85~1": 595, "Mux132~0": 596, "Mux108~0": 597, "Add14~53": 598, "data_real_in_reg[13]~feeder": 599, "fft_real_out[8]~feeder": 600, "en_slb~0": 601, "dffe_af~0": 602, "ram_in_reg[4][4]~feeder": 603, "Add7~13": 604, "Add12~49": 605, "tdl_arr[2]~feeder": 606, "Mux65~0": 607, "r_array_out[2][2]~feeder": 608, "b_ram_data_in_bus[99]~feeder": 609, "ram_data_out3~19": 610, "\\source_real[1]~output": 611, "Add8~13": 612, "twiddle_data[2][1][9]~feeder": 613, "a_ram_data_in_bus[18]~feeder": 614, "tdl_arr[0][0]~feeder": 615, "ram_in_reg[4][9]~feeder": 616, "b_ram_data_in_bus[111]~feeder": 617, "ram_in_reg[2][7]~feeder": 618, "Add13~57": 619, "count~6": 620, "Add9~61": 621, "blk_exp~5": 622, "Mux86~3": 623, "Add7~1": 624, "ram_data_out3~16": 625, "Mux13~2": 626, "b_ram_data_in_bus[51]~feeder": 627, "Mux51~1": 628, "\\source_error[0]~output": 629, "Mux1~3": 630, "ram_in_reg[0][2]~feeder": 631, "tdl_arr[0][12]~feeder": 632, "lpp_ram_data_out~127": 633, "\\source_real[10]~output": 634, "tdl_arr[1][11]~feeder": 635, "wraddress_b_bus[9]~feeder": 636, "add_in_i_c[5]~feeder": 637, "b_ram_data_in_bus[102]~feeder": 638, "b_ram_data_in_bus[93]~feeder": 639, "sw_0_arr[0][0]~feeder": 640, "twad_tdl[3][3]~feeder": 641, "Add11~21": 642, "op_1~34": 643, "ram_data_out3~14": 644, "at_source_data[25]~feeder": 645, "a_ram_data_in_bus[102]~feeder": 646, "ram_in_reg[6][11]~feeder": 647, "_~2": 648, "lpp_ram_data_out~141": 649, "Add15~65": 650, "mac_out3": 651, "lpp_ram_data_out~107": 652, "add_in_r_c[9]~feeder": 653, "\\source_imag[3]~output": 654, "op_1~93": 655, "lpp_ram_data_out~135": 656, "twiddle_data~2": 657, "Add14~41": 658, "result_i_tmp[10]~feeder": 659, "sel_we": 660, "wd_i~0": 661, "Mux48~3": 662, "b_ram_data_in_bus[19]~feeder": 663, "lpp_ram_data_out~131": 664, "Add17~65": 665, "Add10~45": 666, "ram_in_reg[6][6]~feeder": 667, "lpp_ram_data_out~133": 668, "Selector2~0": 669, "Add14~13": 670, "ram_data_out2~0": 671, "ram_in_reg[3][10]~feeder": 672, "Mux133~0": 673, "core_real_in[15]~feeder": 674, "\\source_imag[15]~output": 675, "a_ram_data_in_bus[27]~feeder": 676, "reg_no_twiddle[4][1][2]~feeder": 677, "Add10~57": 678, "Mux72~2": 679, "add_in_i_c[17]~feeder": 680, "Mux0~0": 681, "\\source_imag[5]~output": 682, "Add4~9": 683, "data_count_sig[5]~0": 684, "r_array_out[3][2]~feeder": 685, "twiddle_data~19": 686, "sw_1_arr[11][1]~feeder": 687, "a_ram_data_in_bus[33]~feeder": 688, "Add14~45": 689, "Mux42~3": 690, "op_1~137": 691, "ram_a_not_b_vec~11": 692, "ram_data_out1~23": 693, "stall_int~0": 694, "counter_i~0": 695, "data_imag_in_reg[12]~feeder": 696, "a_ram_data_in_bus[93]~feeder": 697, "core_imag_in[3]~feeder": 698, "lpp_ram_data_out~33": 699, "Mux38~1": 700, "ram_in_reg[0][7]~feeder": 701, "Mux18~4": 702, "twiddle_data~40": 703, "ram_in_reg[7][0]~feeder": 704, "reg_no_twiddle[1][1][7]~feeder": 705, "ram_data_out2~30": 706, "Add1~3": 707, "Selector4~2": 708, "a_ram_data_in_bus[79]~feeder": 709, "data_imag_in_reg[0]~feeder": 710, "a_ram_data_in_bus[37]~feeder": 711, "ram_in_reg[5][14]~feeder": 712, "twad_tdl[4][0]~feeder": 713, "ram_data_out2~31": 714, "Mux44~0": 715, "gain_lut_8pts~12": 716, "count~3": 717, "Mux14~2": 718, "b_ram_data_in_bus[73]~feeder": 719, "Add9~41": 720, "Add4~73": 721, "b_ram_data_in_bus[3]~feeder": 722, "ram_data_out2~17": 723, "Selector1~2": 724, "ram_data_out3~13": 725, "Mux18~3": 726, "b_ram_data_in_bus[18]~feeder": 727, "swa_tdl[13][1]~feeder": 728, "Mux66~1": 729, "Mux37~1": 730, "Add15~9": 731, "ram_data_out1~28": 732, "a_ram_data_in_bus[87]~feeder": 733, "Mux37~0": 734, "Add4~2": 735, "Mux29~0": 736, "p_tdl[11][0]~feeder": 737, "data_count_sig[2]~4": 738, "Mux43~3": 739, "slb_i[3]": 740, "\\sink_imag[17]~input": 741, "data_real_o[7]~feeder": 742, "\\sink_ready~output": 743, "ram_in_reg[2][6]~feeder": 744, "at_source_data[13]~feeder": 745, "Mux7~1": 746, "wraddress_b_bus[10]~feeder": 747, "b_ram_data_in_bus[34]~feeder": 748, "lpp_ram_data_out~36": 749, "Add8~45": 750, "data_in_i[2]~feeder": 751, "twiddle_data~20": 752, "Add2~69": 753, "Mux140~2": 754, "Add13~21": 755, "Mux61~0": 756, "ram_data_out3~6": 757, "ram_in_reg[4][15]~feeder": 758, "sw_1_arr[1][1]~feeder": 759, "Add2~5": 760, "Add3~73": 761, "source_stall_reg~0": 762, "Mux134~1": 763, "b_ram_data_in_bus[33]~feeder": 764, "ram_a_not_b_vec~14": 765, "add_in_r_c[15]~feeder": 766, "r_array_out[2][3]~feeder": 767, "wr_ptr": 768, "counter_comb_bita1": 769, "swa_tdl[2][0]~feeder": 770, "reg_no_twiddle[2][1][2]~feeder": 771, "tdl_arr[0][3]~feeder": 772, "op_1~33": 773, "lpp_ram_data_out~70": 774, "add_in_r_d[12]~feeder": 775, "Add10~33": 776, "core_imag_in[7]~feeder": 777, "Mux132~3": 778, "reg_no_twiddle[2][1][10]~feeder": 779, "tdl_arr[0][9]~feeder": 780, "Mux85~0": 781, "Add2~1": 782, "a_ram_data_in_bus[99]~feeder": 783, "Add1~21": 784, "add_in_r_d[17]~feeder": 785, "Add3~41": 786, "reg_no_twiddle[1][1][8]~feeder": 787, "Add7~73": 788, "data_in_r[14]~feeder": 789, "Mux137~2": 790, "data_int1[22]~feeder": 791, "ram_in_reg[7][13]~feeder": 792, "tdl_arr[1][1]~feeder": 793, "reg_no_twiddle[3][0][1]~feeder": 794, "add_in_i_d[13]~feeder": 795, "Mux85~2": 796, "ram_a_not_b_vec~5": 797, "fft_imag_out[10]~feeder": 798, "\\sink_imag[3]~input": 799, "a_ram_data_in_bus[103]~feeder": 800, "twiddle_data~50": 801, "add_in_i_c[1]~feeder": 802, "Mux57~2": 803, "\\sink_imag[4]~input": 804, "ram_in_reg[5][16]~feeder": 805, "Mux100~0": 806, "Mux140~0": 807, "ram_data_out3~30": 808, "Mux83~0": 809, "gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp": 810, "ram_in_reg[1][2]~0": 811, "data_real_o[13]~feeder": 812, "reg_no_twiddle[6][0][6]~feeder": 813, "ram_data_out1~30": 814, "lpp_ram_data_out~96": 815, "sw_3_arr[10][1]~feeder": 816, "p_tdl[12][1]~feeder": 817, "tdl_arr[0][14]~feeder": 818, "add_in_r_d[11]~feeder": 819, "k~3": 820, "Add16~17": 821, "\\sink_imag[9]~input": 822, "reg_no_twiddle[1][1][5]~feeder": 823, "counter_comb_bita0": 824, "counter_comb_bita2": 825, "gen_rams:0:dat_A": 826, "twiddle_data~14": 827, "Add15~37": 828, "a_ram_data_in_bus[14]~feeder": 829, "sw_1_arr[6][1]~feeder": 830, "Add8~1": 831, "Add16~21": 832, "wc_i~0": 833, "Equal1~0": 834, "lpp_ram_data_out~93": 835, "reg_no_twiddle[3][0][9]~feeder": 836, "lpp_ram_data_out~6": 837, "Mux10~1": 838, "twiddle_data[1][1][3]~feeder": 839, "ram_data_out3~5": 840, "fft_imag_out[14]~feeder": 841, "b_ram_data_in_bus[17]~feeder": 842, "b_ram_data_in_bus[43]~feeder": 843, "ram_in_reg[0][3]~feeder": 844, "Mux17~3": 845, "twiddle_data~15": 846, "result_r_tmp[29]~feeder": 847, "add_in_r_c[11]~feeder": 848, "ram_in_reg[2][14]~feeder": 849, "result_i_tmp[19]~feeder": 850, "Mux14~0": 851, "Mux130~3": 852, "Add14~33": 853, "result_r_tmp[25]~feeder": 854, "lpp_count_offset~0": 855, "Add3~45": 856, "Mux81~0": 857, "Add14~69": 858, "Mux4~2": 859, "op_1~10": 860, "core_real_in[10]~feeder": 861, "ram_data_out0~7": 862, "\\sink_real[15]~input": 863, "Add11~25": 864, "Mux131~2": 865, "ram_a_not_b_vec~10": 866, "Mux108~2": 867, "Add16~41": 868, "swa_tdl[1][1]~feeder": 869, "reg_no_twiddle[1][0][15]~feeder": 870, "reg_no_twiddle[5][0][4]~feeder": 871, "result_r_tmp[33]~feeder": 872, "lpp_ram_data_out~108": 873, "a_ram_data_in_bus[98]~feeder": 874, "ram_a_not_b_vec~9": 875, "sw_0_arr[11][1]~feeder": 876, "a_ram_data_in_bus[82]~feeder": 877, "tdl_arr[4][1]~feeder": 878, "b_ram_data_in_bus[130]~feeder": 879, "data_int1[23]~feeder": 880, "Add6~41": 881, "lut_out_tmp~0": 882, "ram_in_reg[1][4]~feeder": 883, "a_ram_data_in_bus[50]~feeder": 884, "Mux1~1": 885, "lpp_ram_data_out~116": 886, "Mux46~3": 887, "fft_real_out[2]~feeder": 888, "Add12~53": 889, "Mux70~2": 890, "Add11~5": 891, "Add13~73": 892, "offset_counter~3": 893, "Mux134~2": 894, "Mux47~0": 895, "reg_no_twiddle[2][1][13]~feeder": 896, "Add3~57": 897, "\\sink_imag[2]~input": 898, "lpp_ram_data_out~66": 899, "Mux134~3": 900, "Mux55~1": 901, "Add15~33": 902, "Add4~21": 903, "Mux137~0": 904, "Add13~29": 905, "Add6~53": 906, "add_in_r_d[8]~feeder": 907, "ram_in_reg[1][15]~feeder": 908, "Mux36~5": 909, "Mux10~2": 910, "ram_in_reg[0][13]~feeder": 911, "reg_no_twiddle[1][0][9]~feeder": 912, "Mux127~2": 913, "ram_in_reg[5][1]~feeder": 914, "twiddle_data~32": 915, "lpp_ram_data_out~75": 916, "reg_no_twiddle[5][1][12]~feeder": 917, "reg_no_twiddle[1][0][12]~feeder": 918, "out_cnt~3": 919, "data_real_o[17]~feeder": 920, "Mux18~5": 921, "Mux17~1": 922, "Mux80~0": 923, "ram_data_out3~29": 924, "b_ram_data_in_bus[141]~feeder": 925, "tdl_arr[10]~feeder": 926, "Mux61~3": 927, "wren_b~3": 928, "add_in_i_c[13]~feeder": 929, "b_ram_data_in_bus[28]~feeder": 930, "Add1~53": 931, "reg_no_twiddle[6][0][17]~feeder": 932, "Add14~25": 933, "lpp_ram_data_out~142": 934, "Mux129~0": 935, "Mux49~1": 936, "b_ram_data_in_bus[56]~feeder": 937, "reg_no_twiddle[3][1][11]~feeder": 938, "add_in_i_c[15]~feeder": 939, "lpp_ram_data_out~4": 940, "data_imag_o[1]~1": 941, "data_count_sig[5]~7": 942, "ram_data_out2~8": 943, "ram_in_reg[4][17]~feeder": 944, "Add10~5": 945, "a_ram_data_in_bus[88]~feeder": 946, "Mux141~1": 947, "a_ram_data_in_bus[110]~feeder": 948, "a_ram_data_in_bus[10]~feeder": 949, "ram_in_reg[3][15]~feeder": 950, "reg_no_twiddle[1][0][13]~feeder": 951, "next_block~feeder": 952, "fft_imag_out[1]~feeder": 953, "Add13~17": 954, "Mux82~1": 955, "usedw_counter": 956, "Mux1~0": 957, "lpp_ram_data_out~119": 958, "Add7~53": 959, "add_in_i_a[4]~feeder": 960, "lpp_ram_data_out~99": 961, "lpp_ram_data_out~44": 962, "Mux111~0": 963, "reg_no_twiddle[6][0][7]~feeder": 964, "Mux2~1": 965, "reg_no_twiddle[4][0][10]~feeder": 966, "Mux43~0": 967, "a_ram_data_in_bus[111]~feeder": 968, "\\source_real[12]~output": 969, "ram_in_reg[5][10]~feeder": 970, "Add11~69": 971, "Mux64~0": 972, "Mux90~4": 973, "Add7~9": 974, "b_ram_data_in_bus[75]~feeder": 975, "Add1~37": 976, "Mux108~6": 977, "result_i_tmp[33]~feeder": 978, "lpp_ram_data_out~102": 979, "Add4~49": 980, "Add15~45": 981, "Add11~33": 982, "r_array_out[2][1]~feeder": 983, "Mux54~0": 984, "Add2~53": 985, "add_in_i_d[10]~feeder": 986, "a_ram_data_in_bus[38]~feeder": 987, "Add16~53": 988, "op_1~58": 989, "\\source_real[6]~output": 990, "ram_data_out3~21": 991, "swa_tdl[8][0]~feeder": 992, "b_ram_data_in_bus[71]~feeder": 993, "gain_lut_8pts~11": 994, "Add13~49": 995, "ram_data_out0~17": 996, "ram_in_reg[1][5]~feeder": 997, "Add15~53": 998, "Mux0~3": 999, "rd_ptr_msb": 1000, "tdl_arr[4][0]~feeder": 1001, "data_imag_o[9]~9": 1002, "\\source_real[9]~output": 1003, "lpp_ram_data_out~110": 1004, "ram_data_out2~11": 1005, "Add4~65": 1006, "data_imag_o[10]~10": 1007, "sw_3_arr[2][1]~feeder": 1008, "sw_0_arr[12][2]~feeder": 1009, "reg_no_twiddle[5][1][16]~feeder": 1010, "data_in_r[13]~feeder": 1011, "reg_no_twiddle[2][1][8]~feeder": 1012, "lpp_ram_data_out~125": 1013, "data_imag_o[2]~2": 1014, "gen_ma:gen_ma_full:ma": 1015, "Add14~57": 1016, "twad_tdl[5][3]~feeder": 1017, "Add7~45": 1018, "fft_real_out[9]~feeder": 1019, "Add4~5": 1020, "data_in_i[16]~feeder": 1021, "Mux39~1": 1022, "i_array_out[2][3]~feeder": 1023, "Mux56~1": 1024, "fft_imag_out[17]~feeder": 1025, "data_in_i[7]~feeder": 1026, "twiddle_data~34": 1027, "reg_no_twiddle[5][0][9]~feeder": 1028, "Add1~41": 1029, "data_in_r[7]~feeder": 1030, "Mux3~1": 1031, "\\reset_n~input": 1032, "Mux86~2": 1033, "ram_data_out2~9": 1034, "add_in_i_d[1]~feeder": 1035, "a_ram_data_in_bus[19]~feeder": 1036, "reg_no_twiddle[6][0][4]~feeder": 1037, "wd_vec[1]~feeder": 1038, "twiddle_data~45": 1039, "ram_data_out0~23": 1040, "a_ram_data_in_bus[90]~feeder": 1041, "Mux0~4": 1042, "Mux137~1": 1043, "Mux129~2": 1044, "\\source_error[1]~output": 1045, "Add0~25": 1046, "\\sink_real[13]~input": 1047, "at_source_data[15]~feeder": 1048, "data_in_r[12]~feeder": 1049, "gen_M4K_Output:dat_D": 1050, "gen_rams:2:dat_A": 1051, "Mux1~2": 1052, "at_source_data[35]~feeder": 1053, "Mux43~2": 1054, "Mux72~4": 1055, "Add1~65": 1056, "data_real_o[6]~feeder": 1057, "ram_in_reg[4][7]~feeder": 1058, "fft_imag_out[15]~feeder": 1059, "fft_real_out[12]~feeder": 1060, "Mux58~3": 1061, "exponent_out~0": 1062, "ram_data_out2~28": 1063, "swd_tdl[10][1]~feeder": 1064, "b_ram_data_in_bus[21]~feeder": 1065, "b_ram_data_in_bus[139]~feeder": 1066, "i_array_out[1][3]~feeder": 1067, "\\sink_imag[12]~input": 1068, "b_ram_data_in_bus[122]~feeder": 1069, "lpp_ram_data_out~88": 1070, "Add4~17": 1071, "k~0": 1072, "Mux0~6": 1073, "Add7~25": 1074, "Add4~69": 1075, "Add6~29": 1076, "Selector0~0": 1077, "Add4~77": 1078, "twiddle_data[1][1][13]~feeder": 1079, "wren_a~2": 1080, "Mux136~3": 1081, "reg_no_twiddle[2][0][8]~feeder": 1082, "gain_lut_8pts~13": 1083, "Add10~9": 1084, "Selector5~1": 1085, "Mux46~1": 1086, "Add1~73": 1087, "op_1~125": 1088, "Mux39~3": 1089, "\\source_imag[2]~output": 1090, "result_r_tmp[27]~feeder": 1091, "a_ram_data_in_bus[52]~feeder": 1092, "r_array_out[1][5]~feeder": 1093, "ram_in_reg[5][17]~feeder": 1094, "b_ram_data_in_bus[103]~feeder": 1095, "rdaddress_c_bus[0]~feeder": 1096, "Add15~49": 1097, "ram_a_not_b_vec~0": 1098, "ram_in_reg[4][1]~feeder": 1099, "at_source_data[33]~feeder": 1100, "Add7~17": 1101, "result_r_tmp[28]~feeder": 1102, "lpp_ram_data_out~59": 1103, "ram_in_reg[4][3]~feeder": 1104, "lpp_ram_data_out~26": 1105, "Add9~25": 1106, "count_finished~2": 1107, "del_npi_cnt~5": 1108, "\\sink_real[1]~input": 1109, "ram_in_reg[3][3]~feeder": 1110, "Selector11~0": 1111, "ram_data_out3~17": 1112, "twiddle_data~44": 1113, "ram_in_reg[3][5]~feeder": 1114, "Mux76~3": 1115, "ram_data_out1~13": 1116, "ram_data_out0~28": 1117, "b_ram_data_in_bus[25]~feeder": 1118, "b_ram_data_in_bus[32]~feeder": 1119, "b_ram_data_in_bus[77]~feeder": 1120, "twiddle_data[1][0][7]~feeder": 1121, "Selector17~0": 1122, "op_1~22": 1123, "b_ram_data_in_bus[26]~feeder": 1124, "a_ram_data_in_bus[47]~feeder": 1125, "fft_s2_cur.IDLE~0": 1126, "lpp_ram_data_out~76": 1127, "add_in_i_a[8]~feeder": 1128, "Mux131~3": 1129, "Add11~57": 1130, "Mux40~2": 1131, "core_real_in[3]~feeder": 1132, "b_ram_data_in_bus[20]~feeder": 1133, "ram_in_reg[2][12]~feeder": 1134, "data_imag_o[11]~11": 1135, "ram_a_not_b_vec~19": 1136, "b_ram_data_in_bus[36]~feeder": 1137, "\\source_imag[14]~output": 1138, "Mux128~0": 1139, "core_imag_in[14]~feeder": 1140, "Mux49~2": 1141, "core_real_in[4]~feeder": 1142, "add_in_r_d[10]~feeder": 1143, "Mux45~0": 1144, "lpp_ram_data_out~114": 1145, "b_ram_data_in_bus[86]~feeder": 1146, "Mux140~1": 1147, "Mux92~0": 1148, "usedw_will_be_1~0": 1149, "ram_in_reg[6][0]~feeder": 1150, "Mux54~3": 1151, "b_ram_data_in_bus[16]~feeder": 1152, "Mux54~1": 1153, "twiddle_data~27": 1154, "fifo_wrreq~0": 1155, "swd_tdl[16][0]~feeder": 1156, "offset_counter~4": 1157, "gen_rams:1:dat_A": 1158, "b_ram_data_in_bus[100]~feeder": 1159, "data_imag_o[4]~4": 1160, "Add11~2": 1161, "a_ram_data_in_bus[116]~feeder": 1162, "Add3~2": 1163, "Add1~4": 1164, "gain_lut_8pts~1": 1165, "Add7~29": 1166, "core_real_in[7]~feeder": 1167, "add_in_i_c[7]~feeder": 1168, "a_ram_data_in_bus[131]~feeder": 1169, "swd_tdl[2][1]~feeder": 1170, "Mux70~0": 1171, "Mux126~5": 1172, "add_in_r_c[13]~feeder": 1173, "Add14~77": 1174, "ram_in_reg[1][13]~feeder": 1175, "r_array_out[1][3]~feeder": 1176, "ram_data_out0~2": 1177, "Mux20~0": 1178, "Mux59~0": 1179, "a_ram_data_in_bus[43]~feeder": 1180, "b_ram_data_in_bus[24]~feeder": 1181, "Add4~61": 1182, "Add2~49": 1183, "Add3~21": 1184, "Add3~5": 1185, "\\sink_real[9]~input": 1186, "Mux51~0": 1187, "Add14~1": 1188, "sw_1_arr[3][0]~feeder": 1189, "lpp_ram_data_out~100": 1190, "Add7~69": 1191, "lpp_ram_data_out~61": 1192, "tdl_arr[5]~feeder": 1193, "Add5~41": 1194, "lpp_ram_data_out~42": 1195, "add_in_i_c[4]~feeder": 1196, "ram_in_reg[7][14]~feeder": 1197, "Mux63~1": 1198, "a_ram_data_in_bus[2]~feeder": 1199, "lpp_sel~0": 1200, "b_ram_data_in_bus[92]~feeder": 1201, "ram_data_out2~35": 1202, "Add13~77": 1203, "wraddress_a_bus[1]~feeder": 1204, "_~0": 1205, "Mux126~0": 1206, "lpp_ram_data_out~3": 1207, "Mux7~3": 1208, "Mux50~1": 1209, "Add5~69": 1210, "tdl_arr[0][2]~feeder": 1211, "Mux136~1": 1212, "Mux56~0": 1213, "ram_in_reg[4][14]~feeder": 1214, "reg_no_twiddle[2][1][11]~feeder": 1215, "Mux36~6": 1216, "ram_in_reg[1][17]~feeder": 1217, "ram_in_reg[3][1]~feeder": 1218, "ram_data_out2~14": 1219, "at_source_data[5]~feeder": 1220, "\\sink_eop~input": 1221, "lpp_ram_data_out~56": 1222, "add_in_i_d[11]~feeder": 1223, "lpp_ram_data_out~83": 1224, "result_i_tmp[26]~feeder": 1225, "reg_no_twiddle[1][0][5]~feeder": 1226, "add_in_r_d[6]~feeder": 1227, "ram_data_out0~27": 1228, "Add11~49": 1229, "a_ram_data_in_bus[120]~feeder": 1230, "at_source_data[6]~feeder": 1231, "Mux143~3": 1232, "p~0": 1233, "sw_0_arr[12][1]~feeder": 1234, "result_i_tmp[28]~feeder": 1235, "at_sink_data_int[1]~feeder": 1236, "b_ram_data_in_bus[70]~feeder": 1237, "Add10~37": 1238, "Add3~1": 1239, "sw_0_arr[2][1]~feeder": 1240, "add_in_r_c[6]~feeder": 1241, "at_source_data[3]~feeder": 1242, "a_ram_data_in_bus[80]~feeder": 1243, "lpp_ram_data_out~86": 1244, "add_in_i_a[14]~feeder": 1245, "ram_data_out1~7": 1246, "Mux5~1": 1247, "Mux115~0": 1248, "data_in_r[8]~feeder": 1249, "data_rdy_vec[9]~feeder": 1250, "lpp_ram_data_out~106": 1251, "ram_in_reg[0][12]~feeder": 1252, "sign_vec[1]~0": 1253, "b_ram_data_in_bus[74]~feeder": 1254, "Add11~77": 1255, "ram_in_reg[0][17]~feeder": 1256, "Mux68~2": 1257, "Add7~49": 1258, "mac_mult2": 1259, "Mux36~1": 1260, "Add6~73": 1261, "ram_in_reg[2][2]~feeder": 1262, "b_ram_data_in_bus[2]~feeder": 1263, "Add15~41": 1264, "next_pass_id~0": 1265, "ram_in_reg[1][14]~feeder": 1266, "a_ram_data_in_bus[137]~feeder": 1267, "reg_no_twiddle[6][0][5]~feeder": 1268, "ram_a_not_b_vec~20": 1269, "data_int[32]~feeder": 1270, "Mux73~0": 1271, "at_sink_data_int[20]~feeder": 1272, "Mux138~2": 1273, "Mux133~1": 1274, "lpp_ram_data_out~78": 1275, "out_cnt~1": 1276, "a_ram_data_in_bus[83]~feeder": 1277, "Add1~1": 1278, "lpp_ram_data_out~97": 1279, "Mux84~1": 1280, "ram_in_reg[0][5]~feeder": 1281, "\\source_valid~output": 1282, "Add2~33": 1283, "Add2~65": 1284, "wraddress_b_bus[5]~feeder": 1285, "twiddle_data~17": 1286, "Mux13~0": 1287, "count~4": 1288, "\\source_exp[3]~output": 1289, "a_ram_data_in_bus[30]~feeder": 1290, "b_ram_data_in_bus[50]~feeder": 1291, "Add17~1": 1292, "swd_tdl[16][1]~feeder": 1293, "r_array_out[3][3]~feeder": 1294, "op_1~54": 1295, "ram_in_reg[2][9]~feeder": 1296, "ram_in_reg[3][9]~feeder": 1297, "Add11~41": 1298, "lpp_ram_data_out~128": 1299, "dat_A": 1300, "Mux120~0": 1301, "ram_data_out2~18": 1302, "b_ram_data_in_bus[30]~feeder": 1303, "Add16~5": 1304, "op_1~101": 1305, "ram_data_out3~7": 1306, "a_ram_data_in_bus[121]~feeder": 1307, "Add2~57": 1308, "tdl_arr[7]~feeder": 1309, "Mux83~2": 1310, "b_ram_data_in_bus[129]~feeder": 1311, "result_r_tmp[32]~feeder": 1312, "Mux109~0": 1313, "ram_a_not_b_vec~17": 1314, "twiddle_data~31": 1315, "Add0~73": 1316, "\\source_imag[9]~output": 1317, "Mux46~2": 1318, "result_r_tmp[30]~feeder": 1319, "Add8~53": 1320, "result_i_tmp[32]~feeder": 1321, "Add10~53": 1322, "add_in_r_b[7]~feeder": 1323, "wraddress_b_bus[12]~feeder": 1324, "del_np_cnt~0": 1325, "a_ram_data_in_bus[134]~feeder": 1326, "tdl_arr[1][10]~feeder": 1327, "Mux130~1": 1328, "Mux90~2": 1329, "Mux45~2": 1330, "data_int[18]~feeder": 1331, "data_int[14]~feeder": 1332, "at_source_data[16]~feeder": 1333, "ram_data_out1~4": 1334, "twiddle_data[1][1][6]~feeder": 1335, "Add4~41": 1336, "Mux126~4": 1337, "lpp_ram_data_out~37": 1338, "twiddle_data~9": 1339, "sel_anb_addr": 1340, "Add0~3": 1341, "at_source_data[37]~feeder": 1342, "Add13~37": 1343, "Mux3~2": 1344, "ram_in_reg[7][5]~feeder": 1345, "lpp_ram_data_out~30": 1346, "b_ram_data_in_bus[132]~feeder": 1347, "add_in_i_d[8]~feeder": 1348, "at_source_data[14]~feeder": 1349, "swd_tdl[3][1]~feeder": 1350, "ram_in_reg[1][6]~feeder": 1351, "ram_data_out3~24": 1352, "ram_data_out1~3": 1353, "a_ram_data_in_bus[45]~feeder": 1354, "reg_no_twiddle[4][1][13]~feeder": 1355, "b_ram_data_in_bus[15]~feeder": 1356, "\\clk~inputclkctrl": 1357, "a_ram_data_in_bus[92]~feeder": 1358, "\\sink_imag[5]~input": 1359, "add_in_r_d[14]~feeder": 1360, "tdl_arr[3][1]~feeder": 1361, "twiddle_data~11": 1362, "source_comb_update_2~1": 1363, "ram_in_reg[3][3]~_wirecell": 1364, "reg_no_twiddle[2][0][3]~feeder": 1365, "fft_real_out[3]~feeder": 1366, "core_imag_in[10]~feeder": 1367, "Add3~65": 1368, "Add9~17": 1369, "Mux53~0": 1370, "Mux129~1": 1371, "b_ram_data_in_bus[48]~feeder": 1372, "sw_2_arr[13][1]~feeder": 1373, "ram_data_out2~27": 1374, "at_source_data[21]~feeder": 1375, "Mux54~5": 1376, "Mux77~3": 1377, "Mux89~0": 1378, "Mux0~5": 1379, "ram_data_out0~6": 1380, "a_ram_data_in_bus[124]~feeder": 1381, "Mux76~0": 1382, "b_ram_data_in_bus[84]~feeder": 1383, "Add15~29": 1384, "result_r_tmp[22]~feeder": 1385, "Mux131~0": 1386, "data_int1[27]~feeder": 1387, "Mux64~2": 1388, "twiddle_data~46": 1389, "Mux36~0": 1390, "twiddle_data~4": 1391, "result_r_tmp[24]~feeder": 1392, "a_ram_data_in_bus[128]~feeder": 1393, "Add9~65": 1394, "Add7~37": 1395, "Add12~61": 1396, "tdl_arr[0][5]~feeder": 1397, "lpp_ram_data_out~14": 1398, "b_ram_data_in_bus[121]~feeder": 1399, "ram_data_out2~10": 1400, "ram_in_reg[7][4]~feeder": 1401, "ram_data_out0~9": 1402, "\\sink_imag[0]~input": 1403, "sw_1_arr[13][0]~feeder": 1404, "b_ram_data_in_bus[95]~feeder": 1405, "b_ram_data_in_bus[116]~feeder": 1406, "ram_data_out1~11": 1407, "Mux61~1": 1408, "Mux52~0": 1409, "Mux22~0": 1410, "gain_lut_8pts~14": 1411, "add_in_i_c[12]~feeder": 1412, "core_real_in[12]~feeder": 1413, "gen_M4K:cos_2n": 1414, "ram_data_out3~26": 1415, "a_ram_data_in_bus[58]~feeder": 1416, "reg_no_twiddle[1][0][3]~feeder": 1417, "Add12~69": 1418, "Mux11~1": 1419, "ram_in_reg[2][8]~feeder": 1420, "Add11~53": 1421, "a_ram_data_in_bus[138]~feeder": 1422, "ram_in_reg[2][13]~feeder": 1423, "ram_in_reg[3][4]~feeder": 1424, "data_real_in_reg[2]~feeder": 1425, "Add8~57": 1426, "a_ram_data_in_bus[113]~feeder": 1427, "ram_data_out3~10": 1428, "Add1~57": 1429, "sink_start~0": 1430, "a_ram_data_in_bus[95]~feeder": 1431, "a_ram_data_in_bus[57]~feeder": 1432, "twiddle_data~28": 1433, "Mux102~0": 1434, "Add10~65": 1435, "Add16~69": 1436, "Add9~69": 1437, "Mux87~1": 1438, "ram_data_out2~21": 1439, "Mux86~1": 1440, "Mux143~1": 1441, "lpp_ram_data_out~132": 1442, "data_imag_o[5]~5": 1443, "lpp_ram_data_out~69": 1444, "at_sink_data_int[33]~feeder": 1445, "a_ram_data_in_bus[70]~feeder": 1446, "Add8~61": 1447, "Mux73~2": 1448, "delay_lpp_en": 1449, "fft_real_out[16]~feeder": 1450, "data_in_r[5]~feeder": 1451, "wraddress_a_bus[9]~feeder": 1452, "reg_no_twiddle[4][1][15]~feeder": 1453, "a_ram_data_in_bus[46]~feeder": 1454, "Add16~61": 1455, "reg_no_twiddle[2][0][15]~feeder": 1456, "reg_no_twiddle[6][1][2]~feeder": 1457, "b_ram_data_in_bus[108]~feeder": 1458, "reg_no_twiddle[5][0][7]~feeder": 1459, "sw_1_arr[7][0]~feeder": 1460, "lpp_ram_data_out~143": 1461, "Mux139~2": 1462, "sw_3_arr[9][1]~feeder": 1463, "exponent_out~5": 1464, "p_cd_en[1]~feeder": 1465, "b_ram_data_in_bus[11]~feeder": 1466, "gain_lut_8pts~9": 1467, "Add8~49": 1468, "Mux90~1": 1469, "ram_in_reg[6][1]~feeder": 1470, "fft_dirn_held_o~0": 1471, "data_int1[41]~feeder": 1472, "reg_no_twiddle[5][0][2]~feeder": 1473, "Add1~2": 1474, "ram_data_out3[13]~feeder": 1475, "twiddle_data~16": 1476, "Mux53~1": 1477, "sw_0_arr[14][2]~feeder": 1478, "wr_addr[0]~feeder": 1479, "Selector3~1": 1480, "add_in_i_d[7]~feeder": 1481, "fft_imag_out[2]~feeder": 1482, "fft_imag_out[0]~feeder": 1483, "ram_in_reg[1][7]~feeder": 1484, "ram_in_reg[5][0]~feeder": 1485, "rdaddress_c_bus[7]~feeder": 1486, "at_source_data[11]~feeder": 1487, "ram_in_reg[6][14]~feeder": 1488, "core_imag_in[8]~feeder": 1489, "Add9~21": 1490, "ram_data_out2~22": 1491, "Add17~69": 1492, "blk_exp~6": 1493, "wren_a~3": 1494, "sw_0_arr[13][0]~feeder": 1495, "Add5~33": 1496, "ram_in_reg[0][4]~feeder": 1497, "ram_data_out1~6": 1498, "add_in_r_c[5]~feeder": 1499, "at_source_data[31]~feeder": 1500, "a_ram_data_in_bus[133]~feeder": 1501, "Add3~33": 1502, "Mux53~3": 1503, "lpp_ram_data_out~21": 1504, "Mux8~1": 1505, "twiddle_data~25": 1506, "lpp_ram_data_out~25": 1507, "a_ram_data_in_bus[44]~feeder": 1508, "Add11~73": 1509, "Mux63~3": 1510, "Mux19~0": 1511, "Add8~77": 1512, "Add8~73": 1513, "i_array_out[0][3]~feeder": 1514, "b_ram_data_in_bus[78]~feeder": 1515, "Mux53~2": 1516, "Mux78~2": 1517, "ram_data_out3~0": 1518, "Add6~9": 1519, "swd_tdl[7][1]~feeder": 1520, "slb_last~3": 1521, "sw_3_arr[14][1]~feeder": 1522, "tdl_arr[1][12]~feeder": 1523, "ram_in_reg[7][11]~feeder": 1524, "Mux3~3": 1525, "data_int[36]~feeder": 1526, "Mux18~0": 1527, "a_ram_data_in_bus[8]~feeder": 1528, "result_r_tmp[31]~feeder": 1529, "reg_no_twiddle[2][1][7]~feeder": 1530, "i_array_out[2][16]~0": 1531, "Add10~69": 1532, "wraddress_a_bus[5]~feeder": 1533, "ram_data_out3~11": 1534, "Mux67~0": 1535, "tdl_arr[14]~feeder": 1536, "Add0~17": 1537, "\\source_imag[0]~output": 1538, "Add11~81": 1539, "twiddle_data[1][1][4]~feeder": 1540, "Selector1~0": 1541, "add_in_i_c[8]~feeder": 1542, "del_np_cnt~4": 1543, "ram_data_out2~6": 1544, "Mux90~2DUPLICATE": 1545, "Mux70~3": 1546, "swd_tdl[10][0]~feeder": 1547, "lpp_ram_data_out~77": 1548, "str_count_en~0": 1549, "Mux12~3": 1550, "sink_comb_update_2~0": 1551, "fft_imag_out[3]~feeder": 1552, "ram_in_reg[7][6]~feeder": 1553, "lpp_ram_data_out~111": 1554, "data_imag_o[8]~8": 1555, "Mux60~2": 1556, "Add9~77": 1557, "lpp_ram_data_out~64": 1558, "Mux47~2": 1559, "\\sink_real[6]~input": 1560, "Mux80~3": 1561, "\\source_real[0]~output": 1562, "Selector2~3": 1563, "Mux80~1": 1564, "sink_ready_ctrl~0": 1565, "ram_data_out3~12": 1566, "Mux134~0": 1567, "twiddle_data[1][1][17]~feeder": 1568, "lpp_ram_data_out~71": 1569, "Mux69~2": 1570, "core_imag_in[6]~feeder": 1571, "data_int[16]~feeder": 1572, "Add1~49": 1573, "sw_0_arr[9][2]~feeder": 1574, "a_ram_data_in_bus[42]~feeder": 1575, "exponent_out~2": 1576, "reg_no_twiddle[3][0][14]~feeder": 1577, "a_ram_data_in_bus[13]~feeder": 1578, "reg_no_twiddle[4][0][15]~feeder": 1579, "result_r_tmp[26]~feeder": 1580, "result_i_tmp[34]~feeder": 1581, "Mux88~2": 1582, "Mux16~2": 1583, "Add3~25": 1584, "lpp_ram_data_out~82": 1585, "Add5~25": 1586, "data_in_i[9]~feeder": 1587, "wren_b~2": 1588, "Add2~29": 1589, "reg_no_twiddle[1][1][3]~feeder": 1590, "Add15~77": 1591, "Mux72~5": 1592, "ram_data_out1~1": 1593, "reg_no_twiddle[5][0][15]~feeder": 1594, "b_ram_data_in_bus[55]~feeder": 1595, "rdaddress_a_bus[9]~feeder": 1596, "data_int1[0]~feeder": 1597, "del_npi_cnt~3": 1598, "reg_no_twiddle[5][0][8]~feeder": 1599, "ram_in_reg[7][15]~feeder": 1600, "Mux72~0": 1601, "Add0~41": 1602, "data_int[20]~feeder": 1603, "Mux143~0": 1604, "Mux87~2": 1605, "fft_dirn_held_o2~0": 1606, "core_imag_in[17]~feeder": 1607, "send_sop_eop_p~0": 1608, "reg_no_twiddle[1][0][7]~feeder": 1609, "ram_data_out1~0": 1610, "Mux41~0": 1611, "b_ram_data_in_bus[38]~feeder": 1612, "sw_3_arr[7][1]~feeder": 1613, "lpp_ram_data_out~139": 1614, "reg_no_twiddle[5][1][14]~feeder": 1615, "Add0~61": 1616, "Mux50~2": 1617, "ram_in_reg[5][4]~feeder": 1618, "data_imag_in_reg[1]~feeder": 1619, "add_in_i_d[5]~feeder": 1620, "del_npi_cnt~2": 1621, "Mux51~2": 1622, "ram_data_out3~35": 1623, "a_ram_data_in_bus[78]~feeder": 1624, "k_count[1]~feeder": 1625, "at_sink_data_int[29]~feeder": 1626, "\\source_exp[5]~output": 1627, "Add4~25": 1628, "ram_a_not_b_vec~23": 1629, "ram_data_out0~32": 1630, "\\source_imag[16]~output": 1631, "Add12~33": 1632, "Mux38~3": 1633, "b_ram_data_in_bus[65]~feeder": 1634, "dat_B": 1635, "Add8~69": 1636, "Mux38~0": 1637, "ram_in_reg[6][12]~feeder": 1638, "data_in_i[3]~feeder": 1639, "Mux126~2": 1640, "slb_i[1]": 1641, "twiddle_data~43": 1642, "data_in_r[0]~feeder": 1643, "lpp_ram_data_out~81": 1644, "lpp_ram_data_out~129": 1645, "Add5~21": 1646, "Mux73~3": 1647, "ram_a_not_b_vec~21": 1648, "count_finished~0": 1649, "Selector4~1": 1650, "Add0~57": 1651, "ram_in_reg[6][5]~feeder": 1652, "reg_no_twiddle[6][1][15]~feeder": 1653, "ram_in_reg[3][2]~feeder": 1654, "anb~0": 1655, "core_real_in[13]~feeder": 1656, "at_source_data[12]~feeder": 1657, "\\sink_valid~input": 1658, "Mux131~1": 1659, "lut_out_tmp~3": 1660, "Mux83~1": 1661, "Mux126~6": 1662, "reg_no_twiddle[1][1][14]~feeder": 1663, "lpp_ram_data_out~34": 1664, "Add17~61": 1665, "core_imag_in[9]~feeder": 1666, "Mux71~3": 1667, "ram_in_reg[2][3]~_wirecell": 1668, "fft_real_out[7]~feeder": 1669, "reg_no_twiddle[4][1][7]~feeder": 1670, "b_ram_data_in_bus[82]~feeder": 1671, "Mux90~0": 1672, "a_ram_data_in_bus[77]~feeder": 1673, "Add11~13": 1674, "Add11~37": 1675, "Add2~73": 1676, "Mux4~3": 1677, "lpp_ram_data_out~24": 1678, "ram_in_reg[5][7]~feeder": 1679, "Add9~57": 1680, "add_in_r_d[7]~feeder": 1681, "\\sink_real[2]~input": 1682, "twiddle_data[0][1][5]~feeder": 1683, "Mux71~0": 1684, "Mux6~3": 1685, "ram_data_out1~9": 1686, "Mux44~1": 1687, "a_ram_data_in_bus[81]~feeder": 1688, "sw_1_arr[15][0]~feeder": 1689, "core_real_in[5]~feeder": 1690, "Mux51~3": 1691, "lpp_ram_data_out~5": 1692, "core_imag_in[15]~feeder": 1693, "Mux45~1": 1694, "sw_1_arr[1][0]~feeder": 1695, "fft_imag_out[13]~feeder": 1696, "Add0~13": 1697, "Mux64~1": 1698, "a_ram_data_in_bus[15]~feeder": 1699, "sw_0_arr[15][2]~feeder": 1700, "lut_out_tmp[2]~1": 1701, "at_source_data[7]~feeder": 1702, "a_ram_data_in_bus[126]~feeder": 1703, "\\source_real[5]~output": 1704, "fft_imag_out[6]~feeder": 1705, "\\source_eop~output": 1706, "Add6~37": 1707, "b_ram_data_in_bus[87]~feeder": 1708, "a_ram_data_in_bus[74]~feeder": 1709, "Mux50~3": 1710, "a_ram_data_in_bus[85]~feeder": 1711, "ram_a_not_b_vec~12": 1712, "a_ram_data_in_bus[3]~feeder": 1713, "\\sink_imag[11]~input": 1714, "a_ram_data_in_bus[60]~feeder": 1715, "ram_a_not_b_vec~1": 1716, "reg_no_twiddle[6][0][0]~feeder": 1717, "a_ram_data_in_bus[123]~feeder": 1718, "Add7~57": 1719, "a_ram_data_in_bus[135]~feeder": 1720, "lpp_ram_data_out~126": 1721, "add_in_r_c[2]~feeder": 1722, "Add13~41": 1723, "Mux133~2": 1724, "Mux67~3": 1725, "ram_in_reg[0][14]~feeder": 1726, "Add8~33": 1727, "data_count_sig[3]~3": 1728, "data_in_i[12]~feeder": 1729, "ram_data_out0~26": 1730, "sw_0_arr[4][1]~feeder": 1731, "Add4~53": 1732, "source_comb_update_2~2": 1733, "a_ram_data_in_bus[6]~feeder": 1734, "Add6~69": 1735, "ram_data_out0~33": 1736, "Add15~5": 1737, "gain_lut_8pts~8": 1738, "Mux64~3": 1739, "Mux82~0": 1740, "lpp_ram_data_out~118": 1741, "Add12~21": 1742, "Mux90~3": 1743, "Mux9~2": 1744, "lpp_ram_data_out~31": 1745, "b_ram_data_in_bus[88]~feeder": 1746, "Mux96~0": 1747, "offset_counter~5": 1748, "b_ram_data_in_bus[81]~feeder": 1749, "\\source_imag[7]~output": 1750, "fft_real_out[4]~feeder": 1751, "wren_b~0": 1752, "twiddle_data[0][1][14]~feeder": 1753, "b_ram_data_in_bus[79]~feeder": 1754, "twiddle_data~30": 1755, "a_ram_data_in_bus[101]~feeder": 1756, "lpp_ram_data_out~41": 1757, "ram_data_out1~19": 1758, "twiddle_data[2][1][6]~feeder": 1759, "data_imag_o[12]~12": 1760, "data_real_in_reg[16]~feeder": 1761, "twiddle_data[1][1][15]~feeder": 1762, "Mux88~3": 1763, "at_source_valid_int~3": 1764, "wraddress_b_bus[0]~feeder": 1765, "ram_data_out3~31": 1766, "Add14~21": 1767, "tdl_arr[0][1]~feeder": 1768, "ram_in_reg[1][3]~feeder": 1769, "Mux17~2": 1770, "lpp_ram_data_out~53": 1771, "lpp_ram_data_out~49": 1772, "sw_0_arr[4][0]~feeder": 1773, "Selector6~2": 1774, "fft_real_out[13]~feeder": 1775, "ram_in_reg[0][9]~feeder": 1776, "twiddle_data~29": 1777, "fft_real_out[6]~feeder": 1778, "Add16~65": 1779, "swd_tdl[4][0]~feeder": 1780, "b_ram_data_in_bus[136]~feeder": 1781, "Add0~37": 1782, "Add5~53": 1783, "ram_in_reg[3][11]~feeder": 1784, "Mux128~1": 1785, "twiddle_data~37": 1786, "data_in_r[6]~feeder": 1787, "Mux45~3": 1788, "twiddle_data~42": 1789, "Mux71~1": 1790, "b_ram_data_in_bus[57]~feeder": 1791, "Mux23~0": 1792, "result_i_tmp[23]~feeder": 1793, "Mux44~2": 1794, "reg_no_twiddle[3][1][8]~feeder": 1795, "count_finished~1": 1796, "\\sink_real[17]~input": 1797, "Mux110~0": 1798, "Mux108~3": 1799, "ram_in_reg[2][0]~feeder": 1800, "ram_a_not_b_vec~4": 1801, "ram_in_reg[1][2]~_wirecell": 1802, "lpp_ram_data_out~84": 1803, "Add16~45": 1804, "\\sink_real[10]~input": 1805, "Add10~25": 1806, "p_tdl[8][0]~feeder": 1807, "rd_addr_d[3]~feeder": 1808, "Add3~13": 1809, "Mux44~3": 1810, "ram_data_out3~20": 1811, "b_ram_data_in_bus[96]~feeder": 1812, "Mux8~2": 1813, "add_in_r_b[2]~feeder": 1814, "Mux60~1": 1815, "tdl_arr[0][17]~feeder": 1816, "was_stalled~1": 1817, "data_rdy_vec[4]~feeder": 1818, "\\inverse~input": 1819, "lpp_ram_data_out~63": 1820, "\\sink_real[5]~input": 1821, "at_source_data[19]~feeder": 1822, "lpp_ram_data_out~57": 1823, "Mux81~2": 1824, "a_ram_data_in_bus[106]~feeder": 1825, "core_real_in[11]~feeder": 1826, "Add13~45": 1827, "\\reset_n~inputclkctrl": 1828, "b_ram_data_in_bus[72]~feeder": 1829, "Add1~0": 1830, "twiddle_data[1][1][1]~feeder": 1831, "lpp_ram_data_out~90": 1832, "b_ram_data_in_bus[35]~feeder": 1833, "b_ram_data_in_bus[90]~feeder": 1834, "at_source_data[4]~feeder": 1835, "lpp_ram_data_out~45": 1836, "blk_exp_acc[1]~0": 1837, "Mux39~2": 1838, "blk_exp~0": 1839, "tdl_arr[12]~feeder": 1840, "Add13~65": 1841, "Add4~57": 1842, "sw_r_tdl[2][0]~feeder": 1843, "Add9~33": 1844, "Add10~17": 1845, "at_source_data[10]~feeder": 1846, "lpp_ram_data_out~46": 1847, "b_ram_data_in_bus[89]~feeder": 1848, "sw_0_arr[1][1]~feeder": 1849, "Add16~9": 1850, "data_in_r[10]~feeder": 1851, "Mux28~0": 1852, "lpp_ram_data_out~122": 1853, "ram_read_address[0]~0": 1854, "ram_data_out1~31": 1855, "ram_data_out0~1": 1856, "lpp_ram_data_out~0": 1857, "ram_data_out2~34": 1858, "Mux135~0": 1859, "ram_data_out2~4": 1860, "\\source_real[16]~output": 1861, "Add13~33": 1862, "a_ram_data_in_bus[139]~feeder": 1863, "ram_a_not_b_vec~25": 1864, "data_in_i[1]~feeder": 1865, "core_imag_in[12]~feeder": 1866, "a_ram_data_in_bus[11]~feeder": 1867, "b_ram_data_in_bus[12]~feeder": 1868, "a_ram_data_in_bus[125]~feeder": 1869, "wraddress_a_bus[11]~feeder": 1870, "Mux101~0": 1871, "Mux65~3": 1872, "Add2~61": 1873, "b_ram_data_in_bus[113]~feeder": 1874, "twiddle_data~35": 1875, "reg_no_twiddle[1][0][4]~feeder": 1876, "b_ram_data_in_bus[68]~feeder": 1877, "ram_data_out1~16": 1878, "Mux58~2": 1879, "lpp_ram_data_out~60": 1880, "max_reached~1": 1881, "b_ram_data_in_bus[45]~feeder": 1882, "twiddle_data~24": 1883, "data_int1[20]~feeder": 1884, "ram_data_out1~2": 1885, "b_ram_data_in_bus[140]~feeder": 1886, "a_ram_data_in_bus[54]~feeder": 1887, "a_ram_data_in_bus[35]~feeder": 1888, "out_cnt[0]~6": 1889, "add_in_i_b[3]~feeder": 1890, "Add14~73": 1891, "Mux87~0": 1892, "b_ram_data_in_bus[118]~feeder": 1893, "a_ram_data_in_bus[69]~feeder": 1894, "del_npi_cnt~1": 1895, "ram_a_not_b_vec~8": 1896, "sw_0_arr[10][0]~feeder": 1897, "wraddress_a_bus[13]~feeder": 1898, "Mux15~3": 1899, "reg_no_twiddle[5][1][9]~feeder": 1900, "ram_in_reg[4][12]~feeder": 1901, "fft_imag_out[11]~feeder": 1902, "b_ram_data_in_bus[1]~feeder": 1903, "reg_no_twiddle[2][0][0]~feeder": 1904, "swa_tdl[0][1]~feeder": 1905, "\\~GND": 1906, "ram_a_not_b_vec~13": 1907, "lpp_ram_data_out~10": 1908, "reg_no_twiddle[5][0][1]~feeder": 1909, "Add5~13": 1910, "a_ram_data_in_bus[105]~feeder": 1911, "Mux89~2": 1912, "swd_tdl[12][1]~feeder": 1913, "Add5~9": 1914, "ram_data_out1~17": 1915, "fft_real_out[0]~feeder": 1916, "slb_last~0": 1917, "wraddress_a_bus[0]~feeder": 1918, "twiddle_data~1": 1919, "fft_imag_out[16]~feeder": 1920, "lpp_ram_data_out~11": 1921, "Mux79~2": 1922, "a_ram_data_in_bus[16]~feeder": 1923, "count~2": 1924, "b_ram_data_in_bus[29]~feeder": 1925, "add_in_r_c[12]~feeder": 1926, "fft_imag_out[12]~feeder": 1927, "reg_no_twiddle[3][1][9]~feeder": 1928, "Mux89~3": 1929, "b_ram_data_in_bus[115]~feeder": 1930, "a_ram_data_in_bus[86]~feeder": 1931, "reg_no_twiddle[5][1][6]~feeder": 1932, "i_array_out[0][2]~feeder": 1933, "sop~0": 1934, "ram_data_out1~5": 1935, "at_source_data[38]~feeder": 1936, "ram_data_out2~23": 1937, "Mux46~0": 1938, "data_real_o[1]~feeder": 1939, "Mux49~3": 1940, "ram_data_out2~24": 1941, "reg_no_twiddle[3][0][8]~feeder": 1942, "tdl_arr[1][6]~feeder": 1943, "reg_no_twiddle[4][0][3]~feeder": 1944, "Mux59~2": 1945, "Mux130~2": 1946, "Mux76~1": 1947, "Mux79~0": 1948, "Add17~41": 1949, "at_sink_ready_s~0": 1950, "Mux75~2": 1951, "lpp_ram_data_out~28": 1952, "add_in_i_c[6]~feeder": 1953, "data_int[10]~feeder": 1954, "data_imag_o[17]~17": 1955, "reg_no_twiddle[2][0][9]~feeder": 1956, "Add1~25": 1957, "data_imag_o[15]~15": 1958, "reg_no_twiddle[5][0][16]~feeder": 1959, "core_imag_in[1]~feeder": 1960, "data_real_in_reg[10]~feeder": 1961, "Add15~1": 1962, "Add4~1": 1963, "Mux76~2": 1964, "reg_no_twiddle[5][0][12]~feeder": 1965, "rdaddress_b_bus[13]~feeder": 1966, "Selector10~0": 1967, "data_int1[29]~feeder": 1968, "a_ram_data_in_bus[117]~feeder": 1969, "Add15~73": 1970, "Add3~9": 1971, "ram_data_out1~18": 1972, "swa_tdl[15][0]~feeder": 1973, "lpp_ram_data_out~65": 1974, "ram_data_out1~21": 1975, "b_ram_data_in_bus[135]~feeder": 1976, "Add9~49": 1977, "b_ram_data_in_bus[137]~feeder": 1978, "ram_data_out1[13]~feeder": 1979, "lpp_ram_data_out~50": 1980, "Add13~69": 1981, "Mux118~0": 1982, "lpp_ram_data_out~39": 1983, "Add0~65": 1984, "swd_tdl[2][0]~feeder": 1985, "lpp_count_offset[0]~1": 1986, "add_in_r_c[14]~feeder": 1987, "b_ram_data_in_bus[0]~feeder": 1988, "Mux52~2": 1989, "lpp_ram_data_out~12": 1990, "\\sink_error[0]~input": 1991, "ram_data_out3~22": 1992, "wraddress_a_bus[12]~feeder": 1993, "a_ram_data_in_bus[132]~feeder": 1994, "twad_tdl[5][0]~feeder": 1995, "ram_data_out0~5": 1996, "Mux57~0": 1997, "source_comb_update_2~3": 1998, "add_in_r_c[10]~feeder": 1999, "Add7~61": 2000, "Mux127~1": 2001, "Mux116~0": 2002, "lpp_ram_data_out~15": 2003, "lpp_ram_data_out~2": 2004, "i_array_out[1][2]~feeder": 2005, "Add3~61": 2006, "b_ram_data_in_bus[76]~feeder": 2007, "b_ram_data_in_bus[112]~feeder": 2008, "Mux66~3": 2009, "sw_1_arr[2][0]~feeder": 2010, "offset_counter~2": 2011, "Add8~5": 2012, "add_in_r_c[7]~feeder": 2013, "ram_data_out0~21": 2014, "ram_a_not_b_vec~6": 2015, "Add10~77": 2016, "sw_0_arr[7][1]~feeder": 2017, "twiddle_data~5": 2018, "b_ram_data_in_bus[83]~feeder": 2019, "Mux71~2": 2020, "Mux5~3": 2021, "ram_in_reg[6][9]~feeder": 2022, "ram_in_reg[3][8]~feeder": 2023, "Mux62~1": 2024, "Add4~37": 2025, "sw_1_arr[10][0]~feeder": 2026, "ram_data_out3~18": 2027, "twad_tdl[3][2]~feeder": 2028, "r_array_out[0][2]~feeder": 2029, "count[2]~1": 2030, "tdl_arr[6]~feeder": 2031, "twiddle_data[0][1][4]~feeder": 2032, "Add7~21": 2033, "Mux89~1": 2034, "add_in_i_b[8]~feeder": 2035, "Mux62~2": 2036, "data_count_sig[4]~2": 2037, "add_in_r_c[3]~feeder": 2038, "lpp_ram_data_out~103": 2039, "reg_no_twiddle[4][1][8]~feeder": 2040, "ram_data_out0~31": 2041, "wr_address_i_int[2]~feeder": 2042, "lpp_ram_data_out~48": 2043, "Mux84~0": 2044, "\\source_real[3]~output": 2045, "del_np_cnt~1": 2046, "lpp_ram_data_out~80": 2047, "ram_in_reg[6][8]~feeder": 2048, "Mux61~2": 2049, "ram_in_reg[2][17]~feeder": 2050, "ram_in_reg[0][11]~feeder": 2051, "Add12~5": 2052, "b_ram_data_in_bus[42]~feeder": 2053, "Add6~1": 2054, "ram_a_not_b_vec~15": 2055, "Mux74~3": 2056, "ram_in_reg[1][8]~feeder": 2057, "at_source_data[8]~feeder": 2058, "out_cnt~0": 2059, "core_imag_in[11]~feeder": 2060, "ram_in_reg[2][5]~feeder": 2061, "fft_dirn_stream~0": 2062, "Mux129~3": 2063, "tdl_arr[0][4]~feeder": 2064, "b_ram_data_in_bus[106]~feeder": 2065, "ram_in_reg[6][4]~feeder": 2066, "ram_data_out2~29": 2067, "ram_data_out1~12": 2068, "swa_tdl[4][0]~feeder": 2069, "Add10~49": 2070, "Add16~1": 2071, "Mux141~2": 2072, "exponent_out~3": 2073, "data_int1[15]~feeder": 2074, "reg_no_twiddle[4][1][6]~feeder": 2075, "sw_2_arr[6][1]~feeder": 2076, "sw_2_arr[9][1]~feeder": 2077, "ram_data_out1~32": 2078, "swa_tdl[16][1]~feeder": 2079, "a_ram_data_in_bus[31]~feeder": 2080, "core_imag_in[4]~feeder": 2081, "\\sink_real[14]~input": 2082, "fft_real_out[5]~feeder": 2083, "b_ram_data_in_bus[61]~feeder": 2084, "b_ram_data_in_bus[4]~feeder": 2085, "fft_imag_out[5]~feeder": 2086, "ram_data_out3~8": 2087, "del_npi_cnt~4": 2088, "a_ram_data_in_bus[40]~feeder": 2089, "lpp_ram_data_out~19": 2090, "at_source_data[40]~feeder": 2091, "Mux11~0": 2092, "add_in_r_c[8]~feeder": 2093, "Mux62~3": 2094, "twiddle_data~8": 2095, "at_source_data[18]~feeder": 2096, "a_ram_data_in_bus[36]~feeder": 2097, "Mux12~2": 2098, "b_ram_data_in_bus[6]~feeder": 2099, "Add5~57": 2100, "reg_no_twiddle[1][1][1]~feeder": 2101, "core_real_in[1]~feeder": 2102, "Add10~1": 2103, "\\sink_imag[13]~input": 2104, "tdl_arr[0][6]~feeder": 2105, "sw_0_arr[14][3]~feeder": 2106, "\\source_real[4]~output": 2107, "add_in_r_c[0]~feeder": 2108, "reg_no_twiddle[4][0][7]~feeder": 2109, "Add0~53": 2110, "at_source_data[17]~feeder": 2111, "a_ram_data_in_bus[115]~feeder": 2112, "WideNor1~_wirecell": 2113, "Mux55~0": 2114, "Mux36~3": 2115, "twiddle_data[2][1][14]~feeder": 2116, "lpp_ram_data_out~89": 2117, "Add10~61": 2118, "b_ram_data_in_bus[66]~feeder": 2119, "Add15~17": 2120, "wren_a~1": 2121, "Add6~49": 2122, "twiddle_data[0][1][15]~feeder": 2123, "Mux88~1": 2124, "Selector5~3": 2125, "\\source_exp[0]~output": 2126, "Add3~77": 2127, "blk_exp[0]~1": 2128, "Mux5~0": 2129, "a_ram_data_in_bus[32]~feeder": 2130, "tdl_arr[1][0]~feeder": 2131, "Add13~53": 2132, "a_ram_data_in_bus[136]~feeder": 2133, "Mux133~3": 2134, "Add12~57": 2135, "b_ram_data_in_bus[31]~feeder": 2136, "ram_data_out0~4": 2137, "core_real_in[17]~feeder": 2138, "Mux142~1": 2139, "b_ram_data_in_bus[60]~feeder": 2140, "b_ram_data_in_bus[37]~feeder": 2141, "Mux82~3": 2142, "a_ram_data_in_bus[41]~feeder": 2143, "ram_data_out2~1": 2144, "ram_data_out2~16": 2145, "ram_data_out1~20": 2146, "a_ram_data_in_bus[141]~feeder": 2147, "Add10~73": 2148, "reg_no_twiddle[2][1][4]~feeder": 2149, "a_ram_data_in_bus[140]~feeder": 2150, "ram_data_out2~33": 2151, "p_tdl[4][0]~feeder": 2152, "\\source_imag[10]~output": 2153, "reg_no_twiddle[2][1][1]~feeder": 2154, "sw_3_arr[3][1]~feeder": 2155, "data_int[2]~feeder": 2156, "data_imag_o[0]~0": 2157, "ram_in_reg[7][8]~feeder": 2158, "\\source_imag[1]~output": 2159, "sw_0_arr[6][0]~feeder": 2160, "lpp_ram_data_out~104": 2161, "b_ram_data_in_bus[127]~feeder": 2162, "a_ram_data_in_bus[118]~feeder": 2163, "lpp_ram_data_out~13": 2164, "at_source_data[41]~feeder": 2165, "sw_1_arr[12][0]~feeder": 2166, "Add5~61": 2167, "Add12~25": 2168, "b_ram_data_in_bus[131]~feeder": 2169, "add_in_r_c[4]~feeder": 2170, "Mux40~1": 2171, "sw_2_arr[5][1]~feeder": 2172, "a_ram_data_in_bus[107]~feeder": 2173, "swd_tdl[14][1]~feeder": 2174, "lpp_ram_data_out~134": 2175, "Add5~45": 2176, "Mux14~1": 2177, "lpp_ram_data_out~16": 2178, "b_ram_data_in_bus[104]~feeder": 2179, "ram_in_reg[4][0]~feeder": 2180, "a_ram_data_in_bus[56]~feeder": 2181, "Mux55~3": 2182, "Add8~17": 2183, "Add1~33": 2184, "Mux81~1": 2185, "twiddle_data~22": 2186, "Add17~29": 2187, "ram_in_reg[5][5]~feeder": 2188, "Add12~9": 2189, "ram_data_out2~32": 2190, "add_in_i_d[3]~feeder": 2191, "ram_a_not_b_vec~16": 2192, "tdl_arr[9]~feeder": 2193, "Mux54~4": 2194, "data_int[0]~feeder": 2195, "ram_data_out0~10": 2196, "Mux114~0": 2197, "lpp_ram_data_out~17": 2198, "Mux14~3": 2199, "add_in_r_d[9]~feeder": 2200, "a_ram_data_in_bus[34]~feeder": 2201, "\\source_exp[2]~output": 2202, "delay_en": 2203, "result_i_tmp[29]~feeder": 2204, "lpp_ram_data_out~121": 2205, "Mux52~1": 2206, "lpp_ram_data_out~18": 2207, "reg_no_twiddle[3][0][11]~feeder": 2208, "Add6~33": 2209, "add_in_r_c[16]~feeder": 2210, "count~1": 2211, "Mux17~0": 2212, "blk_exp_acc[0]~1": 2213, "Mux70~1": 2214, "add_in_i_c[10]~feeder": 2215, "i_array_out[2][16]~1": 2216, "lpp_ram_data_out~117": 2217, "Mux47~1": 2218, "b_ram_data_in_bus[101]~feeder": 2219, "a_ram_data_in_bus[17]~feeder": 2220, "core_imag_in[2]~feeder": 2221, "reg_no_twiddle[3][0][6]~feeder": 2222, "Selector2~2": 2223, "blk_exp~2": 2224, "sink_stall_reg~0": 2225, "ram_data_out3~34": 2226, "swa_tdl[9][1]~feeder": 2227, "count~0": 2228, "Mux52~3": 2229, "lpp_ram_data_out~52": 2230, "Mux108~5": 2231, "b_ram_data_in_bus[114]~feeder": 2232, "Mux74~1": 2233, "Mux84~3": 2234, "Mux135~3": 2235, "Add0~2": 2236, "ram_data_out2~12": 2237, "Mux113~0": 2238, "Add5~29": 2239, "Add7~33": 2240, "LessThan0~1": 2241, "tdl_arr[1][13]~feeder": 2242, "core_real_in[6]~feeder": 2243, "global_clock_enable~0": 2244, "Mux42~0": 2245, "ram_data_out1~34": 2246, "Add8~9": 2247, "Mux39~0": 2248, "Add12~77": 2249, "ram_in_reg[2][1]~feeder": 2250, "reg_no_twiddle[3][1][13]~feeder": 2251, "fft_s2_cur.LPP_C_OUTPUT~0": 2252, "\\sink_imag[10]~input": 2253, "reg_no_twiddle[6][1][0]~feeder": 2254, "lpp_ram_data_out~1": 2255, "add_in_r_d[13]~feeder": 2256, "ram_data_out3~9": 2257, "ram_data_out3~28": 2258, "reg_no_twiddle[3][1][0]~feeder": 2259, "Mux90~6": 2260, "at_source_data[24]~feeder": 2261, "Mux31~0": 2262, "Mux99~0": 2263, "data_in_r[2]~feeder": 2264, "ram_a_not_b_vec~3": 2265, "a_ram_data_in_bus[104]~feeder": 2266, "valid_ctrl_inter~0": 2267, "Mux68~1": 2268, "reg_no_twiddle[5][0][17]~feeder": 2269, "Add14~17": 2270, "\\source_imag[11]~output": 2271, "ram_data_out2~5": 2272, "Add16~25": 2273, "twiddle_data~26": 2274, "twiddle_data~49": 2275, "Add3~37": 2276, "tdl_arr[8]~feeder": 2277, "Add15~25": 2278, "Add9~37": 2279, "gain_lut_8pts~3": 2280, "Add5~73": 2281, "a_ram_data_in_bus[28]~feeder": 2282, "data_imag_o[13]~13": 2283, "Add5~65": 2284, "lpp_ram_data_out~137": 2285, "a_ram_data_in_bus[0]~feeder": 2286, "Add0~33": 2287, "Mux83~3": 2288, "Mux38~2": 2289, "at_source_data[30]~feeder": 2290, "a_ram_data_in_bus[112]~feeder": 2291, "ram_data_out0~19": 2292, "core_real_in[8]~feeder": 2293, "gen_M4K:cos_3n": 2294, "result_i_tmp[18]~feeder": 2295, "a_ram_data_in_bus[55]~feeder": 2296, "a_ram_data_in_bus[108]~feeder": 2297, "ram_in_reg[3][3]~2": 2298, "reg_no_twiddle[6][1][6]~feeder": 2299, "ram_data_out0~3": 2300, "lpp_ram_data_out~112": 2301, "Add17~25": 2302, "Add17~5": 2303, "lpp_ram_data_out~47": 2304, "Mux75~3": 2305, "Mux56~3": 2306, "Add12~29": 2307, "master_source_sop~0": 2308, "Mux56~2": 2309, "ram_data_out1~22": 2310, "data_int[22]~feeder": 2311, "Add13~25": 2312, "Selector4~3": 2313, "data_real_o[10]~feeder": 2314, "\\sink_imag[8]~input": 2315, "offset_counter~0": 2316, "Mux69~1": 2317, "del_np_cnt~2": 2318, "sw_0_arr[7][2]~feeder": 2319, "\\sink_real[7]~input": 2320, "fft_real_out[10]~feeder": 2321, "add_in_i_a[15]~feeder": 2322, "exponent_out~1": 2323, "tdl_arr[1][17]~feeder": 2324, "a_ram_data_in_bus[130]~feeder": 2325, "sdetd.BLOCK_READY~1": 2326, "data_int1[21]~feeder": 2327, "a_ram_data_in_bus[73]~feeder": 2328, "swa_tdl[11][1]~feeder": 2329, "reg_no_twiddle[2][1][12]~feeder": 2330, "b_ram_data_in_bus[46]~feeder": 2331, "ram_data_out2~20": 2332, "ram_in_reg[3][13]~feeder": 2333, "ram_read_address[1]~1": 2334, "tdl_arr[1][8]~feeder": 2335, "\\source_real[17]~output": 2336, "Add9~2": 2337, "wr_address_i_int[0]~feeder": 2338, "p_tdl[6][1]~feeder": 2339, "swd_tdl[5][0]~feeder": 2340, "Add2~45": 2341, "Add12~1": 2342, "Mux82~2": 2343, "sign_vec[3]~1": 2344, "ram_data_out0~14": 2345, "Mux74~2": 2346, "\\sink_real[4]~input": 2347, "twiddle_data~13": 2348, "lpp_ram_data_out~40": 2349, "reg_no_twiddle[2][0][13]~feeder": 2350, "p_tdl[8][1]~feeder": 2351, "\\source_real[15]~output": 2352, "data_count_sig[1]~1": 2353, "exponent_out~4": 2354, "rdaddress_a_bus[12]~feeder": 2355, "data_int[3]~feeder": 2356, "Mux6~1": 2357, "reg_no_twiddle[1][1][15]~feeder": 2358, "ram_a_not_b_vec~22": 2359, "Add17~9": 2360, "Add9~13": 2361, "Add13~13": 2362, "fft_real_out[1]~feeder": 2363, "sdetd.SLBI~0": 2364, "Add5~17": 2365, "k~2": 2366, "a_ram_data_in_bus[7]~feeder": 2367, "p~2": 2368, "Mux121~0": 2369, "k_state~7": 2370, "reg_no_twiddle[1][1][9]~feeder": 2371, "p_tdl[5][1]~feeder": 2372, "Mux77~2": 2373, "\\sink_real[3]~input": 2374, "add_in_i_d[2]~feeder": 2375, "ram_data_out0~30": 2376, "\\sink_imag[16]~input": 2377, "add_in_i_b[16]~feeder": 2378, "Mux75~1": 2379, "Add3~29": 2380, "at_source_valid_int~2": 2381, "sw_3_arr[13][1]~feeder": 2382, "Mux27~0": 2383, "blk_exp~3": 2384, "sdetd.DISABLE~0": 2385, "swd_tdl[8][1]~feeder": 2386, "gain_lut_8pts~6": 2387, "b_ram_data_in_bus[44]~feeder": 2388, "ram_data_out2~15": 2389, "i_array_out[3][3]~feeder": 2390, "Add10~29": 2391, "add_in_r_b[4]~feeder": 2392, "data_imag_o[7]~7": 2393, "lpp_ram_data_out~54": 2394, "Mux66~2": 2395, "Mux57~3": 2396, "b_ram_data_in_bus[85]~feeder": 2397, "slb_last~2": 2398, "lpp_ram_data_out~136": 2399, "ram_data_out1~14": 2400, "twiddle_data~21": 2401, "reg_no_twiddle[1][0][10]~feeder": 2402, "lpp_ram_data_out~20": 2403, "a_ram_data_in_bus[25]~feeder": 2404, "\\source_imag[12]~output": 2405, "en_i~0": 2406, "Mux12~0": 2407, "data_real_in_reg[4]~feeder": 2408, "offset_counter~1": 2409, "b_ram_data_in_bus[10]~feeder": 2410, "ram_data_out3~2": 2411, "Add11~1": 2412, "at_source_data[9]~feeder": 2413, "a_ram_data_in_bus[61]~feeder": 2414, "k~4": 2415, "Mux18~2": 2416, "add_in_i_d[0]~feeder": 2417, "r_array_out[3][12]~feeder": 2418, "Add6~57": 2419, "data_take": 2420, "lpp_ram_data_out~105": 2421, "Add7~5": 2422, "lpp_ram_data_out~113": 2423, "b_ram_data_in_bus[7]~feeder": 2424, "p[0]~1": 2425, "Mux77~1": 2426, "first_data~0": 2427, "add_in_r_a[13]~feeder": 2428, "gain_lut_8pts~2": 2429, "ram_data_out1~25": 2430, "add_in_i_c[16]~feeder": 2431, "slb_i[2]": 2432, "fft_dirn~0": 2433, "a_ram_data_in_bus[143]~feeder": 2434, "a_ram_data_in_bus[122]~feeder": 2435, "exponent_out[3]~6": 2436, "max_reached~0": 2437, "Add17~33": 2438, "reg_no_twiddle[4][1][4]~feeder": 2439, "twiddle_data~0": 2440, "a_ram_data_in_bus[109]~feeder": 2441, "Mux135~2": 2442, "lpp_ram_data_out~94": 2443, "lpp_ram_data_out~87": 2444, "b_ram_data_in_bus[133]~feeder": 2445, "Selector9~0": 2446, "ram_data_out0~12": 2447, "ram_in_reg[1][11]~feeder": 2448, "Mux78~1": 2449, "tdl_arr[13]~feeder": 2450, "p_tdl[2][1]~feeder": 2451, "Add0~45": 2452, "ram_data_out3~4": 2453, "swa_tdl[12][1]~feeder": 2454, "data_in_r[9]~feeder": 2455, "swd_tdl[15][1]~feeder": 2456, "data_int1[30]~feeder": 2457, "reg_no_twiddle[4][0][17]~feeder": 2458, "Mux42~1": 2459, "reg_no_twiddle[2][0][2]~feeder": 2460, "Add1~45": 2461, "Add2~2": 2462, "fft_s2_cur~9": 2463, "at_source_data[26]~feeder": 2464, "b_ram_data_in_bus[69]~feeder": 2465, "Mux41~2": 2466, "ram_data_out3~32": 2467, "swa_tdl[10][0]~feeder": 2468, "data_int[38]~feeder": 2469, "a_ram_data_in_bus[71]~feeder": 2470, "b_ram_data_in_bus[58]~feeder": 2471, "master_source_sop~feeder": 2472, "reg_no_twiddle[2][0][17]~feeder": 2473, "sw_1_arr[5][0]~feeder": 2474, "b_ram_data_in_bus[128]~feeder": 2475, "twiddle_data~36": 2476, "ram_data_out0~13": 2477, "b_ram_data_in_bus[117]~feeder": 2478, "add_in_r_c[17]~feeder": 2479, "\\source_real[14]~output": 2480, "Add14~29": 2481, "tdl_arr[18]~feeder": 2482, "lpp_ram_data_out~8": 2483, "reg_no_twiddle[2][1][3]~feeder": 2484, "Mux85~3": 2485, "Add12~45": 2486, "b_ram_data_in_bus[91]~feeder": 2487, "data_real_in_reg[11]~feeder": 2488, "Add11~9": 2489, "lpp_ram_data_out~43": 2490, "ram_in_reg[5][11]~feeder": 2491, "ram_data_out0~29": 2492, "data_int[6]~feeder": 2493, "Mux98~0": 2494, "Add13~1": 2495, "fft_real_out[17]~feeder": 2496, "reg_no_twiddle[4][1][1]~feeder": 2497, "Add17~37": 2498, "a_ram_data_in_bus[94]~feeder": 2499, "at_source_data[34]~feeder": 2500, "b_ram_data_in_bus[14]~feeder": 2501, "ram_in_reg[6][13]~feeder": 2502, "add_in_r_d[3]~feeder": 2503, "sw_0_arr[14][1]~feeder": 2504, "Mux112~0": 2505, "add_in_i_c[14]~feeder": 2506, "sw_0_arr[15][3]~feeder": 2507, "Mux63~2": 2508, "a_ram_data_in_bus[24]~feeder": 2509, "data_rdy_vec[10]~feeder": 2510, "a_ram_data_in_bus[62]~feeder": 2511, "gain_lut_8pts~0": 2512, "Mux65~1": 2513, "Mux37~2": 2514, "wren_b~1": 2515, "wraddress_b_bus[1]~feeder": 2516, "Add8~25": 2517, "b_ram_data_in_bus[39]~feeder": 2518, "add_in_i_a[7]~feeder": 2519, "at_source_data[36]~feeder": 2520, "data_imag_o[6]~6": 2521, "lpp_ram_data_out~58": 2522, "ram_in_reg[7][12]~feeder": 2523, "Add13~61": 2524, "Mux79~3": 2525, "Add14~9": 2526, "\\source_imag[8]~output": 2527, "lpp_ram_data_out~79": 2528, "b_ram_data_in_bus[41]~feeder": 2529, "ram_in_reg[3][7]~feeder": 2530, "Mux40~3": 2531, "a_ram_data_in_bus[67]~feeder": 2532, "Mux24~0": 2533, "lpp_ram_data_out~55": 2534, "Mux119~0": 2535, "ram_in_reg[6][16]~feeder": 2536, "a_ram_data_in_bus[53]~feeder": 2537, "Mux43~1": 2538, "_~1": 2539, "a_ram_data_in_bus[100]~feeder": 2540, "Equal4~0": 2541, "wren_a~0": 2542, "Mux67~1": 2543, "result_i_tmp[31]~feeder": 2544, "Add0~4": 2545, "data_in_r[15]~feeder": 2546, "core_real_in[9]~feeder": 2547, "add_in_i_d[15]~feeder": 2548, "reg_no_twiddle[3][1][16]~feeder": 2549, "\\source_imag[17]~output": 2550, "Mux68~0": 2551, "core_real_in[16]~feeder": 2552, "lpp_ram_data_out~68": 2553, "tdl_arr[1][14]~feeder": 2554, "ram_data_out0~8": 2555, "twad_tdl[0][1]~feeder": 2556, "a_ram_data_in_bus[5]~feeder": 2557, "reg_no_twiddle[3][1][7]~feeder": 2558, "fft_imag_out[8]~feeder": 2559, "sdetd.BLOCK_READY~0": 2560, "fft_imag_out[4]~feeder": 2561, "ram_data_out3~23": 2562, "\\sink_real[8]~input": 2563, "lpp_ram_data_out~92": 2564, "reg_no_twiddle[2][1][14]~feeder": 2565, "a_ram_data_in_bus[119]~feeder": 2566, "twiddle_data~18": 2567, "Mux9~1": 2568, "ram_data_out1~33": 2569, "fft_s2_cur.IDLE~1": 2570, "Add15~57": 2571, "ram_data_out1~15": 2572, "Mux81~3": 2573, "Mux80~2": 2574, "Add14~65": 2575, "ram_data_out1~8": 2576, "lpp_ram_data_out~38": 2577, "Mux142~2": 2578, "Add6~65": 2579, "\\source_exp[1]~output": 2580, "Mux132~1": 2581, "wraddress_a_bus[10]~feeder": 2582, "Mux117~0": 2583, "ram_data_out0~34": 2584, "twiddle_data[0][1][16]~feeder": 2585, "Mux57~1": 2586, "at_source_valid_int~0": 2587, "k_count[0]~feeder": 2588, "sw_1_arr[9][1]~feeder": 2589, "sink_stall": 2590, "twiddle_data~48": 2591, "add_in_i_d[4]~feeder": 2592, "fft_imag_out[7]~feeder": 2593, "Add17~21": 2594, "Mux11~2": 2595, "ram_in_reg[2][11]~feeder": 2596, "ram_in_reg[5][13]~feeder": 2597, "lpp_ram_data_out~27": 2598, "del_np_cnt~3": 2599, "\\sink_real[12]~input": 2600, "\\sink_imag[15]~input": 2601, "lpp_ram_data_out~101": 2602, "core_imag_in[13]~feeder": 2603, "reg_no_twiddle[6][1][5]~feeder": 2604, "count_finished": 2605, "\\source_imag[4]~output": 2606, "\\source_real[8]~output": 2607, "b_ram_data_in_bus[138]~feeder": 2608, "b_ram_data_in_bus[143]~feeder": 2609, "lpp_ram_data_out~91": 2610, "a_ram_data_in_bus[68]~feeder": 2611, "at_source_data[20]~feeder": 2612, "Mux4~1": 2613, "a_ram_data_in_bus[20]~feeder": 2614, "add_in_r_d[16]~feeder": 2615, "at_source_data[39]~feeder": 2616, "reg_no_twiddle[3][0][10]~feeder": 2617, "twad_tdl[6][3]~feeder": 2618, "b_ram_data_in_bus[126]~feeder": 2619, "tdl_arr[0][15]~feeder": 2620, "b_ram_data_in_bus[62]~feeder": 2621, "lut_out_tmp~2": 2622, "tdl_arr[0][8]~feeder": 2623, "Add2~37": 2624, "b_ram_data_in_bus[123]~feeder": 2625, "core_imag_in[16]~feeder": 2626, "at_sink_data_int[17]~feeder": 2627, "ram_in_reg[6][15]~feeder": 2628, "Selector3~2": 2629, "reg_no_twiddle[2][0][4]~feeder": 2630, "a_ram_data_in_bus[65]~feeder": 2631, "butterfly_st1[0][0][0]~feeder": 2632, "sw_0_arr[3][1]~feeder": 2633, "bfp~0": 2634, "add_in_i_c[2]~feeder": 2635, "data_rdy_vec[2]~feeder": 2636, "a_ram_data_in_bus[97]~feeder": 2637, "swa_tdl[3][0]~feeder": 2638, "core_real_in[0]~feeder": 2639, "lpp_ram_data_out~109": 2640, "Mux108~1": 2641, "Mux16~0": 2642, "core_real_in[2]~feeder": 2643, "k_state.HOLD~0": 2644, "Add14~49": 2645, "sw_2_arr[10][1]~feeder": 2646, "r_array_out[0][0]~feeder": 2647, "ram_in_reg[6][17]~feeder": 2648, "a_ram_data_in_bus[22]~feeder": 2649, "Add8~65": 2650, "twiddle_data~10": 2651, "b_ram_data_in_bus[63]~feeder": 2652, "ram_a_not_b_vec~7": 2653, "was_stalled~0": 2654, "gain_lut_8pts~10": 2655, "sw_0_arr[3][0]~feeder": 2656, "ram_data_out2~3": 2657, "sw_r_tdl[4][0]~feeder": 2658, "Mux84~2": 2659, "add_in_i_d[16]~feeder": 2660, "gain_lut_8pts~15": 2661, "Add14~5": 2662, "data_int[15]~feeder": 2663, "Add17~13": 2664, "wren_b[2]~feeder": 2665, "ram_data_out1~35": 2666, "sw_0_arr[5][1]~feeder": 2667, "Mux68~3": 2668, "Mux16~1": 2669, "Mux67~2": 2670, "Add15~13": 2671, "Add14~61": 2672, "a_ram_data_in_bus[29]~feeder": 2673, "Add5~49": 2674, "a_ram_data_in_bus[48]~feeder": 2675, "a_ram_data_in_bus[89]~feeder": 2676, "ram_data_out3~27": 2677, "Mux58~1": 2678, "core_imag_in[5]~feeder": 2679, "\\sink_imag[6]~input": 2680, "Mux41~3": 2681, "reg_no_twiddle[2][0][5]~feeder": 2682, "data_int1[18]~feeder": 2683, "data_sample_counter~0": 2684, "reg_no_twiddle[1][1][4]~feeder": 2685, "sw_1_arr[8][1]~feeder": 2686, "b_ram_data_in_bus[142]~feeder": 2687, "sw_1_arr[0][0]~feeder": 2688, "reg_no_twiddle[3][0][15]~feeder": 2689, "\\sink_sop~input": 2690, "swa_tdl[2][1]~feeder": 2691, "swa_tdl[13][0]~feeder": 2692, "a_ram_data_in_bus[64]~feeder": 2693, "Mux88~0": 2694, "b_ram_data_in_bus[125]~feeder": 2695, "ram_data_out0~25": 2696, "ram_in_reg[0][16]~feeder": 2697, "at_source_data[28]~feeder": 2698, "ram_data_out3~15": 2699, "slb_last[2]~1": 2700, "twiddle_data~23": 2701, "b_ram_data_in_bus[52]~feeder": 2702, "fft_imag_out[9]~feeder": 2703, "Mux25~0": 2704, "sel_anb_ram": 2705, "\\source_ready~input": 2706, "at_source_error[1]~feeder": 2707, "FIFOram": 2708, "ram_data_out2~25": 2709, "core_imag_in[0]~feeder": 2710, "data_int1[13]~feeder": 2711, "ram_data_out0~16": 2712, "\\source_sop~output": 2713, "Add12~13": 2714, "Mux48~1": 2715, "a_ram_data_in_bus[59]~feeder": 2716, "b_ram_data_in_bus[97]~feeder": 2717, "blk_done_int~0": 2718, "Add6~17": 2719, "a_ram_data_in_bus[49]~feeder": 2720, "at_source_data[2]~feeder": 2721, "at_source_data[23]~feeder": 2722, "Mux72~6": 2723, "add_in_i_d[17]~feeder": 2724, "Add12~65": 2725, "ram_data_out1~27": 2726, "rd_addr_d[0]~feeder": 2727, "add_in_r_d[2]~feeder": 2728, "ram_data_out3~1": 2729, "ram_data_out2~26": 2730, "reg_no_twiddle[2][1][15]~feeder": 2731, "b_ram_data_in_bus[47]~feeder": 2732, "sdetd~8": 2733, "gain_lut_8pts~5": 2734, "swa_tdl[11][0]~feeder": 2735, "Add15~61": 2736, "ram_data_out0~18": 2737, "b_ram_data_in_bus[124]~feeder": 2738, "add_in_r_d[5]~feeder": 2739, "gnd": 2740, "data_in_r[5]": 2741, "tdl_arr[1][4]~q": 2742, "swd_tdl[16][0]~q": 2743, "q_a[16]": 2744, "sw_3_arr[5][1]~q": 2745, "i_array_out[3][0]~q": 2746, "i_array_out[1][0]~q": 2747, "result_r_tmp[10]": 2748, "pipeline_dffe[29]": 2749, "tdl_arr[1][10]~q": 2750, "at_source_valid_s~q": 2751, "source_state.end1~q": 2752, "data_in_r[1]": 2753, "sink_stall_reg~q": 2754, "sink_ready_ctrl_d~q": 2755, "sop~q": 2756, "send_sop_s~q": 2757, "source_stall_reg~q": 2758, "lpp_sel~q": 2759, "q_b[10]": 2760, "out_cnt[0]": 2761, "out_cnt[2]": 2762, "out_cnt[3]": 2763, "out_cnt[1]": 2764, "reg_no_twiddle[3][1][3]~q": 2765, "sw_r_tdl[4][0]~q": 2766, "ram_data_out1[17]": 2767, "ram_data_out2[17]": 2768, "sw_1_arr[15][0]~q": 2769, "sw_0_arr[15][0]~q": 2770, "swa_tdl[16][0]~q": 2771, "q_b[33]": 2772, "p[0]": 2773, "k_count[0]": 2774, "p[1]": 2775, "fft_imag_out[3]": 2776, "sign_vec[3]": 2777, "add_in_r_a[16]": 2778, "add_in_r_b[16]": 2779, "lpp_ram_data_out[2][17]~q": 2780, "lpp_ram_data_out[3][17]~q": 2781, "tdl_arr[4][0]~q": 2782, "ram_in_reg[3][15]~q": 2783, "vcc": 2784, "36'b000000000000000000000000000000000000": 2785, "twad_tdl[6][3]~q": 2786, "twad_tdl[6][2]~q": 2787, "twad_tdl[6][1]~q": 2788, "twad_tdl[6][0]~q": 2789, "1'b1": 2790, "4'b0000": 2791, "devclrn": 2792, "devpor": 2793, "r_array_out[0][7]~q": 2794, "r_array_out[2][7]~q": 2795, "butterfly_st1[0][0][3]~q": 2796, "butterfly_st1[1][0][3]~q": 2797, "q_b[26]": 2798, "sink_error[1]": 2799, "tdl_arr[0][16]~q": 2800, "ram_in_reg[3][0]~q": 2801, "butterfly_st2[2][0][18]~q": 2802, "ram_in_reg[3][3]~q": 2803, "i_array_out[2][5]~q": 2804, "i_array_out[0][5]~q": 2805, "ram_in_reg[7][5]~q": 2806, "i_array_out[1][16]~q": 2807, "i_array_out[3][16]~q": 2808, "result_r_tmp[11]": 2809, "q_b[7]": 2810, "add_in_r_a[6]": 2811, "add_in_r_b[6]": 2812, "i_array_out[2][8]~q": 2813, "i_array_out[0][8]~q": 2814, "tdl_arr[1][15]~q": 2815, "reg_no_twiddle[6][1][15]~q": 2816, "result_r_tmp[32]": 2817, "sdetd.DISABLE~q": 2818, "sdetd.BLOCK_READY~q": 2819, "add_in_r_b[17]": 2820, "add_in_r_a[17]": 2821, "butterfly_st2[0][0][6]~q": 2822, "ram_in_reg[6][17]~q": 2823, "butterfly_st2[3][0][8]~q": 2824, "i_array_out[2][7]~q": 2825, "i_array_out[0][7]~q": 2826, "fft_s2_cur.IDLE~q": 2827, "fft_s2_cur.WAIT_FOR_LPP_INPUT~q": 2828, "r_array_out[2][12]~q": 2829, "r_array_out[0][12]~q": 2830, "tdl_arr[0][5]~q": 2831, "ram_in_reg[7][16]~q": 2832, "ram_in_reg[7][12]~q": 2833, "ram_in_reg[7][15]~q": 2834, "result_r_tmp[23]": 2835, "ram_in_reg[5][9]~q": 2836, "add_in_i_b[5]": 2837, "add_in_i_a[5]": 2838, "swd_tdl[10][0]~q": 2839, "sw[1]": 2840, "rd_addr_b[1]": 2841, "rd_addr_d[1]": 2842, "sw[0]": 2843, "result_i_tmp[34]": 2844, "w249w[20]": 2845, "pipeline_dffe[28]": 2846, "ram_in_reg[4][1]~q": 2847, "data_int[22]": 2848, "lpp_ram_data_out[2][1]~q": 2849, "lpp_ram_data_out[3][1]~q": 2850, "tdl_arr[1][0]~q": 2851, "butterfly_st2[1][0][4]~q": 2852, "pipeline_dffe[34]": 2853, "ram_in_reg[5][12]~q": 2854, "slb_last[1]": 2855, "ram_in_reg[5][11]~q": 2856, "ram_in_reg[5][10]~q": 2857, "slb_last[0]": 2858, "w249w[24]": 2859, "butterfly_st1[0][0][7]~q": 2860, "butterfly_st1[1][0][7]~q": 2861, "butterfly_st2[1][0][9]~q": 2862, "q_b[24]": 2863, "mac_result[14]": 2864, "add_in_r_d[16]": 2865, "add_in_r_c[16]": 2866, "result_r_tmp[9]": 2867, "add_in_r_b[1]": 2868, "add_in_r_a[1]": 2869, "data_in_i[4]": 2870, "add_in_r_c[12]": 2871, "add_in_r_d[12]": 2872, "ram_in_reg[3][7]~q": 2873, "ram_in_reg[3][8]~q": 2874, "ram_in_reg[3][9]~q": 2875, "ram_in_reg[3][6]~q": 2876, "output_r[2]": 2877, "sink_real[11]": 2878, "tdl_arr[1][17]~q": 2879, "i_array_out[2][11]~q": 2880, "i_array_out[0][11]~q": 2881, "wc_vec[3]": 2882, "ram_in_reg[3][17]~q": 2883, "ram_in_reg[3][16]~q": 2884, "ram_in_reg[3][14]~q": 2885, "ram_in_reg[3][13]~q": 2886, "ram_in_reg[3][12]~q": 2887, "ram_in_reg[3][11]~q": 2888, "ram_in_reg[3][10]~q": 2889, "ram_in_reg[3][5]~q": 2890, "ram_in_reg[3][4]~q": 2891, "ram_in_reg[3][2]~q": 2892, "ram_in_reg[3][1]~q": 2893, "ram_in_reg[7][17]~q": 2894, "ram_in_reg[7][14]~q": 2895, "ram_in_reg[7][13]~q": 2896, "ram_in_reg[7][11]~q": 2897, "ram_in_reg[7][10]~q": 2898, "ram_in_reg[7][9]~q": 2899, "ram_in_reg[7][8]~q": 2900, "ram_in_reg[7][7]~q": 2901, "ram_in_reg[7][6]~q": 2902, "ram_in_reg[7][4]~q": 2903, "ram_in_reg[7][3]~q": 2904, "ram_in_reg[7][2]~q": 2905, "ram_in_reg[7][1]~q": 2906, "ram_in_reg[7][0]~q": 2907, "ram_in_reg[0][3]~q": 2908, "ram_in_reg[0][2]~q": 2909, "ram_in_reg[1][0]~q": 2910, "rdaddress_c_bus[3]": 2911, "rdaddress_c_bus[10]": 2912, "rdaddress_c_bus[13]": 2913, "rdaddress_c_bus[0]": 2914, "q_a[7]": 2915, "count[3]": 2916, "lpp_ram_data_out[2][31]~q": 2917, "lpp_ram_data_out[1][31]~q": 2918, "reg_no_twiddle[0][1][6]~q": 2919, "ram_in_reg[6][13]~q": 2920, "sink_real[16]": 2921, "ram_in_reg[2][2]~q": 2922, "ram_in_reg[2][4]~q": 2923, "ram_in_reg[2][3]~q": 2924, "ram_in_reg[2][5]~q": 2925, "q_b[9]": 2926, "tdl_arr[1][16]~q": 2927, "result_i_tmp[29]": 2928, "result_i_tmp[6]": 2929, "lpp_ram_data_out[2][5]~q": 2930, "lpp_ram_data_out[1][5]~q": 2931, "pipeline_dffe[14]": 2932, "reg_no_twiddle[2][1][12]~q": 2933, "butterfly_st1[3][0][17]~q": 2934, "butterfly_st1[2][1][17]~q": 2935, "data_in_r[6]": 2936, "fft_real_out[2]": 2937, "add_in_i_a[3]": 2938, "add_in_i_b[3]": 2939, "data_real_o[14]": 2940, "output_i[3]": 2941, "core_real_in[3]": 2942, "fft_real_out[13]": 2943, "ram_in_reg[1][6]~q": 2944, "ram_in_reg[1][7]~q": 2945, "ram_in_reg[1][8]~q": 2946, "ram_in_reg[1][9]~q": 2947, "ram_data_out1[4]": 2948, "ram_data_out0[4]": 2949, "pipeline_dffe[16]": 2950, "at_source_data[4]": 2951, "14'b00000000000000": 2952, "devoe": 2953, "ram_in_reg[1][1]~q": 2954, "lpp_ram_data_out[3][30]~q": 2955, "lpp_ram_data_out[0][30]~q": 2956, "result_r_tmp[19]": 2957, "ram_in_reg[2][13]~q": 2958, "ram_in_reg[2][16]~q": 2959, "ram_in_reg[2][17]~q": 2960, "butterfly_st2[0][0][12]~q": 2961, "q_b[29]": 2962, "q_b[0]": 2963, "result_r_tmp[26]": 2964, "data_rdy_vec[6]": 2965, "gen_M4K:sin_3n": 2966, "q_a[1]": 2967, "result_i_tmp[31]": 2968, "tdl_arr[1][11]~q": 2969, "reg_no_twiddle[6][1][11]~q": 2970, "data_in_i[15]": 2971, "tdl_arr[1][6]~q": 2972, "reg_no_twiddle[6][0][6]~q": 2973, "sw_0_arr[12][1]~q": 2974, "reg_no_twiddle[6][1][2]~q": 2975, "tdl_arr[1][2]~q": 2976, "butterfly_st1[0][1][18]~q": 2977, "butterfly_st1[1][1][18]~q": 2978, "q_b[17]": 2979, "butterfly_st2[1][0][5]~q": 2980, "lpp_ram_data_out[1][0]~q": 2981, "lpp_ram_data_out[0][0]~q": 2982, "reg_no_twiddle[4][0][13]~q": 2983, "ram_in_reg[1][4]~q": 2984, "counter_reg_bit[1]": 2985, "sink_out_state.normal~q": 2986, "low_addressa[2]": 2987, "sink_out_state.empty_and_ready~q": 2988, "data_real_o[11]": 2989, "result_r_tmp[16]": 2990, "lpp_ram_data_out[2][30]~q": 2991, "q_b[25]": 2992, "tdl_arr[0][15]~q": 2993, "result_r_tmp[15]": 2994, "butterfly_st1[0][0][5]~q": 2995, "butterfly_st1[1][0][5]~q": 2996, "ram_in_reg[0][8]~q": 2997, "r_array_out[3][3]~q": 2998, "r_array_out[1][3]~q": 2999, "ram_in_reg[1][2]~q": 3000, "lpp_ram_data_out[1][7]~q": 3001, "lpp_ram_data_out[0][7]~q": 3002, "gen_M4K:sin_2n": 3003, "q_a[12]": 3004, "sw_0_arr[10][3]~q": 3005, "ram_data_out1[34]": 3006, "ram_data_out0[34]": 3007, "butterfly_st2[3][0][18]~q": 3008, "data_count_sig[1]": 3009, "data_count_sig[0]": 3010, "gen_M4K:sin_1n": 3011, "q_a[0]": 3012, "sw_1_arr[1][1]~q": 3013, "first_data~q": 3014, "data_count_int[5]": 3015, "valid_ctrl_int1~q": 3016, "data_count_int1[5]": 3017, "valid_ctrl_int~q": 3018, "reg_no_twiddle[0][0][11]~q": 3019, "ram_data_out2[29]": 3020, "ram_data_out3[29]": 3021, "butterfly_st1[3][1][1]~q": 3022, "butterfly_st1[2][0][1]~q": 3023, "at_source_data[19]": 3024, "butterfly_st1[1][0][10]~q": 3025, "butterfly_st1[0][0][10]~q": 3026, "q_b[32]": 3027, "core_imag_in[11]": 3028, "fft_imag_out[0]": 3029, "data_int[1]": 3030, "sink_imag[14]": 3031, "ram_in_reg[4][12]~q": 3032, "reg_no_twiddle[3][0][6]~q": 3033, "i_array_out[1][10]~q": 3034, "i_array_out[3][10]~q": 3035, "sgn_2i~q": 3036, "result_ia[14]": 3037, "result_ib[14]": 3038, "source_packet_error[1]": 3039, "source_packet_error[0]": 3040, "butterfly_st2[1][0][18]~q": 3041, "i_array_out[2][3]~q": 3042, "i_array_out[0][3]~q": 3043, "butterfly_st2[1][0][16]~q": 3044, "reg_no_twiddle[0][0][2]~q": 3045, "result_r_tmp[18]": 3046, "butterfly_st2[0][1][10]~q": 3047, "blk_exp[2]": 3048, "blk_exp_accum[2]": 3049, "fft_s2_cur.FIRST_LPP_C~q": 3050, "tdl_arr[0]": 3051, "lpp_ram_data_out[1][34]~q": 3052, "lpp_ram_data_out[0][34]~q": 3053, "data_in_i[1]": 3054, "q_b[19]": 3055, "q_b[34]": 3056, "data_in_r[9]": 3057, "butterfly_st2[0][1][6]~q": 3058, "next_block~q": 3059, "k_state.HOLD~q": 3060, "k_state.IDLE~q": 3061, "tdl_arr[1][7]~q": 3062, "reg_no_twiddle[6][0][7]~q": 3063, "data_in_r[16]": 3064, "result_i_tmp[2]": 3065, "max_reached~q": 3066, "lpp_ram_data_out[2][3]~q": 3067, "lpp_ram_data_out[3][3]~q": 3068, "fft_real_out[8]": 3069, "lpp_ram_data_out[0][15]~q": 3070, "lpp_ram_data_out[1][15]~q": 3071, "lpp_ram_data_out[3][29]~q": 3072, "lpp_ram_data_out[2][29]~q": 3073, "ram_in_reg[5][3]~q": 3074, "sw_0_arr[11][0]~q": 3075, "pipeline_dffe[11]": 3076, "q_b[30]": 3077, "reg_no_twiddle[0][1][10]~q": 3078, "pipeline_dffe[17]": 3079, "tdl_arr[2]": 3080, "master_source_sop~q": 3081, "wc_vec[2]": 3082, "butterfly_st2[1][1][12]~q": 3083, "output_r[18]": 3084, "pipeline_dffe[15]": 3085, "data_in_i[6]": 3086, "reg_no_twiddle[2][0][0]~q": 3087, "swa_tdl[5][0]~q": 3088, "butterfly_st1[1][1][9]~q": 3089, "butterfly_st1[0][1][9]~q": 3090, "result_r_tmp[27]": 3091, "ram_in_reg[4][9]~q": 3092, "del_np_cnt[2]": 3093, "del_np_cnt[3]": 3094, "del_np_cnt[0]": 3095, "del_np_cnt[1]": 3096, "add_in_r_a[0]": 3097, "add_in_r_b[0]": 3098, "pipeline_dffe[10]": 3099, "count[5]": 3100, "data_in_r[8]": 3101, "ram_in_reg[4][2]~q": 3102, "butterfly_st2[1][1][6]~q": 3103, "add_in_i_d[2]": 3104, "add_in_i_c[2]": 3105, "q_b[20]": 3106, "sink_imag[7]": 3107, "sgn_2r~q": 3108, "result_rb[6]": 3109, "result_ra[6]": 3110, "add_in_i_d[7]": 3111, "add_in_i_c[7]": 3112, "reg_no_twiddle[6][0][2]~q": 3113, "butterfly_st2[0][0][5]~q": 3114, "ram_in_reg[2][0]~q": 3115, "ram_in_reg[0][0]~q": 3116, "data_in_r[3]": 3117, "data_imag_o[3]": 3118, "pipeline_dffe[5]": 3119, "lpp_count[2]": 3120, "data_in_r[12]": 3121, "data_in_i[12]": 3122, "w249w[21]": 3123, "twad_tdl[0][1]~q": 3124, "lpp_ram_data_out[1][24]~q": 3125, "lpp_ram_data_out[0][24]~q": 3126, "ram_in_reg[0][1]~q": 3127, "data_int[27]": 3128, "pipeline_dffe[18]": 3129, "data_imag_o[16]": 3130, "reg_no_twiddle[4][1][11]~q": 3131, "add_in_r_d[3]": 3132, "add_in_r_c[3]": 3133, "q_b[23]": 3134, "at_source_data[35]": 3135, "reg_no_twiddle[6][0][4]~q": 3136, "tdl_arr[1][9]~q": 3137, "reg_no_twiddle[6][0][9]~q": 3138, "butterfly_st2[1][1][5]~q": 3139, "add_in_i_a[2]": 3140, "add_in_i_b[2]": 3141, "ram_in_reg[5][14]~q": 3142, "ram_in_reg[5][13]~q": 3143, "tdl_arr[0][2]~q": 3144, "reg_no_twiddle[3][0][5]~q": 3145, "lpp_ram_data_out[2][16]~q": 3146, "lpp_ram_data_out[1][16]~q": 3147, "pipeline_dffe[19]": 3148, "pipeline_dffe[13]": 3149, "pipeline_dffe[12]": 3150, "pipeline_dffe[9]": 3151, "pipeline_dffe[8]": 3152, "pipeline_dffe[7]": 3153, "pipeline_dffe[6]": 3154, "pipeline_dffe[4]": 3155, "pipeline_dffe[3]": 3156, "pipeline_dffe[2]": 3157, "twiddle_data[1][0][17]~q": 3158, "twiddle_data[1][0][16]~q": 3159, "twiddle_data[1][0][15]~q": 3160, "twiddle_data[1][0][14]~q": 3161, "twiddle_data[1][0][13]~q": 3162, "twiddle_data[1][0][12]~q": 3163, "twiddle_data[1][0][11]~q": 3164, "twiddle_data[1][0][10]~q": 3165, "twiddle_data[1][0][9]~q": 3166, "twiddle_data[1][0][8]~q": 3167, "twiddle_data[1][0][7]~q": 3168, "twiddle_data[1][0][6]~q": 3169, "twiddle_data[1][0][5]~q": 3170, "twiddle_data[1][0][4]~q": 3171, "twiddle_data[1][0][3]~q": 3172, "twiddle_data[1][0][2]~q": 3173, "twiddle_data[1][0][1]~q": 3174, "twiddle_data[1][0][0]~q": 3175, "!\\asj_fft_sglstream_fft_131_inst": 3176, "global_clock_enable~0_combout": 3177, "i_array_out[0][15]~q": 3178, "i_array_out[2][15]~q": 3179, "reg_no_twiddle[6][0][15]~q": 3180, "lpp_ram_data_out[1][2]~q": 3181, "lpp_ram_data_out[2][2]~q": 3182, "i_array_out[3][9]~q": 3183, "i_array_out[1][9]~q": 3184, "butterfly_st2[2][1][13]~q": 3185, "butterfly_st1[3][1][7]~q": 3186, "butterfly_st1[2][0][7]~q": 3187, "tdl_arr[0][3]~q": 3188, "twiddle_data[2][0][17]~q": 3189, "twiddle_data[2][0][16]~q": 3190, "twiddle_data[2][0][15]~q": 3191, "twiddle_data[2][0][14]~q": 3192, "twiddle_data[2][0][13]~q": 3193, "twiddle_data[2][0][12]~q": 3194, "twiddle_data[2][0][11]~q": 3195, "twiddle_data[2][0][10]~q": 3196, "twiddle_data[2][0][9]~q": 3197, "twiddle_data[2][0][8]~q": 3198, "twiddle_data[2][0][7]~q": 3199, "twiddle_data[2][0][6]~q": 3200, "twiddle_data[2][0][5]~q": 3201, "twiddle_data[2][0][4]~q": 3202, "twiddle_data[2][0][3]~q": 3203, "twiddle_data[2][0][2]~q": 3204, "twiddle_data[2][0][1]~q": 3205, "twiddle_data[2][0][0]~q": 3206, "data_int[29]": 3207, "q_b[22]": 3208, "sink_state.end1~q": 3209, "at_sink_ready_s~q": 3210, "sink_state.st_err~q": 3211, "sink_state.start~q": 3212, "add_in_r_d[11]": 3213, "add_in_r_c[11]": 3214, "result_i_tmp[20]": 3215, "ram_in_reg[5][8]~q": 3216, "data_in_i[3]": 3217, "butterfly_st2[0][1][4]~q": 3218, "lpp_ram_data_out[3][20]~q": 3219, "lpp_ram_data_out[2][20]~q": 3220, "result_i_tmp[5]": 3221, "butterfly_st1[1][1][4]~q": 3222, "butterfly_st1[0][1][4]~q": 3223, "r_array_out[0][17]~q": 3224, "r_array_out[2][17]~q": 3225, "q_b[21]": 3226, "wr_addr[1]": 3227, "butterfly_st1[3][0][2]~q": 3228, "butterfly_st1[2][1][2]~q": 3229, "ram_in_reg[1][12]~q": 3230, "ram_in_reg[1][11]~q": 3231, "ram_in_reg[1][13]~q": 3232, "ram_in_reg[1][14]~q": 3233, "data_rdy_int~q": 3234, "data_real_o[15]": 3235, "butterfly_st2[1][1][8]~q": 3236, "butterfly_st2[2][0][15]~q": 3237, "ram_data_out0[5]": 3238, "ram_data_out1[5]": 3239, "tdl_arr[1][8]~q": 3240, "reg_no_twiddle[6][0][8]~q": 3241, "butterfly_st2[3][1][12]~q": 3242, "ram_in_reg[1][17]~q": 3243, "q_b[15]": 3244, "tdl_arr[1][12]~q": 3245, "reg_no_twiddle[6][1][12]~q": 3246, "ram_a_not_b_vec[12]": 3247, "reg_no_twiddle[1][1][0]~q": 3248, "butterfly_st1[1][1][10]~q": 3249, "butterfly_st1[0][1][10]~q": 3250, "lpp_ram_data_out[1][11]~q": 3251, "lpp_ram_data_out[0][11]~q": 3252, "reg_no_twiddle[5][1][1]~q": 3253, "at_source_data[31]": 3254, "at_source_data[12]": 3255, "tdl_arr[1][14]~q": 3256, "reg_no_twiddle[6][1][14]~q": 3257, "fft_real_out[7]": 3258, "sw_0_arr[4][2]~q": 3259, "ram_in_reg[1][3]~q": 3260, "ram_in_reg[1][5]~q": 3261, "lpp_ram_data_out[3][2]~q": 3262, "result_r_tmp[2]": 3263, "blk_exp_acc[3]": 3264, "q_a[4]": 3265, "count[2]": 3266, "reg_no_twiddle[2][1][14]~q": 3267, "add_in_i_b[9]": 3268, "add_in_i_a[9]": 3269, "result_r_tmp[28]": 3270, "w249w[30]": 3271, "butterfly_st2[2][0][8]~q": 3272, "fft_imag_out[13]": 3273, "result_ra[10]": 3274, "result_rb[10]": 3275, "lpp_ram_data_out[1][13]~q": 3276, "lpp_ram_data_out[2][13]~q": 3277, "ram_in_reg[5][0]~q": 3278, "lpp_ram_data_out[3][8]~q": 3279, "lpp_ram_data_out[0][8]~q": 3280, "at_source_data[37]": 3281, "ram_data_out3[23]": 3282, "ram_data_out0[23]": 3283, "result_i_tmp[8]": 3284, "ram_in_reg[4][11]~q": 3285, "butterfly_st1[2][0][2]~q": 3286, "butterfly_st1[3][1][2]~q": 3287, "ram_data_out0[16]": 3288, "ram_data_out1[16]": 3289, "butterfly_st2[0][0][10]~q": 3290, "q_b[13]": 3291, "i_array_out[0][6]~q": 3292, "i_array_out[2][6]~q": 3293, "sw_1_arr[14][1]~q": 3294, "ram_data_out2[35]": 3295, "ram_data_out3[35]": 3296, "result_ra[18]": 3297, "result_rb[18]": 3298, "data_in_i[9]": 3299, "del_npi_cnt[0]": 3300, "del_npi_cnt[1]": 3301, "butterfly_st2[0][0][0]~q": 3302, "data_imag_o[14]": 3303, "result_i_tmp[21]": 3304, "reg_no_twiddle[4][1][5]~q": 3305, "lpp_ram_data_out[2][23]~q": 3306, "lpp_ram_data_out[1][23]~q": 3307, "q_a[6]": 3308, "result_i_tmp[32]": 3309, "r_array_out[2][1]~q": 3310, "r_array_out[0][1]~q": 3311, "q_b[5]": 3312, "butterfly_st2[1][1][11]~q": 3313, "result_ib[3]": 3314, "result_ia[3]": 3315, "lpp_ram_data_out[1][29]~q": 3316, "q_b[2]": 3317, "result_i_tmp[3]": 3318, "butterfly_st2[1][0][15]~q": 3319, "ram_a_not_b_vec[23]": 3320, "butterfly_st2[3][1][18]~q": 3321, "butterfly_st2[3][1][19]~q": 3322, "core_real_in[1]": 3323, "tdl_arr[0][4]~q": 3324, "pipeline_dffe[31]": 3325, "tdl_arr[0][9]~q": 3326, "result_r_tmp[25]": 3327, "reg_no_twiddle[6][0][13]~q": 3328, "tdl_arr[1][13]~q": 3329, "w249w[27]": 3330, "result_r_tmp[17]": 3331, "data_real_in_reg[14]": 3332, "q_a[3]": 3333, "ram_data_out3[21]": 3334, "ram_data_out0[21]": 3335, "ram_data_out0[1]": 3336, "ram_data_out3[1]": 3337, "mac_result[34]": 3338, "p_tdl[2][1]~q": 3339, "was_stalled~q": 3340, "ram_a_not_b_vec[3]": 3341, "result_i_tmp[14]": 3342, "result_ia[10]": 3343, "result_ib[10]": 3344, "reg_no_twiddle[6][1][17]~q": 3345, "fft_imag_out[11]": 3346, "data_count_sig[3]": 3347, "data_count_sig[2]": 3348, "tdl_arr[1][3]~q": 3349, "reg_no_twiddle[6][1][3]~q": 3350, "data_int[0]": 3351, "result_r_tmp[35]": 3352, "reg_no_twiddle[4][1][10]~q": 3353, "swa_tdl[13][0]~q": 3354, "ram_in_reg[2][10]~q": 3355, "k[3]": 3356, "butterfly_st1[2][0][0]~q": 3357, "butterfly_st1[3][1][0]~q": 3358, "output_r[13]": 3359, "result_i_tmp[16]": 3360, "add_in_r_a[14]": 3361, "add_in_r_b[14]": 3362, "q_b[27]": 3363, "butterfly_st2[2][0][14]~q": 3364, "ram_a_not_b_vec[10]": 3365, "butterfly_st2[3][1][13]~q": 3366, "at_source_data[26]": 3367, "next_pass_i~q": 3368, "result_i_tmp[35]": 3369, "count[1]": 3370, "count[0]": 3371, "count[4]": 3372, "data_rdy_vec[0]": 3373, "butterfly_st2[3][0][14]~q": 3374, "result_i_tmp[25]": 3375, "fft_real_out[12]": 3376, "i_array_out[2][1]~q": 3377, "i_array_out[0][1]~q": 3378, "ram_in_reg[6][4]~q": 3379, "add_in_r_a[3]": 3380, "add_in_r_b[3]": 3381, "result_r_tmp[29]": 3382, "ram_data_out3[7]": 3383, "ram_data_out2[7]": 3384, "pipeline_dffe[25]": 3385, "result_r_tmp[34]": 3386, "lpp_ram_data_out[2][7]~q": 3387, "ram_in_reg[0][10]~q": 3388, "ram_in_reg[0][7]~q": 3389, "ram_in_reg[0][9]~q": 3390, "butterfly_st1[0][0][9]~q": 3391, "butterfly_st1[1][0][9]~q": 3392, "reg_no_twiddle[2][1][10]~q": 3393, "tdl_arr[1][1]~q": 3394, "reg_no_twiddle[6][0][1]~q": 3395, "butterfly_st2[0][1][0]~q": 3396, "q_a[13]": 3397, "ram_in_reg[2][1]~q": 3398, "lpp_ram_data_out[1][20]~q": 3399, "ram_data_out2[30]": 3400, "ram_data_out1[30]": 3401, "butterfly_st2[3][0][12]~q": 3402, "sink_imag[1]": 3403, "reg_no_twiddle[6][0][11]~q": 3404, "butterfly_st2[0][1][15]~q": 3405, "lpp_ram_data_out[1][35]~q": 3406, "lpp_ram_data_out[0][35]~q": 3407, "ram_data_out0[6]": 3408, "ram_data_out1[6]": 3409, "ram_data_out0[24]": 3410, "ram_data_out1[24]": 3411, "ram_in_reg[6][16]~q": 3412, "tdl_arr[1][5]~q": 3413, "sink_real[0]": 3414, "add_in_i_b[17]": 3415, "add_in_i_a[17]": 3416, "ram_in_reg[5][1]~q": 3417, "ram_in_reg[5][2]~q": 3418, "ram_in_reg[5][4]~q": 3419, "ram_in_reg[1][15]~q": 3420, "reg_no_twiddle[5][1][11]~q": 3421, "blk_exp_accum[1]": 3422, "blk_exp[1]": 3423, "ram_in_reg[0][14]~q": 3424, "ram_in_reg[0][11]~q": 3425, "ram_in_reg[0][12]~q": 3426, "ram_in_reg[0][13]~q": 3427, "ram_data_out0[15]": 3428, "ram_data_out1[15]": 3429, "blk_exp_accum[0]": 3430, "blk_exp[0]": 3431, "data_int[32]": 3432, "result_ra[12]": 3433, "result_rb[12]": 3434, "r_array_out[2][5]~q": 3435, "r_array_out[0][5]~q": 3436, "tdl_arr[3]": 3437, "lpp_ram_data_out[3][5]~q": 3438, "lpp_ram_data_out[0][5]~q": 3439, "k_state.RUN_CNT~q": 3440, "k[2]": 3441, "k[0]": 3442, "k[1]": 3443, "source_state.st_err~q": 3444, "reg_no_twiddle[1][0][10]~q": 3445, "tdl_arr[10]": 3446, "reg_no_twiddle[0][0][17]~q": 3447, "ram_in_reg[0][5]~q": 3448, "ram_in_reg[0][6]~q": 3449, "butterfly_st1[2][1][5]~q": 3450, "butterfly_st1[3][0][5]~q": 3451, "result_ia[15]": 3452, "result_ib[15]": 3453, "output_r[17]": 3454, "clk": 3455, "q_b[3]": 3456, "ram_in_reg[5][7]~q": 3457, "gain_lut_blk[0]": 3458, "gain_lut_8pts[0]": 3459, "ram_data_out2[23]": 3460, "butterfly_st1[3][0][1]~q": 3461, "butterfly_st1[2][1][1]~q": 3462, "ram_in_reg[5][16]~q": 3463, "ram_in_reg[5][15]~q": 3464, "q_a[5]": 3465, "lpp_ram_data_out[0][4]~q": 3466, "lpp_ram_data_out[3][4]~q": 3467, "butterfly_st1[3][1][18]~q": 3468, "butterfly_st1[2][0][18]~q": 3469, "source_state.start~q": 3470, "i_array_out[3][1]~q": 3471, "i_array_out[1][1]~q": 3472, "fft_real_out[1]": 3473, "data_in_i[0]": 3474, "ram_in_reg[2][12]~q": 3475, "ram_in_reg[2][11]~q": 3476, "butterfly_st2[2][1][18]~q": 3477, "ram_in_reg[0][15]~q": 3478, "lpp_ram_data_out[2][11]~q": 3479, "ram_in_reg[6][0]~q": 3480, "butterfly_st1[1][1][13]~q": 3481, "butterfly_st1[0][1][13]~q": 3482, "q_b[31]": 3483, "data_real_o[8]": 3484, "tdl_arr[9]": 3485, "counter_reg_bit[0]": 3486, "counter_reg_bit[2]": 3487, "dffe_af~q": 3488, "result_i_tmp[15]": 3489, "i_array_out[3][3]~q": 3490, "i_array_out[1][3]~q": 3491, "butterfly_st1[1][1][12]~q": 3492, "butterfly_st1[0][1][12]~q": 3493, "tdl_arr[1]": 3494, "sink_state.stall~q": 3495, "at_source_data[25]": 3496, "q_a[9]": 3497, "output_r[14]": 3498, "data_in_r[0]": 3499, "p_tdl[0][0]~q": 3500, "k_count[2]": 3501, "p_tdl[0][1]~q": 3502, "ram_in_reg[4][3]~q": 3503, "butterfly_st1[3][0][14]~q": 3504, "butterfly_st1[2][1][14]~q": 3505, "butterfly_st1[3][1][15]~q": 3506, "butterfly_st1[2][0][15]~q": 3507, "blk_exp_acc[4]": 3508, "q_b[4]": 3509, "ram_in_reg[6][15]~q": 3510, "ram_data_out2[20]": 3511, "ram_data_out1[20]": 3512, "butterfly_st2[1][0][19]~q": 3513, "at_source_error[0]": 3514, "reg_no_twiddle[6][0][16]~q": 3515, "butterfly_st2[0][0][2]~q": 3516, "pipeline_dffe[30]": 3517, "at_source_data[34]": 3518, "tdl_arr[0][11]~q": 3519, "butterfly_st2[0][0][13]~q": 3520, "ram_in_reg[5][5]~q": 3521, "twad_tdl[2][3]~q": 3522, "blk_exp_acc[1]": 3523, "butterfly_st1[2][0][5]~q": 3524, "butterfly_st1[3][1][5]~q": 3525, "result_r_tmp[7]": 3526, "butterfly_st2[1][0][8]~q": 3527, "q_b[6]": 3528, "result_r_tmp[3]": 3529, "data_int[25]": 3530, "k_count[1]": 3531, "usedw_is_1_dff~q": 3532, "usedw_is_0_dff~q": 3533, "butterfly_st1[2][1][16]~q": 3534, "butterfly_st1[3][0][16]~q": 3535, "mac_mult1~DATAOUT35": 3536, "mac_mult1~DATAOUT34": 3537, "mac_mult1~DATAOUT33": 3538, "mac_mult1~DATAOUT32": 3539, "mac_mult1~DATAOUT31": 3540, "mac_mult1~DATAOUT30": 3541, "mac_mult1~DATAOUT29": 3542, "mac_mult1~DATAOUT28": 3543, "mac_mult1~DATAOUT27": 3544, "mac_mult1~DATAOUT26": 3545, "mac_mult1~DATAOUT25": 3546, "mac_mult1~DATAOUT24": 3547, "mac_mult1~DATAOUT23": 3548, "mac_mult1~DATAOUT22": 3549, "mac_mult1~DATAOUT21": 3550, "mac_mult1~DATAOUT20": 3551, "mac_mult1~DATAOUT19": 3552, "mac_mult1~DATAOUT18": 3553, "mac_mult1~DATAOUT17": 3554, "mac_mult1~DATAOUT16": 3555, "mac_mult1~DATAOUT15": 3556, "mac_mult1~DATAOUT14": 3557, "mac_mult1~DATAOUT13": 3558, "mac_mult1~DATAOUT12": 3559, "mac_mult1~DATAOUT11": 3560, "mac_mult1~DATAOUT10": 3561, "mac_mult1~DATAOUT9": 3562, "mac_mult1~DATAOUT8": 3563, "mac_mult1~DATAOUT7": 3564, "mac_mult1~DATAOUT6": 3565, "mac_mult1~DATAOUT5": 3566, "mac_mult1~DATAOUT4": 3567, "mac_mult1~DATAOUT3": 3568, "mac_mult1~DATAOUT2": 3569, "mac_mult1~DATAOUT1": 3570, "mac_mult1~dataout": 3571, "mac_mult2~DATAOUT35": 3572, "mac_mult2~DATAOUT34": 3573, "mac_mult2~DATAOUT33": 3574, "mac_mult2~DATAOUT32": 3575, "mac_mult2~DATAOUT31": 3576, "mac_mult2~DATAOUT30": 3577, "mac_mult2~DATAOUT29": 3578, "mac_mult2~DATAOUT28": 3579, "mac_mult2~DATAOUT27": 3580, "mac_mult2~DATAOUT26": 3581, "mac_mult2~DATAOUT25": 3582, "mac_mult2~DATAOUT24": 3583, "mac_mult2~DATAOUT23": 3584, "mac_mult2~DATAOUT22": 3585, "mac_mult2~DATAOUT21": 3586, "mac_mult2~DATAOUT20": 3587, "mac_mult2~DATAOUT19": 3588, "mac_mult2~DATAOUT18": 3589, "mac_mult2~DATAOUT17": 3590, "mac_mult2~DATAOUT16": 3591, "mac_mult2~DATAOUT15": 3592, "mac_mult2~DATAOUT14": 3593, "mac_mult2~DATAOUT13": 3594, "mac_mult2~DATAOUT12": 3595, "mac_mult2~DATAOUT11": 3596, "mac_mult2~DATAOUT10": 3597, "mac_mult2~DATAOUT9": 3598, "mac_mult2~DATAOUT8": 3599, "mac_mult2~DATAOUT7": 3600, "mac_mult2~DATAOUT6": 3601, "mac_mult2~DATAOUT5": 3602, "mac_mult2~DATAOUT4": 3603, "mac_mult2~DATAOUT3": 3604, "mac_mult2~DATAOUT2": 3605, "mac_mult2~DATAOUT1": 3606, "mac_mult2~dataout": 3607, "1'b0": 3608, "at_source_data[9]": 3609, "butterfly_st2[0][1][14]~q": 3610, "result_i_tmp[22]": 3611, "sw_2_arr[15][1]~q": 3612, "sw_3_arr[15][1]~q": 3613, "swa_tdl[16][1]~q": 3614, "sw_1_arr[15][1]~q": 3615, "sw_0_arr[15][1]~q": 3616, "q_a[2]": 3617, "w249w[10]": 3618, "p_cd_en[0]": 3619, "p_cd_en[1]": 3620, "ram_a_not_b_vec[26]": 3621, "ram_data_out1[23]": 3622, "butterfly_st1[1][0][11]~q": 3623, "butterfly_st1[0][0][11]~q": 3624, "source_state.sop~q": 3625, "source_state.run1~q": 3626, "butterfly_st1[1][1][3]~q": 3627, "butterfly_st1[0][1][3]~q": 3628, "butterfly_st2[0][1][18]~q": 3629, "butterfly_st2[3][1][17]~q": 3630, "ram_data_out0[10]": 3631, "ram_data_out3[10]": 3632, "butterfly_st2[2][1][14]~q": 3633, "data_real_in_reg[15]": 3634, "at_source_data[21]": 3635, "r_array_out[0][10]~q": 3636, "r_array_out[2][10]~q": 3637, "reg_no_twiddle[3][1][2]~q": 3638, "butterfly_st1[0][0][14]~q": 3639, "butterfly_st1[1][0][14]~q": 3640, "ram_in_reg[5][17]~q": 3641, "reg_no_twiddle[6][0][17]~q": 3642, "at_source_data[11]": 3643, "add_in_i_d[1]": 3644, "add_in_i_c[1]": 3645, "data_count_sig[5]": 3646, "sw_1_arr[10][1]~q": 3647, "data_in_r[15]": 3648, "output_i[17]": 3649, "butterfly_st1[1][1][11]~q": 3650, "butterfly_st1[0][1][11]~q": 3651, "ram_data_out0[29]": 3652, "ram_data_out1[29]": 3653, "result_r_tmp[33]": 3654, "ram_a_not_b_vec[6]": 3655, "q_b[12]": 3656, "data_imag_in_reg[3]": 3657, "r_array_out[3][4]~q": 3658, "r_array_out[1][4]~q": 3659, "result_r_tmp[31]": 3660, "result_r_tmp[22]": 3661, "butterfly_st2[2][0][0]~q": 3662, "ram_data_out2[33]": 3663, "ram_data_out1[33]": 3664, "ram_in_reg[1][16]~q": 3665, "reg_no_twiddle[0][1][7]~q": 3666, "butterfly_st2[1][1][19]~q": 3667, "lpp_count[3]": 3668, "lpp_count[0]": 3669, "lpp_count[4]": 3670, "lpp_count[1]": 3671, "master_source_ena~q": 3672, "sink_state.run1~q": 3673, "data_in_i[7]": 3674, "twad_tdl[3][0]~q": 3675, "ram_in_reg[2][9]~q": 3676, "ram_in_reg[2][8]~q": 3677, "ram_in_reg[2][7]~q": 3678, "ram_in_reg[2][6]~q": 3679, "output_i[19]": 3680, "result_rb[9]": 3681, "result_ra[9]": 3682, "lpp_count[5]": 3683, "add_in_i_c[17]": 3684, "add_in_i_d[17]": 3685, "swa_tdl[12][1]~q": 3686, "lpp_ram_data_out[3][23]~q": 3687, "lpp_ram_data_out[0][23]~q": 3688, "lpp_ram_data_out[1][1]~q": 3689, "ram_data_out2[34]": 3690, "ram_in_reg[4][13]~q": 3691, "ram_in_reg[4][14]~q": 3692, "ram_in_reg[4][15]~q": 3693, "butterfly_st2[1][1][4]~q": 3694, "q_b[28]": 3695, "ram_data_out3[34]": 3696, "p_tdl[10][0]~q": 3697, "ram_data_out0[28]": 3698, "ram_data_out1[28]": 3699, "butterfly_st2[1][0][10]~q": 3700, "gain_lut_blk[3]": 3701, "gain_lut_8pts[3]": 3702, "sink_imag[17]": 3703, "data_int[13]": 3704, "q_b[16]": 3705, "core_imag_in[2]": 3706, "add_in_i_b[16]": 3707, "add_in_i_a[16]": 3708, "lpp_ram_data_out[0][3]~q": 3709, "lpp_ram_data_out[1][3]~q": 3710, "lpp_ram_data_out[2][28]~q": 3711, "lpp_ram_data_out[1][28]~q": 3712, "q_b[14]": 3713, "sw_1_arr[0][1]~q": 3714, "add_in_i_b[0]": 3715, "add_in_i_a[0]": 3716, "r_array_out[1][17]~q": 3717, "r_array_out[3][17]~q": 3718, "ram_data_out2[9]": 3719, "ram_data_out1[9]": 3720, "ram_a_not_b_vec[5]": 3721, "swa_tdl[1][0]~q": 3722, "reg_no_twiddle[1][1][2]~q": 3723, "result_ra[1]": 3724, "result_rb[1]": 3725, "pipeline_dffe[21]": 3726, "result_r_tmp[0]": 3727, "butterfly_st2[2][1][7]~q": 3728, "butterfly_st1[1][0][8]~q": 3729, "butterfly_st1[0][0][8]~q": 3730, "data_imag_in_reg[7]": 3731, "ram_data_out0[11]": 3732, "ram_data_out1[11]": 3733, "reg_no_twiddle[1][1][10]~q": 3734, "pipeline_dffe[27]": 3735, "ram_in_reg[4][4]~q": 3736, "r_array_out[3][5]~q": 3737, "r_array_out[1][5]~q": 3738, "r_array_out[3][10]~q": 3739, "r_array_out[1][10]~q": 3740, "reg_no_twiddle[0][1][8]~q": 3741, "i_array_out[3][17]~q": 3742, "i_array_out[1][17]~q": 3743, "core_real_in[14]": 3744, "ram_data_out3[6]": 3745, "ram_data_out2[6]": 3746, "fft_imag_out[16]": 3747, "tdl_arr[0][1]~q": 3748, "reg_no_twiddle[2][0][1]~q": 3749, "ram_a_not_b_vec[9]": 3750, "data_imag_o[10]": 3751, "sink_imag[3]": 3752, "data_in_r[13]": 3753, "lpp_ram_data_out[1][32]~q": 3754, "lpp_ram_data_out[0][32]~q": 3755, "sink_imag[4]": 3756, "ram_in_reg[5][6]~q": 3757, "ram_data_out0[3]": 3758, "ram_data_out3[3]": 3759, "ram_in_reg[4][6]~q": 3760, "ram_in_reg[4][5]~q": 3761, "butterfly_st2[2][1][4]~q": 3762, "reg_no_twiddle[5][0][6]~q": 3763, "lpp_ram_data_out[1][6]~q": 3764, "lpp_ram_data_out[0][6]~q": 3765, "result_i_tmp[33]": 3766, "sw_3_arr[9][1]~q": 3767, "p_tdl[11][1]~q": 3768, "pipeline_dffe[32]": 3769, "sink_imag[9]": 3770, "reg_no_twiddle[0][1][5]~q": 3771, "ram_in_reg[0][17]~q": 3772, "ram_in_reg[0][16]~q": 3773, "ram_in_reg[0][4]~q": 3774, "ram_in_reg[4][17]~q": 3775, "ram_in_reg[4][16]~q": 3776, "ram_in_reg[4][10]~q": 3777, "ram_in_reg[4][8]~q": 3778, "ram_in_reg[4][7]~q": 3779, "ram_in_reg[4][0]~q": 3780, "rdaddress_c_bus[15]": 3781, "rdaddress_c_bus[14]": 3782, "q_a[14]": 3783, "butterfly_st1[3][0][9]~q": 3784, "butterfly_st1[2][1][9]~q": 3785, "data_in_i[14]": 3786, "sw_1_arr[5][1]~q": 3787, "butterfly_st1[1][0][0]~q": 3788, "butterfly_st1[0][0][0]~q": 3789, "out_cnt[4]": 3790, "out_cnt[5]": 3791, "output_i[7]": 3792, "reg_no_twiddle[2][0][9]~q": 3793, "k_count[3]": 3794, "twiddle_data[0][0][17]~q": 3795, "twiddle_data[0][0][16]~q": 3796, "twiddle_data[0][0][15]~q": 3797, "twiddle_data[0][0][14]~q": 3798, "twiddle_data[0][0][13]~q": 3799, "twiddle_data[0][0][12]~q": 3800, "twiddle_data[0][0][11]~q": 3801, "twiddle_data[0][0][10]~q": 3802, "twiddle_data[0][0][9]~q": 3803, "twiddle_data[0][0][8]~q": 3804, "twiddle_data[0][0][7]~q": 3805, "twiddle_data[0][0][6]~q": 3806, "twiddle_data[0][0][5]~q": 3807, "twiddle_data[0][0][4]~q": 3808, "twiddle_data[0][0][3]~q": 3809, "twiddle_data[0][0][2]~q": 3810, "twiddle_data[0][0][1]~q": 3811, "twiddle_data[0][0][0]~q": 3812, "butterfly_st2[1][1][7]~q": 3813, "ram_in_reg[6][7]~q": 3814, "butterfly_st2[2][1][5]~q": 3815, "reg_no_twiddle[6][0][0]~q": 3816, "del_np_cnt[4]": 3817, "q_a[15]": 3818, "mac_result[29]": 3819, "w249w[19]": 3820, "ram_data_out1[13]": 3821, "ram_data_out0[13]": 3822, "butterfly_st1[1][1][8]~q": 3823, "butterfly_st1[0][1][8]~q": 3824, "mac_result[25]": 3825, "r_array_out[1][11]~q": 3826, "r_array_out[3][11]~q": 3827, "butterfly_st2[2][1][19]~q": 3828, "butterfly_st1[1][1][17]~q": 3829, "butterfly_st1[0][1][17]~q": 3830, "result_r_tmp[1]": 3831, "result_i_tmp[9]": 3832, "data_real_in_reg[10]": 3833, "sink_real[15]": 3834, "result_ia[5]": 3835, "result_ib[5]": 3836, "lpp_ram_data_out[1][12]~q": 3837, "lpp_ram_data_out[0][12]~q": 3838, "ram_a_not_b_vec[0]": 3839, "ram_in_reg[6][1]~q": 3840, "butterfly_st1[3][1][6]~q": 3841, "butterfly_st1[2][0][6]~q": 3842, "result_r_tmp[20]": 3843, "result_i_tmp[7]": 3844, "output_r[1]": 3845, "swa_tdl[0][1]~q": 3846, "reg_no_twiddle[0][0][15]~q": 3847, "reg_no_twiddle[4][0][4]~q": 3848, "butterfly_st2[2][0][6]~q": 3849, "mac_result[33]": 3850, "ram_a_not_b_vec[7]": 3851, "sw_0_arr[10][1]~q": 3852, "data_in_i[10]": 3853, "output_r[10]": 3854, "tdl_arr[3][1]~q": 3855, "result_i_tmp[0]": 3856, "fft_imag_out[17]": 3857, "i_array_out[0][10]~q": 3858, "i_array_out[2][10]~q": 3859, "sdetd.SLBI~q": 3860, "ram_data_out0[25]": 3861, "ram_data_out1[25]": 3862, "output_i[11]": 3863, "data_real_o[2]": 3864, "butterfly_st2[1][1][15]~q": 3865, "lpp_ram_data_out[1][19]~q": 3866, "lpp_ram_data_out[0][19]~q": 3867, "result_ia[0]": 3868, "result_ib[0]": 3869, "butterfly_st1[2][1][18]~q": 3870, "butterfly_st1[3][0][18]~q": 3871, "offset_counter[1]": 3872, "tdl_arr[4]": 3873, "offset_counter[2]": 3874, "offset_counter[0]": 3875, "lpp_ram_data_out[1][9]~q": 3876, "lpp_ram_data_out[0][9]~q": 3877, "reg_no_twiddle[1][1][13]~q": 3878, "add_in_r_c[13]": 3879, "add_in_r_d[13]": 3880, "sink_imag[2]": 3881, "ram_data_out2[12]": 3882, "ram_data_out3[12]": 3883, "butterfly_st1[3][1][16]~q": 3884, "butterfly_st1[2][0][16]~q": 3885, "lpp_ram_data_out[2][15]~q": 3886, "lpp_ram_data_out[3][15]~q": 3887, "lpp_ram_data_out[2][9]~q": 3888, "lpp_ram_data_out[3][9]~q": 3889, "lpp_ram_data_out[3][34]~q": 3890, "butterfly_st1[2][1][8]~q": 3891, "butterfly_st1[3][0][8]~q": 3892, "butterfly_st2[0][0][1]~q": 3893, "butterfly_st1[2][1][7]~q": 3894, "butterfly_st1[3][0][7]~q": 3895, "i_array_out[2][13]~q": 3896, "i_array_out[0][13]~q": 3897, "ram_in_reg[2][14]~q": 3898, "reg_no_twiddle[0][0][9]~q": 3899, "ram_data_out2[16]": 3900, "ram_data_out3[16]": 3901, "reg_no_twiddle[4][1][12]~q": 3902, "reg_no_twiddle[0][0][12]~q": 3903, "reg_no_twiddle[6][1][9]~q": 3904, "lpp_ram_data_out[3][28]~q": 3905, "ram_a_not_b_vec[1]": 3906, "wren[1]": 3907, "ram_a_not_b_vec[24]": 3908, "add_in_r_a[12]": 3909, "add_in_r_b[12]": 3910, "reg_no_twiddle[5][0][17]~q": 3911, "result_r_tmp[5]": 3912, "butterfly_st1[1][1][6]~q": 3913, "butterfly_st1[0][1][6]~q": 3914, "output_r[11]": 3915, "butterfly_st2[3][0][19]~q": 3916, "result_i_tmp[18]": 3917, "lpp_ram_data_out[2][14]~q": 3918, "lpp_ram_data_out[1][14]~q": 3919, "ram_data_out1[22]": 3920, "ram_data_out2[22]": 3921, "reg_no_twiddle[2][1][11]~q": 3922, "data_imag_o[1]": 3923, "data_count_sig[4]": 3924, "butterfly_st1[1][0][1]~q": 3925, "butterfly_st1[0][0][1]~q": 3926, "data_in_i[16]": 3927, "ram_data_out2[2]": 3928, "ram_data_out1[2]": 3929, "data_in_i[2]": 3930, "reg_no_twiddle[0][0][13]~q": 3931, "butterfly_st1[3][0][4]~q": 3932, "butterfly_st1[2][1][4]~q": 3933, "i_array_out[1][13]~q": 3934, "i_array_out[3][13]~q": 3935, "ram_data_out3[2]": 3936, "ram_in_reg[6][11]~q": 3937, "ram_in_reg[6][12]~q": 3938, "ram_in_reg[6][14]~q": 3939, "reg_no_twiddle[5][0][7]~q": 3940, "reg_no_twiddle[3][0][10]~q": 3941, "butterfly_st2[2][0][19]~q": 3942, "at_source_data[36]": 3943, "butterfly_st2[1][1][0]~q": 3944, "butterfly_st1[2][0][17]~q": 3945, "butterfly_st1[3][1][17]~q": 3946, "i_array_out[1][2]~q": 3947, "i_array_out[3][2]~q": 3948, "add_in_r_a[8]": 3949, "add_in_r_b[8]": 3950, "butterfly_st2[1][1][2]~q": 3951, "butterfly_st2[2][1][2]~q": 3952, "ram_in_reg[6][3]~q": 3953, "ram_in_reg[6][2]~q": 3954, "w249w[33]": 3955, "q_b[8]": 3956, "lpp_ram_data_out[3][11]~q": 3957, "i_array_out[2][12]~q": 3958, "i_array_out[0][12]~q": 3959, "butterfly_st1[2][1][11]~q": 3960, "butterfly_st1[3][0][11]~q": 3961, "ram_data_out0[9]": 3962, "butterfly_st1[3][1][8]~q": 3963, "butterfly_st1[2][0][8]~q": 3964, "add_in_i_a[4]": 3965, "add_in_i_b[4]": 3966, "lpp_ram_data_out[2][35]~q": 3967, "r_array_out[0][13]~q": 3968, "r_array_out[2][13]~q": 3969, "output_i[14]": 3970, "result_r_tmp[13]": 3971, "at_source_data[30]": 3972, "q_b[35]": 3973, "swa_tdl[7][0]~q": 3974, "lpp_ram_data_out[0][16]~q": 3975, "reg_no_twiddle[6][0][14]~q": 3976, "butterfly_st1[3][0][12]~q": 3977, "butterfly_st1[2][1][12]~q": 3978, "butterfly_st1[3][0][13]~q": 3979, "butterfly_st1[2][1][13]~q": 3980, "tdl_arr[3][0]~q": 3981, "butterfly_st2[2][0][9]~q": 3982, "data_imag_o[9]": 3983, "at_source_data[33]": 3984, "output_r[9]": 3985, "i_array_out[2][16]~q": 3986, "i_array_out[0][16]~q": 3987, "sw_3_arr[1][1]~q": 3988, "sw_0_arr[11][2]~q": 3989, "reg_no_twiddle[4][1][16]~q": 3990, "core_real_in[13]": 3991, "butterfly_st2[0][1][19]~q": 3992, "reg_no_twiddle[1][1][8]~q": 3993, "data_imag_o[2]": 3994, "butterfly_st1[1][1][14]~q": 3995, "butterfly_st1[0][1][14]~q": 3996, "twad_tdl[4][3]~q": 3997, "i_array_out[3][11]~q": 3998, "i_array_out[1][11]~q": 3999, "data_real_o[9]": 4000, "core_imag_in[16]": 4001, "ram_data_out1[32]": 4002, "ram_data_out2[32]": 4003, "lpp_ram_data_out[3][33]~q": 4004, "lpp_ram_data_out[0][33]~q": 4005, "data_imag_o[17]": 4006, "core_imag_in[7]": 4007, "butterfly_st2[2][0][2]~q": 4008, "reg_no_twiddle[4][0][9]~q": 4009, "add_in_r_b[9]": 4010, "add_in_r_a[9]": 4011, "core_real_in[7]": 4012, "result_i_tmp[27]": 4013, "result_i_tmp[10]": 4014, "reset_n": 4015, "q_b[11]": 4016, "reg_no_twiddle[5][0][4]~q": 4017, "output_i[9]": 4018, "wd_vec[0]": 4019, "q_a[11]": 4020, "ram_data_out3[14]": 4021, "ram_data_out2[14]": 4022, "at_source_error[1]": 4023, "r_array_out[0][6]~q": 4024, "r_array_out[2][6]~q": 4025, "sink_real[13]": 4026, "data_int[15]": 4027, "core_real_in[12]": 4028, "wd_vec[3]": 4029, "ram_in_reg[2][15]~q": 4030, "ram_in_reg[6][10]~q": 4031, "ram_in_reg[6][9]~q": 4032, "ram_in_reg[6][8]~q": 4033, "ram_in_reg[6][6]~q": 4034, "ram_in_reg[6][5]~q": 4035, "rdaddress_c_bus[7]": 4036, "data_int[35]": 4037, "ram_data_out3[28]": 4038, "ram_data_out2[28]": 4039, "add_in_r_a[15]": 4040, "add_in_r_b[15]": 4041, "butterfly_st2[3][0][1]~q": 4042, "lpp_ram_data_out[2][4]~q": 4043, "data_imag_o[15]": 4044, "data_real_o[12]": 4045, "lpp_ram_data_out[3][31]~q": 4046, "oe~q": 4047, "output_r[3]": 4048, "swd_tdl[9][1]~q": 4049, "i_array_out[2][17]~q": 4050, "i_array_out[0][17]~q": 4051, "ram_data_out0[14]": 4052, "sink_imag[12]": 4053, "i_array_out[2][4]~q": 4054, "i_array_out[0][4]~q": 4055, "i_array_out[1][6]~q": 4056, "i_array_out[3][6]~q": 4057, "blk_exp_accum[5]": 4058, "blk_exp[5]": 4059, "wren[2]": 4060, "lpp_ram_data_out[3][7]~q": 4061, "reg_no_twiddle[1][0][8]~q": 4062, "butterfly_st1[1][0][2]~q": 4063, "butterfly_st1[0][0][2]~q": 4064, "ram_data_out2[25]": 4065, "result_r_tmp[30]": 4066, "ram_data_out0[32]": 4067, "at_source_data[8]": 4068, "mac_result[27]": 4069, "output_i[5]": 4070, "ram_a_not_b_vec[25]": 4071, "data_int[33]": 4072, "i_array_out[3][4]~q": 4073, "i_array_out[1][4]~q": 4074, "mac_result[28]": 4075, "result_ra[5]": 4076, "result_rb[5]": 4077, "data_count_int1[3]": 4078, "data_count_int1[4]": 4079, "data_count_int1[1]": 4080, "data_count_int1[2]": 4081, "data_count_int1[0]": 4082, "del_npi_cnt[3]": 4083, "del_npi_cnt[4]": 4084, "del_npi_cnt[2]": 4085, "sink_real[1]": 4086, "butterfly_st2[3][1][0]~q": 4087, "q_a[10]": 4088, "reg_no_twiddle[6][1][13]~q": 4089, "butterfly_st2[3][1][9]~q": 4090, "fft_s2_cur.LAST_LPP_C~q": 4091, "tdl_arr[5]": 4092, "result_i_tmp[4]": 4093, "butterfly_st2[0][0][14]~q": 4094, "data_in_i[11]": 4095, "fft_s2_cur.LPP_C_OUTPUT~q": 4096, "result_i_tmp[30]": 4097, "result_r_tmp[14]": 4098, "lpp_ram_data_out[3][12]~q": 4099, "lpp_ram_data_out[2][12]~q": 4100, "add_in_r_c[10]": 4101, "add_in_r_d[10]": 4102, "result_ib[13]": 4103, "result_ia[13]": 4104, "ram_data_out2[31]": 4105, "ram_data_out3[31]": 4106, "data_real_in_reg[3]": 4107, "data_imag_o[11]": 4108, "ram_a_not_b_vec[15]": 4109, "result_r_tmp[6]": 4110, "at_source_data[20]": 4111, "data_imag_in_reg[14]": 4112, "ram_data_out3[22]": 4113, "data_real_in_reg[4]": 4114, "ram_data_out2[11]": 4115, "ram_data_out3[11]": 4116, "result_i_tmp[13]": 4117, "r_array_out[3][13]~q": 4118, "r_array_out[1][13]~q": 4119, "lpp_ram_data_out[3][35]~q": 4120, "swd_tdl[15][0]~q": 4121, "ram_in_reg[1][10]~q": 4122, "rdaddress_c_bus[11]": 4123, "data_imag_o[4]": 4124, "ram_data_out1[8]": 4125, "ram_data_out2[8]": 4126, "data_in_i[8]": 4127, "i_array_out[1][7]~q": 4128, "i_array_out[3][7]~q": 4129, "data_real_in_reg[7]": 4130, "reg_no_twiddle[6][1][6]~q": 4131, "swd_tdl[1][1]~q": 4132, "lpp_ram_data_out[2][19]~q": 4133, "output_i[15]": 4134, "butterfly_st2[1][0][6]~q": 4135, "lpp_ram_data_out[1][30]~q": 4136, "add_in_i_c[14]": 4137, "add_in_i_d[14]": 4138, "add_in_i_b[11]": 4139, "add_in_i_a[11]": 4140, "add_in_r_c[4]": 4141, "add_in_r_d[4]": 4142, "add_in_r_c[0]": 4143, "add_in_r_d[0]": 4144, "sink_real[9]": 4145, "ram_data_out0[20]": 4146, "ram_data_out3[20]": 4147, "butterfly_st1[1][1][0]~q": 4148, "butterfly_st1[0][1][0]~q": 4149, "sw_1_arr[2][0]~q": 4150, "result_i_tmp[28]": 4151, "lpp_ram_data_out[0][26]~q": 4152, "lpp_ram_data_out[3][26]~q": 4153, "butterfly_st2[0][0][3]~q": 4154, "wr_address_i_int[1]": 4155, "ram_data_out3[17]": 4156, "ram_data_out0[17]": 4157, "butterfly_st2[0][1][13]~q": 4158, "reg_no_twiddle[6][0][10]~q": 4159, "ram_data_out1[21]": 4160, "ram_data_out2[21]": 4161, "result_i_tmp[19]": 4162, "pipeline_dffe[20]": 4163, "reg_no_twiddle[1][1][11]~q": 4164, "data_int[5]": 4165, "butterfly_st2[0][0][19]~q": 4166, "sink_eop": 4167, "result_rb[14]": 4168, "result_ra[14]": 4169, "w249w[26]": 4170, "reg_no_twiddle[0][0][5]~q": 4171, "result_ib[11]": 4172, "result_ia[11]": 4173, "data_int[6]": 4174, "ram_data_out2[0]": 4175, "ram_data_out3[0]": 4176, "next_block_d4~q": 4177, "sw_0_arr[11][1]~q": 4178, "w249w[28]": 4179, "r_array_out[3][0]~q": 4180, "r_array_out[1][0]~q": 4181, "sw_0_arr[1][1]~q": 4182, "butterfly_st1[3][1][14]~q": 4183, "butterfly_st1[2][0][14]~q": 4184, "data_int[3]": 4185, "butterfly_st2[3][0][13]~q": 4186, "core_real_in[8]": 4187, "data_rdy_vec[8]": 4188, "sign_sel[1]": 4189, "result_ia[18]": 4190, "result_ib[18]": 4191, "lpp_ram_data_out[1][21]~q": 4192, "lpp_ram_data_out[0][21]~q": 4193, "i_array_out[3][12]~q": 4194, "i_array_out[1][12]~q": 4195, "twiddle_data[2][1][17]~q": 4196, "twiddle_data[2][1][16]~q": 4197, "twiddle_data[2][1][15]~q": 4198, "twiddle_data[2][1][14]~q": 4199, "twiddle_data[2][1][13]~q": 4200, "twiddle_data[2][1][12]~q": 4201, "twiddle_data[2][1][11]~q": 4202, "twiddle_data[2][1][10]~q": 4203, "twiddle_data[2][1][9]~q": 4204, "twiddle_data[2][1][8]~q": 4205, "twiddle_data[2][1][7]~q": 4206, "twiddle_data[2][1][6]~q": 4207, "twiddle_data[2][1][5]~q": 4208, "twiddle_data[2][1][4]~q": 4209, "twiddle_data[2][1][3]~q": 4210, "twiddle_data[2][1][2]~q": 4211, "twiddle_data[2][1][1]~q": 4212, "twiddle_data[2][1][0]~q": 4213, "butterfly_st1[3][0][10]~q": 4214, "butterfly_st1[2][1][10]~q": 4215, "data_in_r[11]": 4216, "reg_no_twiddle[5][0][5]~q": 4217, "ram_a_not_b_vec[2]": 4218, "reg_no_twiddle[6][1][16]~q": 4219, "lpp_ram_data_out[3][10]~q": 4220, "lpp_ram_data_out[0][10]~q": 4221, "ram_data_out0[7]": 4222, "ram_data_out1[7]": 4223, "r_array_out[0][8]~q": 4224, "r_array_out[2][8]~q": 4225, "add_in_i_b[15]": 4226, "add_in_i_a[15]": 4227, "lpp_ram_data_out[0][14]~q": 4228, "at_source_data[3]": 4229, "swd_tdl[15][1]~q": 4230, "result_i_tmp[12]": 4231, "result_ia[9]": 4232, "result_ib[9]": 4233, "butterfly_st2[0][1][2]~q": 4234, "wren_a[3]": 4235, "a_ram_data_in_bus[35]": 4236, "a_ram_data_in_bus[34]": 4237, "a_ram_data_in_bus[33]": 4238, "a_ram_data_in_bus[32]": 4239, "a_ram_data_in_bus[31]": 4240, "a_ram_data_in_bus[30]": 4241, "a_ram_data_in_bus[29]": 4242, "a_ram_data_in_bus[28]": 4243, "a_ram_data_in_bus[27]": 4244, "a_ram_data_in_bus[26]": 4245, "a_ram_data_in_bus[25]": 4246, "a_ram_data_in_bus[24]": 4247, "a_ram_data_in_bus[23]": 4248, "a_ram_data_in_bus[22]": 4249, "a_ram_data_in_bus[21]": 4250, "a_ram_data_in_bus[20]": 4251, "a_ram_data_in_bus[19]": 4252, "a_ram_data_in_bus[18]": 4253, "a_ram_data_in_bus[17]": 4254, "a_ram_data_in_bus[16]": 4255, "a_ram_data_in_bus[15]": 4256, "a_ram_data_in_bus[14]": 4257, "a_ram_data_in_bus[13]": 4258, "a_ram_data_in_bus[12]": 4259, "a_ram_data_in_bus[11]": 4260, "a_ram_data_in_bus[10]": 4261, "a_ram_data_in_bus[9]": 4262, "a_ram_data_in_bus[8]": 4263, "a_ram_data_in_bus[7]": 4264, "a_ram_data_in_bus[6]": 4265, "a_ram_data_in_bus[5]": 4266, "a_ram_data_in_bus[4]": 4267, "a_ram_data_in_bus[3]": 4268, "a_ram_data_in_bus[2]": 4269, "a_ram_data_in_bus[1]": 4270, "a_ram_data_in_bus[0]": 4271, "wraddress_a_bus[11]": 4272, "wraddress_a_bus[10]": 4273, "wraddress_a_bus[1]": 4274, "wraddress_a_bus[0]": 4275, "rdaddress_a_bus[11]": 4276, "rdaddress_a_bus[10]": 4277, "rdaddress_a_bus[1]": 4278, "rdaddress_a_bus[0]": 4279, "butterfly_st2[2][0][7]~q": 4280, "q_b[18]": 4281, "result_i_tmp[24]": 4282, "data_in_i[13]": 4283, "add_in_i_b[13]": 4284, "add_in_i_a[13]": 4285, "tdl_arr[6]": 4286, "mac_result[32]": 4287, "ram_a_not_b_vec[16]": 4288, "output_i[10]": 4289, "output_i[18]": 4290, "at_source_data[15]": 4291, "ram_data_out3[25]": 4292, "mac_result[30]": 4293, "butterfly_st1[0][0][13]~q": 4294, "butterfly_st1[1][0][13]~q": 4295, "w249w[32]": 4296, "tdl_arr[0][10]~q": 4297, "ram_data_out2[13]": 4298, "ram_data_out3[26]": 4299, "ram_data_out2[26]": 4300, "fft_imag_out[12]": 4301, "fft_imag_out[8]": 4302, "data_int[16]": 4303, "r_array_out[2][2]~q": 4304, "r_array_out[0][2]~q": 4305, "data_rdy_vec[10]": 4306, "butterfly_st2[1][0][13]~q": 4307, "data_int[37]": 4308, "data_int[14]": 4309, "swd_tdl[2][1]~q": 4310, "reg_no_twiddle[3][1][13]~q": 4311, "data_in_r[2]": 4312, "sink_imag[5]": 4313, "butterfly_st2[0][1][1]~q": 4314, "tdl_arr[2][1]~q": 4315, "butterfly_st2[1][1][3]~q": 4316, "result_i_tmp[17]": 4317, "reg_no_twiddle[1][0][3]~q": 4318, "add_in_i_c[16]": 4319, "add_in_i_d[16]": 4320, "data_real_o[3]": 4321, "data_imag_in_reg[10]": 4322, "add_in_r_c[15]": 4323, "add_in_r_d[15]": 4324, "butterfly_st1[2][0][4]~q": 4325, "butterfly_st1[3][1][4]~q": 4326, "ram_data_out0[18]": 4327, "ram_data_out3[18]": 4328, "ram_data_out1[14]": 4329, "sw_2_arr[12][1]~q": 4330, "lpp_ram_data_out[2][27]~q": 4331, "lpp_ram_data_out[1][27]~q": 4332, "data_int[21]": 4333, "reg_no_twiddle[6][1][0]~q": 4334, "result_r_tmp[12]": 4335, "result_r_tmp[21]": 4336, "lpp_ram_data_out[3][13]~q": 4337, "lpp_ram_data_out[0][13]~q": 4338, "mac_result[22]": 4339, "ram_data_out0[12]": 4340, "fft_real_out[3]": 4341, "lpp_ram_data_out[1][25]~q": 4342, "lpp_ram_data_out[0][25]~q": 4343, "ram_data_out0[35]": 4344, "mac_result[24]": 4345, "result_rb[15]": 4346, "result_ra[15]": 4347, "butterfly_st2[3][0][9]~q": 4348, "butterfly_st1[1][1][15]~q": 4349, "butterfly_st1[0][1][15]~q": 4350, "pipeline_dffe[23]": 4351, "q_b[1]": 4352, "lpp_ram_data_out[1][4]~q": 4353, "output_r[4]": 4354, "twiddle_data[0][1][17]~q": 4355, "twiddle_data[0][1][16]~q": 4356, "twiddle_data[0][1][15]~q": 4357, "twiddle_data[0][1][14]~q": 4358, "twiddle_data[0][1][13]~q": 4359, "twiddle_data[0][1][12]~q": 4360, "twiddle_data[0][1][11]~q": 4361, "twiddle_data[0][1][10]~q": 4362, "twiddle_data[0][1][9]~q": 4363, "twiddle_data[0][1][8]~q": 4364, "twiddle_data[0][1][7]~q": 4365, "twiddle_data[0][1][6]~q": 4366, "twiddle_data[0][1][5]~q": 4367, "twiddle_data[0][1][4]~q": 4368, "twiddle_data[0][1][3]~q": 4369, "twiddle_data[0][1][2]~q": 4370, "twiddle_data[0][1][1]~q": 4371, "twiddle_data[0][1][0]~q": 4372, "r_array_out[0][14]~q": 4373, "r_array_out[2][14]~q": 4374, "ram_data_out0[22]": 4375, "sink_imag[0]": 4376, "r_array_out[3][12]~q": 4377, "r_array_out[1][12]~q": 4378, "sw_1_arr[12][0]~q": 4379, "lpp_ram_data_out[0][28]~q": 4380, "ram_data_out0[19]": 4381, "ram_data_out3[19]": 4382, "butterfly_st2[0][1][5]~q": 4383, "data_real_in_reg[12]": 4384, "data_in_r[4]": 4385, "ram_data_out3[15]": 4386, "reg_no_twiddle[0][0][3]~q": 4387, "butterfly_st1[3][1][13]~q": 4388, "butterfly_st1[2][0][13]~q": 4389, "rd_addr_c[0]": 4390, "rd_addr_d[0]": 4391, "data_in_i[5]": 4392, "r_array_out[3][14]~q": 4393, "r_array_out[1][14]~q": 4394, "sink_start~q": 4395, "add_in_i_c[15]": 4396, "add_in_i_d[15]": 4397, "butterfly_st1[1][0][16]~q": 4398, "butterfly_st1[0][0][16]~q": 4399, "result_ra[16]": 4400, "result_rb[16]": 4401, "ram_data_out1[0]": 4402, "data_imag_o[5]": 4403, "butterfly_st1[1][0][15]~q": 4404, "butterfly_st1[0][0][15]~q": 4405, "data_real_o[16]": 4406, "sink_stall_s~q": 4407, "core_real_in[5]": 4408, "reg_no_twiddle[3][1][15]~q": 4409, "reg_no_twiddle[1][0][15]~q": 4410, "reg_no_twiddle[5][1][2]~q": 4411, "reg_no_twiddle[4][0][7]~q": 4412, "sw_1_arr[6][0]~q": 4413, "sw_3_arr[8][1]~q": 4414, "result_i_tmp[11]": 4415, "p_tdl[12][1]~q": 4416, "butterfly_st1[1][0][12]~q": 4417, "butterfly_st1[0][0][12]~q": 4418, "fft_dirn_held~q": 4419, "fft_dirn_held_o~q": 4420, "fft_real_out[17]": 4421, "reg_no_twiddle[4][0][2]~q": 4422, "ram_data_out1[18]": 4423, "ram_data_out2[18]": 4424, "sw_0_arr[13][2]~q": 4425, "data_imag_o[0]": 4426, "data_int[11]": 4427, "data_imag_in_reg[8]": 4428, "result_ra[4]": 4429, "result_rb[4]": 4430, "butterfly_st2[2][0][16]~q": 4431, "butterfly_st2[2][0][5]~q": 4432, "blk_exp_acc[5]": 4433, "sw_0_arr[12][0]~q": 4434, "i_array_out[3][8]~q": 4435, "i_array_out[1][8]~q": 4436, "butterfly_st2[0][1][16]~q": 4437, "data_int[31]": 4438, "data_in_r[7]": 4439, "add_in_r_c[7]": 4440, "add_in_r_d[7]": 4441, "q_a[8]": 4442, "result_ib[17]": 4443, "result_ia[17]": 4444, "lpp_ram_data_out[2][26]~q": 4445, "butterfly_st1[1][0][18]~q": 4446, "butterfly_st1[0][0][18]~q": 4447, "lpp_ram_data_out[1][26]~q": 4448, "i_array_out[0][2]~q": 4449, "i_array_out[2][2]~q": 4450, "ram_data_out3[5]": 4451, "result_r_tmp[4]": 4452, "swd_tdl[6][1]~q": 4453, "lut_out_tmp[2]": 4454, "tdl_arr[8]": 4455, "butterfly_st2[0][0][17]~q": 4456, "sw_3_arr[13][1]~q": 4457, "tdl_arr[0][12]~q": 4458, "blk_exp_acc[2]": 4459, "slb_last[2]": 4460, "butterfly_st2[2][1][10]~q": 4461, "mac_result[31]": 4462, "reg_no_twiddle[1][1][7]~q": 4463, "butterfly_st2[3][0][2]~q": 4464, "butterfly_st1[0][0][17]~q": 4465, "butterfly_st1[1][0][17]~q": 4466, "lpp_ram_data_out[2][22]~q": 4467, "lpp_ram_data_out[1][22]~q": 4468, "tdl_arr[13]": 4469, "lpp_ram_data_out[3][6]~q": 4470, "lpp_ram_data_out[2][6]~q": 4471, "at_source_data[6]": 4472, "sdetd.ENABLE~q": 4473, "sdetd.IDLE~q": 4474, "gen_blk_float:gen_streaming:gen_disc:delay_next_blk": 4475, "output_r[5]": 4476, "lpp_ram_data_out[3][19]~q": 4477, "swd_tdl[9][0]~q": 4478, "add_in_i_d[6]": 4479, "add_in_i_c[6]": 4480, "str_count_en~q": 4481, "reg_no_twiddle[6][0][5]~q": 4482, "lpp_ram_data_out[3][16]~q": 4483, "data_imag_o[8]": 4484, "lpp_ram_data_out[0][29]~q": 4485, "ram_data_out2[24]": 4486, "ram_data_out3[24]": 4487, "sink_real[6]": 4488, "at_source_data[24]": 4489, "master_sink_ena~q": 4490, "output_r[16]": 4491, "q_a[17]": 4492, "lpp_ram_data_out[0][20]~q": 4493, "butterfly_st2[2][0][12]~q": 4494, "data_imag_in_reg[6]": 4495, "fft_imag_out[10]": 4496, "butterfly_st2[3][1][10]~q": 4497, "add_in_r_b[11]": 4498, "add_in_r_a[11]": 4499, "sw_0_arr[8][2]~q": 4500, "reg_no_twiddle[2][0][14]~q": 4501, "reg_no_twiddle[3][0][15]~q": 4502, "mac_result[26]": 4503, "w249w[34]": 4504, "r_array_out[1][6]~q": 4505, "r_array_out[3][6]~q": 4506, "core_imag_in[9]": 4507, "butterfly_st2[2][1][11]~q": 4508, "add_in_i_d[11]": 4509, "add_in_i_c[11]": 4510, "reg_no_twiddle[0][1][3]~q": 4511, "ram_data_out0[31]": 4512, "butterfly_st2[2][0][1]~q": 4513, "reg_no_twiddle[4][0][15]~q": 4514, "exponent_out[0]": 4515, "reg_no_twiddle[4][0][8]~q": 4516, "result_ra[17]": 4517, "result_rb[17]": 4518, "fft_imag_out[14]": 4519, "ram_data_out0[0]": 4520, "fft_dirn_held_o2~q": 4521, "blk_done_int~q": 4522, "butterfly_st2[1][0][2]~q": 4523, "data_imag_in_reg[17]": 4524, "reg_no_twiddle[0][0][7]~q": 4525, "butterfly_st2[2][0][3]~q": 4526, "sw_3_arr[6][1]~q": 4527, "reg_no_twiddle[4][1][14]~q": 4528, "r_array_out[2][15]~q": 4529, "r_array_out[0][15]~q": 4530, "ram_data_out1[3]": 4531, "at_source_data[5]": 4532, "add_in_i_c[5]": 4533, "add_in_i_d[5]": 4534, "ram_a_not_b_vec[13]": 4535, "at_source_data[22]": 4536, "ram_data_out0[33]": 4537, "wren_b[1]": 4538, "b_ram_data_in_bus[107]": 4539, "b_ram_data_in_bus[106]": 4540, "b_ram_data_in_bus[105]": 4541, "b_ram_data_in_bus[104]": 4542, "b_ram_data_in_bus[103]": 4543, "b_ram_data_in_bus[102]": 4544, "b_ram_data_in_bus[101]": 4545, "b_ram_data_in_bus[100]": 4546, "b_ram_data_in_bus[99]": 4547, "b_ram_data_in_bus[98]": 4548, "b_ram_data_in_bus[97]": 4549, "b_ram_data_in_bus[96]": 4550, "b_ram_data_in_bus[95]": 4551, "b_ram_data_in_bus[94]": 4552, "b_ram_data_in_bus[93]": 4553, "b_ram_data_in_bus[92]": 4554, "b_ram_data_in_bus[91]": 4555, "b_ram_data_in_bus[90]": 4556, "b_ram_data_in_bus[89]": 4557, "b_ram_data_in_bus[88]": 4558, "b_ram_data_in_bus[87]": 4559, "b_ram_data_in_bus[86]": 4560, "b_ram_data_in_bus[85]": 4561, "b_ram_data_in_bus[84]": 4562, "b_ram_data_in_bus[83]": 4563, "b_ram_data_in_bus[82]": 4564, "b_ram_data_in_bus[81]": 4565, "b_ram_data_in_bus[80]": 4566, "b_ram_data_in_bus[79]": 4567, "b_ram_data_in_bus[78]": 4568, "b_ram_data_in_bus[77]": 4569, "b_ram_data_in_bus[76]": 4570, "b_ram_data_in_bus[75]": 4571, "b_ram_data_in_bus[74]": 4572, "b_ram_data_in_bus[73]": 4573, "b_ram_data_in_bus[72]": 4574, "wraddress_b_bus[11]": 4575, "wraddress_b_bus[10]": 4576, "wraddress_b_bus[9]": 4577, "wraddress_b_bus[0]": 4578, "rdaddress_b_bus[11]": 4579, "rdaddress_b_bus[10]": 4580, "rdaddress_b_bus[9]": 4581, "rdaddress_b_bus[0]": 4582, "ram_data_out3[33]": 4583, "add_in_r_a[4]": 4584, "add_in_r_b[4]": 4585, "core_imag_in[3]": 4586, "sign_sel[0]": 4587, "wren_a[0]": 4588, "a_ram_data_in_bus[143]": 4589, "a_ram_data_in_bus[142]": 4590, "a_ram_data_in_bus[141]": 4591, "a_ram_data_in_bus[140]": 4592, "a_ram_data_in_bus[139]": 4593, "a_ram_data_in_bus[138]": 4594, "a_ram_data_in_bus[137]": 4595, "a_ram_data_in_bus[136]": 4596, "a_ram_data_in_bus[135]": 4597, "a_ram_data_in_bus[134]": 4598, "a_ram_data_in_bus[133]": 4599, "a_ram_data_in_bus[132]": 4600, "a_ram_data_in_bus[131]": 4601, "a_ram_data_in_bus[130]": 4602, "a_ram_data_in_bus[129]": 4603, "a_ram_data_in_bus[128]": 4604, "a_ram_data_in_bus[127]": 4605, "a_ram_data_in_bus[126]": 4606, "a_ram_data_in_bus[125]": 4607, "a_ram_data_in_bus[124]": 4608, "a_ram_data_in_bus[123]": 4609, "a_ram_data_in_bus[122]": 4610, "a_ram_data_in_bus[121]": 4611, "a_ram_data_in_bus[120]": 4612, "a_ram_data_in_bus[119]": 4613, "a_ram_data_in_bus[118]": 4614, "a_ram_data_in_bus[117]": 4615, "a_ram_data_in_bus[116]": 4616, "a_ram_data_in_bus[115]": 4617, "a_ram_data_in_bus[114]": 4618, "a_ram_data_in_bus[113]": 4619, "a_ram_data_in_bus[112]": 4620, "a_ram_data_in_bus[111]": 4621, "a_ram_data_in_bus[110]": 4622, "a_ram_data_in_bus[109]": 4623, "a_ram_data_in_bus[108]": 4624, "wraddress_a_bus[13]": 4625, "wraddress_a_bus[12]": 4626, "rdaddress_a_bus[13]": 4627, "rdaddress_a_bus[12]": 4628, "butterfly_st2[3][0][6]~q": 4629, "lpp_ram_data_out[1][17]~q": 4630, "lpp_ram_data_out[0][17]~q": 4631, "gain_lut_blk[1]": 4632, "gain_lut_8pts[1]": 4633, "core_real_in[0]": 4634, "i_array_out[1][5]~q": 4635, "i_array_out[3][5]~q": 4636, "en_i~q": 4637, "r_array_out[3][8]~q": 4638, "r_array_out[1][8]~q": 4639, "ram_a_not_b_vec[14]": 4640, "reg_no_twiddle[5][1][15]~q": 4641, "butterfly_st2[0][0][7]~q": 4642, "add_in_i_c[10]": 4643, "add_in_i_d[10]": 4644, "anb~q": 4645, "data_real_in_reg[13]": 4646, "r_array_out[3][9]~q": 4647, "r_array_out[1][9]~q": 4648, "data_int[12]": 4649, "sink_valid": 4650, "butterfly_st2[3][0][3]~q": 4651, "ram_data_out1[12]": 4652, "reg_no_twiddle[0][1][14]~q": 4653, "data_imag_in_reg[9]": 4654, "lpp_ram_data_out[2][18]~q": 4655, "lpp_ram_data_out[3][18]~q": 4656, "data_real_o[7]": 4657, "butterfly_st1[3][1][10]~q": 4658, "butterfly_st1[2][0][10]~q": 4659, "reg_no_twiddle[3][1][7]~q": 4660, "next_pass_id~q": 4661, "result_ib[2]": 4662, "result_ia[2]": 4663, "result_ib[8]": 4664, "result_ia[8]": 4665, "output_r[19]": 4666, "result_rb[13]": 4667, "result_ra[13]": 4668, "output_r[6]": 4669, "sink_real[2]": 4670, "lpp_ram_data_out[1][18]~q": 4671, "ram_data_out2[27]": 4672, "ram_data_out1[27]": 4673, "result_r_tmp[8]": 4674, "sw_1_arr[14][0]~q": 4675, "data_real_in_reg[5]": 4676, "reg_no_twiddle[6][1][4]~q": 4677, "data_imag_in_reg[15]": 4678, "ram_data_out1[26]": 4679, "sw_1_arr[0][0]~q": 4680, "data_imag_o[13]": 4681, "lpp_ram_data_out[3][25]~q": 4682, "sw_0_arr[14][2]~q": 4683, "data_int[7]": 4684, "at_source_data[29]": 4685, "data_imag_o[6]": 4686, "at_source_eop_s~q": 4687, "i_array_out[2][9]~q": 4688, "i_array_out[0][9]~q": 4689, "ram_a_not_b_vec[18]": 4690, "ram_data_out3[9]": 4691, "sink_imag[11]": 4692, "butterfly_st2[2][1][3]~q": 4693, "reg_no_twiddle[5][0][0]~q": 4694, "lpp_ram_data_out[3][0]~q": 4695, "butterfly_st2[2][1][0]~q": 4696, "i_array_out[3][14]~q": 4697, "i_array_out[1][14]~q": 4698, "butterfly_st2[0][1][9]~q": 4699, "butterfly_st2[0][1][8]~q": 4700, "ram_data_out2[10]": 4701, "lpp_ram_data_out[3][22]~q": 4702, "core_imag_in[12]": 4703, "sw_0_arr[3][1]~q": 4704, "add_in_i_c[12]": 4705, "add_in_i_d[12]": 4706, "data_count_int[2]": 4707, "data_count_int[4]": 4708, "data_count_int[0]": 4709, "data_count_int[1]": 4710, "data_count_int[3]": 4711, "result_r_tmp[24]": 4712, "butterfly_st2[1][0][17]~q": 4713, "lpp_ram_data_out[2][25]~q": 4714, "reg_no_twiddle[6][1][7]~q": 4715, "butterfly_st2[0][0][18]~q": 4716, "result_i_tmp[26]": 4717, "butterfly_st1[0][1][5]~q": 4718, "butterfly_st1[1][1][5]~q": 4719, "butterfly_st2[1][1][10]~q": 4720, "at_source_data[13]": 4721, "data_real_o[4]": 4722, "wren[0]": 4723, "butterfly_st2[0][0][9]~q": 4724, "r_array_out[0][3]~q": 4725, "r_array_out[2][3]~q": 4726, "data_imag_o[12]": 4727, "reg_no_twiddle[6][1][1]~q": 4728, "sw_0_arr[3][0]~q": 4729, "data_real_o[13]": 4730, "data_real_o[6]": 4731, "swd_tdl[3][0]~q": 4732, "add_in_i_a[6]": 4733, "add_in_i_b[6]": 4734, "r_array_out[2][9]~q": 4735, "r_array_out[0][9]~q": 4736, "butterfly_st2[3][0][11]~q": 4737, "butterfly_st2[1][1][18]~q": 4738, "core_real_in[6]": 4739, "ram_data_out2[4]": 4740, "ram_data_out3[4]": 4741, "ram_data_out0[26]": 4742, "lpp_ram_data_out[0][18]~q": 4743, "ram_data_out2[3]": 4744, "w249w[23]": 4745, "ram_data_out3[27]": 4746, "reg_no_twiddle[2][1][8]~q": 4747, "sink_real[17]": 4748, "ram_a_not_b_vec[21]": 4749, "sink_real[10]": 4750, "butterfly_st1[0][0][6]~q": 4751, "butterfly_st1[1][0][6]~q": 4752, "butterfly_st2[3][0][5]~q": 4753, "p_tdl[7][0]~q": 4754, "add_in_r_d[2]": 4755, "add_in_r_c[2]": 4756, "reg_no_twiddle[6][0][3]~q": 4757, "ram_data_out0[27]": 4758, "reg_no_twiddle[6][1][8]~q": 4759, "pipeline_dffe[35]": 4760, "data_rdy_vec[3]": 4761, "inverse": 4762, "sink_real[5]": 4763, "data_int[19]": 4764, "data_real_in_reg[11]": 4765, "ram_data_out1[35]": 4766, "r_array_out[1][2]~q": 4767, "r_array_out[3][2]~q": 4768, "data_int[4]": 4769, "butterfly_st2[1][1][14]~q": 4770, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2": 4771, "ram_data_out3[32]": 4772, "blk_exp_acc[0]": 4773, "tdl_arr[11]": 4774, "result_ia[12]": 4775, "result_ib[12]": 4776, "add_in_i_d[13]": 4777, "add_in_i_c[13]": 4778, "sw_r_tdl[1][0]~q": 4779, "r_array_out[3][1]~q": 4780, "r_array_out[1][1]~q": 4781, "butterfly_st2[3][0][0]~q": 4782, "butterfly_st1[1][0][4]~q": 4783, "butterfly_st1[0][0][4]~q": 4784, "data_int[10]": 4785, "sw_0_arr[0][1]~q": 4786, "core_real_in[10]": 4787, "low_addressa[0]": 4788, "lpp_ram_data_out[1][8]~q": 4789, "lpp_ram_data_out[2][8]~q": 4790, "butterfly_st1[2][0][11]~q": 4791, "butterfly_st1[3][1][11]~q": 4792, "at_source_data[40]": 4793, "butterfly_st2[3][1][8]~q": 4794, "ram_a_not_b_vec[11]": 4795, "core_imag_in[1]": 4796, "lpp_ram_data_out[2][33]~q": 4797, "lpp_ram_data_out[1][33]~q": 4798, "data_imag_in_reg[12]": 4799, "data_in_i[17]": 4800, "r_array_out[3][16]~q": 4801, "r_array_out[1][16]~q": 4802, "wr_address_i_int[3]": 4803, "lpp_ram_data_out[3][24]~q": 4804, "lpp_ram_data_out[2][24]~q": 4805, "lpp_ram_data_out[2][0]~q": 4806, "r_array_out[2][16]~q": 4807, "r_array_out[0][16]~q": 4808, "result_i_tmp[23]": 4809, "reg_no_twiddle[0][0][4]~q": 4810, "lpp_ram_data_out[0][31]~q": 4811, "data_in_r[17]": 4812, "butterfly_st2[2][0][17]~q": 4813, "butterfly_st2[2][1][16]~q": 4814, "ram_a_not_b_vec[19]": 4815, "butterfly_st2[3][0][4]~q": 4816, "sw_0_arr[9][0]~q": 4817, "reg_no_twiddle[4][1][9]~q": 4818, "add_in_r_c[5]": 4819, "add_in_r_d[5]": 4820, "butterfly_st2[2][1][15]~q": 4821, "reg_no_twiddle[1][0][0]~q": 4822, "swa[1]": 4823, "ram_data_out2[5]": 4824, "reg_no_twiddle[4][0][1]~q": 4825, "swd_tdl[11][1]~q": 4826, "data_real_o[0]": 4827, "lut_out_tmp[0]": 4828, "wr_address_i_int[0]": 4829, "butterfly_st2[2][0][11]~q": 4830, "reg_no_twiddle[2][1][9]~q": 4831, "lpp_ram_data_out[3][14]~q": 4832, "reg_no_twiddle[4][1][6]~q": 4833, "send_eop_s~q": 4834, "data_int[38]": 4835, "r_array_out[2][0]~q": 4836, "r_array_out[0][0]~q": 4837, "butterfly_st2[0][0][11]~q": 4838, "butterfly_st2[1][0][1]~q": 4839, "reg_no_twiddle[2][0][8]~q": 4840, "tdl_arr[0][6]~q": 4841, "reg_no_twiddle[3][0][3]~q": 4842, "reg_no_twiddle[6][1][10]~q": 4843, "fft_imag_out[4]": 4844, "reg_no_twiddle[1][0][9]~q": 4845, "r_array_out[2][4]~q": 4846, "r_array_out[0][4]~q": 4847, "reg_no_twiddle[4][0][16]~q": 4848, "data_imag_in_reg[1]": 4849, "butterfly_st1[2][1][0]~q": 4850, "butterfly_st1[3][0][0]~q": 4851, "i_array_out[2][0]~q": 4852, "i_array_out[0][0]~q": 4853, "reg_no_twiddle[4][0][12]~q": 4854, "fft_real_out[5]": 4855, "add_in_r_d[1]": 4856, "add_in_r_c[1]": 4857, "swa_tdl[14][0]~q": 4858, "result_rb[11]": 4859, "result_ra[11]": 4860, "swd_tdl[1][0]~q": 4861, "butterfly_st2[1][1][17]~q": 4862, "butterfly_st2[1][0][7]~q": 4863, "wren_a[2]": 4864, "a_ram_data_in_bus[71]": 4865, "a_ram_data_in_bus[70]": 4866, "a_ram_data_in_bus[69]": 4867, "a_ram_data_in_bus[68]": 4868, "a_ram_data_in_bus[67]": 4869, "a_ram_data_in_bus[66]": 4870, "a_ram_data_in_bus[65]": 4871, "a_ram_data_in_bus[64]": 4872, "a_ram_data_in_bus[63]": 4873, "a_ram_data_in_bus[62]": 4874, "a_ram_data_in_bus[61]": 4875, "a_ram_data_in_bus[60]": 4876, "a_ram_data_in_bus[59]": 4877, "a_ram_data_in_bus[58]": 4878, "a_ram_data_in_bus[57]": 4879, "a_ram_data_in_bus[56]": 4880, "a_ram_data_in_bus[55]": 4881, "a_ram_data_in_bus[54]": 4882, "a_ram_data_in_bus[53]": 4883, "a_ram_data_in_bus[52]": 4884, "a_ram_data_in_bus[51]": 4885, "a_ram_data_in_bus[50]": 4886, "a_ram_data_in_bus[49]": 4887, "a_ram_data_in_bus[48]": 4888, "a_ram_data_in_bus[47]": 4889, "a_ram_data_in_bus[46]": 4890, "a_ram_data_in_bus[45]": 4891, "a_ram_data_in_bus[44]": 4892, "a_ram_data_in_bus[43]": 4893, "a_ram_data_in_bus[42]": 4894, "a_ram_data_in_bus[41]": 4895, "a_ram_data_in_bus[40]": 4896, "a_ram_data_in_bus[39]": 4897, "a_ram_data_in_bus[38]": 4898, "a_ram_data_in_bus[37]": 4899, "a_ram_data_in_bus[36]": 4900, "wraddress_a_bus[5]": 4901, "rdaddress_a_bus[5]": 4902, "ram_data_out1[19]": 4903, "sink_error[0]": 4904, "twad_tdl[4][0]~q": 4905, "lpp_ram_data_out[2][32]~q": 4906, "butterfly_st2[1][1][9]~q": 4907, "i_array_out[3][15]~q": 4908, "i_array_out[1][15]~q": 4909, "butterfly_st2[2][0][13]~q": 4910, "add_in_r_d[14]": 4911, "add_in_r_c[14]": 4912, "sw_1_arr[1][0]~q": 4913, "offset_counter[3]": 4914, "ram_a_not_b_vec[20]": 4915, "sw_0_arr[6][1]~q": 4916, "blk_exp[3]": 4917, "blk_exp_accum[3]": 4918, "output_r[8]": 4919, "output_r[15]": 4920, "reg_no_twiddle[6][0][12]~q": 4921, "lpp_ram_data_out[0][27]~q": 4922, "lpp_ram_data_out[3][27]~q": 4923, "add_in_i_c[8]": 4924, "add_in_i_d[8]": 4925, "sw_1_arr[9][0]~q": 4926, "twad_tdl[2][2]~q": 4927, "butterfly_st1[3][1][12]~q": 4928, "butterfly_st1[2][0][12]~q": 4929, "reg_no_twiddle[3][1][8]~q": 4930, "wr_addr[2]": 4931, "output_r[7]": 4932, "at_source_data[27]": 4933, "butterfly_st1[0][1][1]~q": 4934, "butterfly_st1[1][1][1]~q": 4935, "ram_a_not_b_vec[17]": 4936, "output_i[13]": 4937, "data_int[8]": 4938, "data_imag_in_reg[11]": 4939, "result_ia[6]": 4940, "result_ib[6]": 4941, "butterfly_st2[2][1][12]~q": 4942, "fft_dirn_stream~q": 4943, "butterfly_st2[0][1][17]~q": 4944, "pipeline_dffe[22]": 4945, "swa_tdl[3][0]~q": 4946, "add_in_r_c[9]": 4947, "add_in_r_d[9]": 4948, "butterfly_st2[3][0][16]~q": 4949, "ram_data_out0[2]": 4950, "fft_imag_out[9]": 4951, "reg_no_twiddle[3][1][6]~q": 4952, "sw_2_arr[5][1]~q": 4953, "add_in_i_a[14]": 4954, "add_in_i_b[14]": 4955, "sw_2_arr[8][1]~q": 4956, "result_ib[16]": 4957, "result_ia[16]": 4958, "swa_tdl[15][1]~q": 4959, "data_imag_in_reg[4]": 4960, "sink_real[14]": 4961, "data_real_o[5]": 4962, "data_int[40]": 4963, "butterfly_st2[0][0][16]~q": 4964, "data_int[18]": 4965, "reg_no_twiddle[0][1][1]~q": 4966, "data_real_in_reg[1]": 4967, "sink_imag[13]": 4968, "pipeline_dffe[24]": 4969, "sw_0_arr[13][3]~q": 4970, "butterfly_st2[2][1][17]~q": 4971, "ram_data_out2[15]": 4972, "butterfly_st1[3][1][9]~q": 4973, "butterfly_st1[2][0][9]~q": 4974, "at_source_data[28]": 4975, "add_in_r_a[2]": 4976, "add_in_r_b[2]": 4977, "ram_data_out3[13]": 4978, "reg_no_twiddle[3][0][7]~q": 4979, "data_int[17]": 4980, "butterfly_st2[0][1][12]~q": 4981, "butterfly_st2[3][1][6]~q": 4982, "lpp_ram_data_out[2][34]~q": 4983, "r_array_out[1][7]~q": 4984, "r_array_out[3][7]~q": 4985, "wren[3]": 4986, "at_source_data[0]": 4987, "add_in_r_d[17]": 4988, "add_in_r_c[17]": 4989, "data_in_r[14]": 4990, "tdl_arr[0][0]~q": 4991, "data_in_r[10]": 4992, "ram_data_out1[10]": 4993, "data_real_in_reg[17]": 4994, "ram_data_out1[1]": 4995, "ram_data_out2[1]": 4996, "reg_no_twiddle[1][1][4]~q": 4997, "p_tdl[3][0]~q": 4998, "output_i[2]": 4999, "at_source_data[16]": 5000, "reg_no_twiddle[1][1][1]~q": 5001, "sw_3_arr[2][1]~q": 5002, "exponent_out[2]": 5003, "at_source_data[7]": 5004, "sw_0_arr[5][0]~q": 5005, "data_int[41]": 5006, "sw_1_arr[11][0]~q": 5007, "ram_data_out1[31]": 5008, "butterfly_st2[1][1][1]~q": 5009, "sw_2_arr[4][1]~q": 5010, "swd_tdl[13][1]~q": 5011, "butterfly_st2[3][1][4]~q": 5012, "add_in_r_b[7]": 5013, "add_in_r_a[7]": 5014, "add_in_i_c[9]": 5015, "add_in_i_d[9]": 5016, "butterfly_st1[0][1][2]~q": 5017, "butterfly_st1[1][1][2]~q": 5018, "wren_a[1]": 5019, "a_ram_data_in_bus[107]": 5020, "a_ram_data_in_bus[106]": 5021, "a_ram_data_in_bus[105]": 5022, "a_ram_data_in_bus[104]": 5023, "a_ram_data_in_bus[103]": 5024, "a_ram_data_in_bus[102]": 5025, "a_ram_data_in_bus[101]": 5026, "a_ram_data_in_bus[100]": 5027, "a_ram_data_in_bus[99]": 5028, "a_ram_data_in_bus[98]": 5029, "a_ram_data_in_bus[97]": 5030, "a_ram_data_in_bus[96]": 5031, "a_ram_data_in_bus[95]": 5032, "a_ram_data_in_bus[94]": 5033, "a_ram_data_in_bus[93]": 5034, "a_ram_data_in_bus[92]": 5035, "a_ram_data_in_bus[91]": 5036, "a_ram_data_in_bus[90]": 5037, "a_ram_data_in_bus[89]": 5038, "a_ram_data_in_bus[88]": 5039, "a_ram_data_in_bus[87]": 5040, "a_ram_data_in_bus[86]": 5041, "a_ram_data_in_bus[85]": 5042, "a_ram_data_in_bus[84]": 5043, "a_ram_data_in_bus[83]": 5044, "a_ram_data_in_bus[82]": 5045, "a_ram_data_in_bus[81]": 5046, "a_ram_data_in_bus[80]": 5047, "a_ram_data_in_bus[79]": 5048, "a_ram_data_in_bus[78]": 5049, "a_ram_data_in_bus[77]": 5050, "a_ram_data_in_bus[76]": 5051, "a_ram_data_in_bus[75]": 5052, "a_ram_data_in_bus[74]": 5053, "a_ram_data_in_bus[73]": 5054, "a_ram_data_in_bus[72]": 5055, "wraddress_a_bus[9]": 5056, "rdaddress_a_bus[9]": 5057, "ram_a_not_b_vec[4]": 5058, "lpp_ram_data_out[0][2]~q": 5059, "at_source_data[2]": 5060, "w249w[29]": 5061, "ram_data_out2[19]": 5062, "reg_no_twiddle[2][0][11]~q": 5063, "add_in_i_d[3]": 5064, "add_in_i_c[3]": 5065, "result_ia[4]": 5066, "result_ib[4]": 5067, "data_imag_in_reg[2]": 5068, "reg_no_twiddle[2][0][6]~q": 5069, "butterfly_st2[0][1][11]~q": 5070, "swa_tdl[8][1]~q": 5071, "butterfly_st2[3][1][3]~q": 5072, "reg_no_twiddle[6][1][5]~q": 5073, "tdl_arr[0][13]~q": 5074, "data_real_in_reg[6]": 5075, "source_stall_int_d~q": 5076, "stall_reg~q": 5077, "output_i[8]": 5078, "butterfly_st2[1][1][13]~q": 5079, "reg_no_twiddle[2][1][13]~q": 5080, "sink_imag[10]": 5081, "reg_no_twiddle[5][1][0]~q": 5082, "reg_no_twiddle[2][1][0]~q": 5083, "data_int[24]": 5084, "ram_data_out0[30]": 5085, "ram_data_out3[30]": 5086, "core_real_in[2]": 5087, "ram_a_not_b_vec[22]": 5088, "lpp_ram_data_out[3][21]~q": 5089, "reg_no_twiddle[4][0][17]~q": 5090, "at_source_data[17]": 5091, "tdl_arr[7]": 5092, "r_array_out[1][15]~q": 5093, "r_array_out[3][15]~q": 5094, "butterfly_st1[2][1][6]~q": 5095, "butterfly_st1[3][0][6]~q": 5096, "butterfly_st2[0][0][15]~q": 5097, "data_int[30]": 5098, "data_real_in_reg[8]": 5099, "w249w[18]": 5100, "reg_no_twiddle[5][1][6]~q": 5101, "wren_b[3]": 5102, "b_ram_data_in_bus[35]": 5103, "b_ram_data_in_bus[34]": 5104, "b_ram_data_in_bus[33]": 5105, "b_ram_data_in_bus[32]": 5106, "b_ram_data_in_bus[31]": 5107, "b_ram_data_in_bus[30]": 5108, "b_ram_data_in_bus[29]": 5109, "b_ram_data_in_bus[28]": 5110, "b_ram_data_in_bus[27]": 5111, "b_ram_data_in_bus[26]": 5112, "b_ram_data_in_bus[25]": 5113, "b_ram_data_in_bus[24]": 5114, "b_ram_data_in_bus[23]": 5115, "b_ram_data_in_bus[22]": 5116, "b_ram_data_in_bus[21]": 5117, "b_ram_data_in_bus[20]": 5118, "b_ram_data_in_bus[19]": 5119, "b_ram_data_in_bus[18]": 5120, "b_ram_data_in_bus[17]": 5121, "b_ram_data_in_bus[16]": 5122, "b_ram_data_in_bus[15]": 5123, "b_ram_data_in_bus[14]": 5124, "b_ram_data_in_bus[13]": 5125, "b_ram_data_in_bus[12]": 5126, "b_ram_data_in_bus[11]": 5127, "b_ram_data_in_bus[10]": 5128, "b_ram_data_in_bus[9]": 5129, "b_ram_data_in_bus[8]": 5130, "b_ram_data_in_bus[7]": 5131, "b_ram_data_in_bus[6]": 5132, "b_ram_data_in_bus[5]": 5133, "b_ram_data_in_bus[4]": 5134, "b_ram_data_in_bus[3]": 5135, "b_ram_data_in_bus[2]": 5136, "b_ram_data_in_bus[1]": 5137, "b_ram_data_in_bus[0]": 5138, "wraddress_b_bus[1]": 5139, "rdaddress_b_bus[1]": 5140, "butterfly_st1[1][1][7]~q": 5141, "butterfly_st1[0][1][7]~q": 5142, "sop_out~q": 5143, "butterfly_st2[0][1][3]~q": 5144, "sink_imag[8]": 5145, "offset_counter[4]": 5146, "offset_counter[5]": 5147, "butterfly_st2[3][1][2]~q": 5148, "sw_0_arr[6][2]~q": 5149, "sink_real[7]": 5150, "data_real_o[10]": 5151, "tdl_arr[0][17]~q": 5152, "butterfly_st2[1][0][3]~q": 5153, "fft_imag_out[15]": 5154, "swa_tdl[10][1]~q": 5155, "reg_no_twiddle[1][1][12]~q": 5156, "butterfly_st2[3][0][7]~q": 5157, "low_addressa[1]": 5158, "tdl_arr[0][8]~q": 5159, "at_source_data[41]": 5160, "wr_addr[0]": 5161, "p_tdl[5][1]~q": 5162, "swd_tdl[4][0]~q": 5163, "add_in_i_a[10]": 5164, "add_in_i_b[10]": 5165, "output_r[12]": 5166, "sink_real[4]": 5167, "reg_no_twiddle[1][0][13]~q": 5168, "p_tdl[7][1]~q": 5169, "at_source_data[39]": 5170, "r_array_out[0][11]~q": 5171, "r_array_out[2][11]~q": 5172, "result_rb[8]": 5173, "result_ra[8]": 5174, "blk_exp_accum[4]": 5175, "exponent_out[3]": 5176, "add_in_r_c[8]": 5177, "add_in_r_d[8]": 5178, "reg_no_twiddle[0][1][15]~q": 5179, "butterfly_st1[2][0][3]~q": 5180, "butterfly_st1[3][1][3]~q": 5181, "butterfly_st1[3][0][3]~q": 5182, "butterfly_st1[2][1][3]~q": 5183, "data_real_o[1]": 5184, "sdetd.GBLK~q": 5185, "reg_no_twiddle[0][1][9]~q": 5186, "twiddle_data[1][1][17]~q": 5187, "twiddle_data[1][1][16]~q": 5188, "twiddle_data[1][1][15]~q": 5189, "twiddle_data[1][1][14]~q": 5190, "twiddle_data[1][1][13]~q": 5191, "twiddle_data[1][1][12]~q": 5192, "twiddle_data[1][1][11]~q": 5193, "twiddle_data[1][1][10]~q": 5194, "twiddle_data[1][1][9]~q": 5195, "twiddle_data[1][1][8]~q": 5196, "twiddle_data[1][1][7]~q": 5197, "twiddle_data[1][1][6]~q": 5198, "twiddle_data[1][1][5]~q": 5199, "twiddle_data[1][1][4]~q": 5200, "twiddle_data[1][1][3]~q": 5201, "twiddle_data[1][1][2]~q": 5202, "twiddle_data[1][1][1]~q": 5203, "twiddle_data[1][1][0]~q": 5204, "p_tdl[4][1]~q": 5205, "sink_real[3]": 5206, "sink_imag[16]": 5207, "butterfly_st2[3][1][1]~q": 5208, "add_in_r_d[6]": 5209, "add_in_r_c[6]": 5210, "sw_3_arr[12][1]~q": 5211, "swd_tdl[7][1]~q": 5212, "i_array_out[2][14]~q": 5213, "i_array_out[0][14]~q": 5214, "data_imag_o[7]": 5215, "lpp_ram_data_out[3][32]~q": 5216, "wren_b[2]": 5217, "b_ram_data_in_bus[71]": 5218, "b_ram_data_in_bus[70]": 5219, "b_ram_data_in_bus[69]": 5220, "b_ram_data_in_bus[68]": 5221, "b_ram_data_in_bus[67]": 5222, "b_ram_data_in_bus[66]": 5223, "b_ram_data_in_bus[65]": 5224, "b_ram_data_in_bus[64]": 5225, "b_ram_data_in_bus[63]": 5226, "b_ram_data_in_bus[62]": 5227, "b_ram_data_in_bus[61]": 5228, "b_ram_data_in_bus[60]": 5229, "b_ram_data_in_bus[59]": 5230, "b_ram_data_in_bus[58]": 5231, "b_ram_data_in_bus[57]": 5232, "b_ram_data_in_bus[56]": 5233, "b_ram_data_in_bus[55]": 5234, "b_ram_data_in_bus[54]": 5235, "b_ram_data_in_bus[53]": 5236, "b_ram_data_in_bus[52]": 5237, "b_ram_data_in_bus[51]": 5238, "b_ram_data_in_bus[50]": 5239, "b_ram_data_in_bus[49]": 5240, "b_ram_data_in_bus[48]": 5241, "b_ram_data_in_bus[47]": 5242, "b_ram_data_in_bus[46]": 5243, "b_ram_data_in_bus[45]": 5244, "b_ram_data_in_bus[44]": 5245, "b_ram_data_in_bus[43]": 5246, "b_ram_data_in_bus[42]": 5247, "b_ram_data_in_bus[41]": 5248, "b_ram_data_in_bus[40]": 5249, "b_ram_data_in_bus[39]": 5250, "b_ram_data_in_bus[38]": 5251, "b_ram_data_in_bus[37]": 5252, "b_ram_data_in_bus[36]": 5253, "wraddress_b_bus[5]": 5254, "wraddress_b_bus[12]": 5255, "rdaddress_b_bus[5]": 5256, "rdaddress_b_bus[12]": 5257, "lut_out_tmp[1]": 5258, "reg_no_twiddle[0][0][10]~q": 5259, "at_source_data[18]": 5260, "en_d~q": 5261, "tdl_arr[19]": 5262, "butterfly_st2[3][1][15]~q": 5263, "data_int[9]": 5264, "output_i[12]": 5265, "butterfly_st2[2][1][1]~q": 5266, "blk_exp[4]": 5267, "data_rdy_vec[4]": 5268, "gain_lut_blk[2]": 5269, "gain_lut_8pts[2]": 5270, "butterfly_st2[1][0][11]~q": 5271, "fft_dirn~q": 5272, "result_ia[7]": 5273, "result_ib[7]": 5274, "add_in_i_d[0]": 5275, "add_in_i_c[0]": 5276, "reg_no_twiddle[3][1][4]~q": 5277, "ram_data_out3[8]": 5278, "add_in_i_c[4]": 5279, "add_in_i_d[4]": 5280, "result_rb[7]": 5281, "result_ra[7]": 5282, "butterfly_st2[2][1][8]~q": 5283, "tdl_arr[12]": 5284, "p_tdl[1][1]~q": 5285, "add_in_i_a[7]": 5286, "add_in_i_b[7]": 5287, "swa_tdl[11][1]~q": 5288, "core_real_in[9]": 5289, "swd_tdl[14][1]~q": 5290, "fft_real_out[6]": 5291, "reg_no_twiddle[3][0][17]~q": 5292, "reg_no_twiddle[1][0][2]~q": 5293, "add_in_r_b[10]": 5294, "add_in_r_a[10]": 5295, "data_int[26]": 5296, "swa_tdl[9][0]~q": 5297, "fft_real_out[14]": 5298, "reg_no_twiddle[1][0][17]~q": 5299, "sw_1_arr[4][0]~q": 5300, "ram_data_out0[8]": 5301, "at_source_data[38]": 5302, "tdl_arr[17]": 5303, "reg_no_twiddle[1][1][3]~q": 5304, "output_i[4]": 5305, "data_real_o[17]": 5306, "reg_no_twiddle[3][1][1]~q": 5307, "data_int[34]": 5308, "sw_0_arr[13][1]~q": 5309, "butterfly_st2[3][0][10]~q": 5310, "output_i[6]": 5311, "sw_0_arr[14][3]~q": 5312, "data_rdy_vec[9]": 5313, "result_ra[2]": 5314, "result_rb[2]": 5315, "butterfly_st2[1][1][16]~q": 5316, "add_in_r_a[13]": 5317, "add_in_r_b[13]": 5318, "data_int[36]": 5319, "butterfly_st1[2][1][15]~q": 5320, "butterfly_st1[3][0][15]~q": 5321, "wren_b[0]": 5322, "b_ram_data_in_bus[143]": 5323, "b_ram_data_in_bus[142]": 5324, "b_ram_data_in_bus[141]": 5325, "b_ram_data_in_bus[140]": 5326, "b_ram_data_in_bus[139]": 5327, "b_ram_data_in_bus[138]": 5328, "b_ram_data_in_bus[137]": 5329, "b_ram_data_in_bus[136]": 5330, "b_ram_data_in_bus[135]": 5331, "b_ram_data_in_bus[134]": 5332, "b_ram_data_in_bus[133]": 5333, "b_ram_data_in_bus[132]": 5334, "b_ram_data_in_bus[131]": 5335, "b_ram_data_in_bus[130]": 5336, "b_ram_data_in_bus[129]": 5337, "b_ram_data_in_bus[128]": 5338, "b_ram_data_in_bus[127]": 5339, "b_ram_data_in_bus[126]": 5340, "b_ram_data_in_bus[125]": 5341, "b_ram_data_in_bus[124]": 5342, "b_ram_data_in_bus[123]": 5343, "b_ram_data_in_bus[122]": 5344, "b_ram_data_in_bus[121]": 5345, "b_ram_data_in_bus[120]": 5346, "b_ram_data_in_bus[119]": 5347, "b_ram_data_in_bus[118]": 5348, "b_ram_data_in_bus[117]": 5349, "b_ram_data_in_bus[116]": 5350, "b_ram_data_in_bus[115]": 5351, "b_ram_data_in_bus[114]": 5352, "b_ram_data_in_bus[113]": 5353, "b_ram_data_in_bus[112]": 5354, "b_ram_data_in_bus[111]": 5355, "b_ram_data_in_bus[110]": 5356, "b_ram_data_in_bus[109]": 5357, "b_ram_data_in_bus[108]": 5358, "wraddress_b_bus[13]": 5359, "rdaddress_b_bus[13]": 5360, "at_source_data[14]": 5361, "output_i[16]": 5362, "lpp_ram_data_out[1][10]~q": 5363, "butterfly_st2[2][0][10]~q": 5364, "lpp_count_offset[5]": 5365, "lpp_count_offset[4]": 5366, "lpp_count_offset[3]": 5367, "lpp_count_offset[2]": 5368, "lpp_count_offset[0]": 5369, "lpp_count_offset[1]": 5370, "lpp_ram_data_out[0][22]~q": 5371, "w249w[31]": 5372, "core_real_in[15]": 5373, "data_real_in_reg[9]": 5374, "lpp_ram_data_out[2][10]~q": 5375, "reg_no_twiddle[2][1][16]~q": 5376, "butterfly_st2[3][1][5]~q": 5377, "at_source_data[23]": 5378, "lpp_ram_data_out[2][21]~q": 5379, "data_real_in_reg[16]": 5380, "lpp_ram_data_out[0][1]~q": 5381, "tdl_arr[0][14]~q": 5382, "twad_temp[1]": 5383, "reg_no_twiddle[2][1][7]~q": 5384, "result_i_tmp[1]": 5385, "butterfly_st2[3][0][15]~q": 5386, "sink_real[8]": 5387, "reg_no_twiddle[1][1][14]~q": 5388, "butterfly_st2[2][1][6]~q": 5389, "butterfly_st1[1][1][16]~q": 5390, "butterfly_st1[0][1][16]~q": 5391, "at_source_data[1]": 5392, "wr_address_i_int[2]": 5393, "butterfly_st2[3][1][16]~q": 5394, "butterfly_st2[3][0][17]~q": 5395, "output_i[1]": 5396, "add_in_r_b[5]": 5397, "add_in_r_a[5]": 5398, "add_in_i_a[12]": 5399, "add_in_i_b[12]": 5400, "sw_1_arr[8][1]~q": 5401, "empty_dff~q": 5402, "result_ra[3]": 5403, "result_rb[3]": 5404, "add_in_i_a[1]": 5405, "add_in_i_b[1]": 5406, "sink_real[12]": 5407, "sink_imag[15]": 5408, "butterfly_st2[1][0][0]~q": 5409, "data_imag_in_reg[13]": 5410, "butterfly_st2[0][0][8]~q": 5411, "reg_no_twiddle[5][1][5]~q": 5412, "at_source_data[10]": 5413, "at_source_data[32]": 5414, "butterfly_st2[3][1][11]~q": 5415, "data_int[20]": 5416, "data_int[39]": 5417, "butterfly_st2[3][1][14]~q": 5418, "reg_no_twiddle[2][0][10]~q": 5419, "twad_tdl[5][3]~q": 5420, "pipeline_dffe[33]": 5421, "pipeline_dffe[26]": 5422, "data_imag_in_reg[16]": 5423, "reg_no_twiddle[1][0][4]~q": 5424, "sw_0_arr[2][1]~q": 5425, "data_rdy_vec[1]": 5426, "swa_tdl[2][0]~q": 5427, "data_real_in_reg[0]": 5428, "data_real_in_reg[2]": 5429, "output_i[0]": 5430, "k_state.NEXT_PASS_UPD~q": 5431, "sw_2_arr[9][1]~q": 5432, "butterfly_st2[2][0][4]~q": 5433, "ram_a_not_b_vec[8]": 5434, "sw_0_arr[2][0]~q": 5435, "sw_r_tdl[3][0]~q": 5436, "butterfly_st2[0][0][4]~q": 5437, "result_ra[0]": 5438, "result_rb[0]": 5439, "butterfly_st2[2][1][9]~q": 5440, "sw_0_arr[4][1]~q": 5441, "data_imag_in_reg[5]": 5442, "sink_imag[6]": 5443, "add_in_i_a[8]": 5444, "add_in_i_b[8]": 5445, "reg_no_twiddle[1][0][5]~q": 5446, "result_ib[1]": 5447, "result_ia[1]": 5448, "butterfly_st2[1][0][12]~q": 5449, "reg_no_twiddle[0][1][4]~q": 5450, "sw_1_arr[7][1]~q": 5451, "reg_no_twiddle[2][0][15]~q": 5452, "sink_sop": 5453, "swa_tdl[1][1]~q": 5454, "swa_tdl[12][0]~q": 5455, "data_int[28]": 5456, "butterfly_st2[1][0][14]~q": 5457, "output_r[0]": 5458, "butterfly_st2[0][1][7]~q": 5459, "source_ready": 5460, "at_sink_data_int[35]": 5461, "at_sink_data_int[34]": 5462, "at_sink_data_int[33]": 5463, "at_sink_data_int[32]": 5464, "at_sink_data_int[31]": 5465, "at_sink_data_int[30]": 5466, "at_sink_data_int[29]": 5467, "at_sink_data_int[28]": 5468, "at_sink_data_int[27]": 5469, "at_sink_data_int[26]": 5470, "at_sink_data_int[25]": 5471, "at_sink_data_int[24]": 5472, "at_sink_data_int[23]": 5473, "at_sink_data_int[22]": 5474, "at_sink_data_int[21]": 5475, "at_sink_data_int[20]": 5476, "at_sink_data_int[19]": 5477, "at_sink_data_int[18]": 5478, "at_sink_data_int[17]": 5479, "at_sink_data_int[16]": 5480, "at_sink_data_int[15]": 5481, "at_sink_data_int[14]": 5482, "at_sink_data_int[13]": 5483, "at_sink_data_int[12]": 5484, "at_sink_data_int[11]": 5485, "at_sink_data_int[10]": 5486, "at_sink_data_int[9]": 5487, "at_sink_data_int[8]": 5488, "at_sink_data_int[7]": 5489, "at_sink_data_int[6]": 5490, "at_sink_data_int[5]": 5491, "at_sink_data_int[4]": 5492, "at_sink_data_int[3]": 5493, "at_sink_data_int[2]": 5494, "at_sink_data_int[1]": 5495, "at_sink_data_int[0]": 5496, "data_imag_in_reg[0]": 5497, "fft_imag_out[7]": 5498, "butterfly_st2[3][1][7]~q": 5499, "at_source_sop_s~q": 5500, "data_int[2]": 5501, "data_int[23]": 5502, "reg_no_twiddle[1][1][15]~q": 5503, "swa_tdl[10][0]~q": 5504}