$date
  Fri May 30 15:35:19 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_signed $end
$upscope $end
$scope module mem_instructions_tb $end
$var reg 1 ! clk_sim $end
$var reg 1 " reset_sim $end
$var reg 7 # addr_sim[6:0] $end
$var reg 10 $ instr_sim[9:0] $end
$var reg 8 % res_out_sim[7:0] $end
$var reg 8 & mem_cache_1_in_sim[7:0] $end
$var reg 8 ' mem_cache_2_in_sim[7:0] $end
$var reg 8 ( mem_cache_1_out_sim[7:0] $end
$var reg 8 ) mem_cache_2_out_sim[7:0] $end
$var reg 1 * mem_cache_1_enable_sim $end
$var reg 1 + mem_cache_2_enable_sim $end
$var reg 4 , buffer_a_sim[3:0] $end
$var reg 4 - buffer_b_sim[3:0] $end
$var reg 1 . buffer_a_enable_sim $end
$var reg 1 / buffer_b_enable_sim $end
$var reg 4 0 buffera_out[3:0] $end
$var reg 4 1 bufferb_out[3:0] $end
$var reg 1 2 sr_in_l_sim $end
$var reg 1 3 sr_in_r_sim $end
$var reg 4 4 sel_fct_sim[3:0] $end
$var reg 4 5 sel_route_sim[3:0] $end
$var reg 2 6 sel_out_sim[1:0] $end
$var reg 4 7 sel_fct_reg[3:0] $end
$var reg 4 8 sel_route_reg[3:0] $end
$var reg 2 9 sel_out_reg[1:0] $end
$var reg 8 : s_sim[7:0] $end
$var reg 1 ; sr_out_l_sim $end
$var reg 1 < sr_out_r_sim $end
$var reg 1 = sr_out_l_vec[0:0] $end
$var reg 1 > sr_out_r_vec[0:0] $end
$var reg 1 ? sr_in_l_vec[0:0] $end
$var reg 1 @ sr_in_r_vec[0:0] $end
$var reg 4 A a_in_sim[3:0] $end
$var reg 4 B b_in_sim[3:0] $end
$var reg 1 C ready_sim $end
$scope module buffer_a_inst $end
$var reg 4 D e1[3:0] $end
$var reg 1 E reset $end
$var reg 1 F clock $end
$var reg 1 G enable $end
$var reg 4 H s1[3:0] $end
$upscope $end
$scope module buffer_b_inst $end
$var reg 4 I e1[3:0] $end
$var reg 1 J reset $end
$var reg 1 K clock $end
$var reg 1 L enable $end
$var reg 4 M s1[3:0] $end
$upscope $end
$scope module mem_cache_1_inst $end
$var reg 8 N e1[7:0] $end
$var reg 1 O reset $end
$var reg 1 P clock $end
$var reg 1 Q enable $end
$var reg 8 R s1[7:0] $end
$upscope $end
$scope module mem_cache_2_inst $end
$var reg 8 S e1[7:0] $end
$var reg 1 T reset $end
$var reg 1 U clock $end
$var reg 1 V enable $end
$var reg 8 W s1[7:0] $end
$upscope $end
$scope module buffer_cmd_fct $end
$var reg 4 X e1[3:0] $end
$var reg 1 Y reset $end
$var reg 1 Z clock $end
$var reg 1 [ enable $end
$var reg 4 \ s1[3:0] $end
$upscope $end
$scope module buffer_cmd_route $end
$var reg 4 ] e1[3:0] $end
$var reg 1 ^ reset $end
$var reg 1 _ clock $end
$var reg 1 ` enable $end
$var reg 4 a s1[3:0] $end
$upscope $end
$scope module buffer_cmd_out $end
$var reg 2 b e1[1:0] $end
$var reg 1 c reset $end
$var reg 1 d clock $end
$var reg 1 e enable $end
$var reg 2 f s1[1:0] $end
$upscope $end
$scope module buffer_sr_in_l $end
$var reg 1 g e1[0:0] $end
$var reg 1 h reset $end
$var reg 1 i clock $end
$var reg 1 j enable $end
$var reg 1 k s1[0:0] $end
$upscope $end
$scope module buffer_sr_in_r $end
$var reg 1 l e1[0:0] $end
$var reg 1 m reset $end
$var reg 1 n clock $end
$var reg 1 o enable $end
$var reg 1 p s1[0:0] $end
$upscope $end
$scope module alu_inst $end
$var reg 4 q a[3:0] $end
$var reg 4 r b[3:0] $end
$var reg 1 s sr_in_l $end
$var reg 1 t sr_in_r $end
$var reg 4 u sel_fct[3:0] $end
$var reg 1 v sr_out_l $end
$var reg 1 w sr_out_r $end
$var reg 8 x s[7:0] $end
$upscope $end
$scope module mem_inst $end
$var reg 1 y clk $end
$var reg 1 z reset $end
$var reg 7 { instruction[6:0] $end
$var reg 10 | donnee[9:0] $end
$comment memoire is not handled $end
$upscope $end
$scope module interco_inst $end
$var reg 4 } sel_route[3:0] $end
$var reg 4 !" a_in[3:0] $end
$var reg 4 "" b_in[3:0] $end
$var reg 8 #" s[7:0] $end
$var reg 8 $" mem_cache_1_in[7:0] $end
$var reg 1 %" mem_cache_1_out_enable $end
$var reg 8 &" mem_cache_1_out[7:0] $end
$var reg 8 '" mem_cache_2_in[7:0] $end
$var reg 1 (" mem_cache_2_out_enable $end
$var reg 8 )" mem_cache_2_out[7:0] $end
$var reg 4 *" buffer_a[3:0] $end
$var reg 1 +" buffer_a_enable $end
$var reg 4 ," buffer_b[3:0] $end
$var reg 1 -" buffer_b_enable $end
$var reg 2 ." sel_out[1:0] $end
$var reg 8 /" res_out[7:0] $end
$var reg 1 0" ready $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b0000000 #
bUUUUUUUUUU $
b00000000 %
b00000000 &
b00000000 '
b00000000 (
b00000000 )
0*
0+
b0000 ,
b0000 -
1.
0/
b0000 0
b0000 1
02
03
bUUUU 4
bUUUU 5
bUU 6
b0000 7
b0000 8
b00 9
b00000000 :
0;
0<
b0 =
b0 >
b0 ?
b0 @
b0000 A
b0000 B
0C
b0000 D
1E
0F
1G
b0000 H
b0000 I
1J
0K
0L
b0000 M
b00000000 N
1O
0P
0Q
b00000000 R
b00000000 S
1T
0U
0V
b00000000 W
bUUUU X
1Y
0Z
1[
b0000 \
bUUUU ]
1^
0_
1`
b0000 a
bUU b
1c
0d
1e
b00 f
b0 g
1h
0i
1j
b0 k
b0 l
1m
0n
1o
b0 p
b0000 q
b0000 r
0s
0t
b0000 u
0v
0w
b00000000 x
0y
1z
b0000000 {
bUUUUUUUUUU |
b0000 }
b0000 !"
b0000 ""
b00000000 #"
b00000000 $"
0%"
b00000000 &"
b00000000 '"
0("
b00000000 )"
b0000 *"
1+"
b0000 ,"
0-"
b00 ."
b00000000 /"
00"
#5000000
1!
b0000000000 $
b0000 4
b0000 5
b00 6
1F
1K
1P
1U
b0000 X
1Z
b0000 ]
1_
b00 b
1d
1i
1n
1y
b0000000000 |
#10000000
0!
0"
0E
0F
0J
0K
0O
0P
0T
0U
0Y
0Z
0^
0_
0c
0d
0h
0i
0m
0n
0y
0z
#15000000
1!
1F
1K
1P
1U
1Z
1_
1d
1i
1n
1y
#20000000
0!
b0011 ,
b0011 A
b0011 B
b0011 D
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
b0011 !"
b0011 ""
b0011 *"
#22000000
#25000000
1!
b0000001 #
b0011 0
1F
b0011 H
1K
1P
1U
1Z
1_
1d
1i
1n
b0011 q
1y
b0000001 {
#30000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#35000000
1!
b0000010 #
b0000011100 $
b0111 5
1F
1K
1P
1U
1Z
b0111 ]
1_
1d
1i
1n
1y
b0000010 {
b0000011100 |
#40000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#45000000
1!
b1111000011 $
b0000 ,
b0011 -
0.
1/
b1111 4
b0000 5
b11 6
b0111 8
b0000 D
1F
0G
b0011 I
1K
1L
1P
1U
b1111 X
1Z
b0000 ]
1_
b0111 a
b11 b
1d
1i
1n
1y
b1111000011 |
b0111 }
b0000 *"
0+"
b0011 ,"
1-"
#50000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#55000000
1!
b00001001 %
b0011 ,
b0000 -
1.
0/
b0011 1
b1111 7
b0000 8
b11 9
b00001001 :
1C
b0011 D
1F
1G
b0000 I
1K
0L
b0011 M
1P
1U
1Z
b1111 \
1_
b0000 a
1d
b11 f
1i
1n
b0011 r
b1111 u
b00001001 x
1y
b0000 }
b00001001 #"
b0011 *"
1+"
b0000 ,"
0-"
b11 ."
b00001001 /"
10"
#60000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#65000000
1!
1"
b00000000 %
b0000 0
b0000 1
b0000 7
b00 9
b00000000 :
0C
1E
1F
b0000 H
1J
1K
b0000 M
1O
1P
1T
1U
1Y
1Z
b0000 \
1^
1_
1c
1d
b00 f
1h
1i
1m
1n
b0000 q
b0000 r
b0000 u
b00000000 x
1y
1z
b00000000 #"
b00 ."
b00000000 /"
00"
#70000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#75000000
1!
0"
b0011 0
b1111 7
b11 9
1C
0E
1F
b0011 H
0J
1K
0O
1P
0T
1U
0Y
1Z
b1111 \
0^
1_
0c
1d
b11 f
0h
1i
0m
1n
b0011 q
b1111 u
1y
0z
b11 ."
10"
#80000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#85000000
1!
b0000100 #
b0000000000 $
b1111 ,
b0000 4
b00 6
b1111 A
b0111 B
b1111 D
1F
1K
1P
1U
b0000 X
1Z
1_
b00 b
1d
1i
1n
1y
b0000100 {
b0000000000 |
b1111 !"
b0111 ""
b1111 *"
#90000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#95000000
1!
b0000101 #
b0000011100 $
b1111 0
b0111 5
b0000 7
b00 9
0C
1F
b1111 H
1K
1P
1U
1Z
b0000 \
b0111 ]
1_
1d
b00 f
1i
1n
b1111 q
b0000 u
1y
b0000101 {
b0000011100 |
b00 ."
00"
#100000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#105000000
1!
b0000110 #
b1101111000 $
b0000 ,
b0111 -
0.
1/
b1101 4
b1110 5
b0111 8
b0000 D
1F
0G
b0111 I
1K
1L
1P
1U
b1101 X
1Z
b1110 ]
1_
b0111 a
1d
1i
1n
1y
b0000110 {
b1101111000 |
b0111 }
b0000 *"
0+"
b0111 ,"
1-"
#110000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#115000000
1!
b0000111 #
b0000100000 $
b00000110 &
1*
b0000 -
0/
b0111 1
b0000 4
b1000 5
b1101 7
b1110 8
b00000110 :
1F
b0000 I
1K
0L
b0111 M
b00000110 N
1P
1Q
1U
b0000 X
1Z
b1101 \
b1000 ]
1_
b1110 a
1d
1i
1n
b0111 r
b1101 u
b00000110 x
1y
b0000111 {
b0000100000 |
b1110 }
b00000110 #"
1%"
b00000110 &"
b0000 ,"
0-"
#120000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#125000000
1!
b0001000 #
b0111111100 $
b00000000 &
b00000110 (
0*
b0110 -
1/
b0111 4
b1111 5
b0000 7
b1000 8
b00000000 :
1F
b0110 I
1K
1L
b00000000 N
1P
0Q
b00000110 R
1U
b0111 X
1Z
b0000 \
b1111 ]
1_
b1000 a
1d
1i
1n
b0000 u
b00000000 x
1y
b0001000 {
b0111111100 |
b1000 }
b00000000 #"
b00000110 $"
0%"
b00000000 &"
b0110 ,"
1-"
#130000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#135000000
1!
b0001001 #
b0000001100 $
b00001001 '
1+
b0000 -
0/
b0110 1
b0000 4
b0011 5
b0111 7
b1111 8
b00001001 :
1F
b0000 I
1K
0L
b0110 M
1P
b00001001 S
1U
1V
b0000 X
1Z
b0111 \
b0011 ]
1_
b1111 a
1d
1i
1n
b0110 r
b0111 u
b00001001 x
1y
b0001001 {
b0000001100 |
b1111 }
b00001001 #"
1("
b00001001 )"
b0000 ,"
0-"
#140000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#145000000
1!
b0011000011 $
b00000000 '
b00001001 )
0+
b1001 ,
1.
b0011 4
b0000 5
b11 6
b0000 7
b0011 8
b00000000 :
b1001 D
1F
1G
1K
1P
b00000000 S
1U
0V
b00001001 W
b0011 X
1Z
b0000 \
b0000 ]
1_
b0011 a
b11 b
1d
1i
1n
b0000 u
b00000000 x
1y
b0011000011 |
b0011 }
b00000000 #"
b00001001 '"
0("
b00000000 )"
b1001 *"
1+"
#150000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#155000000
1!
b00000110 %
b1111 ,
b1001 0
b0011 7
b0000 8
b11 9
b00000110 :
1C
b1111 D
1F
b1001 H
1K
1P
1U
1Z
b0011 \
1_
b0000 a
1d
b11 f
1i
1n
b1001 q
b0011 u
b00000110 x
1y
b0000 }
b00000110 #"
b1111 *"
b11 ."
b00000110 /"
10"
#160000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#165000000
1!
1"
b00000000 %
b00000000 (
b00000000 )
b0000 0
b0000 1
b0000 7
b00 9
b00000000 :
0C
1E
1F
b0000 H
1J
1K
b0000 M
1O
1P
b00000000 R
1T
1U
b00000000 W
1Y
1Z
b0000 \
1^
1_
1c
1d
b00 f
1h
1i
1m
1n
b0000 q
b0000 r
b0000 u
b00000000 x
1y
1z
b00000000 #"
b00000000 $"
b00000000 '"
b00 ."
b00000000 /"
00"
#170000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#175000000
1!
0"
b1111 0
b0011 7
b11 9
1C
0E
1F
b1111 H
0J
1K
0O
1P
0T
1U
0Y
1Z
b0011 \
0^
1_
0c
1d
b11 f
0h
1i
0m
1n
b1111 q
b0011 u
1y
0z
b11 ."
10"
#180000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#185000000
1!
b0001011 #
b0000000000 $
b0000 4
b00 6
b1111 B
1F
1K
1P
1U
b0000 X
1Z
1_
b00 b
1d
1i
1n
1y
b0001011 {
b0000000000 |
b1111 ""
#190000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#195000000
1!
b0001100 #
b0000011100 $
b0111 5
b0000 7
b00 9
0C
1F
1K
1P
1U
1Z
b0000 \
b0111 ]
1_
1d
b00 f
1i
1n
b0000 u
1y
b0001100 {
b0000011100 |
b00 ."
00"
#200000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#205000000
1!
b0001101 #
b1010110000 $
b0000 ,
b1111 -
0.
1/
b1010 4
b1100 5
b0111 8
b0000 D
1F
0G
b1111 I
1K
1L
1P
1U
b1010 X
1Z
b1100 ]
1_
b0111 a
1d
1i
1n
1y
b0001101 {
b1010110000 |
b0111 }
b0000 *"
0+"
b1111 ,"
1-"
#210000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#215000000
1!
b0001110 #
b0101111000 $
b0111 -
b1111 1
b0101 4
b1110 5
b1010 7
b1100 8
b00000111 :
1<
b1 >
1F
b0111 I
1K
b1111 M
1P
1U
b0101 X
1Z
b1010 \
b1110 ]
1_
b1100 a
1d
1i
b1 l
1n
b1111 r
b1010 u
1w
b00000111 x
1y
b0001110 {
b0101111000 |
b1100 }
b00000111 #"
b0111 ,"
#220000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#225000000
1!
b0001111 #
b0000000000 $
b00000111 &
1*
b0000 -
0/
b0111 1
b0000 4
b0000 5
b0101 7
b1110 8
0<
b0 >
b1 @
1F
b0000 I
1K
0L
b0111 M
b00000111 N
1P
1Q
1U
b0000 X
1Z
b0101 \
b0000 ]
1_
b1110 a
1d
1i
b0 l
1n
b1 p
b0111 r
1t
b0101 u
0w
1y
b0001111 {
b0000000000 |
b1110 }
1%"
b00000111 &"
b0000 ,"
0-"
#230000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#235000000
1!
b0010000 #
b0000011100 $
b00000000 &
b00000111 (
0*
b1111 ,
1.
b0111 5
b0000 7
b0000 8
b00000000 :
b0 @
b1111 D
1F
1G
1K
b00000000 N
1P
0Q
b00000111 R
1U
1Z
b0000 \
b0111 ]
1_
b0000 a
1d
1i
1n
b0 p
0t
b0000 u
b00000000 x
1y
b0010000 {
b0000011100 |
b0000 }
b00000000 #"
b00000111 $"
0%"
b00000000 &"
b1111 *"
1+"
#240000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#245000000
1!
b0010001 #
b1000010100 $
b0000 ,
b1111 -
0.
1/
b1000 4
b0101 5
b0111 8
b0000 D
1F
0G
b1111 I
1K
1L
1P
1U
b1000 X
1Z
b0101 ]
1_
b0111 a
1d
1i
1n
1y
b0010001 {
b1000010100 |
b0111 }
b0000 *"
0+"
b1111 ,"
1-"
#250000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#255000000
1!
b0010010 #
b0101010100 $
b0111 ,
b0000 -
1.
0/
b1111 1
b0101 4
b1000 7
b0101 8
b00000111 :
1<
b1 >
b0111 D
1F
1G
b0000 I
1K
0L
b1111 M
1P
1U
b0101 X
1Z
b1000 \
1_
b0101 a
1d
1i
b1 l
1n
b1111 r
b1000 u
1w
b00000111 x
1y
b0010010 {
b0101010100 |
b0101 }
b00000111 #"
b0111 *"
1+"
b0000 ,"
0-"
#260000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#265000000
1!
b0010011 #
b0000100000 $
b0111 0
b0000 4
b1000 5
b0101 7
0<
b0 >
b1 @
1F
b0111 H
1K
1P
1U
b0000 X
1Z
b0101 \
b1000 ]
1_
1d
1i
b0 l
1n
b1 p
b0111 q
1t
b0101 u
0w
1y
b0010011 {
b0000100000 |
#270000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#275000000
1!
b0110111011 $
b0000 ,
b0111 -
0.
1/
b0110 4
b1110 5
b11 6
b0000 7
b1000 8
b00000000 :
b0 @
b0000 D
1F
0G
b0111 I
1K
1L
1P
1U
b0110 X
1Z
b0000 \
b1110 ]
1_
b1000 a
b11 b
1d
1i
1n
b0 p
0t
b0000 u
b00000000 x
1y
b0110111011 |
b1000 }
b00000000 #"
b0000 *"
0+"
b0111 ,"
1-"
#280000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#285000000
1!
b00000111 %
b00000111 &
1*
b0000 -
0/
b0111 1
b0110 7
b1110 8
b11 9
b00000111 :
1C
1F
b0000 I
1K
0L
b0111 M
b00000111 N
1P
1Q
1U
1Z
b0110 \
1_
b1110 a
1d
b11 f
1i
1n
b0111 r
b0110 u
b00000111 x
1y
b1110 }
b00000111 #"
1%"
b00000111 &"
b0000 ,"
0-"
b11 ."
b00000111 /"
10"
#290000000
0!
0F
0K
0P
0U
0Z
0_
0d
0i
0n
0y
#295000000
1!
1F
1K
1P
1U
1Z
1_
1d
1i
1n
1y
#300000000
