TimeQuest Timing Analyzer report for Mandel
Fri Nov 10 20:39:23 2017
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Slow 1200mV 0C Model Metastability Report
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Fast 1200mV 0C Model Metastability Report
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Mandel                                                          ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; u2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.869 ; 92.0 MHz  ; 0.000 ; 5.434  ; 50.00      ; 25        ; 46          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u2|altpll_component|auto_generated|pll1|inclk[0] ; { u2|altpll_component|auto_generated|pll1|clk[0] } ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 36.866 ; 27.13 MHz ; 0.000 ; 18.433 ; 50.00      ; 400       ; 217         ;       ;        ;           ;            ; false    ; CLOCK_50 ; u4|altpll_component|auto_generated|pll1|inclk[0] ; { u4|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+-----------+-----------------+------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                     ; Note ;
+-----------+-----------------+------------------------------------------------+------+
; 41.5 MHz  ; 41.5 MHz        ; u4|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 56.58 MHz ; 56.58 MHz       ; u2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; -6.804 ; -9076.704     ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 6.385  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.133  ; 0.000         ;
; CLOCK_50                                       ; 9.813  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.146 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+--------+---------------------+----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -6.804 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 17.632     ;
; -6.783 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 17.611     ;
; -6.541 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.075     ; 17.333     ;
; -6.520 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.075     ; 17.312     ;
; -6.363 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 17.191     ;
; -6.342 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[29]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 17.170     ;
; -6.342 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 17.170     ;
; -6.338 ; Engine:e0|OldRe[12] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.084     ; 17.121     ;
; -6.321 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[29]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 17.149     ;
; -6.288 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[26]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 17.116     ;
; -6.276 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[30]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 17.104     ;
; -6.267 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[26]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 17.095     ;
; -6.255 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[30]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 17.083     ;
; -6.222 ; Engine:e0|OldRe[28] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.999     ;
; -6.215 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[13]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.075     ; 17.007     ;
; -6.215 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.075     ; 17.007     ;
; -6.202 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.075     ; 16.994     ;
; -6.194 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[13]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.075     ; 16.986     ;
; -6.194 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.075     ; 16.986     ;
; -6.181 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.075     ; 16.973     ;
; -6.159 ; Engine:e2|OldRe[17] ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.901     ;
; -6.118 ; Engine:e0|OldRe[30] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.895     ;
; -6.115 ; Engine:e0|OldRe[24] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.892     ;
; -6.114 ; Engine:e0|OldRe[25] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.891     ;
; -6.106 ; Engine:e4|OldRe[10] ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.879     ;
; -6.104 ; Engine:e4|OldRe[16] ; Engine:e4|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.103     ; 16.868     ;
; -6.093 ; Engine:e4|OldRe[10] ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.866     ;
; -6.085 ; Engine:e2|OldIm[14] ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.827     ;
; -6.084 ; Engine:e2|OldIm[16] ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.826     ;
; -6.075 ; Engine:e0|OldRe[12] ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.120     ; 16.822     ;
; -6.071 ; Engine:e0|OldRe[31] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.848     ;
; -6.057 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.885     ;
; -6.051 ; Engine:e2|OldIm[17] ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.793     ;
; -6.048 ; Engine:e2|OldRe[17] ; Engine:e2|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.790     ;
; -6.042 ; Engine:e4|OldRe[7]  ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.815     ;
; -6.038 ; Engine:e4|OldRe[16] ; Engine:e4|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.103     ; 16.802     ;
; -6.038 ; Engine:e0|OldIm[12] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.866     ;
; -6.036 ; Engine:e2|OldIm[15] ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.778     ;
; -6.036 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.864     ;
; -6.033 ; Engine:e0|OldRe[7]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.084     ; 16.816     ;
; -6.029 ; Engine:e4|OldRe[7]  ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.802     ;
; -6.027 ; Engine:e4|OldRe[10] ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.800     ;
; -6.027 ; Engine:e0|OldIm[13] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.855     ;
; -6.026 ; Engine:e4|OldRe[0]  ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.099     ; 16.794     ;
; -6.013 ; Engine:e4|OldRe[0]  ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.099     ; 16.781     ;
; -6.011 ; Engine:e4|OldIm[18] ; Engine:e4|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.064     ; 16.814     ;
; -6.010 ; Engine:e0|OldIm[14] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.838     ;
; -6.004 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[27]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.832     ;
; -6.003 ; Engine:e2|OldRe[17] ; Engine:e2|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 16.789     ;
; -6.002 ; Engine:e4|OldRe[16] ; Engine:e4|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.078     ; 16.791     ;
; -5.990 ; Engine:e0|OldRe[0]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.767     ;
; -5.985 ; Engine:e4|OldRe[6]  ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.758     ;
; -5.983 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[27]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.811     ;
; -5.975 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[22]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.803     ;
; -5.974 ; Engine:e2|OldIm[14] ; Engine:e2|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.716     ;
; -5.973 ; Engine:e2|OldIm[16] ; Engine:e2|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.715     ;
; -5.973 ; Engine:e4|OldRe[11] ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.746     ;
; -5.972 ; Engine:e4|OldRe[6]  ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.745     ;
; -5.969 ; Engine:e4|OldRe[9]  ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.742     ;
; -5.964 ; Engine:e0|OldRe[9]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.084     ; 16.747     ;
; -5.963 ; Engine:e4|OldRe[7]  ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.736     ;
; -5.963 ; Engine:e4|OldIm[30] ; Engine:e4|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 16.749     ;
; -5.960 ; Engine:e4|OldRe[11] ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.733     ;
; -5.959 ; Engine:e0|OldRe[28] ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.126     ; 16.700     ;
; -5.957 ; Engine:e11|OldIm[8] ; Engine:e11|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.014     ; 16.810     ;
; -5.956 ; Engine:e4|OldRe[9]  ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.729     ;
; -5.954 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[22]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.782     ;
; -5.953 ; Engine:e0|OldIm[17] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.781     ;
; -5.947 ; Engine:e4|OldRe[0]  ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.099     ; 16.715     ;
; -5.945 ; Engine:e4|OldRe[10] ; Engine:e4|NewIm[20]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.718     ;
; -5.945 ; Engine:e4|OldIm[18] ; Engine:e4|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.064     ; 16.748     ;
; -5.942 ; Engine:e4|OldIm[23] ; Engine:e4|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.064     ; 16.745     ;
; -5.940 ; Engine:e2|OldIm[17] ; Engine:e2|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.682     ;
; -5.938 ; Engine:e4|OldRe[10] ; Engine:e4|NewIm[19]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.711     ;
; -5.929 ; Engine:e2|OldRe[17] ; Engine:e2|NewRe[30]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.671     ;
; -5.925 ; Engine:e2|OldIm[15] ; Engine:e2|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.667     ;
; -5.923 ; Engine:e4|OldRe[13] ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.696     ;
; -5.918 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[20]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.746     ;
; -5.916 ; Engine:e2|OldRe[16] ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.658     ;
; -5.910 ; Engine:e4|OldRe[13] ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.683     ;
; -5.906 ; Engine:e4|OldRe[6]  ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.679     ;
; -5.897 ; Engine:e0|OldRe[12] ; Engine:e0|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.084     ; 16.680     ;
; -5.897 ; Engine:e4|OldIm[30] ; Engine:e4|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 16.683     ;
; -5.897 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[20]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.725     ;
; -5.894 ; Engine:e4|OldRe[11] ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.667     ;
; -5.891 ; Engine:e4|OldIm[13] ; Engine:e4|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.053     ; 16.705     ;
; -5.890 ; Engine:e4|OldRe[9]  ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.663     ;
; -5.887 ; Engine:e0|OldRe[11] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.084     ; 16.670     ;
; -5.883 ; Engine:e2|OldRe[17] ; Engine:e2|NewRe[26]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.125     ; 16.625     ;
; -5.882 ; Engine:e2|OldIm[14] ; Engine:e2|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 16.668     ;
; -5.882 ; Engine:e0|OldRe[13] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.084     ; 16.665     ;
; -5.881 ; Engine:e2|OldIm[16] ; Engine:e2|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 16.667     ;
; -5.881 ; Engine:e4|OldRe[10] ; Engine:e4|NewIm[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.135     ; 16.613     ;
; -5.881 ; Engine:e4|OldRe[7]  ; Engine:e4|NewIm[20]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.654     ;
; -5.876 ; Engine:e0|OldRe[12] ; Engine:e0|NewRe[29]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.084     ; 16.659     ;
; -5.876 ; Engine:e4|OldIm[23] ; Engine:e4|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.064     ; 16.679     ;
; -5.874 ; Engine:e4|OldRe[7]  ; Engine:e4|NewIm[19]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.094     ; 16.647     ;
; -5.874 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.702     ;
; -5.872 ; Engine:e0|OldRe[18] ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.649     ;
; -5.872 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[25]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 16.700     ;
+--------+---------------------+----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 6.385 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a197~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.052     ; 12.034     ;
; 6.487 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a147~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.030     ; 11.954     ;
; 6.643 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a221~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.007     ; 11.821     ;
; 6.792 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a163~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 11.656     ;
; 6.836 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a148~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.004     ; 11.631     ;
; 6.839 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a179~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 11.616     ;
; 6.873 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a26~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.025     ; 11.573     ;
; 6.932 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a219~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.045     ; 11.494     ;
; 6.933 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a203~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.084     ; 11.454     ;
; 7.009 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.030     ; 11.432     ;
; 7.027 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a274~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.045     ; 11.399     ;
; 7.039 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a195~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.049     ; 11.383     ;
; 7.052 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a83~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.069     ; 11.350     ;
; 7.087 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.030     ; 11.354     ;
; 7.130 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a215~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.050     ; 11.291     ;
; 7.148 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.090     ; 11.233     ;
; 7.159 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a231~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 11.296     ;
; 7.187 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a294~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.029     ; 11.255     ;
; 7.194 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a243~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.039     ; 11.238     ;
; 7.211 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.037     ; 11.223     ;
; 7.214 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.010      ; 11.267     ;
; 7.229 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a205~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.011     ; 11.231     ;
; 7.230 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a247~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.024     ; 11.217     ;
; 7.241 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a258~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 11.214     ;
; 7.241 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a199~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.054     ; 11.176     ;
; 7.241 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a259~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.042     ; 11.188     ;
; 7.289 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.074     ; 11.108     ;
; 7.320 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a61~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.073     ; 11.078     ;
; 7.321 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a167~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.035     ; 11.115     ;
; 7.352 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a119~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.022     ; 11.097     ;
; 7.355 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a290~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.005      ; 11.121     ;
; 7.382 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a151~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.056     ; 11.033     ;
; 7.449 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a269~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.010      ; 11.032     ;
; 7.452 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a189~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.059     ; 10.960     ;
; 7.459 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a251~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.042     ; 10.970     ;
; 7.465 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a102~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.035     ; 10.971     ;
; 7.468 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a114~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.005     ; 10.998     ;
; 7.489 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a80~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.029     ; 10.953     ;
; 7.520 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a277~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.068     ; 10.883     ;
; 7.539 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a281~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.039     ; 10.893     ;
; 7.556 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a162~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.010      ; 10.925     ;
; 7.561 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a117~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.001     ; 10.909     ;
; 7.572 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a140~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.024     ; 10.875     ;
; 7.593 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a87~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.062     ; 10.816     ;
; 7.628 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a234~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.007     ; 10.836     ;
; 7.640 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a293~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.067     ; 10.764     ;
; 7.644 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.046     ; 10.781     ;
; 7.657 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a6~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.028     ; 10.786     ;
; 7.661 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a37~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.085     ; 10.725     ;
; 7.671 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a227~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.043      ; 10.843     ;
; 7.679 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a31~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.081     ; 10.711     ;
; 7.683 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a1~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.076     ; 10.712     ;
; 7.698 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a131~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.084     ; 10.689     ;
; 7.722 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a146~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.028     ; 10.721     ;
; 7.722 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a222~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.009      ; 10.758     ;
; 7.727 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a107~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.012     ; 10.732     ;
; 7.743 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.035     ; 10.693     ;
; 7.754 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a155~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.041     ; 10.676     ;
; 7.756 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a138~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.017      ; 10.732     ;
; 7.760 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a45~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.057     ; 10.654     ;
; 7.781 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a110~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 10.667     ;
; 7.784 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a111~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.011     ; 10.676     ;
; 7.784 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a63~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.012     ; 10.675     ;
; 7.795 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a133~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.067     ; 10.609     ;
; 7.801 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a154~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 10.647     ;
; 7.808 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a157~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.068     ; 10.595     ;
; 7.818 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a261~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.061     ; 10.592     ;
; 7.822 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a109~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.006     ; 10.643     ;
; 7.843 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a223~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.032     ; 10.596     ;
; 7.846 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a220~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.059     ; 10.566     ;
; 7.858 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a273~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.084     ; 10.529     ;
; 7.863 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a93~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.064     ; 10.544     ;
; 7.881 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a194~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.002     ; 10.588     ;
; 7.899 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a292~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.003     ; 10.569     ;
; 7.910 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a103~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.059     ; 10.502     ;
; 7.929 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a108~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.026      ; 10.568     ;
; 7.929 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a92~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.027     ; 10.515     ;
; 7.932 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a207~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.080     ; 10.459     ;
; 7.936 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a226~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 10.512     ;
; 7.960 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.046     ; 10.465     ;
; 7.974 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a135~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.045     ; 10.452     ;
; 7.976 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a106~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.001      ; 10.496     ;
; 7.978 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 10.477     ;
; 7.979 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a132~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.079     ; 10.413     ;
; 7.980 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a10~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.024     ; 10.467     ;
; 7.987 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a82~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.024      ; 10.508     ;
; 7.991 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a196~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.029     ; 10.451     ;
; 7.994 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.046     ; 10.431     ;
; 8.015 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a235~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.021     ; 10.435     ;
; 8.025 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a213~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.071     ; 10.375     ;
; 8.030 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a5~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.073     ; 10.368     ;
; 8.031 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a287~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.032     ; 10.408     ;
; 8.050 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a214~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.056     ; 10.365     ;
; 8.050 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a216~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.067     ; 10.354     ;
; 8.065 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a187~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 10.383     ;
; 8.070 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a239~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.014     ; 10.387     ;
; 8.074 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a250~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.030     ; 10.367     ;
; 8.108 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a156~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.071     ; 10.292     ;
; 8.117 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a78~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.044     ; 10.310     ;
; 8.120 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a254~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.065     ; 10.286     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; Engine:e10|state.state_g   ; Engine:e10|state.state_g   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e2|state.state_g    ; Engine:e2|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Engine:e6|state.state_g    ; Engine:e6|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e10|service_req     ; Engine:e10|service_req     ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e10|OldRe[17]       ; Engine:e10|OldRe[17]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e10|NewIm[0]        ; Engine:e10|NewIm[0]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e6|NewIm[0]         ; Engine:e6|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[9]   ; Engine2VGA:u3|req_ack[9]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[11]  ; Engine2VGA:u3|req_ack[11]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[8]   ; Engine2VGA:u3|req_ack[8]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[10]  ; Engine2VGA:u3|req_ack[10]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|state.state_g    ; Engine:e4|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[4]   ; Engine2VGA:u3|req_ack[4]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[5]   ; Engine2VGA:u3|req_ack[5]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|state.state_g    ; Engine:e7|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[7]   ; Engine2VGA:u3|req_ack[7]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[6]   ; Engine2VGA:u3|req_ack[6]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[2]   ; Engine2VGA:u3|req_ack[2]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[3]   ; Engine2VGA:u3|req_ack[3]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[0]   ; Engine2VGA:u3|req_ack[0]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[1]   ; Engine2VGA:u3|req_ack[1]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|service_req      ; Engine:e7|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[18]        ; Engine:e4|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[19]        ; Engine:e4|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[20]        ; Engine:e4|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[21]        ; Engine:e4|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[22]        ; Engine:e4|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[23]        ; Engine:e4|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[24]        ; Engine:e4|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[25]        ; Engine:e4|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[26]        ; Engine:e4|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[27]        ; Engine:e4|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[28]        ; Engine:e4|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[29]        ; Engine:e4|OldRe[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[30]        ; Engine:e4|OldRe[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[31]        ; Engine:e4|OldRe[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[0]         ; Engine:e4|OldRe[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e4|OldRe[16]        ; Engine:e4|OldRe[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|write_iWR_en ; Engine2VGA:u3|write_iWR_en ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e9|state.state_g    ; Engine:e9|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[18]        ; Engine:e7|OldIm[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[19]        ; Engine:e7|OldIm[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[20]        ; Engine:e7|OldIm[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[21]        ; Engine:e7|OldIm[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[22]        ; Engine:e7|OldIm[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[23]        ; Engine:e7|OldIm[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[24]        ; Engine:e7|OldIm[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[25]        ; Engine:e7|OldIm[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[26]        ; Engine:e7|OldIm[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[27]        ; Engine:e7|OldIm[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[28]        ; Engine:e7|OldIm[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[29]        ; Engine:e7|OldIm[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[30]        ; Engine:e7|OldIm[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[31]        ; Engine:e7|OldIm[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[18]        ; Engine:e2|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[19]        ; Engine:e2|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[20]        ; Engine:e2|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[21]        ; Engine:e2|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[22]        ; Engine:e2|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[23]        ; Engine:e2|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[24]        ; Engine:e2|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[25]        ; Engine:e2|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[26]        ; Engine:e2|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[27]        ; Engine:e2|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[28]        ; Engine:e2|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[29]        ; Engine:e2|OldRe[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[30]        ; Engine:e2|OldRe[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[31]        ; Engine:e2|OldRe[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e8|OldIm[16]        ; Engine:e8|OldIm[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e8|OldIm[17]        ; Engine:e8|OldIm[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e8|OldRe[1]         ; Engine:e8|OldRe[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e8|OldRe[2]         ; Engine:e8|OldRe[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e8|OldRe[3]         ; Engine:e8|OldRe[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e8|OldRe[4]         ; Engine:e8|OldRe[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e8|OldRe[5]         ; Engine:e8|OldRe[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e8|OldRe[6]         ; Engine:e8|OldRe[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e8|OldRe[7]         ; Engine:e8|OldRe[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e8|OldRe[8]         ; Engine:e8|OldRe[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[0]         ; Engine:e7|OldIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[1]         ; Engine:e7|OldIm[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[2]         ; Engine:e7|OldIm[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[3]         ; Engine:e7|OldIm[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[4]         ; Engine:e7|OldIm[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[5]         ; Engine:e7|OldIm[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[6]         ; Engine:e7|OldIm[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[7]         ; Engine:e7|OldIm[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[8]         ; Engine:e7|OldIm[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[9]         ; Engine:e7|OldIm[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[10]        ; Engine:e7|OldIm[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[11]        ; Engine:e7|OldIm[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[12]        ; Engine:e7|OldIm[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[13]        ; Engine:e7|OldIm[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[14]        ; Engine:e7|OldIm[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[15]        ; Engine:e7|OldIm[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[16]        ; Engine:e7|OldIm[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldIm[17]        ; Engine:e7|OldIm[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e2|OldRe[0]         ; Engine:e2|OldRe[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e8|state.state_g    ; Engine:e8|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldRe[18]        ; Engine:e7|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e7|OldRe[19]        ; Engine:e7|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.403 ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC  ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.442 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.611 ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]  ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.879      ;
; 0.656 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.669 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.677 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.943      ;
; 0.681 ; VGA:vpg|VGA_Controller:u0|H_Cont[9]    ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.947      ;
; 0.683 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oVGA_H_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.948      ;
; 0.685 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.951      ;
; 0.751 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.338      ;
; 0.755 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.343      ;
; 0.756 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.345      ;
; 0.760 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.349      ;
; 0.768 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.357      ;
; 0.770 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.358      ;
; 0.771 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.356      ;
; 0.773 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.361      ;
; 0.774 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.359      ;
; 0.774 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.363      ;
; 0.778 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.361      ;
; 0.778 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.366      ;
; 0.780 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.365      ;
; 0.781 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.362      ;
; 0.782 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.371      ;
; 0.784 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.373      ;
; 0.784 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.362      ;
; 0.786 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.367      ;
; 0.787 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.368      ;
; 0.789 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.370      ;
; 0.793 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.382      ;
; 0.796 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.385      ;
; 0.796 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.379      ;
; 0.796 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.386      ;
; 0.797 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.380      ;
; 0.798 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.387      ;
; 0.798 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.388      ;
; 0.800 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.378      ;
; 0.803 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.388      ;
; 0.809 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.394      ;
; 0.812 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.397      ;
; 0.812 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.395      ;
; 0.815 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.403      ;
; 0.818 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.407      ;
; 0.821 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.406      ;
; 0.821 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.402      ;
; 0.821 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.413      ;
; 0.821 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.410      ;
; 0.828 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.409      ;
; 0.828 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.416      ;
; 0.830 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.408      ;
; 0.831 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.414      ;
; 0.832 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.413      ;
; 0.837 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.420      ;
; 0.837 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.411      ;
; 0.838 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.427      ;
; 0.848 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.111      ;
; 0.852 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.430      ;
; 0.852 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.442      ;
; 0.852 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.117      ;
; 0.856 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.445      ;
; 0.863 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.128      ;
; 0.865 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.443      ;
; 0.872 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[1]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.135      ;
; 0.877 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.456      ;
; 0.878 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.462      ;
; 0.881 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.471      ;
; 0.895 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a256~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.498      ;
; 0.902 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.167      ;
; 0.903 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.168      ;
; 0.960 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.225      ;
; 0.965 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.550      ;
; 0.974 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.985 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.252      ;
; 0.986 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.252      ;
; 0.988 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.566      ;
; 0.989 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------+
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[0]    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[10]   ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[11]   ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[12]   ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[13]   ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[14]   ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[15]   ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[1]    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[2]    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[3]    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[4]    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[5]    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[6]    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[7]    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[8]    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[9]    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|available        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[26] ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|state.000        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|state.state_b    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|state.state_e    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|state.state_f    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|state.state_g    ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|temp1[39]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|latched_word[55] ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|latched_word[56] ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|latched_word[57] ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|latched_word[58] ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[15]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[16]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[17]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[18]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[19]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[20]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[21]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[22]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[23]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[24]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[25]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[26]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[27]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[28]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e4|OldIm[29]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[15]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[18]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[19]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[20]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[21]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[22]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[23]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[24]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[25]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[26]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[27]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[28]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[29]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[30]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|OldRe[31]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp1[22]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp1[23]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp1[24]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp1[25]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp1[26]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp1[27]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp1[28]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp1[29]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp2[22]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp2[23]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp2[24]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp2[25]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp2[26]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp2[27]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e5|temp2[29]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewIm[18]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewIm[19]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewIm[20]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewIm[21]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewIm[22]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewIm[23]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewIm[24]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[13]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[14]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[15]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[16]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[18]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[19]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[20]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[21]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[22]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[23]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[24]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[25]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[26]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[27]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[28]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[29]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[30]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|NewRe[31]        ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|service_req      ;
; 5.133 ; 5.353        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e9|temp1[15]        ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.813  ; 9.813        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.813  ; 9.813        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.830  ; 9.830        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.185 ; 10.185       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.185 ; 10.185       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 18.146 ; 18.366       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[0]                  ;
; 18.146 ; 18.366       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[1]                  ;
; 18.146 ; 18.366       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[2]                  ;
; 18.146 ; 18.366       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[5]                  ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[1]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[8]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[9]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[0]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[1]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_H_SYNC                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[3]                  ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[6]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[7]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[8]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[9]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[2]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[3]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[4]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[5]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[6]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[7]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[8]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[9]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[2]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[3]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[4]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[5]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[6]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[7]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[8]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[9]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[2]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[3]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[4]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[5]                                                                                           ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[10]                                                                                             ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[11]                                                                                             ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[12]                                                                                             ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[13]                                                                                             ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[14]                                                                                             ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[15]                                                                                             ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[16]                                                                                             ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[17]                                                                                             ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[18]                                                                                             ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[1]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[2]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[7]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[8]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[9]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[2]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[3]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[6]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[4]                  ;
; 18.174 ; 18.409       ; 0.235          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0    ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a176~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a210~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a239~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a281~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a64~portb_address_reg0  ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ;
; 18.182 ; 18.417       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a226~portb_address_reg0 ;
; 18.182 ; 18.417       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a233~portb_address_reg0 ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 11.869 ; 12.680 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 11.869 ; 12.680 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -3.708 ; -4.050 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.708 ; -4.050 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 11.000 ; 10.791 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 11.000 ; 10.791 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 8.324  ; 8.187  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 6.193  ; 6.220  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 7.129  ; 6.987  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 7.306  ; 7.211  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 6.664  ; 6.567  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]    ; CLOCK_50   ; 6.972  ; 6.966  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]    ; CLOCK_50   ; 8.324  ; 8.187  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]    ; CLOCK_50   ; 6.882  ; 6.826  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]    ; CLOCK_50   ; 6.515  ; 6.422  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]    ; CLOCK_50   ; 6.972  ; 6.955  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]    ; CLOCK_50   ; 8.223  ; 8.019  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]   ; CLOCK_50   ; 6.357  ; 6.351  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]   ; CLOCK_50   ; 6.394  ; 6.483  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 12.537 ; 12.365 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 11.559 ; 11.426 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 11.519 ; 11.381 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 12.537 ; 12.365 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 11.600 ; 11.422 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 11.608 ; 11.428 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 11.151 ; 11.140 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 11.676 ; 11.507 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 12.062 ; 12.049 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 9.338  ; 9.104  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.809  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 13.382 ; 13.163 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 12.370 ; 12.347 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 12.610 ; 12.408 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 13.382 ; 13.163 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 12.255 ; 12.088 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 12.999 ; 12.792 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 12.992 ; 12.848 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 12.532 ; 12.436 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 12.798 ; 12.852 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.217  ; 5.157  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 12.724 ; 12.700 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 12.143 ; 11.990 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 10.381 ; 10.356 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 12.022 ; 11.905 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 12.040 ; 11.888 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 11.456 ; 11.407 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 11.217 ; 11.118 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 12.724 ; 12.700 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 11.367 ; 11.391 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 7.202  ; 7.000  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.660  ;        ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 9.212 ; 8.927 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 9.212 ; 8.927 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 5.504 ; 5.532 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 5.504 ; 5.532 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 6.400 ; 6.266 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 6.570 ; 6.480 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 5.954 ; 5.863 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]    ; CLOCK_50   ; 6.249 ; 6.246 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]    ; CLOCK_50   ; 7.547 ; 7.417 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]    ; CLOCK_50   ; 6.165 ; 6.113 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]    ; CLOCK_50   ; 5.812 ; 5.724 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]    ; CLOCK_50   ; 6.249 ; 6.234 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]    ; CLOCK_50   ; 7.510 ; 7.312 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]   ; CLOCK_50   ; 5.659 ; 5.654 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]   ; CLOCK_50   ; 5.696 ; 5.782 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 5.697 ; 5.663 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 6.090 ; 5.939 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 6.052 ; 5.897 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 7.028 ; 6.840 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 6.129 ; 5.936 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 6.137 ; 5.942 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 5.697 ; 5.663 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 6.200 ; 6.015 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 6.325 ; 6.275 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.848 ; 5.734 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 2.264 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 6.442 ; 6.295 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 6.620 ; 6.559 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 6.850 ; 6.618 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 7.592 ; 7.343 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 6.509 ; 6.310 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 6.897 ; 6.647 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 6.883 ; 6.690 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 6.442 ; 6.295 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 6.697 ; 6.695 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 4.564 ; 4.503 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 4.377 ; 4.298 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 6.069 ; 5.868 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.377 ; 4.298 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 5.951 ; 5.783 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 5.973 ; 5.775 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 5.407 ; 5.305 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 5.183 ; 5.035 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 6.630 ; 6.553 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 5.325 ; 5.294 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 6.472 ; 6.274 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.117 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                   ;
+-----------+-----------------+------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                     ; Note ;
+-----------+-----------------+------------------------------------------------+------+
; 45.18 MHz ; 45.18 MHz       ; u4|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 63.02 MHz ; 63.02 MHz       ; u2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; -5.000 ; -4941.150     ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 7.367  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.352 ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.135  ; 0.000         ;
; CLOCK_50                                       ; 9.791  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.143 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+--------+----------------------+----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -5.000 ; Engine:e0|OldRe[16]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.838     ;
; -4.992 ; Engine:e0|OldRe[17]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.830     ;
; -4.789 ; Engine:e0|OldRe[16]  ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.591     ;
; -4.781 ; Engine:e0|OldRe[17]  ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.583     ;
; -4.614 ; Engine:e0|OldRe[12]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.071     ; 15.411     ;
; -4.602 ; Engine:e2|OldRe[17]  ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.120     ; 15.350     ;
; -4.595 ; Engine:e0|OldRe[16]  ; Engine:e0|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.433     ;
; -4.588 ; Engine:e0|OldRe[16]  ; Engine:e0|NewRe[29]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.426     ;
; -4.587 ; Engine:e0|OldRe[17]  ; Engine:e0|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.425     ;
; -4.580 ; Engine:e0|OldRe[17]  ; Engine:e0|NewRe[29]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.418     ;
; -4.549 ; Engine:e0|OldIm[12]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.387     ;
; -4.548 ; Engine:e0|OldIm[13]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.386     ;
; -4.536 ; Engine:e4|OldRe[16]  ; Engine:e4|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.314     ;
; -4.534 ; Engine:e0|OldRe[16]  ; Engine:e0|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.336     ;
; -4.532 ; Engine:e4|OldRe[16]  ; Engine:e4|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.310     ;
; -4.530 ; Engine:e4|OldRe[10]  ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.317     ;
; -4.529 ; Engine:e2|OldIm[16]  ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.120     ; 15.277     ;
; -4.529 ; Engine:e0|OldRe[16]  ; Engine:e0|NewRe[13]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.331     ;
; -4.526 ; Engine:e0|OldRe[17]  ; Engine:e0|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.328     ;
; -4.524 ; Engine:e0|OldIm[14]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.362     ;
; -4.522 ; Engine:e0|OldRe[28]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.077     ; 15.313     ;
; -4.521 ; Engine:e0|OldRe[17]  ; Engine:e0|NewRe[13]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.323     ;
; -4.506 ; Engine:e0|OldRe[16]  ; Engine:e0|NewRe[30]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.344     ;
; -4.500 ; Engine:e0|OldRe[16]  ; Engine:e0|NewRe[26]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.338     ;
; -4.498 ; Engine:e0|OldRe[17]  ; Engine:e0|NewRe[30]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.336     ;
; -4.494 ; Engine:e2|OldIm[14]  ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.120     ; 15.242     ;
; -4.492 ; Engine:e0|OldRe[17]  ; Engine:e0|NewRe[26]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.330     ;
; -4.491 ; Engine:e0|OldRe[16]  ; Engine:e0|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.293     ;
; -4.483 ; Engine:e0|OldRe[17]  ; Engine:e0|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.285     ;
; -4.477 ; Engine:e4|OldRe[10]  ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.264     ;
; -4.476 ; Engine:e2|OldIm[17]  ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.120     ; 15.224     ;
; -4.469 ; Engine:e0|OldIm[17]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.307     ;
; -4.467 ; Engine:e2|OldIm[15]  ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.120     ; 15.215     ;
; -4.464 ; Engine:e4|OldRe[7]   ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.251     ;
; -4.460 ; Engine:e4|OldRe[16]  ; Engine:e4|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 15.259     ;
; -4.456 ; Engine:e2|OldRe[17]  ; Engine:e2|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.120     ; 15.204     ;
; -4.450 ; Engine:e4|OldRe[0]   ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.086     ; 15.232     ;
; -4.435 ; Engine:e2|OldRe[17]  ; Engine:e2|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.074     ; 15.229     ;
; -4.432 ; Engine:e0|OldRe[30]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.077     ; 15.223     ;
; -4.429 ; Engine:e0|OldRe[25]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.077     ; 15.220     ;
; -4.428 ; Engine:e0|OldRe[24]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.077     ; 15.219     ;
; -4.421 ; Engine:e4|OldRe[6]   ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.208     ;
; -4.417 ; Engine:e0|OldIm[21]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.029     ; 15.256     ;
; -4.411 ; Engine:e4|OldRe[7]   ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.198     ;
; -4.410 ; Engine:e4|OldRe[11]  ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.197     ;
; -4.410 ; Engine:e4|OldIm[18]  ; Engine:e4|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 15.223     ;
; -4.409 ; Engine:e4|OldRe[10]  ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.196     ;
; -4.408 ; Engine:e4|OldRe[9]   ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.195     ;
; -4.403 ; Engine:e0|OldRe[12]  ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 15.164     ;
; -4.397 ; Engine:e4|OldRe[0]   ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.086     ; 15.179     ;
; -4.384 ; Engine:e4|OldRe[10]  ; Engine:e4|NewIm[20]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.171     ;
; -4.375 ; Engine:e4|OldIm[30]  ; Engine:e4|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.072     ; 15.171     ;
; -4.374 ; Engine:e4|OldRe[13]  ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.161     ;
; -4.373 ; Engine:e0|OldIm[15]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.211     ;
; -4.369 ; Engine:e4|OldIm[18]  ; Engine:e4|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 15.182     ;
; -4.368 ; Engine:e4|OldRe[6]   ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.155     ;
; -4.367 ; Engine:e0|OldRe[31]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.077     ; 15.158     ;
; -4.364 ; Engine:e11|OldIm[8]  ; Engine:e11|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.004     ; 15.228     ;
; -4.363 ; Engine:e2|OldRe[16]  ; Engine:e2|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.120     ; 15.111     ;
; -4.361 ; Engine:e0|OldIm[12]  ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.163     ;
; -4.360 ; Engine:e0|OldIm[13]  ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.162     ;
; -4.357 ; Engine:e4|OldRe[11]  ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.144     ;
; -4.355 ; Engine:e4|OldRe[9]   ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.142     ;
; -4.354 ; Engine:e4|OldIm[23]  ; Engine:e4|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 15.167     ;
; -4.350 ; Engine:e0|OldRe[7]   ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.071     ; 15.147     ;
; -4.343 ; Engine:e4|OldRe[7]   ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.130     ;
; -4.336 ; Engine:e0|OldIm[16]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.174     ;
; -4.336 ; Engine:e0|OldIm[14]  ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.138     ;
; -4.334 ; Engine:e4|OldIm[30]  ; Engine:e4|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.072     ; 15.130     ;
; -4.331 ; Engine:e2|OldRe[17]  ; Engine:e2|NewRe[30]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.120     ; 15.079     ;
; -4.330 ; Engine:e4|OldRe[10]  ; Engine:e4|NewIm[19]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.117     ;
; -4.329 ; Engine:e4|OldRe[0]   ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.086     ; 15.111     ;
; -4.329 ; Engine:e0|OldRe[16]  ; Engine:e0|NewRe[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.167     ;
; -4.321 ; Engine:e4|OldRe[13]  ; Engine:e4|NewIm[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.108     ;
; -4.321 ; Engine:e0|OldRe[17]  ; Engine:e0|NewRe[23]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.159     ;
; -4.318 ; Engine:e4|OldRe[7]   ; Engine:e4|NewIm[20]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.105     ;
; -4.316 ; Engine:e0|OldIm[11]  ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.154     ;
; -4.313 ; Engine:e4|OldIm[23]  ; Engine:e4|NewRe[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 15.126     ;
; -4.311 ; Engine:e0|OldRe[28]  ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.113     ; 15.066     ;
; -4.309 ; Engine:e2|OldRe[17]  ; Engine:e2|NewRe[26]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.120     ; 15.057     ;
; -4.307 ; Engine:e4|OldRe[3]   ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.094     ;
; -4.304 ; Engine:e4|OldRe[0]   ; Engine:e4|NewIm[20]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.086     ; 15.086     ;
; -4.301 ; Engine:e4|OldRe[16]  ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.079     ;
; -4.300 ; Engine:e4|OldRe[6]   ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.087     ;
; -4.300 ; Engine:e0|OldRe[9]   ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.071     ; 15.097     ;
; -4.297 ; Engine:e4|OldRe[12]  ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.084     ;
; -4.297 ; Engine:e4|OldRe[17]  ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.082     ; 15.083     ;
; -4.296 ; Engine:e2|OldIm[16]  ; Engine:e2|NewRe[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.120     ; 15.044     ;
; -4.295 ; Engine:e4|OldRe[15]  ; Engine:e4|NewIm[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.082     ;
; -4.295 ; Engine:e4|OldIm[13]  ; Engine:e4|NewRe[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.045     ; 15.118     ;
; -4.293 ; Engine:e11|OldRe[17] ; Engine:e11|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.038     ; 15.123     ;
; -4.290 ; Engine:e0|OldRe[0]   ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.077     ; 15.081     ;
; -4.289 ; Engine:e4|OldRe[11]  ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.076     ;
; -4.288 ; Engine:e0|OldIm[7]   ; Engine:e0|NewRe[31]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.036     ; 15.120     ;
; -4.287 ; Engine:e4|OldRe[9]   ; Engine:e4|NewIm[21]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.074     ;
; -4.281 ; Engine:e0|OldIm[17]  ; Engine:e0|NewRe[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 15.083     ;
; -4.276 ; Engine:e0|OldRe[16]  ; Engine:e0|NewRe[27]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.030     ; 15.114     ;
; -4.275 ; Engine:e4|OldRe[6]   ; Engine:e4|NewIm[20]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.081     ; 15.062     ;
; -4.275 ; Engine:e7|OldIm[31]  ; Engine:e7|NewIm[28]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.109     ; 15.034     ;
; -4.275 ; Engine:e9|OldIm[5]   ; Engine:e9|NewRe[17]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 15.064     ;
+--------+----------------------+----------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.367 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a197~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.045     ; 11.051     ;
; 7.601 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a221~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.003     ; 10.859     ;
; 7.607 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a147~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.025     ; 10.831     ;
; 7.759 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a26~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.017     ; 10.687     ;
; 7.811 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a163~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.019     ; 10.633     ;
; 7.859 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a179~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.007     ; 10.597     ;
; 7.971 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a274~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.042     ; 10.450     ;
; 7.980 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a148~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.004      ; 10.487     ;
; 7.986 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 10.454     ;
; 8.022 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a231~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.008     ; 10.433     ;
; 8.038 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a294~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 10.402     ;
; 8.042 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a203~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.077     ; 10.344     ;
; 8.051 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.026     ; 10.386     ;
; 8.053 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a219~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.037     ; 10.373     ;
; 8.055 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a83~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.063     ; 10.345     ;
; 8.062 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.082     ; 10.319     ;
; 8.074 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a205~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.006     ; 10.383     ;
; 8.127 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a215~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.042     ; 10.294     ;
; 8.133 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a259~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.038     ; 10.292     ;
; 8.138 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a61~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.065     ; 10.260     ;
; 8.147 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a195~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.042     ; 10.274     ;
; 8.165 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a258~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.006     ; 10.292     ;
; 8.176 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a290~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.008      ; 10.295     ;
; 8.179 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a247~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.015     ; 10.269     ;
; 8.182 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a119~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.018     ; 10.263     ;
; 8.218 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.066     ; 10.179     ;
; 8.221 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a167~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.028     ; 10.214     ;
; 8.226 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.015      ; 10.252     ;
; 8.239 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a151~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.049     ; 10.175     ;
; 8.264 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a243~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 10.168     ;
; 8.265 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a199~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.045     ; 10.153     ;
; 8.281 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.029     ; 10.153     ;
; 8.304 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a281~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 10.128     ;
; 8.344 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a269~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.015      ; 10.134     ;
; 8.367 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a117~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.004      ; 10.100     ;
; 8.378 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a189~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.053     ; 10.032     ;
; 8.397 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a114~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.000      ; 10.066     ;
; 8.421 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a102~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.027     ; 10.015     ;
; 8.435 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a234~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.003      ; 10.031     ;
; 8.436 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a277~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.062     ; 9.965      ;
; 8.442 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a162~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.015      ; 10.036     ;
; 8.456 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a80~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 9.984      ;
; 8.464 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a6~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.024     ; 9.975      ;
; 8.471 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a293~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.061     ; 9.931      ;
; 8.476 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a251~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.037     ; 9.950      ;
; 8.505 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a87~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.053     ; 9.905      ;
; 8.511 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.040     ; 9.912      ;
; 8.527 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a31~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.076     ; 9.860      ;
; 8.533 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a37~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.077     ; 9.853      ;
; 8.555 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a1~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.067     ; 9.841      ;
; 8.575 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a146~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.025     ; 9.863      ;
; 8.589 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a131~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.077     ; 9.797      ;
; 8.610 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a154~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.014     ; 9.839      ;
; 8.626 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a45~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.050     ; 9.787      ;
; 8.627 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a133~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.060     ; 9.776      ;
; 8.633 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a273~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.075     ; 9.755      ;
; 8.635 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a140~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 9.812      ;
; 8.641 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a93~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.058     ; 9.764      ;
; 8.660 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a107~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.009     ; 9.794      ;
; 8.660 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a111~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.008     ; 9.795      ;
; 8.668 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a292~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.006      ; 9.801      ;
; 8.671 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.027     ; 9.765      ;
; 8.687 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a227~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.047      ; 9.823      ;
; 8.688 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a138~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.021      ; 9.796      ;
; 8.710 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a155~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.034     ; 9.719      ;
; 8.716 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a63~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.006     ; 9.741      ;
; 8.736 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a261~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.054     ; 9.673      ;
; 8.743 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a226~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 9.704      ;
; 8.749 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a222~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.014      ; 9.728      ;
; 8.769 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a194~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.003      ; 9.697      ;
; 8.773 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a110~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.019     ; 9.671      ;
; 8.788 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a157~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.062     ; 9.613      ;
; 8.799 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a103~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.054     ; 9.610      ;
; 8.804 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a109~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.001     ; 9.658      ;
; 8.807 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a223~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.025     ; 9.631      ;
; 8.811 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.040     ; 9.612      ;
; 8.815 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a213~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.064     ; 9.584      ;
; 8.846 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a187~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.020     ; 9.597      ;
; 8.849 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a135~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.042     ; 9.572      ;
; 8.854 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a287~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.028     ; 9.581      ;
; 8.855 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.042     ; 9.566      ;
; 8.856 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a207~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.074     ; 9.533      ;
; 8.870 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a302~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.077     ; 9.516      ;
; 8.884 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a82~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.031      ; 9.610      ;
; 8.892 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a220~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.053     ; 9.518      ;
; 8.893 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a10~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.015     ; 9.555      ;
; 8.902 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a92~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.019     ; 9.542      ;
; 8.910 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a257~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.071     ; 9.482      ;
; 8.929 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a214~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.049     ; 9.485      ;
; 8.930 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a85~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.011     ; 9.522      ;
; 8.938 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a101~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 9.494      ;
; 8.944 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a239~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.005     ; 9.514      ;
; 8.949 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a156~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.064     ; 9.450      ;
; 8.951 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a5~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.066     ; 9.446      ;
; 8.958 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a196~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.022     ; 9.483      ;
; 8.960 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a108~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.029      ; 9.532      ;
; 8.960 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a235~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.012     ; 9.491      ;
; 8.963 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a206~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.063     ; 9.437      ;
; 8.964 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a132~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.071     ; 9.428      ;
; 8.970 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a106~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.005      ; 9.498      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.352 ; Engine:e7|OldIm[15]        ; Engine:e7|OldIm[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Engine:e7|OldIm[17]        ; Engine:e7|OldIm[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Engine:e7|NewIm[0]         ; Engine:e7|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; Engine:e10|state.state_g   ; Engine:e10|state.state_g   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e6|state.state_g    ; Engine:e6|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e2|state.state_g    ; Engine:e2|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e10|service_req     ; Engine:e10|service_req     ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e10|NewIm[0]        ; Engine:e10|NewIm[0]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e6|NewIm[0]         ; Engine:e6|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[9]   ; Engine2VGA:u3|req_ack[9]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[11]  ; Engine2VGA:u3|req_ack[11]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[8]   ; Engine2VGA:u3|req_ack[8]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[10]  ; Engine2VGA:u3|req_ack[10]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[4]   ; Engine2VGA:u3|req_ack[4]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[5]   ; Engine2VGA:u3|req_ack[5]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|state.state_g    ; Engine:e7|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[7]   ; Engine2VGA:u3|req_ack[7]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[6]   ; Engine2VGA:u3|req_ack[6]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|service_req      ; Engine:e7|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|write_iWR_en ; Engine2VGA:u3|write_iWR_en ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e9|state.state_g    ; Engine:e9|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[18]        ; Engine:e7|OldIm[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[19]        ; Engine:e7|OldIm[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[20]        ; Engine:e7|OldIm[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[21]        ; Engine:e7|OldIm[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[22]        ; Engine:e7|OldIm[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[23]        ; Engine:e7|OldIm[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[24]        ; Engine:e7|OldIm[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[25]        ; Engine:e7|OldIm[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[26]        ; Engine:e7|OldIm[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[27]        ; Engine:e7|OldIm[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[28]        ; Engine:e7|OldIm[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[29]        ; Engine:e7|OldIm[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[30]        ; Engine:e7|OldIm[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[31]        ; Engine:e7|OldIm[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[0]         ; Engine:e7|OldIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[1]         ; Engine:e7|OldIm[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[2]         ; Engine:e7|OldIm[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[3]         ; Engine:e7|OldIm[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[4]         ; Engine:e7|OldIm[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[5]         ; Engine:e7|OldIm[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[6]         ; Engine:e7|OldIm[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[7]         ; Engine:e7|OldIm[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[8]         ; Engine:e7|OldIm[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[9]         ; Engine:e7|OldIm[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[10]        ; Engine:e7|OldIm[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[11]        ; Engine:e7|OldIm[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[12]        ; Engine:e7|OldIm[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[13]        ; Engine:e7|OldIm[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[14]        ; Engine:e7|OldIm[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldIm[16]        ; Engine:e7|OldIm[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e8|state.state_g    ; Engine:e8|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[18]        ; Engine:e7|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[19]        ; Engine:e7|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[20]        ; Engine:e7|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[21]        ; Engine:e7|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[22]        ; Engine:e7|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[23]        ; Engine:e7|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[24]        ; Engine:e7|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[25]        ; Engine:e7|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[26]        ; Engine:e7|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[27]        ; Engine:e7|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[28]        ; Engine:e7|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[29]        ; Engine:e7|OldRe[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[30]        ; Engine:e7|OldRe[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[31]        ; Engine:e7|OldRe[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|NewIm[0]        ; Engine:e11|NewIm[0]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[1]        ; Engine:e11|OldRe[1]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[2]        ; Engine:e11|OldRe[2]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[3]        ; Engine:e11|OldRe[3]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[4]        ; Engine:e11|OldRe[4]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[5]        ; Engine:e11|OldRe[5]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[6]        ; Engine:e11|OldRe[6]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[7]        ; Engine:e11|OldRe[7]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[8]        ; Engine:e11|OldRe[8]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[9]        ; Engine:e11|OldRe[9]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[10]       ; Engine:e11|OldRe[10]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[11]       ; Engine:e11|OldRe[11]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[12]       ; Engine:e11|OldRe[12]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[13]       ; Engine:e11|OldRe[13]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[14]       ; Engine:e11|OldRe[14]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e11|OldRe[15]       ; Engine:e11|OldRe[15]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[0]         ; Engine:e7|OldRe[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[1]         ; Engine:e7|OldRe[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[2]         ; Engine:e7|OldRe[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[3]         ; Engine:e7|OldRe[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[4]         ; Engine:e7|OldRe[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[5]         ; Engine:e7|OldRe[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[6]         ; Engine:e7|OldRe[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[7]         ; Engine:e7|OldRe[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[8]         ; Engine:e7|OldRe[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[9]         ; Engine:e7|OldRe[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[10]        ; Engine:e7|OldRe[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[11]        ; Engine:e7|OldRe[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[12]        ; Engine:e7|OldRe[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[13]        ; Engine:e7|OldRe[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[14]        ; Engine:e7|OldRe[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[15]        ; Engine:e7|OldRe[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[16]        ; Engine:e7|OldRe[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e7|OldRe[17]        ; Engine:e7|OldRe[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.354 ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC  ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.400 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.565 ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]  ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.809      ;
; 0.600 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.619 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.620 ; VGA:vpg|VGA_Controller:u0|H_Cont[9]    ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.624 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.626 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.639 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oVGA_H_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.881      ;
; 0.721 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 1.242      ;
; 0.734 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.256      ;
; 0.736 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.258      ;
; 0.744 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.266      ;
; 0.749 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.271      ;
; 0.750 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.273      ;
; 0.750 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.272      ;
; 0.750 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.272      ;
; 0.751 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.270      ;
; 0.752 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.271      ;
; 0.755 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.274      ;
; 0.755 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.270      ;
; 0.755 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.277      ;
; 0.759 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.282      ;
; 0.760 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 1.273      ;
; 0.762 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.285      ;
; 0.762 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.273      ;
; 0.763 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 1.276      ;
; 0.767 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 1.280      ;
; 0.767 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 1.280      ;
; 0.770 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.293      ;
; 0.770 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.293      ;
; 0.771 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.286      ;
; 0.771 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.294      ;
; 0.774 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.289      ;
; 0.775 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.298      ;
; 0.776 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.299      ;
; 0.777 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.296      ;
; 0.781 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.292      ;
; 0.782 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.301      ;
; 0.786 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.305      ;
; 0.788 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.310      ;
; 0.789 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.031      ;
; 0.791 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.313      ;
; 0.792 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[1]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.033      ;
; 0.792 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.033      ;
; 0.793 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.308      ;
; 0.795 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.317      ;
; 0.796 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.315      ;
; 0.798 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.326      ; 1.325      ;
; 0.798 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.040      ;
; 0.799 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.321      ;
; 0.800 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 1.313      ;
; 0.805 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 1.318      ;
; 0.806 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.317      ;
; 0.806 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 1.319      ;
; 0.807 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.317      ;
; 0.808 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.323      ;
; 0.815 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.330      ;
; 0.816 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.338      ;
; 0.823 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.334      ;
; 0.824 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.347      ;
; 0.825 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a256~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.362      ;
; 0.829 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.352      ;
; 0.837 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.079      ;
; 0.839 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.350      ;
; 0.840 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.082      ;
; 0.841 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.353      ;
; 0.843 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.361      ;
; 0.849 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.372      ;
; 0.886 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.405      ;
; 0.886 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.893 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------+
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[0]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[10]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[11]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[12]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[17]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[1]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[2]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[3]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[4]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[5]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[6]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[7]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[8]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[9]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[10]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[11]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[12]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[13]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[14]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[15]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[1]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[2]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[3]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[4]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[5]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[6]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[7]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[8]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[9]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[0]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[10]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[11]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[12]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[13]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[14]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[1]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[2]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[3]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[4]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[5]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[6]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[7]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[8]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[9]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[0]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[10]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[11]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[12]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[13]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[1]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[2]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[39]         ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[3]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[4]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[5]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[6]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[7]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[8]          ;
; 5.135 ; 5.353        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp2[9]          ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[18]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[19]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[1]          ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[20]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[21]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[22]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[23]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[24]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[25]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[26]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[27]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[28]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[29]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[2]          ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[30]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[31]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[3]          ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[4]          ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[5]          ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[6]          ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[7]          ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[13]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[14]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[15]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[16]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|temp1[29]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|temp1[37]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|temp1[38]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|temp2[38]         ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[10] ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[11] ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[13] ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[14] ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[15] ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[16] ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[17] ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[18] ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[19] ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[1]  ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[20] ;
; 5.136 ; 5.354        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e10|latched_word[23] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.791  ; 9.791        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.791  ; 9.791        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.208 ; 10.208       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.208 ; 10.208       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[10]                                                                                             ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[11]                                                                                             ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[12]                                                                                             ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[13]                                                                                             ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[14]                                                                                             ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[15]                                                                                             ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[16]                                                                                             ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[17]                                                                                             ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[18]                                                                                             ;
; 18.143 ; 18.361       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[2]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[3]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[4]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[5]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[6]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[7]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[8]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[9]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[2]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[3]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[4]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[5]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[1]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[2]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[7]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[8]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[9]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[2]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[3]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[6]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[6]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[7]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[8]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[9]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[2]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[3]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[4]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[5]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[6]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[7]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[8]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[9]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]                                                                                              ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[1]                                                                                              ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]                                                                                              ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[0]                                                                                              ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[0]                  ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[1]                  ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[2]                  ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[3]                  ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[5]                  ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[8]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[9]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[1]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_H_SYNC                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[4]                  ;
; 18.176 ; 18.409       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0    ;
; 18.193 ; 18.426       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a101~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a139~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a149~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a158~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a193~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 10.741 ; 11.376 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 10.741 ; 11.376 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -3.265 ; -3.503 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.265 ; -3.503 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 10.091 ; 9.796  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 10.091 ; 9.796  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 7.498  ; 7.518  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 5.583  ; 5.692  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 6.432  ; 6.409  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 6.583  ; 6.619  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 6.022  ; 6.018  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]    ; CLOCK_50   ; 6.295  ; 6.400  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]    ; CLOCK_50   ; 7.498  ; 7.518  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]    ; CLOCK_50   ; 6.209  ; 6.255  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]    ; CLOCK_50   ; 5.894  ; 5.863  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]    ; CLOCK_50   ; 6.282  ; 6.378  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]    ; CLOCK_50   ; 7.350  ; 7.284  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]   ; CLOCK_50   ; 5.738  ; 5.809  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]   ; CLOCK_50   ; 5.760  ; 5.928  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 11.612 ; 11.232 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 10.677 ; 10.394 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 10.637 ; 10.359 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 11.612 ; 11.232 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 10.721 ; 10.391 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 10.723 ; 10.395 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 10.287 ; 10.113 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 10.819 ; 10.434 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 11.136 ; 10.931 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 8.736  ; 8.251  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.621  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 12.425 ; 11.940 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 11.469 ; 11.187 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 11.668 ; 11.264 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 12.425 ; 11.940 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 11.350 ; 10.964 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 12.073 ; 11.614 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 12.051 ; 11.672 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 11.609 ; 11.289 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 11.845 ; 11.659 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 4.862  ; 4.714  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 11.806 ; 11.513 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 11.239 ; 10.900 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 9.594  ; 9.415  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 11.121 ; 10.831 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 11.152 ; 10.804 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 10.617 ; 10.346 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 10.358 ; 10.099 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 11.806 ; 11.513 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 10.516 ; 10.340 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 6.715  ; 6.379  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.469  ;        ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 8.464 ; 8.079 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 8.464 ; 8.079 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 4.955 ; 5.061 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 4.955 ; 5.061 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 5.769 ; 5.748 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 5.914 ; 5.949 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 5.375 ; 5.372 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]    ; CLOCK_50   ; 5.637 ; 5.740 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]    ; CLOCK_50   ; 6.792 ; 6.812 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]    ; CLOCK_50   ; 5.556 ; 5.601 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]    ; CLOCK_50   ; 5.253 ; 5.224 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]    ; CLOCK_50   ; 5.624 ; 5.717 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]    ; CLOCK_50   ; 6.700 ; 6.636 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]   ; CLOCK_50   ; 5.102 ; 5.171 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]   ; CLOCK_50   ; 5.124 ; 5.286 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 5.294 ; 5.158 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 5.669 ; 5.429 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 5.632 ; 5.396 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 6.566 ; 6.233 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 5.712 ; 5.426 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 5.714 ; 5.430 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 5.294 ; 5.158 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 5.803 ; 5.465 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 5.881 ; 5.708 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.477 ; 5.222 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 2.120 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 6.005 ; 5.725 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 6.199 ; 5.951 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 6.391 ; 6.026 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 7.119 ; 6.676 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 6.085 ; 5.738 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 6.459 ; 6.048 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 6.430 ; 6.092 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 6.005 ; 5.725 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 6.232 ; 6.081 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 4.262 ; 4.116 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 4.071 ; 3.926 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 5.651 ; 5.353 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.071 ; 3.926 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 5.535 ; 5.284 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 5.571 ; 5.266 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 5.051 ; 4.818 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 4.809 ; 4.588 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 6.197 ; 5.945 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 4.957 ; 4.817 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 6.042 ; 5.715 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.970 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 1.515  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 12.302 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.192  ; 0.000         ;
; CLOCK_50                                       ; 9.400  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.185 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+-------+-----------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.515 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[51]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.827      ;
; 1.515 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[32]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.827      ;
; 1.515 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[33]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.827      ;
; 1.515 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[34]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.827      ;
; 1.515 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[35]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.827      ;
; 1.515 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[36]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.827      ;
; 1.515 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[37]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.827      ;
; 1.562 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[51]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.780      ;
; 1.562 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[32]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.780      ;
; 1.562 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[33]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.780      ;
; 1.562 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[34]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.780      ;
; 1.562 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[35]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.780      ;
; 1.562 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[36]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.780      ;
; 1.562 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[37]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.080     ; 3.780      ;
; 1.576 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[50]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.759      ;
; 1.576 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[52]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.759      ;
; 1.576 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[53]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.759      ;
; 1.576 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[54]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.759      ;
; 1.576 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[55]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.759      ;
; 1.576 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[56]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.759      ;
; 1.591 ; Coor_gen:u1|cengine_addr[1] ; Engine:e2|latched_word[1]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.076     ; 3.755      ;
; 1.609 ; Coor_gen:u1|cengine_addr[0] ; Engine:e4|latched_word[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.117     ; 3.696      ;
; 1.623 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[50]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.712      ;
; 1.623 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[52]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.712      ;
; 1.623 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[53]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.712      ;
; 1.623 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[54]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.712      ;
; 1.623 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[55]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.712      ;
; 1.623 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[56]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.087     ; 3.712      ;
; 1.656 ; Coor_gen:u1|cengine_addr[3] ; Engine:e4|latched_word[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.117     ; 3.649      ;
; 1.659 ; Coor_gen:u1|cengine_addr[1] ; Engine:e7|latched_word[13]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.062     ; 3.701      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[18]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[22]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[17]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[13]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[3]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[4]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[6]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[7]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[8]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[9]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[10]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[11]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.661 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[12]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.684      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[18]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[22]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[17]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[13]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[3]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[4]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[6]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[7]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[8]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[9]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[10]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[11]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.664 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[12]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.681      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[18]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[22]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[17]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[16]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[14]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[13]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[3]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[4]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[6]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[7]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[8]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[9]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[10]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[11]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.675 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[12]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.077     ; 3.670      ;
; 1.685 ; Coor_gen:u1|cengine_addr[1] ; Engine:e2|latched_word[20]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.092     ; 3.645      ;
; 1.685 ; Coor_gen:u1|cengine_addr[1] ; Engine:e2|latched_word[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.092     ; 3.645      ;
; 1.685 ; Coor_gen:u1|cengine_addr[1] ; Engine:e2|latched_word[25]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.092     ; 3.645      ;
; 1.685 ; Coor_gen:u1|cengine_addr[1] ; Engine:e2|latched_word[15]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.092     ; 3.645      ;
; 1.703 ; Coor_gen:u1|cengine_addr[2] ; Engine:e10|latched_word[9]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.081     ; 3.638      ;
; 1.705 ; Coor_gen:u1|cengine_addr[2] ; Engine:e10|latched_word[2]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.098     ; 3.619      ;
; 1.705 ; Coor_gen:u1|cengine_addr[2] ; Engine:e10|latched_word[6]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.098     ; 3.619      ;
; 1.705 ; Coor_gen:u1|cengine_addr[2] ; Engine:e10|latched_word[8]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.098     ; 3.619      ;
; 1.705 ; Coor_gen:u1|cengine_addr[2] ; Engine:e10|latched_word[12] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.098     ; 3.619      ;
; 1.724 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.043     ; 3.655      ;
; 1.724 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[71]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.043     ; 3.655      ;
; 1.727 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.043     ; 3.652      ;
; 1.727 ; Coor_gen:u1|cengine_addr[0] ; Engine:e9|latched_word[71]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.043     ; 3.652      ;
; 1.737 ; Coor_gen:u1|cengine_addr[1] ; Engine:e6|latched_word[7]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.056     ; 3.629      ;
; 1.738 ; Coor_gen:u1|cengine_addr[3] ; Engine:e10|latched_word[9]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.081     ; 3.603      ;
; 1.738 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[24]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.043     ; 3.641      ;
; 1.738 ; Coor_gen:u1|cengine_addr[3] ; Engine:e9|latched_word[71]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.043     ; 3.641      ;
; 1.740 ; Coor_gen:u1|cengine_addr[3] ; Engine:e10|latched_word[2]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.098     ; 3.584      ;
; 1.740 ; Coor_gen:u1|cengine_addr[3] ; Engine:e10|latched_word[6]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.098     ; 3.584      ;
; 1.740 ; Coor_gen:u1|cengine_addr[3] ; Engine:e10|latched_word[8]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.098     ; 3.584      ;
; 1.740 ; Coor_gen:u1|cengine_addr[3] ; Engine:e10|latched_word[12] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.098     ; 3.584      ;
; 1.777 ; Coor_gen:u1|cengine_addr[2] ; Engine:e9|latched_word[25]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.435        ; -0.042     ; 3.603      ;
+-------+-----------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 12.302 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a147~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.015      ; 6.155      ;
; 12.367 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a197~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.002      ; 6.077      ;
; 12.464 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a163~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.017      ; 5.995      ;
; 12.514 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a179~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.040      ; 5.968      ;
; 12.523 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a221~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.027      ; 5.946      ;
; 12.528 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a83~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.024     ; 5.890      ;
; 12.565 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a203~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.032     ; 5.845      ;
; 12.570 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a219~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.009      ; 5.881      ;
; 12.576 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a26~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.025      ; 5.891      ;
; 12.582 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.018      ; 5.878      ;
; 12.589 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.010      ; 5.863      ;
; 12.627 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a195~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.005      ; 5.820      ;
; 12.674 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a148~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.042      ; 5.810      ;
; 12.718 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a259~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.003     ; 5.721      ;
; 12.734 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a243~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.016      ; 5.724      ;
; 12.746 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.020     ; 5.676      ;
; 12.763 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a294~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.024      ; 5.703      ;
; 12.766 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.015      ; 5.691      ;
; 12.773 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a231~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.031      ; 5.700      ;
; 12.795 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a274~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.009     ; 5.638      ;
; 12.800 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a61~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.020     ; 5.622      ;
; 12.809 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a215~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.002      ; 5.635      ;
; 12.824 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.051      ; 5.669      ;
; 12.832 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a199~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.001      ; 5.611      ;
; 12.836 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.035     ; 5.571      ;
; 12.838 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a251~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.002     ; 5.602      ;
; 12.842 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a247~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.030      ; 5.630      ;
; 12.843 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a80~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.024      ; 5.623      ;
; 12.850 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a205~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.030      ; 5.622      ;
; 12.895 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a290~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.045      ; 5.592      ;
; 12.899 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a119~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.013      ; 5.556      ;
; 12.911 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a151~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.008     ; 5.523      ;
; 12.912 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.005      ; 5.535      ;
; 12.916 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a258~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.037      ; 5.563      ;
; 12.925 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a189~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.012     ; 5.505      ;
; 12.927 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a167~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.016      ; 5.531      ;
; 12.940 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a114~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.032      ; 5.534      ;
; 12.949 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a155~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.006      ; 5.499      ;
; 12.956 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a269~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.046      ; 5.532      ;
; 12.979 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a87~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.007     ; 5.456      ;
; 12.980 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a227~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.079      ; 5.541      ;
; 12.994 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a131~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.032     ; 5.416      ;
; 12.999 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a293~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.021     ; 5.422      ;
; 13.021 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a37~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.032     ; 5.389      ;
; 13.023 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a277~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.015     ; 5.404      ;
; 13.031 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a117~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.037      ; 5.448      ;
; 13.037 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a140~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.030      ; 5.435      ;
; 13.040 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a107~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.026      ; 5.428      ;
; 13.041 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a31~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 5.370      ;
; 13.052 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a234~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.049      ; 5.439      ;
; 13.058 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a281~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.016      ; 5.400      ;
; 13.064 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a102~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.020      ; 5.398      ;
; 13.077 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a45~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.003     ; 5.362      ;
; 13.086 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a6~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.011      ; 5.367      ;
; 13.086 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a157~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 5.333      ;
; 13.087 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a103~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.010     ; 5.345      ;
; 13.091 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a222~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.047      ; 5.398      ;
; 13.098 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a111~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.027      ; 5.371      ;
; 13.103 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a63~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.037      ; 5.376      ;
; 13.106 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.017      ; 5.353      ;
; 13.117 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a138~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.058      ; 5.383      ;
; 13.130 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a162~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.051      ; 5.363      ;
; 13.141 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a146~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.006      ; 5.307      ;
; 13.141 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a93~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.013     ; 5.288      ;
; 13.142 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a275~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.024     ; 5.276      ;
; 13.156 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a292~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.051      ; 5.337      ;
; 13.164 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a216~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.021     ; 5.257      ;
; 13.168 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a273~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 5.243      ;
; 13.168 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a226~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.025      ; 5.299      ;
; 13.169 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a235~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.034      ; 5.307      ;
; 13.170 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a187~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.016      ; 5.288      ;
; 13.175 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a261~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.007     ; 5.260      ;
; 13.175 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a1~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.017     ; 5.250      ;
; 13.179 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a110~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.017      ; 5.280      ;
; 13.182 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a109~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.033      ; 5.293      ;
; 13.195 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a223~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.021      ; 5.268      ;
; 13.205 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a287~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.008      ; 5.245      ;
; 13.210 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a154~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.033      ; 5.265      ;
; 13.210 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a207~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.030     ; 5.202      ;
; 13.210 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a133~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.013     ; 5.219      ;
; 13.212 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a194~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.039      ; 5.269      ;
; 13.217 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a82~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.064      ; 5.289      ;
; 13.222 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a135~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.008     ; 5.212      ;
; 13.222 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a92~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.027      ; 5.247      ;
; 13.232 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a220~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.011     ; 5.199      ;
; 13.241 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a250~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.022      ; 5.223      ;
; 13.248 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a106~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.040      ; 5.234      ;
; 13.257 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a132~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.028     ; 5.157      ;
; 13.259 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.007     ; 5.176      ;
; 13.260 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a10~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.030      ; 5.212      ;
; 13.263 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.001      ; 5.180      ;
; 13.268 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a200~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.017     ; 5.157      ;
; 13.280 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a196~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.020      ; 5.182      ;
; 13.281 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a254~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.020     ; 5.141      ;
; 13.282 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a239~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.041      ; 5.201      ;
; 13.283 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a5~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.015     ; 5.144      ;
; 13.286 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a214~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.003     ; 5.153      ;
; 13.290 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.026      ; 5.178      ;
; 13.294 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a91~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.003     ; 5.145      ;
; 13.296 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a271~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.021      ; 5.167      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.180 ; Engine:e6|state.state_g    ; Engine:e6|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e7|state.state_g    ; Engine:e7|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e9|state.state_g    ; Engine:e9|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e7|OldIm[15]        ; Engine:e7|OldIm[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e7|OldIm[17]        ; Engine:e7|OldIm[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e7|NewIm[0]         ; Engine:e7|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Engine:e10|state.state_g   ; Engine:e10|state.state_g   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e2|state.state_g    ; Engine:e2|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e10|service_req     ; Engine:e10|service_req     ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e10|NewIm[0]        ; Engine:e10|NewIm[0]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[0]         ; Engine:e6|OldIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[1]         ; Engine:e6|OldIm[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[2]         ; Engine:e6|OldIm[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[3]         ; Engine:e6|OldIm[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[4]         ; Engine:e6|OldIm[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[5]         ; Engine:e6|OldIm[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[6]         ; Engine:e6|OldIm[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[7]         ; Engine:e6|OldIm[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[8]         ; Engine:e6|OldIm[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[9]         ; Engine:e6|OldIm[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[10]        ; Engine:e6|OldIm[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[11]        ; Engine:e6|OldIm[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[12]        ; Engine:e6|OldIm[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[13]        ; Engine:e6|OldIm[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|OldIm[14]        ; Engine:e6|OldIm[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e6|NewIm[0]         ; Engine:e6|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[9]   ; Engine2VGA:u3|req_ack[9]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[11]  ; Engine2VGA:u3|req_ack[11]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[8]   ; Engine2VGA:u3|req_ack[8]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[10]  ; Engine2VGA:u3|req_ack[10]  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e4|state.state_g    ; Engine:e4|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[4]   ; Engine2VGA:u3|req_ack[4]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[5]   ; Engine2VGA:u3|req_ack[5]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[7]   ; Engine2VGA:u3|req_ack[7]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[6]   ; Engine2VGA:u3|req_ack[6]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[2]   ; Engine2VGA:u3|req_ack[2]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[3]   ; Engine2VGA:u3|req_ack[3]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[0]   ; Engine2VGA:u3|req_ack[0]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[1]   ; Engine2VGA:u3|req_ack[1]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|service_req      ; Engine:e7|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[18]        ; Engine:e5|OldIm[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[19]        ; Engine:e5|OldIm[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[20]        ; Engine:e5|OldIm[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[21]        ; Engine:e5|OldIm[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[22]        ; Engine:e5|OldIm[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[23]        ; Engine:e5|OldIm[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[24]        ; Engine:e5|OldIm[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[25]        ; Engine:e5|OldIm[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[26]        ; Engine:e5|OldIm[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[27]        ; Engine:e5|OldIm[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[28]        ; Engine:e5|OldIm[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[29]        ; Engine:e5|OldIm[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e4|NewIm[0]         ; Engine:e4|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[15]        ; Engine:e5|OldIm[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[16]        ; Engine:e5|OldIm[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|OldIm[17]        ; Engine:e5|OldIm[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|write_iWR_en ; Engine2VGA:u3|write_iWR_en ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[18]        ; Engine:e7|OldIm[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[19]        ; Engine:e7|OldIm[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[20]        ; Engine:e7|OldIm[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[21]        ; Engine:e7|OldIm[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[22]        ; Engine:e7|OldIm[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[23]        ; Engine:e7|OldIm[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[24]        ; Engine:e7|OldIm[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[25]        ; Engine:e7|OldIm[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[26]        ; Engine:e7|OldIm[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[27]        ; Engine:e7|OldIm[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[28]        ; Engine:e7|OldIm[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[29]        ; Engine:e7|OldIm[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[30]        ; Engine:e7|OldIm[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[31]        ; Engine:e7|OldIm[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[0]         ; Engine:e7|OldIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[1]         ; Engine:e7|OldIm[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[2]         ; Engine:e7|OldIm[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[3]         ; Engine:e7|OldIm[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[4]         ; Engine:e7|OldIm[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[5]         ; Engine:e7|OldIm[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[6]         ; Engine:e7|OldIm[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[7]         ; Engine:e7|OldIm[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[8]         ; Engine:e7|OldIm[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[9]         ; Engine:e7|OldIm[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[10]        ; Engine:e7|OldIm[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[11]        ; Engine:e7|OldIm[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[12]        ; Engine:e7|OldIm[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[13]        ; Engine:e7|OldIm[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[14]        ; Engine:e7|OldIm[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e7|OldIm[16]        ; Engine:e7|OldIm[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e8|state.state_g    ; Engine:e8|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|state.state_g    ; Engine:e3|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e4|service_req      ; Engine:e4|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e5|service_req      ; Engine:e5|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|service_req      ; Engine:e3|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e11|OldRe[18]       ; Engine:e11|OldRe[18]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e11|OldRe[19]       ; Engine:e11|OldRe[19]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e11|OldRe[20]       ; Engine:e11|OldRe[20]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e11|OldRe[21]       ; Engine:e11|OldRe[21]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e11|OldRe[22]       ; Engine:e11|OldRe[22]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e11|OldRe[23]       ; Engine:e11|OldRe[23]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e11|OldRe[24]       ; Engine:e11|OldRe[24]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e11|OldRe[25]       ; Engine:e11|OldRe[25]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.182 ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC  ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.200 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.271 ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]  ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.398      ;
; 0.294 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.421      ;
; 0.300 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oVGA_H_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.310 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.435      ;
; 0.312 ; VGA:vpg|VGA_Controller:u0|H_Cont[9]    ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.437      ;
; 0.313 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.438      ;
; 0.341 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.624      ;
; 0.350 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.635      ;
; 0.351 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.636      ;
; 0.354 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.639      ;
; 0.357 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.639      ;
; 0.358 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.643      ;
; 0.359 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.644      ;
; 0.361 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.640      ;
; 0.364 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.646      ;
; 0.365 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.651      ;
; 0.368 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.654      ;
; 0.368 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.650      ;
; 0.368 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.650      ;
; 0.368 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.653      ;
; 0.369 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.646      ;
; 0.371 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.650      ;
; 0.371 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.648      ;
; 0.371 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.656      ;
; 0.373 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.659      ;
; 0.373 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.652      ;
; 0.373 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.659      ;
; 0.375 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.649      ;
; 0.377 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.662      ;
; 0.378 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.664      ;
; 0.379 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.664      ;
; 0.380 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.666      ;
; 0.380 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.665      ;
; 0.381 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.663      ;
; 0.384 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.669      ;
; 0.385 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.667      ;
; 0.385 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.662      ;
; 0.385 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.509      ;
; 0.386 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.663      ;
; 0.388 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.674      ;
; 0.388 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.510      ;
; 0.389 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.675      ;
; 0.390 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.679      ;
; 0.391 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.673      ;
; 0.391 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[1]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.513      ;
; 0.392 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.516      ;
; 0.393 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.672      ;
; 0.393 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.670      ;
; 0.396 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.670      ;
; 0.401 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.680      ;
; 0.401 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.675      ;
; 0.401 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.686      ;
; 0.402 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.681      ;
; 0.403 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.689      ;
; 0.405 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.691      ;
; 0.405 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.682      ;
; 0.406 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a256~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 0.707      ;
; 0.406 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.683      ;
; 0.407 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.531      ;
; 0.409 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.683      ;
; 0.409 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.533      ;
; 0.410 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 0.680      ;
; 0.412 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.693      ;
; 0.418 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.692      ;
; 0.422 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.708      ;
; 0.431 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 0.706      ;
; 0.436 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.718      ;
; 0.441 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.565      ;
; 0.449 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.459 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.585      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 5.192 ; 5.422        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a123~porta_address_reg0 ;
; 5.192 ; 5.422        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a123~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a110~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a110~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a113~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a113~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a124~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a124~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a125~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a125~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a128~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a128~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a130~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a130~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a131~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a131~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a132~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a132~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a133~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a133~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a134~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a134~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a135~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a135~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a157~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a157~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a161~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a161~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a163~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a163~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a17~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a17~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a188~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a188~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a18~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a18~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a197~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a197~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a198~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a198~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a199~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a199~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a200~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a200~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a201~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a201~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a206~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a206~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a207~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a207~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a217~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a217~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a220~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a220~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a232~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a232~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a257~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a257~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a263~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a263~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a270~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a270~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a273~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a273~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a275~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a275~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a276~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a276~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a277~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a277~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a287~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a287~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a288~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a288~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a293~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a293~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a2~porta_address_reg0   ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a2~porta_we_reg         ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a34~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a34~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a39~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a39~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a42~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a42~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a43~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a43~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a56~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a56~porta_we_reg        ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.595 ; 10.595       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.595 ; 10.595       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a123~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a124~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a131~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a133~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a135~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a161~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a17~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a188~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a201~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a275~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a276~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a287~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a34~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a75~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a87~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[0]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[10]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[11]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[12]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[13]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[14]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[15]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[16]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[17]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[18]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[19]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[1]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[20]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[21]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[22]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[23]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[2]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[3]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[4]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[5]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[6]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[7]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[8]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[9]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a100~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a110~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a113~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a116~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a120~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a125~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a126~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a128~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a12~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a132~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a134~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a142~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a157~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a15~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a163~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a16~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a185~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a186~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a187~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a18~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a191~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a192~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a198~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a199~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a1~portb_address_reg0   ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a200~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a202~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a205~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a206~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a207~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a20~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a217~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a21~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a22~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a232~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a23~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a240~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a242~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a243~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a249~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a251~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a256~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a257~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a25~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a261~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a263~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a270~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a272~portb_address_reg0 ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 6.315 ; 7.095 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.315 ; 7.095 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.987 ; -2.573 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.987 ; -2.573 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 5.532 ; 5.769 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 5.532 ; 5.769 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 4.619 ; 4.350 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 3.311 ; 3.169 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 3.844 ; 3.590 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 3.928 ; 3.677 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 3.596 ; 3.377 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]    ; CLOCK_50   ; 3.758 ; 3.551 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]    ; CLOCK_50   ; 4.489 ; 4.160 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]    ; CLOCK_50   ; 3.716 ; 3.506 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]    ; CLOCK_50   ; 3.520 ; 3.316 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]    ; CLOCK_50   ; 3.731 ; 3.517 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]    ; CLOCK_50   ; 4.619 ; 4.350 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]   ; CLOCK_50   ; 3.389 ; 3.232 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]   ; CLOCK_50   ; 3.402 ; 3.250 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 6.248 ; 6.525 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 5.794 ; 6.013 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 5.777 ; 5.988 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 6.248 ; 6.525 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 5.781 ; 5.988 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 5.791 ; 5.990 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 5.556 ; 5.787 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 5.751 ; 5.981 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 5.991 ; 6.280 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 4.641 ; 4.953 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.524 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 6.612 ; 6.934 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 6.134 ; 6.437 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 6.215 ; 6.505 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 6.612 ; 6.934 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 6.047 ; 6.302 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 6.444 ; 6.738 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 6.461 ; 6.781 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 6.214 ; 6.513 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 6.400 ; 6.764 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.680 ; 2.769 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 6.316 ; 6.653 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 6.031 ; 6.280 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 5.169 ; 5.341 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 6.013 ; 6.262 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 5.975 ; 6.222 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 5.672 ; 5.904 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 5.558 ; 5.769 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 6.316 ; 6.653 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 5.665 ; 5.915 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.659 ; 3.831 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.498 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 4.622 ; 4.850 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 4.622 ; 4.850 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 2.944 ; 2.808 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 2.944 ; 2.808 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 3.453 ; 3.209 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 3.535 ; 3.293 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 3.215 ; 3.005 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]    ; CLOCK_50   ; 3.371 ; 3.172 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]    ; CLOCK_50   ; 4.074 ; 3.758 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]    ; CLOCK_50   ; 3.332 ; 3.129 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]    ; CLOCK_50   ; 3.142 ; 2.947 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]    ; CLOCK_50   ; 3.345 ; 3.139 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]    ; CLOCK_50   ; 4.237 ; 3.976 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]   ; CLOCK_50   ; 3.017 ; 2.867 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]   ; CLOCK_50   ; 3.030 ; 2.884 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 2.921 ; 3.068 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 3.150 ; 3.286 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 3.135 ; 3.263 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 3.585 ; 3.778 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 3.138 ; 3.262 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 3.148 ; 3.264 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.921 ; 3.068 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 3.108 ; 3.253 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 3.225 ; 3.411 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 2.955 ; 3.108 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.237 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 3.243 ; 3.412 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 3.360 ; 3.561 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 3.439 ; 3.627 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 3.820 ; 4.039 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 3.277 ; 3.431 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 3.473 ; 3.638 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 3.480 ; 3.670 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 3.243 ; 3.412 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 3.423 ; 3.653 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.339 ; 2.422 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.241 ; 2.288 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.068 ; 3.189 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.241 ; 2.288 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.049 ; 3.170 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.020 ; 3.138 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.722 ; 2.827 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.618 ; 2.703 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 3.345 ; 3.550 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.719 ; 2.841 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.281 ; 3.444 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.209 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -6.804    ; 0.180 ; N/A      ; N/A     ; 5.133               ;
;  CLOCK_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  u2|altpll_component|auto_generated|pll1|clk[0] ; -6.804    ; 0.180 ; N/A      ; N/A     ; 5.133               ;
;  u4|altpll_component|auto_generated|pll1|clk[0] ; 6.385     ; 0.182 ; N/A      ; N/A     ; 18.143              ;
; Design-wide TNS                                 ; -9076.704 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u2|altpll_component|auto_generated|pll1|clk[0] ; -9076.704 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 11.869 ; 12.680 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 11.869 ; 12.680 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.987 ; -2.573 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.987 ; -2.573 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 11.000 ; 10.791 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 11.000 ; 10.791 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 8.324  ; 8.187  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 6.193  ; 6.220  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 7.129  ; 6.987  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 7.306  ; 7.211  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 6.664  ; 6.567  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]    ; CLOCK_50   ; 6.972  ; 6.966  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]    ; CLOCK_50   ; 8.324  ; 8.187  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]    ; CLOCK_50   ; 6.882  ; 6.826  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]    ; CLOCK_50   ; 6.515  ; 6.422  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]    ; CLOCK_50   ; 6.972  ; 6.955  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]    ; CLOCK_50   ; 8.223  ; 8.019  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]   ; CLOCK_50   ; 6.357  ; 6.351  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]   ; CLOCK_50   ; 6.394  ; 6.483  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 12.537 ; 12.365 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 11.559 ; 11.426 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 11.519 ; 11.381 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 12.537 ; 12.365 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 11.600 ; 11.422 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 11.608 ; 11.428 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 11.151 ; 11.140 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 11.676 ; 11.507 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 12.062 ; 12.049 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 9.338  ; 9.104  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.809  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 13.382 ; 13.163 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 12.370 ; 12.347 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 12.610 ; 12.408 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 13.382 ; 13.163 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 12.255 ; 12.088 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 12.999 ; 12.792 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 12.992 ; 12.848 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 12.532 ; 12.436 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 12.798 ; 12.852 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.217  ; 5.157  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 12.724 ; 12.700 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 12.143 ; 11.990 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 10.381 ; 10.356 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 12.022 ; 11.905 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 12.040 ; 11.888 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 11.456 ; 11.407 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 11.217 ; 11.118 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 12.724 ; 12.700 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 11.367 ; 11.391 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 7.202  ; 7.000  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.660  ;        ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 4.622 ; 4.850 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 4.622 ; 4.850 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 2.944 ; 2.808 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 2.944 ; 2.808 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 3.453 ; 3.209 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 3.535 ; 3.293 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 3.215 ; 3.005 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]    ; CLOCK_50   ; 3.371 ; 3.172 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]    ; CLOCK_50   ; 4.074 ; 3.758 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]    ; CLOCK_50   ; 3.332 ; 3.129 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]    ; CLOCK_50   ; 3.142 ; 2.947 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]    ; CLOCK_50   ; 3.345 ; 3.139 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]    ; CLOCK_50   ; 4.237 ; 3.976 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]   ; CLOCK_50   ; 3.017 ; 2.867 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]   ; CLOCK_50   ; 3.030 ; 2.884 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 2.921 ; 3.068 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 3.150 ; 3.286 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 3.135 ; 3.263 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 3.585 ; 3.778 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 3.138 ; 3.262 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 3.148 ; 3.264 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.921 ; 3.068 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 3.108 ; 3.253 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 3.225 ; 3.411 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 2.955 ; 3.108 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.237 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 3.243 ; 3.412 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 3.360 ; 3.561 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 3.439 ; 3.627 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 3.820 ; 4.039 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 3.277 ; 3.431 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 3.473 ; 3.638 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 3.480 ; 3.670 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 3.243 ; 3.412 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 3.423 ; 3.653 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.339 ; 2.422 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.241 ; 2.288 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.068 ; 3.189 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.241 ; 2.288 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.049 ; 3.170 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.020 ; 3.138 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.722 ; 2.827 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.618 ; 2.703 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 3.345 ; 3.550 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.719 ; 2.841 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.281 ; 3.444 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.209 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 1470672254 ; 3732     ; 163      ; 0        ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 9089       ; 24       ; 720      ; 0        ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 1470672254 ; 3732     ; 163      ; 0        ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 9089       ; 24       ; 720      ; 0        ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3805  ; 3805 ;
; Unconstrained Output Ports      ; 41    ; 41   ;
; Unconstrained Output Port Paths ; 505   ; 505  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 10 20:38:27 2017
Info: Command: quartus_sta Mandel -c Mandel
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mandel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 400 -multiply_by 217 -duty_cycle 50.00 -name {u4|altpll_component|auto_generated|pll1|clk[0]} {u4|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 46 -duty_cycle 50.00 -name {u2|altpll_component|auto_generated|pll1|clk[0]} {u2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.804
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.804     -9076.704 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.385         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.133
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.133         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.813         0.000 CLOCK_50 
    Info (332119):    18.146         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.000     -4941.150 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.367         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.352         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.135
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.135         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.791         0.000 CLOCK_50 
    Info (332119):    18.143         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info (332146): Worst-case setup slack is 1.515
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.515         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.302         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.180         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.192
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.192         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.400         0.000 CLOCK_50 
    Info (332119):    18.185         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 481 megabytes
    Info: Processing ended: Fri Nov 10 20:39:23 2017
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:55


