
Cary_Microcontroller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003060  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003120  08003120  00013120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003150  08003150  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  08003150  08003150  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003150  08003150  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003150  08003150  00013150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003154  08003154  00013154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08003158  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000004c  080031a4  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  080031a4  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad59  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001977  00000000  00000000  0002adcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc8  00000000  00000000  0002c748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af0  00000000  00000000  0002d310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011320  00000000  00000000  0002de00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc3f  00000000  00000000  0003f120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00069af6  00000000  00000000  0004cd5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b6855  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bc0  00000000  00000000  000b68a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000004c 	.word	0x2000004c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003108 	.word	0x08003108

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000050 	.word	0x20000050
 8000104:	08003108 	.word	0x08003108

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_f2uiz>:
 80003f4:	219e      	movs	r1, #158	; 0x9e
 80003f6:	b510      	push	{r4, lr}
 80003f8:	05c9      	lsls	r1, r1, #23
 80003fa:	1c04      	adds	r4, r0, #0
 80003fc:	f000 fa10 	bl	8000820 <__aeabi_fcmpge>
 8000400:	2800      	cmp	r0, #0
 8000402:	d103      	bne.n	800040c <__aeabi_f2uiz+0x18>
 8000404:	1c20      	adds	r0, r4, #0
 8000406:	f000 f9bb 	bl	8000780 <__aeabi_f2iz>
 800040a:	bd10      	pop	{r4, pc}
 800040c:	219e      	movs	r1, #158	; 0x9e
 800040e:	1c20      	adds	r0, r4, #0
 8000410:	05c9      	lsls	r1, r1, #23
 8000412:	f000 f807 	bl	8000424 <__aeabi_fsub>
 8000416:	f000 f9b3 	bl	8000780 <__aeabi_f2iz>
 800041a:	2380      	movs	r3, #128	; 0x80
 800041c:	061b      	lsls	r3, r3, #24
 800041e:	469c      	mov	ip, r3
 8000420:	4460      	add	r0, ip
 8000422:	e7f2      	b.n	800040a <__aeabi_f2uiz+0x16>

08000424 <__aeabi_fsub>:
 8000424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000426:	46ce      	mov	lr, r9
 8000428:	4647      	mov	r7, r8
 800042a:	0243      	lsls	r3, r0, #9
 800042c:	0a5b      	lsrs	r3, r3, #9
 800042e:	024e      	lsls	r6, r1, #9
 8000430:	00da      	lsls	r2, r3, #3
 8000432:	4694      	mov	ip, r2
 8000434:	0a72      	lsrs	r2, r6, #9
 8000436:	4691      	mov	r9, r2
 8000438:	0045      	lsls	r5, r0, #1
 800043a:	004a      	lsls	r2, r1, #1
 800043c:	b580      	push	{r7, lr}
 800043e:	0e2d      	lsrs	r5, r5, #24
 8000440:	001f      	movs	r7, r3
 8000442:	0fc4      	lsrs	r4, r0, #31
 8000444:	0e12      	lsrs	r2, r2, #24
 8000446:	0fc9      	lsrs	r1, r1, #31
 8000448:	09b6      	lsrs	r6, r6, #6
 800044a:	2aff      	cmp	r2, #255	; 0xff
 800044c:	d05b      	beq.n	8000506 <__aeabi_fsub+0xe2>
 800044e:	2001      	movs	r0, #1
 8000450:	4041      	eors	r1, r0
 8000452:	428c      	cmp	r4, r1
 8000454:	d039      	beq.n	80004ca <__aeabi_fsub+0xa6>
 8000456:	1aa8      	subs	r0, r5, r2
 8000458:	2800      	cmp	r0, #0
 800045a:	dd5a      	ble.n	8000512 <__aeabi_fsub+0xee>
 800045c:	2a00      	cmp	r2, #0
 800045e:	d06a      	beq.n	8000536 <__aeabi_fsub+0x112>
 8000460:	2dff      	cmp	r5, #255	; 0xff
 8000462:	d100      	bne.n	8000466 <__aeabi_fsub+0x42>
 8000464:	e0d9      	b.n	800061a <__aeabi_fsub+0x1f6>
 8000466:	2280      	movs	r2, #128	; 0x80
 8000468:	04d2      	lsls	r2, r2, #19
 800046a:	4316      	orrs	r6, r2
 800046c:	281b      	cmp	r0, #27
 800046e:	dc00      	bgt.n	8000472 <__aeabi_fsub+0x4e>
 8000470:	e0e9      	b.n	8000646 <__aeabi_fsub+0x222>
 8000472:	2001      	movs	r0, #1
 8000474:	4663      	mov	r3, ip
 8000476:	1a18      	subs	r0, r3, r0
 8000478:	0143      	lsls	r3, r0, #5
 800047a:	d400      	bmi.n	800047e <__aeabi_fsub+0x5a>
 800047c:	e0b4      	b.n	80005e8 <__aeabi_fsub+0x1c4>
 800047e:	0180      	lsls	r0, r0, #6
 8000480:	0987      	lsrs	r7, r0, #6
 8000482:	0038      	movs	r0, r7
 8000484:	f000 f9d6 	bl	8000834 <__clzsi2>
 8000488:	3805      	subs	r0, #5
 800048a:	4087      	lsls	r7, r0
 800048c:	4285      	cmp	r5, r0
 800048e:	dc00      	bgt.n	8000492 <__aeabi_fsub+0x6e>
 8000490:	e0cc      	b.n	800062c <__aeabi_fsub+0x208>
 8000492:	1a2d      	subs	r5, r5, r0
 8000494:	48b5      	ldr	r0, [pc, #724]	; (800076c <__aeabi_fsub+0x348>)
 8000496:	4038      	ands	r0, r7
 8000498:	0743      	lsls	r3, r0, #29
 800049a:	d004      	beq.n	80004a6 <__aeabi_fsub+0x82>
 800049c:	230f      	movs	r3, #15
 800049e:	4003      	ands	r3, r0
 80004a0:	2b04      	cmp	r3, #4
 80004a2:	d000      	beq.n	80004a6 <__aeabi_fsub+0x82>
 80004a4:	3004      	adds	r0, #4
 80004a6:	0143      	lsls	r3, r0, #5
 80004a8:	d400      	bmi.n	80004ac <__aeabi_fsub+0x88>
 80004aa:	e0a0      	b.n	80005ee <__aeabi_fsub+0x1ca>
 80004ac:	1c6a      	adds	r2, r5, #1
 80004ae:	2dfe      	cmp	r5, #254	; 0xfe
 80004b0:	d100      	bne.n	80004b4 <__aeabi_fsub+0x90>
 80004b2:	e08d      	b.n	80005d0 <__aeabi_fsub+0x1ac>
 80004b4:	0180      	lsls	r0, r0, #6
 80004b6:	0a47      	lsrs	r7, r0, #9
 80004b8:	b2d2      	uxtb	r2, r2
 80004ba:	05d0      	lsls	r0, r2, #23
 80004bc:	4338      	orrs	r0, r7
 80004be:	07e4      	lsls	r4, r4, #31
 80004c0:	4320      	orrs	r0, r4
 80004c2:	bcc0      	pop	{r6, r7}
 80004c4:	46b9      	mov	r9, r7
 80004c6:	46b0      	mov	r8, r6
 80004c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80004ca:	1aa8      	subs	r0, r5, r2
 80004cc:	4680      	mov	r8, r0
 80004ce:	2800      	cmp	r0, #0
 80004d0:	dd45      	ble.n	800055e <__aeabi_fsub+0x13a>
 80004d2:	2a00      	cmp	r2, #0
 80004d4:	d070      	beq.n	80005b8 <__aeabi_fsub+0x194>
 80004d6:	2dff      	cmp	r5, #255	; 0xff
 80004d8:	d100      	bne.n	80004dc <__aeabi_fsub+0xb8>
 80004da:	e09e      	b.n	800061a <__aeabi_fsub+0x1f6>
 80004dc:	2380      	movs	r3, #128	; 0x80
 80004de:	04db      	lsls	r3, r3, #19
 80004e0:	431e      	orrs	r6, r3
 80004e2:	4643      	mov	r3, r8
 80004e4:	2b1b      	cmp	r3, #27
 80004e6:	dc00      	bgt.n	80004ea <__aeabi_fsub+0xc6>
 80004e8:	e0d2      	b.n	8000690 <__aeabi_fsub+0x26c>
 80004ea:	2001      	movs	r0, #1
 80004ec:	4460      	add	r0, ip
 80004ee:	0143      	lsls	r3, r0, #5
 80004f0:	d57a      	bpl.n	80005e8 <__aeabi_fsub+0x1c4>
 80004f2:	3501      	adds	r5, #1
 80004f4:	2dff      	cmp	r5, #255	; 0xff
 80004f6:	d06b      	beq.n	80005d0 <__aeabi_fsub+0x1ac>
 80004f8:	2301      	movs	r3, #1
 80004fa:	4a9d      	ldr	r2, [pc, #628]	; (8000770 <__aeabi_fsub+0x34c>)
 80004fc:	4003      	ands	r3, r0
 80004fe:	0840      	lsrs	r0, r0, #1
 8000500:	4010      	ands	r0, r2
 8000502:	4318      	orrs	r0, r3
 8000504:	e7c8      	b.n	8000498 <__aeabi_fsub+0x74>
 8000506:	2e00      	cmp	r6, #0
 8000508:	d020      	beq.n	800054c <__aeabi_fsub+0x128>
 800050a:	428c      	cmp	r4, r1
 800050c:	d023      	beq.n	8000556 <__aeabi_fsub+0x132>
 800050e:	0028      	movs	r0, r5
 8000510:	38ff      	subs	r0, #255	; 0xff
 8000512:	2800      	cmp	r0, #0
 8000514:	d039      	beq.n	800058a <__aeabi_fsub+0x166>
 8000516:	1b57      	subs	r7, r2, r5
 8000518:	2d00      	cmp	r5, #0
 800051a:	d000      	beq.n	800051e <__aeabi_fsub+0xfa>
 800051c:	e09d      	b.n	800065a <__aeabi_fsub+0x236>
 800051e:	4663      	mov	r3, ip
 8000520:	2b00      	cmp	r3, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_fsub+0x102>
 8000524:	e0db      	b.n	80006de <__aeabi_fsub+0x2ba>
 8000526:	1e7b      	subs	r3, r7, #1
 8000528:	2f01      	cmp	r7, #1
 800052a:	d100      	bne.n	800052e <__aeabi_fsub+0x10a>
 800052c:	e10d      	b.n	800074a <__aeabi_fsub+0x326>
 800052e:	2fff      	cmp	r7, #255	; 0xff
 8000530:	d071      	beq.n	8000616 <__aeabi_fsub+0x1f2>
 8000532:	001f      	movs	r7, r3
 8000534:	e098      	b.n	8000668 <__aeabi_fsub+0x244>
 8000536:	2e00      	cmp	r6, #0
 8000538:	d100      	bne.n	800053c <__aeabi_fsub+0x118>
 800053a:	e0a7      	b.n	800068c <__aeabi_fsub+0x268>
 800053c:	1e42      	subs	r2, r0, #1
 800053e:	2801      	cmp	r0, #1
 8000540:	d100      	bne.n	8000544 <__aeabi_fsub+0x120>
 8000542:	e0e6      	b.n	8000712 <__aeabi_fsub+0x2ee>
 8000544:	28ff      	cmp	r0, #255	; 0xff
 8000546:	d068      	beq.n	800061a <__aeabi_fsub+0x1f6>
 8000548:	0010      	movs	r0, r2
 800054a:	e78f      	b.n	800046c <__aeabi_fsub+0x48>
 800054c:	2001      	movs	r0, #1
 800054e:	4041      	eors	r1, r0
 8000550:	42a1      	cmp	r1, r4
 8000552:	d000      	beq.n	8000556 <__aeabi_fsub+0x132>
 8000554:	e77f      	b.n	8000456 <__aeabi_fsub+0x32>
 8000556:	20ff      	movs	r0, #255	; 0xff
 8000558:	4240      	negs	r0, r0
 800055a:	4680      	mov	r8, r0
 800055c:	44a8      	add	r8, r5
 800055e:	4640      	mov	r0, r8
 8000560:	2800      	cmp	r0, #0
 8000562:	d038      	beq.n	80005d6 <__aeabi_fsub+0x1b2>
 8000564:	1b51      	subs	r1, r2, r5
 8000566:	2d00      	cmp	r5, #0
 8000568:	d100      	bne.n	800056c <__aeabi_fsub+0x148>
 800056a:	e0ae      	b.n	80006ca <__aeabi_fsub+0x2a6>
 800056c:	2aff      	cmp	r2, #255	; 0xff
 800056e:	d100      	bne.n	8000572 <__aeabi_fsub+0x14e>
 8000570:	e0df      	b.n	8000732 <__aeabi_fsub+0x30e>
 8000572:	2380      	movs	r3, #128	; 0x80
 8000574:	4660      	mov	r0, ip
 8000576:	04db      	lsls	r3, r3, #19
 8000578:	4318      	orrs	r0, r3
 800057a:	4684      	mov	ip, r0
 800057c:	291b      	cmp	r1, #27
 800057e:	dc00      	bgt.n	8000582 <__aeabi_fsub+0x15e>
 8000580:	e0d9      	b.n	8000736 <__aeabi_fsub+0x312>
 8000582:	2001      	movs	r0, #1
 8000584:	0015      	movs	r5, r2
 8000586:	1980      	adds	r0, r0, r6
 8000588:	e7b1      	b.n	80004ee <__aeabi_fsub+0xca>
 800058a:	20fe      	movs	r0, #254	; 0xfe
 800058c:	1c6a      	adds	r2, r5, #1
 800058e:	4210      	tst	r0, r2
 8000590:	d171      	bne.n	8000676 <__aeabi_fsub+0x252>
 8000592:	2d00      	cmp	r5, #0
 8000594:	d000      	beq.n	8000598 <__aeabi_fsub+0x174>
 8000596:	e0a6      	b.n	80006e6 <__aeabi_fsub+0x2c2>
 8000598:	4663      	mov	r3, ip
 800059a:	2b00      	cmp	r3, #0
 800059c:	d100      	bne.n	80005a0 <__aeabi_fsub+0x17c>
 800059e:	e0d9      	b.n	8000754 <__aeabi_fsub+0x330>
 80005a0:	2200      	movs	r2, #0
 80005a2:	2e00      	cmp	r6, #0
 80005a4:	d100      	bne.n	80005a8 <__aeabi_fsub+0x184>
 80005a6:	e788      	b.n	80004ba <__aeabi_fsub+0x96>
 80005a8:	1b98      	subs	r0, r3, r6
 80005aa:	0143      	lsls	r3, r0, #5
 80005ac:	d400      	bmi.n	80005b0 <__aeabi_fsub+0x18c>
 80005ae:	e0e1      	b.n	8000774 <__aeabi_fsub+0x350>
 80005b0:	4663      	mov	r3, ip
 80005b2:	000c      	movs	r4, r1
 80005b4:	1af0      	subs	r0, r6, r3
 80005b6:	e76f      	b.n	8000498 <__aeabi_fsub+0x74>
 80005b8:	2e00      	cmp	r6, #0
 80005ba:	d100      	bne.n	80005be <__aeabi_fsub+0x19a>
 80005bc:	e0b7      	b.n	800072e <__aeabi_fsub+0x30a>
 80005be:	0002      	movs	r2, r0
 80005c0:	3a01      	subs	r2, #1
 80005c2:	2801      	cmp	r0, #1
 80005c4:	d100      	bne.n	80005c8 <__aeabi_fsub+0x1a4>
 80005c6:	e09c      	b.n	8000702 <__aeabi_fsub+0x2de>
 80005c8:	28ff      	cmp	r0, #255	; 0xff
 80005ca:	d026      	beq.n	800061a <__aeabi_fsub+0x1f6>
 80005cc:	4690      	mov	r8, r2
 80005ce:	e788      	b.n	80004e2 <__aeabi_fsub+0xbe>
 80005d0:	22ff      	movs	r2, #255	; 0xff
 80005d2:	2700      	movs	r7, #0
 80005d4:	e771      	b.n	80004ba <__aeabi_fsub+0x96>
 80005d6:	20fe      	movs	r0, #254	; 0xfe
 80005d8:	1c6a      	adds	r2, r5, #1
 80005da:	4210      	tst	r0, r2
 80005dc:	d064      	beq.n	80006a8 <__aeabi_fsub+0x284>
 80005de:	2aff      	cmp	r2, #255	; 0xff
 80005e0:	d0f6      	beq.n	80005d0 <__aeabi_fsub+0x1ac>
 80005e2:	0015      	movs	r5, r2
 80005e4:	4466      	add	r6, ip
 80005e6:	0870      	lsrs	r0, r6, #1
 80005e8:	0743      	lsls	r3, r0, #29
 80005ea:	d000      	beq.n	80005ee <__aeabi_fsub+0x1ca>
 80005ec:	e756      	b.n	800049c <__aeabi_fsub+0x78>
 80005ee:	08c3      	lsrs	r3, r0, #3
 80005f0:	2dff      	cmp	r5, #255	; 0xff
 80005f2:	d012      	beq.n	800061a <__aeabi_fsub+0x1f6>
 80005f4:	025b      	lsls	r3, r3, #9
 80005f6:	0a5f      	lsrs	r7, r3, #9
 80005f8:	b2ea      	uxtb	r2, r5
 80005fa:	e75e      	b.n	80004ba <__aeabi_fsub+0x96>
 80005fc:	4662      	mov	r2, ip
 80005fe:	2a00      	cmp	r2, #0
 8000600:	d100      	bne.n	8000604 <__aeabi_fsub+0x1e0>
 8000602:	e096      	b.n	8000732 <__aeabi_fsub+0x30e>
 8000604:	2e00      	cmp	r6, #0
 8000606:	d008      	beq.n	800061a <__aeabi_fsub+0x1f6>
 8000608:	2280      	movs	r2, #128	; 0x80
 800060a:	03d2      	lsls	r2, r2, #15
 800060c:	4213      	tst	r3, r2
 800060e:	d004      	beq.n	800061a <__aeabi_fsub+0x1f6>
 8000610:	4648      	mov	r0, r9
 8000612:	4210      	tst	r0, r2
 8000614:	d101      	bne.n	800061a <__aeabi_fsub+0x1f6>
 8000616:	000c      	movs	r4, r1
 8000618:	464b      	mov	r3, r9
 800061a:	2b00      	cmp	r3, #0
 800061c:	d0d8      	beq.n	80005d0 <__aeabi_fsub+0x1ac>
 800061e:	2780      	movs	r7, #128	; 0x80
 8000620:	03ff      	lsls	r7, r7, #15
 8000622:	431f      	orrs	r7, r3
 8000624:	027f      	lsls	r7, r7, #9
 8000626:	22ff      	movs	r2, #255	; 0xff
 8000628:	0a7f      	lsrs	r7, r7, #9
 800062a:	e746      	b.n	80004ba <__aeabi_fsub+0x96>
 800062c:	2320      	movs	r3, #32
 800062e:	003a      	movs	r2, r7
 8000630:	1b45      	subs	r5, r0, r5
 8000632:	0038      	movs	r0, r7
 8000634:	3501      	adds	r5, #1
 8000636:	40ea      	lsrs	r2, r5
 8000638:	1b5d      	subs	r5, r3, r5
 800063a:	40a8      	lsls	r0, r5
 800063c:	1e43      	subs	r3, r0, #1
 800063e:	4198      	sbcs	r0, r3
 8000640:	2500      	movs	r5, #0
 8000642:	4310      	orrs	r0, r2
 8000644:	e728      	b.n	8000498 <__aeabi_fsub+0x74>
 8000646:	2320      	movs	r3, #32
 8000648:	1a1b      	subs	r3, r3, r0
 800064a:	0032      	movs	r2, r6
 800064c:	409e      	lsls	r6, r3
 800064e:	40c2      	lsrs	r2, r0
 8000650:	0030      	movs	r0, r6
 8000652:	1e43      	subs	r3, r0, #1
 8000654:	4198      	sbcs	r0, r3
 8000656:	4310      	orrs	r0, r2
 8000658:	e70c      	b.n	8000474 <__aeabi_fsub+0x50>
 800065a:	2aff      	cmp	r2, #255	; 0xff
 800065c:	d0db      	beq.n	8000616 <__aeabi_fsub+0x1f2>
 800065e:	2380      	movs	r3, #128	; 0x80
 8000660:	4660      	mov	r0, ip
 8000662:	04db      	lsls	r3, r3, #19
 8000664:	4318      	orrs	r0, r3
 8000666:	4684      	mov	ip, r0
 8000668:	2f1b      	cmp	r7, #27
 800066a:	dd56      	ble.n	800071a <__aeabi_fsub+0x2f6>
 800066c:	2001      	movs	r0, #1
 800066e:	000c      	movs	r4, r1
 8000670:	0015      	movs	r5, r2
 8000672:	1a30      	subs	r0, r6, r0
 8000674:	e700      	b.n	8000478 <__aeabi_fsub+0x54>
 8000676:	4663      	mov	r3, ip
 8000678:	1b9f      	subs	r7, r3, r6
 800067a:	017b      	lsls	r3, r7, #5
 800067c:	d43d      	bmi.n	80006fa <__aeabi_fsub+0x2d6>
 800067e:	2f00      	cmp	r7, #0
 8000680:	d000      	beq.n	8000684 <__aeabi_fsub+0x260>
 8000682:	e6fe      	b.n	8000482 <__aeabi_fsub+0x5e>
 8000684:	2400      	movs	r4, #0
 8000686:	2200      	movs	r2, #0
 8000688:	2700      	movs	r7, #0
 800068a:	e716      	b.n	80004ba <__aeabi_fsub+0x96>
 800068c:	0005      	movs	r5, r0
 800068e:	e7af      	b.n	80005f0 <__aeabi_fsub+0x1cc>
 8000690:	0032      	movs	r2, r6
 8000692:	4643      	mov	r3, r8
 8000694:	4641      	mov	r1, r8
 8000696:	40da      	lsrs	r2, r3
 8000698:	2320      	movs	r3, #32
 800069a:	1a5b      	subs	r3, r3, r1
 800069c:	409e      	lsls	r6, r3
 800069e:	0030      	movs	r0, r6
 80006a0:	1e43      	subs	r3, r0, #1
 80006a2:	4198      	sbcs	r0, r3
 80006a4:	4310      	orrs	r0, r2
 80006a6:	e721      	b.n	80004ec <__aeabi_fsub+0xc8>
 80006a8:	2d00      	cmp	r5, #0
 80006aa:	d1a7      	bne.n	80005fc <__aeabi_fsub+0x1d8>
 80006ac:	4663      	mov	r3, ip
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d059      	beq.n	8000766 <__aeabi_fsub+0x342>
 80006b2:	2200      	movs	r2, #0
 80006b4:	2e00      	cmp	r6, #0
 80006b6:	d100      	bne.n	80006ba <__aeabi_fsub+0x296>
 80006b8:	e6ff      	b.n	80004ba <__aeabi_fsub+0x96>
 80006ba:	0030      	movs	r0, r6
 80006bc:	4460      	add	r0, ip
 80006be:	0143      	lsls	r3, r0, #5
 80006c0:	d592      	bpl.n	80005e8 <__aeabi_fsub+0x1c4>
 80006c2:	4b2a      	ldr	r3, [pc, #168]	; (800076c <__aeabi_fsub+0x348>)
 80006c4:	3501      	adds	r5, #1
 80006c6:	4018      	ands	r0, r3
 80006c8:	e78e      	b.n	80005e8 <__aeabi_fsub+0x1c4>
 80006ca:	4663      	mov	r3, ip
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d047      	beq.n	8000760 <__aeabi_fsub+0x33c>
 80006d0:	1e4b      	subs	r3, r1, #1
 80006d2:	2901      	cmp	r1, #1
 80006d4:	d015      	beq.n	8000702 <__aeabi_fsub+0x2de>
 80006d6:	29ff      	cmp	r1, #255	; 0xff
 80006d8:	d02b      	beq.n	8000732 <__aeabi_fsub+0x30e>
 80006da:	0019      	movs	r1, r3
 80006dc:	e74e      	b.n	800057c <__aeabi_fsub+0x158>
 80006de:	000c      	movs	r4, r1
 80006e0:	464b      	mov	r3, r9
 80006e2:	003d      	movs	r5, r7
 80006e4:	e784      	b.n	80005f0 <__aeabi_fsub+0x1cc>
 80006e6:	4662      	mov	r2, ip
 80006e8:	2a00      	cmp	r2, #0
 80006ea:	d18b      	bne.n	8000604 <__aeabi_fsub+0x1e0>
 80006ec:	2e00      	cmp	r6, #0
 80006ee:	d192      	bne.n	8000616 <__aeabi_fsub+0x1f2>
 80006f0:	2780      	movs	r7, #128	; 0x80
 80006f2:	2400      	movs	r4, #0
 80006f4:	22ff      	movs	r2, #255	; 0xff
 80006f6:	03ff      	lsls	r7, r7, #15
 80006f8:	e6df      	b.n	80004ba <__aeabi_fsub+0x96>
 80006fa:	4663      	mov	r3, ip
 80006fc:	000c      	movs	r4, r1
 80006fe:	1af7      	subs	r7, r6, r3
 8000700:	e6bf      	b.n	8000482 <__aeabi_fsub+0x5e>
 8000702:	0030      	movs	r0, r6
 8000704:	4460      	add	r0, ip
 8000706:	2501      	movs	r5, #1
 8000708:	0143      	lsls	r3, r0, #5
 800070a:	d400      	bmi.n	800070e <__aeabi_fsub+0x2ea>
 800070c:	e76c      	b.n	80005e8 <__aeabi_fsub+0x1c4>
 800070e:	2502      	movs	r5, #2
 8000710:	e6f2      	b.n	80004f8 <__aeabi_fsub+0xd4>
 8000712:	4663      	mov	r3, ip
 8000714:	2501      	movs	r5, #1
 8000716:	1b98      	subs	r0, r3, r6
 8000718:	e6ae      	b.n	8000478 <__aeabi_fsub+0x54>
 800071a:	2320      	movs	r3, #32
 800071c:	4664      	mov	r4, ip
 800071e:	4660      	mov	r0, ip
 8000720:	40fc      	lsrs	r4, r7
 8000722:	1bdf      	subs	r7, r3, r7
 8000724:	40b8      	lsls	r0, r7
 8000726:	1e43      	subs	r3, r0, #1
 8000728:	4198      	sbcs	r0, r3
 800072a:	4320      	orrs	r0, r4
 800072c:	e79f      	b.n	800066e <__aeabi_fsub+0x24a>
 800072e:	0005      	movs	r5, r0
 8000730:	e75e      	b.n	80005f0 <__aeabi_fsub+0x1cc>
 8000732:	464b      	mov	r3, r9
 8000734:	e771      	b.n	800061a <__aeabi_fsub+0x1f6>
 8000736:	2320      	movs	r3, #32
 8000738:	4665      	mov	r5, ip
 800073a:	4660      	mov	r0, ip
 800073c:	40cd      	lsrs	r5, r1
 800073e:	1a59      	subs	r1, r3, r1
 8000740:	4088      	lsls	r0, r1
 8000742:	1e43      	subs	r3, r0, #1
 8000744:	4198      	sbcs	r0, r3
 8000746:	4328      	orrs	r0, r5
 8000748:	e71c      	b.n	8000584 <__aeabi_fsub+0x160>
 800074a:	4663      	mov	r3, ip
 800074c:	000c      	movs	r4, r1
 800074e:	2501      	movs	r5, #1
 8000750:	1af0      	subs	r0, r6, r3
 8000752:	e691      	b.n	8000478 <__aeabi_fsub+0x54>
 8000754:	2e00      	cmp	r6, #0
 8000756:	d095      	beq.n	8000684 <__aeabi_fsub+0x260>
 8000758:	000c      	movs	r4, r1
 800075a:	464f      	mov	r7, r9
 800075c:	2200      	movs	r2, #0
 800075e:	e6ac      	b.n	80004ba <__aeabi_fsub+0x96>
 8000760:	464b      	mov	r3, r9
 8000762:	000d      	movs	r5, r1
 8000764:	e744      	b.n	80005f0 <__aeabi_fsub+0x1cc>
 8000766:	464f      	mov	r7, r9
 8000768:	2200      	movs	r2, #0
 800076a:	e6a6      	b.n	80004ba <__aeabi_fsub+0x96>
 800076c:	fbffffff 	.word	0xfbffffff
 8000770:	7dffffff 	.word	0x7dffffff
 8000774:	2800      	cmp	r0, #0
 8000776:	d000      	beq.n	800077a <__aeabi_fsub+0x356>
 8000778:	e736      	b.n	80005e8 <__aeabi_fsub+0x1c4>
 800077a:	2400      	movs	r4, #0
 800077c:	2700      	movs	r7, #0
 800077e:	e69c      	b.n	80004ba <__aeabi_fsub+0x96>

08000780 <__aeabi_f2iz>:
 8000780:	0241      	lsls	r1, r0, #9
 8000782:	0042      	lsls	r2, r0, #1
 8000784:	0fc3      	lsrs	r3, r0, #31
 8000786:	0a49      	lsrs	r1, r1, #9
 8000788:	2000      	movs	r0, #0
 800078a:	0e12      	lsrs	r2, r2, #24
 800078c:	2a7e      	cmp	r2, #126	; 0x7e
 800078e:	dd03      	ble.n	8000798 <__aeabi_f2iz+0x18>
 8000790:	2a9d      	cmp	r2, #157	; 0x9d
 8000792:	dd02      	ble.n	800079a <__aeabi_f2iz+0x1a>
 8000794:	4a09      	ldr	r2, [pc, #36]	; (80007bc <__aeabi_f2iz+0x3c>)
 8000796:	1898      	adds	r0, r3, r2
 8000798:	4770      	bx	lr
 800079a:	2080      	movs	r0, #128	; 0x80
 800079c:	0400      	lsls	r0, r0, #16
 800079e:	4301      	orrs	r1, r0
 80007a0:	2a95      	cmp	r2, #149	; 0x95
 80007a2:	dc07      	bgt.n	80007b4 <__aeabi_f2iz+0x34>
 80007a4:	2096      	movs	r0, #150	; 0x96
 80007a6:	1a82      	subs	r2, r0, r2
 80007a8:	40d1      	lsrs	r1, r2
 80007aa:	4248      	negs	r0, r1
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d1f3      	bne.n	8000798 <__aeabi_f2iz+0x18>
 80007b0:	0008      	movs	r0, r1
 80007b2:	e7f1      	b.n	8000798 <__aeabi_f2iz+0x18>
 80007b4:	3a96      	subs	r2, #150	; 0x96
 80007b6:	4091      	lsls	r1, r2
 80007b8:	e7f7      	b.n	80007aa <__aeabi_f2iz+0x2a>
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	7fffffff 	.word	0x7fffffff

080007c0 <__aeabi_cfrcmple>:
 80007c0:	4684      	mov	ip, r0
 80007c2:	0008      	movs	r0, r1
 80007c4:	4661      	mov	r1, ip
 80007c6:	e7ff      	b.n	80007c8 <__aeabi_cfcmpeq>

080007c8 <__aeabi_cfcmpeq>:
 80007c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80007ca:	f000 f8bd 	bl	8000948 <__lesf2>
 80007ce:	2800      	cmp	r0, #0
 80007d0:	d401      	bmi.n	80007d6 <__aeabi_cfcmpeq+0xe>
 80007d2:	2100      	movs	r1, #0
 80007d4:	42c8      	cmn	r0, r1
 80007d6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080007d8 <__aeabi_fcmpeq>:
 80007d8:	b510      	push	{r4, lr}
 80007da:	f000 f849 	bl	8000870 <__eqsf2>
 80007de:	4240      	negs	r0, r0
 80007e0:	3001      	adds	r0, #1
 80007e2:	bd10      	pop	{r4, pc}

080007e4 <__aeabi_fcmplt>:
 80007e4:	b510      	push	{r4, lr}
 80007e6:	f000 f8af 	bl	8000948 <__lesf2>
 80007ea:	2800      	cmp	r0, #0
 80007ec:	db01      	blt.n	80007f2 <__aeabi_fcmplt+0xe>
 80007ee:	2000      	movs	r0, #0
 80007f0:	bd10      	pop	{r4, pc}
 80007f2:	2001      	movs	r0, #1
 80007f4:	bd10      	pop	{r4, pc}
 80007f6:	46c0      	nop			; (mov r8, r8)

080007f8 <__aeabi_fcmple>:
 80007f8:	b510      	push	{r4, lr}
 80007fa:	f000 f8a5 	bl	8000948 <__lesf2>
 80007fe:	2800      	cmp	r0, #0
 8000800:	dd01      	ble.n	8000806 <__aeabi_fcmple+0xe>
 8000802:	2000      	movs	r0, #0
 8000804:	bd10      	pop	{r4, pc}
 8000806:	2001      	movs	r0, #1
 8000808:	bd10      	pop	{r4, pc}
 800080a:	46c0      	nop			; (mov r8, r8)

0800080c <__aeabi_fcmpgt>:
 800080c:	b510      	push	{r4, lr}
 800080e:	f000 f855 	bl	80008bc <__gesf2>
 8000812:	2800      	cmp	r0, #0
 8000814:	dc01      	bgt.n	800081a <__aeabi_fcmpgt+0xe>
 8000816:	2000      	movs	r0, #0
 8000818:	bd10      	pop	{r4, pc}
 800081a:	2001      	movs	r0, #1
 800081c:	bd10      	pop	{r4, pc}
 800081e:	46c0      	nop			; (mov r8, r8)

08000820 <__aeabi_fcmpge>:
 8000820:	b510      	push	{r4, lr}
 8000822:	f000 f84b 	bl	80008bc <__gesf2>
 8000826:	2800      	cmp	r0, #0
 8000828:	da01      	bge.n	800082e <__aeabi_fcmpge+0xe>
 800082a:	2000      	movs	r0, #0
 800082c:	bd10      	pop	{r4, pc}
 800082e:	2001      	movs	r0, #1
 8000830:	bd10      	pop	{r4, pc}
 8000832:	46c0      	nop			; (mov r8, r8)

08000834 <__clzsi2>:
 8000834:	211c      	movs	r1, #28
 8000836:	2301      	movs	r3, #1
 8000838:	041b      	lsls	r3, r3, #16
 800083a:	4298      	cmp	r0, r3
 800083c:	d301      	bcc.n	8000842 <__clzsi2+0xe>
 800083e:	0c00      	lsrs	r0, r0, #16
 8000840:	3910      	subs	r1, #16
 8000842:	0a1b      	lsrs	r3, r3, #8
 8000844:	4298      	cmp	r0, r3
 8000846:	d301      	bcc.n	800084c <__clzsi2+0x18>
 8000848:	0a00      	lsrs	r0, r0, #8
 800084a:	3908      	subs	r1, #8
 800084c:	091b      	lsrs	r3, r3, #4
 800084e:	4298      	cmp	r0, r3
 8000850:	d301      	bcc.n	8000856 <__clzsi2+0x22>
 8000852:	0900      	lsrs	r0, r0, #4
 8000854:	3904      	subs	r1, #4
 8000856:	a202      	add	r2, pc, #8	; (adr r2, 8000860 <__clzsi2+0x2c>)
 8000858:	5c10      	ldrb	r0, [r2, r0]
 800085a:	1840      	adds	r0, r0, r1
 800085c:	4770      	bx	lr
 800085e:	46c0      	nop			; (mov r8, r8)
 8000860:	02020304 	.word	0x02020304
 8000864:	01010101 	.word	0x01010101
	...

08000870 <__eqsf2>:
 8000870:	b570      	push	{r4, r5, r6, lr}
 8000872:	0042      	lsls	r2, r0, #1
 8000874:	0245      	lsls	r5, r0, #9
 8000876:	024e      	lsls	r6, r1, #9
 8000878:	004c      	lsls	r4, r1, #1
 800087a:	0fc3      	lsrs	r3, r0, #31
 800087c:	0a6d      	lsrs	r5, r5, #9
 800087e:	2001      	movs	r0, #1
 8000880:	0e12      	lsrs	r2, r2, #24
 8000882:	0a76      	lsrs	r6, r6, #9
 8000884:	0e24      	lsrs	r4, r4, #24
 8000886:	0fc9      	lsrs	r1, r1, #31
 8000888:	2aff      	cmp	r2, #255	; 0xff
 800088a:	d006      	beq.n	800089a <__eqsf2+0x2a>
 800088c:	2cff      	cmp	r4, #255	; 0xff
 800088e:	d003      	beq.n	8000898 <__eqsf2+0x28>
 8000890:	42a2      	cmp	r2, r4
 8000892:	d101      	bne.n	8000898 <__eqsf2+0x28>
 8000894:	42b5      	cmp	r5, r6
 8000896:	d006      	beq.n	80008a6 <__eqsf2+0x36>
 8000898:	bd70      	pop	{r4, r5, r6, pc}
 800089a:	2d00      	cmp	r5, #0
 800089c:	d1fc      	bne.n	8000898 <__eqsf2+0x28>
 800089e:	2cff      	cmp	r4, #255	; 0xff
 80008a0:	d1fa      	bne.n	8000898 <__eqsf2+0x28>
 80008a2:	2e00      	cmp	r6, #0
 80008a4:	d1f8      	bne.n	8000898 <__eqsf2+0x28>
 80008a6:	428b      	cmp	r3, r1
 80008a8:	d006      	beq.n	80008b8 <__eqsf2+0x48>
 80008aa:	2001      	movs	r0, #1
 80008ac:	2a00      	cmp	r2, #0
 80008ae:	d1f3      	bne.n	8000898 <__eqsf2+0x28>
 80008b0:	0028      	movs	r0, r5
 80008b2:	1e43      	subs	r3, r0, #1
 80008b4:	4198      	sbcs	r0, r3
 80008b6:	e7ef      	b.n	8000898 <__eqsf2+0x28>
 80008b8:	2000      	movs	r0, #0
 80008ba:	e7ed      	b.n	8000898 <__eqsf2+0x28>

080008bc <__gesf2>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	0042      	lsls	r2, r0, #1
 80008c0:	0245      	lsls	r5, r0, #9
 80008c2:	024e      	lsls	r6, r1, #9
 80008c4:	004c      	lsls	r4, r1, #1
 80008c6:	0fc3      	lsrs	r3, r0, #31
 80008c8:	0a6d      	lsrs	r5, r5, #9
 80008ca:	0e12      	lsrs	r2, r2, #24
 80008cc:	0a76      	lsrs	r6, r6, #9
 80008ce:	0e24      	lsrs	r4, r4, #24
 80008d0:	0fc8      	lsrs	r0, r1, #31
 80008d2:	2aff      	cmp	r2, #255	; 0xff
 80008d4:	d01b      	beq.n	800090e <__gesf2+0x52>
 80008d6:	2cff      	cmp	r4, #255	; 0xff
 80008d8:	d00e      	beq.n	80008f8 <__gesf2+0x3c>
 80008da:	2a00      	cmp	r2, #0
 80008dc:	d11b      	bne.n	8000916 <__gesf2+0x5a>
 80008de:	2c00      	cmp	r4, #0
 80008e0:	d101      	bne.n	80008e6 <__gesf2+0x2a>
 80008e2:	2e00      	cmp	r6, #0
 80008e4:	d01c      	beq.n	8000920 <__gesf2+0x64>
 80008e6:	2d00      	cmp	r5, #0
 80008e8:	d00c      	beq.n	8000904 <__gesf2+0x48>
 80008ea:	4283      	cmp	r3, r0
 80008ec:	d01c      	beq.n	8000928 <__gesf2+0x6c>
 80008ee:	2102      	movs	r1, #2
 80008f0:	1e58      	subs	r0, r3, #1
 80008f2:	4008      	ands	r0, r1
 80008f4:	3801      	subs	r0, #1
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	2e00      	cmp	r6, #0
 80008fa:	d122      	bne.n	8000942 <__gesf2+0x86>
 80008fc:	2a00      	cmp	r2, #0
 80008fe:	d1f4      	bne.n	80008ea <__gesf2+0x2e>
 8000900:	2d00      	cmp	r5, #0
 8000902:	d1f2      	bne.n	80008ea <__gesf2+0x2e>
 8000904:	2800      	cmp	r0, #0
 8000906:	d1f6      	bne.n	80008f6 <__gesf2+0x3a>
 8000908:	2001      	movs	r0, #1
 800090a:	4240      	negs	r0, r0
 800090c:	e7f3      	b.n	80008f6 <__gesf2+0x3a>
 800090e:	2d00      	cmp	r5, #0
 8000910:	d117      	bne.n	8000942 <__gesf2+0x86>
 8000912:	2cff      	cmp	r4, #255	; 0xff
 8000914:	d0f0      	beq.n	80008f8 <__gesf2+0x3c>
 8000916:	2c00      	cmp	r4, #0
 8000918:	d1e7      	bne.n	80008ea <__gesf2+0x2e>
 800091a:	2e00      	cmp	r6, #0
 800091c:	d1e5      	bne.n	80008ea <__gesf2+0x2e>
 800091e:	e7e6      	b.n	80008ee <__gesf2+0x32>
 8000920:	2000      	movs	r0, #0
 8000922:	2d00      	cmp	r5, #0
 8000924:	d0e7      	beq.n	80008f6 <__gesf2+0x3a>
 8000926:	e7e2      	b.n	80008ee <__gesf2+0x32>
 8000928:	42a2      	cmp	r2, r4
 800092a:	dc05      	bgt.n	8000938 <__gesf2+0x7c>
 800092c:	dbea      	blt.n	8000904 <__gesf2+0x48>
 800092e:	42b5      	cmp	r5, r6
 8000930:	d802      	bhi.n	8000938 <__gesf2+0x7c>
 8000932:	d3e7      	bcc.n	8000904 <__gesf2+0x48>
 8000934:	2000      	movs	r0, #0
 8000936:	e7de      	b.n	80008f6 <__gesf2+0x3a>
 8000938:	4243      	negs	r3, r0
 800093a:	4158      	adcs	r0, r3
 800093c:	0040      	lsls	r0, r0, #1
 800093e:	3801      	subs	r0, #1
 8000940:	e7d9      	b.n	80008f6 <__gesf2+0x3a>
 8000942:	2002      	movs	r0, #2
 8000944:	4240      	negs	r0, r0
 8000946:	e7d6      	b.n	80008f6 <__gesf2+0x3a>

08000948 <__lesf2>:
 8000948:	b570      	push	{r4, r5, r6, lr}
 800094a:	0042      	lsls	r2, r0, #1
 800094c:	0245      	lsls	r5, r0, #9
 800094e:	024e      	lsls	r6, r1, #9
 8000950:	004c      	lsls	r4, r1, #1
 8000952:	0fc3      	lsrs	r3, r0, #31
 8000954:	0a6d      	lsrs	r5, r5, #9
 8000956:	0e12      	lsrs	r2, r2, #24
 8000958:	0a76      	lsrs	r6, r6, #9
 800095a:	0e24      	lsrs	r4, r4, #24
 800095c:	0fc8      	lsrs	r0, r1, #31
 800095e:	2aff      	cmp	r2, #255	; 0xff
 8000960:	d00b      	beq.n	800097a <__lesf2+0x32>
 8000962:	2cff      	cmp	r4, #255	; 0xff
 8000964:	d00d      	beq.n	8000982 <__lesf2+0x3a>
 8000966:	2a00      	cmp	r2, #0
 8000968:	d11f      	bne.n	80009aa <__lesf2+0x62>
 800096a:	2c00      	cmp	r4, #0
 800096c:	d116      	bne.n	800099c <__lesf2+0x54>
 800096e:	2e00      	cmp	r6, #0
 8000970:	d114      	bne.n	800099c <__lesf2+0x54>
 8000972:	2000      	movs	r0, #0
 8000974:	2d00      	cmp	r5, #0
 8000976:	d010      	beq.n	800099a <__lesf2+0x52>
 8000978:	e009      	b.n	800098e <__lesf2+0x46>
 800097a:	2d00      	cmp	r5, #0
 800097c:	d10c      	bne.n	8000998 <__lesf2+0x50>
 800097e:	2cff      	cmp	r4, #255	; 0xff
 8000980:	d113      	bne.n	80009aa <__lesf2+0x62>
 8000982:	2e00      	cmp	r6, #0
 8000984:	d108      	bne.n	8000998 <__lesf2+0x50>
 8000986:	2a00      	cmp	r2, #0
 8000988:	d008      	beq.n	800099c <__lesf2+0x54>
 800098a:	4283      	cmp	r3, r0
 800098c:	d012      	beq.n	80009b4 <__lesf2+0x6c>
 800098e:	2102      	movs	r1, #2
 8000990:	1e58      	subs	r0, r3, #1
 8000992:	4008      	ands	r0, r1
 8000994:	3801      	subs	r0, #1
 8000996:	e000      	b.n	800099a <__lesf2+0x52>
 8000998:	2002      	movs	r0, #2
 800099a:	bd70      	pop	{r4, r5, r6, pc}
 800099c:	2d00      	cmp	r5, #0
 800099e:	d1f4      	bne.n	800098a <__lesf2+0x42>
 80009a0:	2800      	cmp	r0, #0
 80009a2:	d1fa      	bne.n	800099a <__lesf2+0x52>
 80009a4:	2001      	movs	r0, #1
 80009a6:	4240      	negs	r0, r0
 80009a8:	e7f7      	b.n	800099a <__lesf2+0x52>
 80009aa:	2c00      	cmp	r4, #0
 80009ac:	d1ed      	bne.n	800098a <__lesf2+0x42>
 80009ae:	2e00      	cmp	r6, #0
 80009b0:	d1eb      	bne.n	800098a <__lesf2+0x42>
 80009b2:	e7ec      	b.n	800098e <__lesf2+0x46>
 80009b4:	42a2      	cmp	r2, r4
 80009b6:	dc05      	bgt.n	80009c4 <__lesf2+0x7c>
 80009b8:	dbf2      	blt.n	80009a0 <__lesf2+0x58>
 80009ba:	42b5      	cmp	r5, r6
 80009bc:	d802      	bhi.n	80009c4 <__lesf2+0x7c>
 80009be:	d3ef      	bcc.n	80009a0 <__lesf2+0x58>
 80009c0:	2000      	movs	r0, #0
 80009c2:	e7ea      	b.n	800099a <__lesf2+0x52>
 80009c4:	4243      	negs	r3, r0
 80009c6:	4158      	adcs	r0, r3
 80009c8:	0040      	lsls	r0, r0, #1
 80009ca:	3801      	subs	r0, #1
 80009cc:	e7e5      	b.n	800099a <__lesf2+0x52>
 80009ce:	46c0      	nop			; (mov r8, r8)

080009d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009d0:	b590      	push	{r4, r7, lr}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009d6:	f000 fb35 	bl	8001044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009da:	f000 f87d 	bl	8000ad8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009de:	f000 f9b1 	bl	8000d44 <MX_GPIO_Init>
  MX_I2C1_Init();
 80009e2:	f000 f8db 	bl	8000b9c <MX_I2C1_Init>
  MX_TIM2_Init();
 80009e6:	f000 f919 	bl	8000c1c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80009ea:	4b35      	ldr	r3, [pc, #212]	; (8000ac0 <main+0xf0>)
 80009ec:	0018      	movs	r0, r3
 80009ee:	f001 fcd3 	bl	8002398 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 80009f2:	4b33      	ldr	r3, [pc, #204]	; (8000ac0 <main+0xf0>)
 80009f4:	2104      	movs	r1, #4
 80009f6:	0018      	movs	r0, r3
 80009f8:	f001 fd70 	bl	80024dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 80009fc:	4b30      	ldr	r3, [pc, #192]	; (8000ac0 <main+0xf0>)
 80009fe:	2108      	movs	r1, #8
 8000a00:	0018      	movs	r0, r3
 8000a02:	f001 fd6b 	bl	80024dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8000a06:	4b2e      	ldr	r3, [pc, #184]	; (8000ac0 <main+0xf0>)
 8000a08:	210c      	movs	r1, #12
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f001 fd66 	bl	80024dc <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int button_press = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (HAL_GPIO_ReadPin(GPIOA,User_Pin) == GPIO_PIN_SET)
 8000a14:	2390      	movs	r3, #144	; 0x90
 8000a16:	05db      	lsls	r3, r3, #23
 8000a18:	2101      	movs	r1, #1
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f000 fdbe 	bl	800159c <HAL_GPIO_ReadPin>
 8000a20:	0003      	movs	r3, r0
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d1f6      	bne.n	8000a14 <main+0x44>
	  {
		  button_press = (button_press + 1) % 7;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	3301      	adds	r3, #1
 8000a2a:	2107      	movs	r1, #7
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	f7ff fcdb 	bl	80003e8 <__aeabi_idivmod>
 8000a32:	000b      	movs	r3, r1
 8000a34:	607b      	str	r3, [r7, #4]
		  __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_2, dispenser_a_pwms[button_press]);
 8000a36:	4b23      	ldr	r3, [pc, #140]	; (8000ac4 <main+0xf4>)
 8000a38:	687a      	ldr	r2, [r7, #4]
 8000a3a:	0092      	lsls	r2, r2, #2
 8000a3c:	58d2      	ldr	r2, [r2, r3]
 8000a3e:	4b20      	ldr	r3, [pc, #128]	; (8000ac0 <main+0xf0>)
 8000a40:	681c      	ldr	r4, [r3, #0]
 8000a42:	1c10      	adds	r0, r2, #0
 8000a44:	f7ff fcd6 	bl	80003f4 <__aeabi_f2uiz>
 8000a48:	0003      	movs	r3, r0
 8000a4a:	63a3      	str	r3, [r4, #56]	; 0x38
		  __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, dispenser_b_pwms[button_press]);
 8000a4c:	4b1e      	ldr	r3, [pc, #120]	; (8000ac8 <main+0xf8>)
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	0092      	lsls	r2, r2, #2
 8000a52:	58d2      	ldr	r2, [r2, r3]
 8000a54:	4b1a      	ldr	r3, [pc, #104]	; (8000ac0 <main+0xf0>)
 8000a56:	681c      	ldr	r4, [r3, #0]
 8000a58:	1c10      	adds	r0, r2, #0
 8000a5a:	f7ff fccb 	bl	80003f4 <__aeabi_f2uiz>
 8000a5e:	0003      	movs	r3, r0
 8000a60:	63e3      	str	r3, [r4, #60]	; 0x3c
		  HAL_Delay(500);
 8000a62:	23fa      	movs	r3, #250	; 0xfa
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	0018      	movs	r0, r3
 8000a68:	f000 fb50 	bl	800110c <HAL_Delay>
		  __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_2, dispenser_a_pwms[0]);
 8000a6c:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <main+0xf4>)
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <main+0xf0>)
 8000a72:	681c      	ldr	r4, [r3, #0]
 8000a74:	1c10      	adds	r0, r2, #0
 8000a76:	f7ff fcbd 	bl	80003f4 <__aeabi_f2uiz>
 8000a7a:	0003      	movs	r3, r0
 8000a7c:	63a3      	str	r3, [r4, #56]	; 0x38
		  __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, dispenser_b_pwms[7]);
 8000a7e:	4b12      	ldr	r3, [pc, #72]	; (8000ac8 <main+0xf8>)
 8000a80:	69da      	ldr	r2, [r3, #28]
 8000a82:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <main+0xf0>)
 8000a84:	681c      	ldr	r4, [r3, #0]
 8000a86:	1c10      	adds	r0, r2, #0
 8000a88:	f7ff fcb4 	bl	80003f4 <__aeabi_f2uiz>
 8000a8c:	0003      	movs	r3, r0
 8000a8e:	63e3      	str	r3, [r4, #60]	; 0x3c
		  __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, lock_pwms[button_press % 2]);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	4a0e      	ldr	r2, [pc, #56]	; (8000acc <main+0xfc>)
 8000a94:	4013      	ands	r3, r2
 8000a96:	d504      	bpl.n	8000aa2 <main+0xd2>
 8000a98:	3b01      	subs	r3, #1
 8000a9a:	2202      	movs	r2, #2
 8000a9c:	4252      	negs	r2, r2
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	001a      	movs	r2, r3
 8000aa4:	4b0a      	ldr	r3, [pc, #40]	; (8000ad0 <main+0x100>)
 8000aa6:	0092      	lsls	r2, r2, #2
 8000aa8:	58d2      	ldr	r2, [r2, r3]
 8000aaa:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <main+0xf0>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	641a      	str	r2, [r3, #64]	; 0x40
		  HAL_GPIO_TogglePin(GPIOC,Blink_Pin);
 8000ab0:	2380      	movs	r3, #128	; 0x80
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	4a07      	ldr	r2, [pc, #28]	; (8000ad4 <main+0x104>)
 8000ab6:	0019      	movs	r1, r3
 8000ab8:	0010      	movs	r0, r2
 8000aba:	f000 fda9 	bl	8001610 <HAL_GPIO_TogglePin>
	  if (HAL_GPIO_ReadPin(GPIOA,User_Pin) == GPIO_PIN_SET)
 8000abe:	e7a9      	b.n	8000a14 <main+0x44>
 8000ac0:	200000b4 	.word	0x200000b4
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	2000001c 	.word	0x2000001c
 8000acc:	80000001 	.word	0x80000001
 8000ad0:	20000038 	.word	0x20000038
 8000ad4:	48000800 	.word	0x48000800

08000ad8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ad8:	b590      	push	{r4, r7, lr}
 8000ada:	b097      	sub	sp, #92	; 0x5c
 8000adc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ade:	2428      	movs	r4, #40	; 0x28
 8000ae0:	193b      	adds	r3, r7, r4
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	2330      	movs	r3, #48	; 0x30
 8000ae6:	001a      	movs	r2, r3
 8000ae8:	2100      	movs	r1, #0
 8000aea:	f002 fb05 	bl	80030f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aee:	2318      	movs	r3, #24
 8000af0:	18fb      	adds	r3, r7, r3
 8000af2:	0018      	movs	r0, r3
 8000af4:	2310      	movs	r3, #16
 8000af6:	001a      	movs	r2, r3
 8000af8:	2100      	movs	r1, #0
 8000afa:	f002 fafd 	bl	80030f8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	0018      	movs	r0, r3
 8000b02:	2314      	movs	r3, #20
 8000b04:	001a      	movs	r2, r3
 8000b06:	2100      	movs	r1, #0
 8000b08:	f002 faf6 	bl	80030f8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b0c:	0021      	movs	r1, r4
 8000b0e:	187b      	adds	r3, r7, r1
 8000b10:	2202      	movs	r2, #2
 8000b12:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	2201      	movs	r2, #1
 8000b18:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b1a:	187b      	adds	r3, r7, r1
 8000b1c:	2210      	movs	r2, #16
 8000b1e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b20:	187b      	adds	r3, r7, r1
 8000b22:	2202      	movs	r2, #2
 8000b24:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b26:	187b      	adds	r3, r7, r1
 8000b28:	2200      	movs	r2, #0
 8000b2a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000b2c:	187b      	adds	r3, r7, r1
 8000b2e:	22a0      	movs	r2, #160	; 0xa0
 8000b30:	0392      	lsls	r2, r2, #14
 8000b32:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000b34:	187b      	adds	r3, r7, r1
 8000b36:	2200      	movs	r2, #0
 8000b38:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b3a:	187b      	adds	r3, r7, r1
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f000 feb1 	bl	80018a4 <HAL_RCC_OscConfig>
 8000b42:	1e03      	subs	r3, r0, #0
 8000b44:	d001      	beq.n	8000b4a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000b46:	f000 f965 	bl	8000e14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b4a:	2118      	movs	r1, #24
 8000b4c:	187b      	adds	r3, r7, r1
 8000b4e:	2207      	movs	r2, #7
 8000b50:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b52:	187b      	adds	r3, r7, r1
 8000b54:	2202      	movs	r2, #2
 8000b56:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b5e:	187b      	adds	r3, r7, r1
 8000b60:	2200      	movs	r2, #0
 8000b62:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	2101      	movs	r1, #1
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f001 f9b5 	bl	8001ed8 <HAL_RCC_ClockConfig>
 8000b6e:	1e03      	subs	r3, r0, #0
 8000b70:	d001      	beq.n	8000b76 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000b72:	f000 f94f 	bl	8000e14 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	2220      	movs	r2, #32
 8000b7a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	2200      	movs	r2, #0
 8000b80:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b82:	1d3b      	adds	r3, r7, #4
 8000b84:	0018      	movs	r0, r3
 8000b86:	f001 fad9 	bl	800213c <HAL_RCCEx_PeriphCLKConfig>
 8000b8a:	1e03      	subs	r3, r0, #0
 8000b8c:	d001      	beq.n	8000b92 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000b8e:	f000 f941 	bl	8000e14 <Error_Handler>
  }
}
 8000b92:	46c0      	nop			; (mov r8, r8)
 8000b94:	46bd      	mov	sp, r7
 8000b96:	b017      	add	sp, #92	; 0x5c
 8000b98:	bd90      	pop	{r4, r7, pc}
	...

08000b9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ba0:	4b1b      	ldr	r3, [pc, #108]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000ba2:	4a1c      	ldr	r2, [pc, #112]	; (8000c14 <MX_I2C1_Init+0x78>)
 8000ba4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000ba6:	4b1a      	ldr	r3, [pc, #104]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000ba8:	4a1b      	ldr	r2, [pc, #108]	; (8000c18 <MX_I2C1_Init+0x7c>)
 8000baa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000bac:	4b18      	ldr	r3, [pc, #96]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bb2:	4b17      	ldr	r3, [pc, #92]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bb8:	4b15      	ldr	r3, [pc, #84]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000bbe:	4b14      	ldr	r3, [pc, #80]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bc4:	4b12      	ldr	r3, [pc, #72]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bca:	4b11      	ldr	r3, [pc, #68]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bd0:	4b0f      	ldr	r3, [pc, #60]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bd6:	4b0e      	ldr	r3, [pc, #56]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f000 fd35 	bl	8001648 <HAL_I2C_Init>
 8000bde:	1e03      	subs	r3, r0, #0
 8000be0:	d001      	beq.n	8000be6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000be2:	f000 f917 	bl	8000e14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000be6:	4b0a      	ldr	r3, [pc, #40]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000be8:	2100      	movs	r1, #0
 8000bea:	0018      	movs	r0, r3
 8000bec:	f000 fdc2 	bl	8001774 <HAL_I2CEx_ConfigAnalogFilter>
 8000bf0:	1e03      	subs	r3, r0, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000bf4:	f000 f90e 	bl	8000e14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bf8:	4b05      	ldr	r3, [pc, #20]	; (8000c10 <MX_I2C1_Init+0x74>)
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f000 fe05 	bl	800180c <HAL_I2CEx_ConfigDigitalFilter>
 8000c02:	1e03      	subs	r3, r0, #0
 8000c04:	d001      	beq.n	8000c0a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000c06:	f000 f905 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20000068 	.word	0x20000068
 8000c14:	40005400 	.word	0x40005400
 8000c18:	2000090e 	.word	0x2000090e

08000c1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08e      	sub	sp, #56	; 0x38
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c22:	2328      	movs	r3, #40	; 0x28
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	0018      	movs	r0, r3
 8000c28:	2310      	movs	r3, #16
 8000c2a:	001a      	movs	r2, r3
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	f002 fa63 	bl	80030f8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c32:	2320      	movs	r3, #32
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	0018      	movs	r0, r3
 8000c38:	2308      	movs	r3, #8
 8000c3a:	001a      	movs	r2, r3
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	f002 fa5b 	bl	80030f8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c42:	1d3b      	adds	r3, r7, #4
 8000c44:	0018      	movs	r0, r3
 8000c46:	231c      	movs	r3, #28
 8000c48:	001a      	movs	r2, r3
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	f002 fa54 	bl	80030f8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c50:	4b3b      	ldr	r3, [pc, #236]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000c52:	2280      	movs	r2, #128	; 0x80
 8000c54:	05d2      	lsls	r2, r2, #23
 8000c56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 960;
 8000c58:	4b39      	ldr	r3, [pc, #228]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000c5a:	22f0      	movs	r2, #240	; 0xf0
 8000c5c:	0092      	lsls	r2, r2, #2
 8000c5e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c60:	4b37      	ldr	r3, [pc, #220]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000c66:	4b36      	ldr	r3, [pc, #216]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000c68:	22fa      	movs	r2, #250	; 0xfa
 8000c6a:	0092      	lsls	r2, r2, #2
 8000c6c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c6e:	4b34      	ldr	r3, [pc, #208]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c74:	4b32      	ldr	r3, [pc, #200]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000c76:	2280      	movs	r2, #128	; 0x80
 8000c78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c7a:	4b31      	ldr	r3, [pc, #196]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f001 fb3b 	bl	80022f8 <HAL_TIM_Base_Init>
 8000c82:	1e03      	subs	r3, r0, #0
 8000c84:	d001      	beq.n	8000c8a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8000c86:	f000 f8c5 	bl	8000e14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c8a:	2128      	movs	r1, #40	; 0x28
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	2280      	movs	r2, #128	; 0x80
 8000c90:	0152      	lsls	r2, r2, #5
 8000c92:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c94:	187a      	adds	r2, r7, r1
 8000c96:	4b2a      	ldr	r3, [pc, #168]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000c98:	0011      	movs	r1, r2
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f001 fd9c 	bl	80027d8 <HAL_TIM_ConfigClockSource>
 8000ca0:	1e03      	subs	r3, r0, #0
 8000ca2:	d001      	beq.n	8000ca8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ca4:	f000 f8b6 	bl	8000e14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ca8:	4b25      	ldr	r3, [pc, #148]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000caa:	0018      	movs	r0, r3
 8000cac:	f001 fbbe 	bl	800242c <HAL_TIM_PWM_Init>
 8000cb0:	1e03      	subs	r3, r0, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000cb4:	f000 f8ae 	bl	8000e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cb8:	2120      	movs	r1, #32
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cc6:	187a      	adds	r2, r7, r1
 8000cc8:	4b1d      	ldr	r3, [pc, #116]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000cca:	0011      	movs	r1, r2
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f002 f991 	bl	8002ff4 <HAL_TIMEx_MasterConfigSynchronization>
 8000cd2:	1e03      	subs	r3, r0, #0
 8000cd4:	d001      	beq.n	8000cda <MX_TIM2_Init+0xbe>
  {
    Error_Handler();
 8000cd6:	f000 f89d 	bl	8000e14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cda:	1d3b      	adds	r3, r7, #4
 8000cdc:	2260      	movs	r2, #96	; 0x60
 8000cde:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000ce0:	1d3b      	adds	r3, r7, #4
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ce6:	1d3b      	adds	r3, r7, #4
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cec:	1d3b      	adds	r3, r7, #4
 8000cee:	2200      	movs	r2, #0
 8000cf0:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000cf2:	1d39      	adds	r1, r7, #4
 8000cf4:	4b12      	ldr	r3, [pc, #72]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000cf6:	2204      	movs	r2, #4
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f001 fca7 	bl	800264c <HAL_TIM_PWM_ConfigChannel>
 8000cfe:	1e03      	subs	r3, r0, #0
 8000d00:	d001      	beq.n	8000d06 <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 8000d02:	f000 f887 	bl	8000e14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d06:	1d39      	adds	r1, r7, #4
 8000d08:	4b0d      	ldr	r3, [pc, #52]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000d0a:	2208      	movs	r2, #8
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f001 fc9d 	bl	800264c <HAL_TIM_PWM_ConfigChannel>
 8000d12:	1e03      	subs	r3, r0, #0
 8000d14:	d001      	beq.n	8000d1a <MX_TIM2_Init+0xfe>
  {
    Error_Handler();
 8000d16:	f000 f87d 	bl	8000e14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d1a:	1d39      	adds	r1, r7, #4
 8000d1c:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000d1e:	220c      	movs	r2, #12
 8000d20:	0018      	movs	r0, r3
 8000d22:	f001 fc93 	bl	800264c <HAL_TIM_PWM_ConfigChannel>
 8000d26:	1e03      	subs	r3, r0, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM2_Init+0x112>
  {
    Error_Handler();
 8000d2a:	f000 f873 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000d2e:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <MX_TIM2_Init+0x124>)
 8000d30:	0018      	movs	r0, r3
 8000d32:	f000 f903 	bl	8000f3c <HAL_TIM_MspPostInit>

}
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	b00e      	add	sp, #56	; 0x38
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	46c0      	nop			; (mov r8, r8)
 8000d40:	200000b4 	.word	0x200000b4

08000d44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d44:	b590      	push	{r4, r7, lr}
 8000d46:	b089      	sub	sp, #36	; 0x24
 8000d48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4a:	240c      	movs	r4, #12
 8000d4c:	193b      	adds	r3, r7, r4
 8000d4e:	0018      	movs	r0, r3
 8000d50:	2314      	movs	r3, #20
 8000d52:	001a      	movs	r2, r3
 8000d54:	2100      	movs	r1, #0
 8000d56:	f002 f9cf 	bl	80030f8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5a:	4b2c      	ldr	r3, [pc, #176]	; (8000e0c <MX_GPIO_Init+0xc8>)
 8000d5c:	695a      	ldr	r2, [r3, #20]
 8000d5e:	4b2b      	ldr	r3, [pc, #172]	; (8000e0c <MX_GPIO_Init+0xc8>)
 8000d60:	2180      	movs	r1, #128	; 0x80
 8000d62:	0289      	lsls	r1, r1, #10
 8000d64:	430a      	orrs	r2, r1
 8000d66:	615a      	str	r2, [r3, #20]
 8000d68:	4b28      	ldr	r3, [pc, #160]	; (8000e0c <MX_GPIO_Init+0xc8>)
 8000d6a:	695a      	ldr	r2, [r3, #20]
 8000d6c:	2380      	movs	r3, #128	; 0x80
 8000d6e:	029b      	lsls	r3, r3, #10
 8000d70:	4013      	ands	r3, r2
 8000d72:	60bb      	str	r3, [r7, #8]
 8000d74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d76:	4b25      	ldr	r3, [pc, #148]	; (8000e0c <MX_GPIO_Init+0xc8>)
 8000d78:	695a      	ldr	r2, [r3, #20]
 8000d7a:	4b24      	ldr	r3, [pc, #144]	; (8000e0c <MX_GPIO_Init+0xc8>)
 8000d7c:	2180      	movs	r1, #128	; 0x80
 8000d7e:	0309      	lsls	r1, r1, #12
 8000d80:	430a      	orrs	r2, r1
 8000d82:	615a      	str	r2, [r3, #20]
 8000d84:	4b21      	ldr	r3, [pc, #132]	; (8000e0c <MX_GPIO_Init+0xc8>)
 8000d86:	695a      	ldr	r2, [r3, #20]
 8000d88:	2380      	movs	r3, #128	; 0x80
 8000d8a:	031b      	lsls	r3, r3, #12
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d92:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <MX_GPIO_Init+0xc8>)
 8000d94:	695a      	ldr	r2, [r3, #20]
 8000d96:	4b1d      	ldr	r3, [pc, #116]	; (8000e0c <MX_GPIO_Init+0xc8>)
 8000d98:	2180      	movs	r1, #128	; 0x80
 8000d9a:	02c9      	lsls	r1, r1, #11
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	615a      	str	r2, [r3, #20]
 8000da0:	4b1a      	ldr	r3, [pc, #104]	; (8000e0c <MX_GPIO_Init+0xc8>)
 8000da2:	695a      	ldr	r2, [r3, #20]
 8000da4:	2380      	movs	r3, #128	; 0x80
 8000da6:	02db      	lsls	r3, r3, #11
 8000da8:	4013      	ands	r3, r2
 8000daa:	603b      	str	r3, [r7, #0]
 8000dac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Blink_GPIO_Port, Blink_Pin, GPIO_PIN_SET);
 8000dae:	2380      	movs	r3, #128	; 0x80
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	4817      	ldr	r0, [pc, #92]	; (8000e10 <MX_GPIO_Init+0xcc>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	0019      	movs	r1, r3
 8000db8:	f000 fc0d 	bl	80015d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Pin */
  GPIO_InitStruct.Pin = User_Pin;
 8000dbc:	193b      	adds	r3, r7, r4
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc2:	193b      	adds	r3, r7, r4
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	193b      	adds	r3, r7, r4
 8000dca:	2200      	movs	r2, #0
 8000dcc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(User_GPIO_Port, &GPIO_InitStruct);
 8000dce:	193a      	adds	r2, r7, r4
 8000dd0:	2390      	movs	r3, #144	; 0x90
 8000dd2:	05db      	lsls	r3, r3, #23
 8000dd4:	0011      	movs	r1, r2
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f000 fa70 	bl	80012bc <HAL_GPIO_Init>

  /*Configure GPIO pin : Blink_Pin */
  GPIO_InitStruct.Pin = Blink_Pin;
 8000ddc:	0021      	movs	r1, r4
 8000dde:	187b      	adds	r3, r7, r1
 8000de0:	2280      	movs	r2, #128	; 0x80
 8000de2:	0052      	lsls	r2, r2, #1
 8000de4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de6:	187b      	adds	r3, r7, r1
 8000de8:	2201      	movs	r2, #1
 8000dea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	187b      	adds	r3, r7, r1
 8000dee:	2200      	movs	r2, #0
 8000df0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000df2:	187b      	adds	r3, r7, r1
 8000df4:	2203      	movs	r2, #3
 8000df6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Blink_GPIO_Port, &GPIO_InitStruct);
 8000df8:	187b      	adds	r3, r7, r1
 8000dfa:	4a05      	ldr	r2, [pc, #20]	; (8000e10 <MX_GPIO_Init+0xcc>)
 8000dfc:	0019      	movs	r1, r3
 8000dfe:	0010      	movs	r0, r2
 8000e00:	f000 fa5c 	bl	80012bc <HAL_GPIO_Init>

}
 8000e04:	46c0      	nop			; (mov r8, r8)
 8000e06:	46bd      	mov	sp, r7
 8000e08:	b009      	add	sp, #36	; 0x24
 8000e0a:	bd90      	pop	{r4, r7, pc}
 8000e0c:	40021000 	.word	0x40021000
 8000e10:	48000800 	.word	0x48000800

08000e14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e18:	b672      	cpsid	i
}
 8000e1a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e1c:	e7fe      	b.n	8000e1c <Error_Handler+0x8>
	...

08000e20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e26:	4b0f      	ldr	r3, [pc, #60]	; (8000e64 <HAL_MspInit+0x44>)
 8000e28:	699a      	ldr	r2, [r3, #24]
 8000e2a:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <HAL_MspInit+0x44>)
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	619a      	str	r2, [r3, #24]
 8000e32:	4b0c      	ldr	r3, [pc, #48]	; (8000e64 <HAL_MspInit+0x44>)
 8000e34:	699b      	ldr	r3, [r3, #24]
 8000e36:	2201      	movs	r2, #1
 8000e38:	4013      	ands	r3, r2
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e3e:	4b09      	ldr	r3, [pc, #36]	; (8000e64 <HAL_MspInit+0x44>)
 8000e40:	69da      	ldr	r2, [r3, #28]
 8000e42:	4b08      	ldr	r3, [pc, #32]	; (8000e64 <HAL_MspInit+0x44>)
 8000e44:	2180      	movs	r1, #128	; 0x80
 8000e46:	0549      	lsls	r1, r1, #21
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	61da      	str	r2, [r3, #28]
 8000e4c:	4b05      	ldr	r3, [pc, #20]	; (8000e64 <HAL_MspInit+0x44>)
 8000e4e:	69da      	ldr	r2, [r3, #28]
 8000e50:	2380      	movs	r3, #128	; 0x80
 8000e52:	055b      	lsls	r3, r3, #21
 8000e54:	4013      	ands	r3, r2
 8000e56:	603b      	str	r3, [r7, #0]
 8000e58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e5a:	46c0      	nop			; (mov r8, r8)
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	b002      	add	sp, #8
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	40021000 	.word	0x40021000

08000e68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e68:	b590      	push	{r4, r7, lr}
 8000e6a:	b08b      	sub	sp, #44	; 0x2c
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e70:	2414      	movs	r4, #20
 8000e72:	193b      	adds	r3, r7, r4
 8000e74:	0018      	movs	r0, r3
 8000e76:	2314      	movs	r3, #20
 8000e78:	001a      	movs	r2, r3
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	f002 f93c 	bl	80030f8 <memset>
  if(hi2c->Instance==I2C1)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a1c      	ldr	r2, [pc, #112]	; (8000ef8 <HAL_I2C_MspInit+0x90>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d131      	bne.n	8000eee <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e8a:	4b1c      	ldr	r3, [pc, #112]	; (8000efc <HAL_I2C_MspInit+0x94>)
 8000e8c:	695a      	ldr	r2, [r3, #20]
 8000e8e:	4b1b      	ldr	r3, [pc, #108]	; (8000efc <HAL_I2C_MspInit+0x94>)
 8000e90:	2180      	movs	r1, #128	; 0x80
 8000e92:	02c9      	lsls	r1, r1, #11
 8000e94:	430a      	orrs	r2, r1
 8000e96:	615a      	str	r2, [r3, #20]
 8000e98:	4b18      	ldr	r3, [pc, #96]	; (8000efc <HAL_I2C_MspInit+0x94>)
 8000e9a:	695a      	ldr	r2, [r3, #20]
 8000e9c:	2380      	movs	r3, #128	; 0x80
 8000e9e:	02db      	lsls	r3, r3, #11
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
 8000ea4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = RPI_SCL_Pin|RPI_SDA_Pin;
 8000ea6:	0021      	movs	r1, r4
 8000ea8:	187b      	adds	r3, r7, r1
 8000eaa:	22c0      	movs	r2, #192	; 0xc0
 8000eac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eae:	187b      	adds	r3, r7, r1
 8000eb0:	2212      	movs	r2, #18
 8000eb2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	187b      	adds	r3, r7, r1
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eba:	187b      	adds	r3, r7, r1
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000ec0:	187b      	adds	r3, r7, r1
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec6:	187b      	adds	r3, r7, r1
 8000ec8:	4a0d      	ldr	r2, [pc, #52]	; (8000f00 <HAL_I2C_MspInit+0x98>)
 8000eca:	0019      	movs	r1, r3
 8000ecc:	0010      	movs	r0, r2
 8000ece:	f000 f9f5 	bl	80012bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ed2:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <HAL_I2C_MspInit+0x94>)
 8000ed4:	69da      	ldr	r2, [r3, #28]
 8000ed6:	4b09      	ldr	r3, [pc, #36]	; (8000efc <HAL_I2C_MspInit+0x94>)
 8000ed8:	2180      	movs	r1, #128	; 0x80
 8000eda:	0389      	lsls	r1, r1, #14
 8000edc:	430a      	orrs	r2, r1
 8000ede:	61da      	str	r2, [r3, #28]
 8000ee0:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_I2C_MspInit+0x94>)
 8000ee2:	69da      	ldr	r2, [r3, #28]
 8000ee4:	2380      	movs	r3, #128	; 0x80
 8000ee6:	039b      	lsls	r3, r3, #14
 8000ee8:	4013      	ands	r3, r2
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000eee:	46c0      	nop			; (mov r8, r8)
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	b00b      	add	sp, #44	; 0x2c
 8000ef4:	bd90      	pop	{r4, r7, pc}
 8000ef6:	46c0      	nop			; (mov r8, r8)
 8000ef8:	40005400 	.word	0x40005400
 8000efc:	40021000 	.word	0x40021000
 8000f00:	48000400 	.word	0x48000400

08000f04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	2380      	movs	r3, #128	; 0x80
 8000f12:	05db      	lsls	r3, r3, #23
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d10b      	bne.n	8000f30 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f18:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <HAL_TIM_Base_MspInit+0x34>)
 8000f1a:	69da      	ldr	r2, [r3, #28]
 8000f1c:	4b06      	ldr	r3, [pc, #24]	; (8000f38 <HAL_TIM_Base_MspInit+0x34>)
 8000f1e:	2101      	movs	r1, #1
 8000f20:	430a      	orrs	r2, r1
 8000f22:	61da      	str	r2, [r3, #28]
 8000f24:	4b04      	ldr	r3, [pc, #16]	; (8000f38 <HAL_TIM_Base_MspInit+0x34>)
 8000f26:	69db      	ldr	r3, [r3, #28]
 8000f28:	2201      	movs	r2, #1
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f30:	46c0      	nop			; (mov r8, r8)
 8000f32:	46bd      	mov	sp, r7
 8000f34:	b004      	add	sp, #16
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40021000 	.word	0x40021000

08000f3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f3c:	b590      	push	{r4, r7, lr}
 8000f3e:	b089      	sub	sp, #36	; 0x24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f44:	240c      	movs	r4, #12
 8000f46:	193b      	adds	r3, r7, r4
 8000f48:	0018      	movs	r0, r3
 8000f4a:	2314      	movs	r3, #20
 8000f4c:	001a      	movs	r2, r3
 8000f4e:	2100      	movs	r1, #0
 8000f50:	f002 f8d2 	bl	80030f8 <memset>
  if(htim->Instance==TIM2)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	2380      	movs	r3, #128	; 0x80
 8000f5a:	05db      	lsls	r3, r3, #23
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d124      	bne.n	8000faa <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f60:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <HAL_TIM_MspPostInit+0x78>)
 8000f62:	695a      	ldr	r2, [r3, #20]
 8000f64:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <HAL_TIM_MspPostInit+0x78>)
 8000f66:	2180      	movs	r1, #128	; 0x80
 8000f68:	0289      	lsls	r1, r1, #10
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	615a      	str	r2, [r3, #20]
 8000f6e:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <HAL_TIM_MspPostInit+0x78>)
 8000f70:	695a      	ldr	r2, [r3, #20]
 8000f72:	2380      	movs	r3, #128	; 0x80
 8000f74:	029b      	lsls	r3, r3, #10
 8000f76:	4013      	ands	r3, r2
 8000f78:	60bb      	str	r3, [r7, #8]
 8000f7a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = Dispenser_A_Pin|Dispenser_B_Pin|Lock_Pin;
 8000f7c:	0021      	movs	r1, r4
 8000f7e:	187b      	adds	r3, r7, r1
 8000f80:	220e      	movs	r2, #14
 8000f82:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f84:	187b      	adds	r3, r7, r1
 8000f86:	2202      	movs	r2, #2
 8000f88:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	187b      	adds	r3, r7, r1
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f90:	187b      	adds	r3, r7, r1
 8000f92:	2200      	movs	r2, #0
 8000f94:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000f96:	187b      	adds	r3, r7, r1
 8000f98:	2202      	movs	r2, #2
 8000f9a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9c:	187a      	adds	r2, r7, r1
 8000f9e:	2390      	movs	r3, #144	; 0x90
 8000fa0:	05db      	lsls	r3, r3, #23
 8000fa2:	0011      	movs	r1, r2
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	f000 f989 	bl	80012bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000faa:	46c0      	nop			; (mov r8, r8)
 8000fac:	46bd      	mov	sp, r7
 8000fae:	b009      	add	sp, #36	; 0x24
 8000fb0:	bd90      	pop	{r4, r7, pc}
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	40021000 	.word	0x40021000

08000fb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fbc:	e7fe      	b.n	8000fbc <NMI_Handler+0x4>

08000fbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fc2:	e7fe      	b.n	8000fc2 <HardFault_Handler+0x4>

08000fc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000fc8:	46c0      	nop			; (mov r8, r8)
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fdc:	f000 f87a 	bl	80010d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe0:	46c0      	nop			; (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000fea:	46c0      	nop			; (mov r8, r8)
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ff0:	480d      	ldr	r0, [pc, #52]	; (8001028 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ff2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ff4:	480d      	ldr	r0, [pc, #52]	; (800102c <LoopForever+0x6>)
  ldr r1, =_edata
 8000ff6:	490e      	ldr	r1, [pc, #56]	; (8001030 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ff8:	4a0e      	ldr	r2, [pc, #56]	; (8001034 <LoopForever+0xe>)
  movs r3, #0
 8000ffa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ffc:	e002      	b.n	8001004 <LoopCopyDataInit>

08000ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001002:	3304      	adds	r3, #4

08001004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001008:	d3f9      	bcc.n	8000ffe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800100a:	4a0b      	ldr	r2, [pc, #44]	; (8001038 <LoopForever+0x12>)
  ldr r4, =_ebss
 800100c:	4c0b      	ldr	r4, [pc, #44]	; (800103c <LoopForever+0x16>)
  movs r3, #0
 800100e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001010:	e001      	b.n	8001016 <LoopFillZerobss>

08001012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001014:	3204      	adds	r2, #4

08001016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001018:	d3fb      	bcc.n	8001012 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800101a:	f7ff ffe4 	bl	8000fe6 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800101e:	f002 f847 	bl	80030b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001022:	f7ff fcd5 	bl	80009d0 <main>

08001026 <LoopForever>:

LoopForever:
    b LoopForever
 8001026:	e7fe      	b.n	8001026 <LoopForever>
  ldr   r0, =_estack
 8001028:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800102c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001030:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8001034:	08003158 	.word	0x08003158
  ldr r2, =_sbss
 8001038:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 800103c:	20000100 	.word	0x20000100

08001040 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001040:	e7fe      	b.n	8001040 <ADC1_COMP_IRQHandler>
	...

08001044 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001048:	4b07      	ldr	r3, [pc, #28]	; (8001068 <HAL_Init+0x24>)
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	4b06      	ldr	r3, [pc, #24]	; (8001068 <HAL_Init+0x24>)
 800104e:	2110      	movs	r1, #16
 8001050:	430a      	orrs	r2, r1
 8001052:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001054:	2000      	movs	r0, #0
 8001056:	f000 f809 	bl	800106c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800105a:	f7ff fee1 	bl	8000e20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800105e:	2300      	movs	r3, #0
}
 8001060:	0018      	movs	r0, r3
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	46c0      	nop			; (mov r8, r8)
 8001068:	40022000 	.word	0x40022000

0800106c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800106c:	b590      	push	{r4, r7, lr}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001074:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <HAL_InitTick+0x5c>)
 8001076:	681c      	ldr	r4, [r3, #0]
 8001078:	4b14      	ldr	r3, [pc, #80]	; (80010cc <HAL_InitTick+0x60>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	0019      	movs	r1, r3
 800107e:	23fa      	movs	r3, #250	; 0xfa
 8001080:	0098      	lsls	r0, r3, #2
 8001082:	f7ff f841 	bl	8000108 <__udivsi3>
 8001086:	0003      	movs	r3, r0
 8001088:	0019      	movs	r1, r3
 800108a:	0020      	movs	r0, r4
 800108c:	f7ff f83c 	bl	8000108 <__udivsi3>
 8001090:	0003      	movs	r3, r0
 8001092:	0018      	movs	r0, r3
 8001094:	f000 f905 	bl	80012a2 <HAL_SYSTICK_Config>
 8001098:	1e03      	subs	r3, r0, #0
 800109a:	d001      	beq.n	80010a0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e00f      	b.n	80010c0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2b03      	cmp	r3, #3
 80010a4:	d80b      	bhi.n	80010be <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010a6:	6879      	ldr	r1, [r7, #4]
 80010a8:	2301      	movs	r3, #1
 80010aa:	425b      	negs	r3, r3
 80010ac:	2200      	movs	r2, #0
 80010ae:	0018      	movs	r0, r3
 80010b0:	f000 f8e2 	bl	8001278 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010b4:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <HAL_InitTick+0x64>)
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80010ba:	2300      	movs	r3, #0
 80010bc:	e000      	b.n	80010c0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
}
 80010c0:	0018      	movs	r0, r3
 80010c2:	46bd      	mov	sp, r7
 80010c4:	b003      	add	sp, #12
 80010c6:	bd90      	pop	{r4, r7, pc}
 80010c8:	20000040 	.word	0x20000040
 80010cc:	20000048 	.word	0x20000048
 80010d0:	20000044 	.word	0x20000044

080010d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010d8:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <HAL_IncTick+0x1c>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	001a      	movs	r2, r3
 80010de:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <HAL_IncTick+0x20>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	18d2      	adds	r2, r2, r3
 80010e4:	4b03      	ldr	r3, [pc, #12]	; (80010f4 <HAL_IncTick+0x20>)
 80010e6:	601a      	str	r2, [r3, #0]
}
 80010e8:	46c0      	nop			; (mov r8, r8)
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	46c0      	nop			; (mov r8, r8)
 80010f0:	20000048 	.word	0x20000048
 80010f4:	200000fc 	.word	0x200000fc

080010f8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  return uwTick;
 80010fc:	4b02      	ldr	r3, [pc, #8]	; (8001108 <HAL_GetTick+0x10>)
 80010fe:	681b      	ldr	r3, [r3, #0]
}
 8001100:	0018      	movs	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	46c0      	nop			; (mov r8, r8)
 8001108:	200000fc 	.word	0x200000fc

0800110c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001114:	f7ff fff0 	bl	80010f8 <HAL_GetTick>
 8001118:	0003      	movs	r3, r0
 800111a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	3301      	adds	r3, #1
 8001124:	d005      	beq.n	8001132 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001126:	4b0a      	ldr	r3, [pc, #40]	; (8001150 <HAL_Delay+0x44>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	001a      	movs	r2, r3
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	189b      	adds	r3, r3, r2
 8001130:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	f7ff ffe0 	bl	80010f8 <HAL_GetTick>
 8001138:	0002      	movs	r2, r0
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	429a      	cmp	r2, r3
 8001142:	d8f7      	bhi.n	8001134 <HAL_Delay+0x28>
  {
  }
}
 8001144:	46c0      	nop			; (mov r8, r8)
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	46bd      	mov	sp, r7
 800114a:	b004      	add	sp, #16
 800114c:	bd80      	pop	{r7, pc}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	20000048 	.word	0x20000048

08001154 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001154:	b590      	push	{r4, r7, lr}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	0002      	movs	r2, r0
 800115c:	6039      	str	r1, [r7, #0]
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001162:	1dfb      	adds	r3, r7, #7
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b7f      	cmp	r3, #127	; 0x7f
 8001168:	d828      	bhi.n	80011bc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800116a:	4a2f      	ldr	r2, [pc, #188]	; (8001228 <__NVIC_SetPriority+0xd4>)
 800116c:	1dfb      	adds	r3, r7, #7
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	b25b      	sxtb	r3, r3
 8001172:	089b      	lsrs	r3, r3, #2
 8001174:	33c0      	adds	r3, #192	; 0xc0
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	589b      	ldr	r3, [r3, r2]
 800117a:	1dfa      	adds	r2, r7, #7
 800117c:	7812      	ldrb	r2, [r2, #0]
 800117e:	0011      	movs	r1, r2
 8001180:	2203      	movs	r2, #3
 8001182:	400a      	ands	r2, r1
 8001184:	00d2      	lsls	r2, r2, #3
 8001186:	21ff      	movs	r1, #255	; 0xff
 8001188:	4091      	lsls	r1, r2
 800118a:	000a      	movs	r2, r1
 800118c:	43d2      	mvns	r2, r2
 800118e:	401a      	ands	r2, r3
 8001190:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	019b      	lsls	r3, r3, #6
 8001196:	22ff      	movs	r2, #255	; 0xff
 8001198:	401a      	ands	r2, r3
 800119a:	1dfb      	adds	r3, r7, #7
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	0018      	movs	r0, r3
 80011a0:	2303      	movs	r3, #3
 80011a2:	4003      	ands	r3, r0
 80011a4:	00db      	lsls	r3, r3, #3
 80011a6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011a8:	481f      	ldr	r0, [pc, #124]	; (8001228 <__NVIC_SetPriority+0xd4>)
 80011aa:	1dfb      	adds	r3, r7, #7
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	b25b      	sxtb	r3, r3
 80011b0:	089b      	lsrs	r3, r3, #2
 80011b2:	430a      	orrs	r2, r1
 80011b4:	33c0      	adds	r3, #192	; 0xc0
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011ba:	e031      	b.n	8001220 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011bc:	4a1b      	ldr	r2, [pc, #108]	; (800122c <__NVIC_SetPriority+0xd8>)
 80011be:	1dfb      	adds	r3, r7, #7
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	0019      	movs	r1, r3
 80011c4:	230f      	movs	r3, #15
 80011c6:	400b      	ands	r3, r1
 80011c8:	3b08      	subs	r3, #8
 80011ca:	089b      	lsrs	r3, r3, #2
 80011cc:	3306      	adds	r3, #6
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	18d3      	adds	r3, r2, r3
 80011d2:	3304      	adds	r3, #4
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	1dfa      	adds	r2, r7, #7
 80011d8:	7812      	ldrb	r2, [r2, #0]
 80011da:	0011      	movs	r1, r2
 80011dc:	2203      	movs	r2, #3
 80011de:	400a      	ands	r2, r1
 80011e0:	00d2      	lsls	r2, r2, #3
 80011e2:	21ff      	movs	r1, #255	; 0xff
 80011e4:	4091      	lsls	r1, r2
 80011e6:	000a      	movs	r2, r1
 80011e8:	43d2      	mvns	r2, r2
 80011ea:	401a      	ands	r2, r3
 80011ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	019b      	lsls	r3, r3, #6
 80011f2:	22ff      	movs	r2, #255	; 0xff
 80011f4:	401a      	ands	r2, r3
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	0018      	movs	r0, r3
 80011fc:	2303      	movs	r3, #3
 80011fe:	4003      	ands	r3, r0
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001204:	4809      	ldr	r0, [pc, #36]	; (800122c <__NVIC_SetPriority+0xd8>)
 8001206:	1dfb      	adds	r3, r7, #7
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	001c      	movs	r4, r3
 800120c:	230f      	movs	r3, #15
 800120e:	4023      	ands	r3, r4
 8001210:	3b08      	subs	r3, #8
 8001212:	089b      	lsrs	r3, r3, #2
 8001214:	430a      	orrs	r2, r1
 8001216:	3306      	adds	r3, #6
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	18c3      	adds	r3, r0, r3
 800121c:	3304      	adds	r3, #4
 800121e:	601a      	str	r2, [r3, #0]
}
 8001220:	46c0      	nop			; (mov r8, r8)
 8001222:	46bd      	mov	sp, r7
 8001224:	b003      	add	sp, #12
 8001226:	bd90      	pop	{r4, r7, pc}
 8001228:	e000e100 	.word	0xe000e100
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	1e5a      	subs	r2, r3, #1
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	045b      	lsls	r3, r3, #17
 8001240:	429a      	cmp	r2, r3
 8001242:	d301      	bcc.n	8001248 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001244:	2301      	movs	r3, #1
 8001246:	e010      	b.n	800126a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001248:	4b0a      	ldr	r3, [pc, #40]	; (8001274 <SysTick_Config+0x44>)
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	3a01      	subs	r2, #1
 800124e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001250:	2301      	movs	r3, #1
 8001252:	425b      	negs	r3, r3
 8001254:	2103      	movs	r1, #3
 8001256:	0018      	movs	r0, r3
 8001258:	f7ff ff7c 	bl	8001154 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800125c:	4b05      	ldr	r3, [pc, #20]	; (8001274 <SysTick_Config+0x44>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001262:	4b04      	ldr	r3, [pc, #16]	; (8001274 <SysTick_Config+0x44>)
 8001264:	2207      	movs	r2, #7
 8001266:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001268:	2300      	movs	r3, #0
}
 800126a:	0018      	movs	r0, r3
 800126c:	46bd      	mov	sp, r7
 800126e:	b002      	add	sp, #8
 8001270:	bd80      	pop	{r7, pc}
 8001272:	46c0      	nop			; (mov r8, r8)
 8001274:	e000e010 	.word	0xe000e010

08001278 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
 8001282:	210f      	movs	r1, #15
 8001284:	187b      	adds	r3, r7, r1
 8001286:	1c02      	adds	r2, r0, #0
 8001288:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800128a:	68ba      	ldr	r2, [r7, #8]
 800128c:	187b      	adds	r3, r7, r1
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	b25b      	sxtb	r3, r3
 8001292:	0011      	movs	r1, r2
 8001294:	0018      	movs	r0, r3
 8001296:	f7ff ff5d 	bl	8001154 <__NVIC_SetPriority>
}
 800129a:	46c0      	nop			; (mov r8, r8)
 800129c:	46bd      	mov	sp, r7
 800129e:	b004      	add	sp, #16
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	0018      	movs	r0, r3
 80012ae:	f7ff ffbf 	bl	8001230 <SysTick_Config>
 80012b2:	0003      	movs	r3, r0
}
 80012b4:	0018      	movs	r0, r3
 80012b6:	46bd      	mov	sp, r7
 80012b8:	b002      	add	sp, #8
 80012ba:	bd80      	pop	{r7, pc}

080012bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012ca:	e14f      	b.n	800156c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2101      	movs	r1, #1
 80012d2:	697a      	ldr	r2, [r7, #20]
 80012d4:	4091      	lsls	r1, r2
 80012d6:	000a      	movs	r2, r1
 80012d8:	4013      	ands	r3, r2
 80012da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d100      	bne.n	80012e4 <HAL_GPIO_Init+0x28>
 80012e2:	e140      	b.n	8001566 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	2203      	movs	r2, #3
 80012ea:	4013      	ands	r3, r2
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d005      	beq.n	80012fc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	2203      	movs	r2, #3
 80012f6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d130      	bne.n	800135e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	2203      	movs	r2, #3
 8001308:	409a      	lsls	r2, r3
 800130a:	0013      	movs	r3, r2
 800130c:	43da      	mvns	r2, r3
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	4013      	ands	r3, r2
 8001312:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	68da      	ldr	r2, [r3, #12]
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	409a      	lsls	r2, r3
 800131e:	0013      	movs	r3, r2
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	4313      	orrs	r3, r2
 8001324:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	693a      	ldr	r2, [r7, #16]
 800132a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001332:	2201      	movs	r2, #1
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	409a      	lsls	r2, r3
 8001338:	0013      	movs	r3, r2
 800133a:	43da      	mvns	r2, r3
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	4013      	ands	r3, r2
 8001340:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	091b      	lsrs	r3, r3, #4
 8001348:	2201      	movs	r2, #1
 800134a:	401a      	ands	r2, r3
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	409a      	lsls	r2, r3
 8001350:	0013      	movs	r3, r2
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	4313      	orrs	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2203      	movs	r2, #3
 8001364:	4013      	ands	r3, r2
 8001366:	2b03      	cmp	r3, #3
 8001368:	d017      	beq.n	800139a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	2203      	movs	r2, #3
 8001376:	409a      	lsls	r2, r3
 8001378:	0013      	movs	r3, r2
 800137a:	43da      	mvns	r2, r3
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	4013      	ands	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	689a      	ldr	r2, [r3, #8]
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	409a      	lsls	r2, r3
 800138c:	0013      	movs	r3, r2
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	4313      	orrs	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	2203      	movs	r2, #3
 80013a0:	4013      	ands	r3, r2
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d123      	bne.n	80013ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	08da      	lsrs	r2, r3, #3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	3208      	adds	r2, #8
 80013ae:	0092      	lsls	r2, r2, #2
 80013b0:	58d3      	ldr	r3, [r2, r3]
 80013b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	2207      	movs	r2, #7
 80013b8:	4013      	ands	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	220f      	movs	r2, #15
 80013be:	409a      	lsls	r2, r3
 80013c0:	0013      	movs	r3, r2
 80013c2:	43da      	mvns	r2, r3
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	4013      	ands	r3, r2
 80013c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	691a      	ldr	r2, [r3, #16]
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	2107      	movs	r1, #7
 80013d2:	400b      	ands	r3, r1
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	409a      	lsls	r2, r3
 80013d8:	0013      	movs	r3, r2
 80013da:	693a      	ldr	r2, [r7, #16]
 80013dc:	4313      	orrs	r3, r2
 80013de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	08da      	lsrs	r2, r3, #3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	3208      	adds	r2, #8
 80013e8:	0092      	lsls	r2, r2, #2
 80013ea:	6939      	ldr	r1, [r7, #16]
 80013ec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	2203      	movs	r2, #3
 80013fa:	409a      	lsls	r2, r3
 80013fc:	0013      	movs	r3, r2
 80013fe:	43da      	mvns	r2, r3
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	4013      	ands	r3, r2
 8001404:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2203      	movs	r2, #3
 800140c:	401a      	ands	r2, r3
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	005b      	lsls	r3, r3, #1
 8001412:	409a      	lsls	r2, r3
 8001414:	0013      	movs	r3, r2
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	4313      	orrs	r3, r2
 800141a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	693a      	ldr	r2, [r7, #16]
 8001420:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685a      	ldr	r2, [r3, #4]
 8001426:	23c0      	movs	r3, #192	; 0xc0
 8001428:	029b      	lsls	r3, r3, #10
 800142a:	4013      	ands	r3, r2
 800142c:	d100      	bne.n	8001430 <HAL_GPIO_Init+0x174>
 800142e:	e09a      	b.n	8001566 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001430:	4b54      	ldr	r3, [pc, #336]	; (8001584 <HAL_GPIO_Init+0x2c8>)
 8001432:	699a      	ldr	r2, [r3, #24]
 8001434:	4b53      	ldr	r3, [pc, #332]	; (8001584 <HAL_GPIO_Init+0x2c8>)
 8001436:	2101      	movs	r1, #1
 8001438:	430a      	orrs	r2, r1
 800143a:	619a      	str	r2, [r3, #24]
 800143c:	4b51      	ldr	r3, [pc, #324]	; (8001584 <HAL_GPIO_Init+0x2c8>)
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	2201      	movs	r2, #1
 8001442:	4013      	ands	r3, r2
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001448:	4a4f      	ldr	r2, [pc, #316]	; (8001588 <HAL_GPIO_Init+0x2cc>)
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	089b      	lsrs	r3, r3, #2
 800144e:	3302      	adds	r3, #2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	589b      	ldr	r3, [r3, r2]
 8001454:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	2203      	movs	r2, #3
 800145a:	4013      	ands	r3, r2
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	220f      	movs	r2, #15
 8001460:	409a      	lsls	r2, r3
 8001462:	0013      	movs	r3, r2
 8001464:	43da      	mvns	r2, r3
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	4013      	ands	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	2390      	movs	r3, #144	; 0x90
 8001470:	05db      	lsls	r3, r3, #23
 8001472:	429a      	cmp	r2, r3
 8001474:	d013      	beq.n	800149e <HAL_GPIO_Init+0x1e2>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a44      	ldr	r2, [pc, #272]	; (800158c <HAL_GPIO_Init+0x2d0>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d00d      	beq.n	800149a <HAL_GPIO_Init+0x1de>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a43      	ldr	r2, [pc, #268]	; (8001590 <HAL_GPIO_Init+0x2d4>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d007      	beq.n	8001496 <HAL_GPIO_Init+0x1da>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a42      	ldr	r2, [pc, #264]	; (8001594 <HAL_GPIO_Init+0x2d8>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d101      	bne.n	8001492 <HAL_GPIO_Init+0x1d6>
 800148e:	2303      	movs	r3, #3
 8001490:	e006      	b.n	80014a0 <HAL_GPIO_Init+0x1e4>
 8001492:	2305      	movs	r3, #5
 8001494:	e004      	b.n	80014a0 <HAL_GPIO_Init+0x1e4>
 8001496:	2302      	movs	r3, #2
 8001498:	e002      	b.n	80014a0 <HAL_GPIO_Init+0x1e4>
 800149a:	2301      	movs	r3, #1
 800149c:	e000      	b.n	80014a0 <HAL_GPIO_Init+0x1e4>
 800149e:	2300      	movs	r3, #0
 80014a0:	697a      	ldr	r2, [r7, #20]
 80014a2:	2103      	movs	r1, #3
 80014a4:	400a      	ands	r2, r1
 80014a6:	0092      	lsls	r2, r2, #2
 80014a8:	4093      	lsls	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014b0:	4935      	ldr	r1, [pc, #212]	; (8001588 <HAL_GPIO_Init+0x2cc>)
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	089b      	lsrs	r3, r3, #2
 80014b6:	3302      	adds	r3, #2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014be:	4b36      	ldr	r3, [pc, #216]	; (8001598 <HAL_GPIO_Init+0x2dc>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	43da      	mvns	r2, r3
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	4013      	ands	r3, r2
 80014cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685a      	ldr	r2, [r3, #4]
 80014d2:	2380      	movs	r3, #128	; 0x80
 80014d4:	025b      	lsls	r3, r3, #9
 80014d6:	4013      	ands	r3, r2
 80014d8:	d003      	beq.n	80014e2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4313      	orrs	r3, r2
 80014e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014e2:	4b2d      	ldr	r3, [pc, #180]	; (8001598 <HAL_GPIO_Init+0x2dc>)
 80014e4:	693a      	ldr	r2, [r7, #16]
 80014e6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80014e8:	4b2b      	ldr	r3, [pc, #172]	; (8001598 <HAL_GPIO_Init+0x2dc>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	43da      	mvns	r2, r3
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	4013      	ands	r3, r2
 80014f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685a      	ldr	r2, [r3, #4]
 80014fc:	2380      	movs	r3, #128	; 0x80
 80014fe:	029b      	lsls	r3, r3, #10
 8001500:	4013      	ands	r3, r2
 8001502:	d003      	beq.n	800150c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	4313      	orrs	r3, r2
 800150a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800150c:	4b22      	ldr	r3, [pc, #136]	; (8001598 <HAL_GPIO_Init+0x2dc>)
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001512:	4b21      	ldr	r3, [pc, #132]	; (8001598 <HAL_GPIO_Init+0x2dc>)
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	43da      	mvns	r2, r3
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	4013      	ands	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685a      	ldr	r2, [r3, #4]
 8001526:	2380      	movs	r3, #128	; 0x80
 8001528:	035b      	lsls	r3, r3, #13
 800152a:	4013      	ands	r3, r2
 800152c:	d003      	beq.n	8001536 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	4313      	orrs	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001536:	4b18      	ldr	r3, [pc, #96]	; (8001598 <HAL_GPIO_Init+0x2dc>)
 8001538:	693a      	ldr	r2, [r7, #16]
 800153a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800153c:	4b16      	ldr	r3, [pc, #88]	; (8001598 <HAL_GPIO_Init+0x2dc>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	43da      	mvns	r2, r3
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	4013      	ands	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	2380      	movs	r3, #128	; 0x80
 8001552:	039b      	lsls	r3, r3, #14
 8001554:	4013      	ands	r3, r2
 8001556:	d003      	beq.n	8001560 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	4313      	orrs	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001560:	4b0d      	ldr	r3, [pc, #52]	; (8001598 <HAL_GPIO_Init+0x2dc>)
 8001562:	693a      	ldr	r2, [r7, #16]
 8001564:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	3301      	adds	r3, #1
 800156a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	40da      	lsrs	r2, r3
 8001574:	1e13      	subs	r3, r2, #0
 8001576:	d000      	beq.n	800157a <HAL_GPIO_Init+0x2be>
 8001578:	e6a8      	b.n	80012cc <HAL_GPIO_Init+0x10>
  } 
}
 800157a:	46c0      	nop			; (mov r8, r8)
 800157c:	46c0      	nop			; (mov r8, r8)
 800157e:	46bd      	mov	sp, r7
 8001580:	b006      	add	sp, #24
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40021000 	.word	0x40021000
 8001588:	40010000 	.word	0x40010000
 800158c:	48000400 	.word	0x48000400
 8001590:	48000800 	.word	0x48000800
 8001594:	48000c00 	.word	0x48000c00
 8001598:	40010400 	.word	0x40010400

0800159c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	000a      	movs	r2, r1
 80015a6:	1cbb      	adds	r3, r7, #2
 80015a8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	691b      	ldr	r3, [r3, #16]
 80015ae:	1cba      	adds	r2, r7, #2
 80015b0:	8812      	ldrh	r2, [r2, #0]
 80015b2:	4013      	ands	r3, r2
 80015b4:	d004      	beq.n	80015c0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80015b6:	230f      	movs	r3, #15
 80015b8:	18fb      	adds	r3, r7, r3
 80015ba:	2201      	movs	r2, #1
 80015bc:	701a      	strb	r2, [r3, #0]
 80015be:	e003      	b.n	80015c8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015c0:	230f      	movs	r3, #15
 80015c2:	18fb      	adds	r3, r7, r3
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80015c8:	230f      	movs	r3, #15
 80015ca:	18fb      	adds	r3, r7, r3
 80015cc:	781b      	ldrb	r3, [r3, #0]
  }
 80015ce:	0018      	movs	r0, r3
 80015d0:	46bd      	mov	sp, r7
 80015d2:	b004      	add	sp, #16
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b082      	sub	sp, #8
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
 80015de:	0008      	movs	r0, r1
 80015e0:	0011      	movs	r1, r2
 80015e2:	1cbb      	adds	r3, r7, #2
 80015e4:	1c02      	adds	r2, r0, #0
 80015e6:	801a      	strh	r2, [r3, #0]
 80015e8:	1c7b      	adds	r3, r7, #1
 80015ea:	1c0a      	adds	r2, r1, #0
 80015ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015ee:	1c7b      	adds	r3, r7, #1
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d004      	beq.n	8001600 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015f6:	1cbb      	adds	r3, r7, #2
 80015f8:	881a      	ldrh	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015fe:	e003      	b.n	8001608 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001600:	1cbb      	adds	r3, r7, #2
 8001602:	881a      	ldrh	r2, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001608:	46c0      	nop			; (mov r8, r8)
 800160a:	46bd      	mov	sp, r7
 800160c:	b002      	add	sp, #8
 800160e:	bd80      	pop	{r7, pc}

08001610 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	000a      	movs	r2, r1
 800161a:	1cbb      	adds	r3, r7, #2
 800161c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001624:	1cbb      	adds	r3, r7, #2
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	4013      	ands	r3, r2
 800162c:	041a      	lsls	r2, r3, #16
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	43db      	mvns	r3, r3
 8001632:	1cb9      	adds	r1, r7, #2
 8001634:	8809      	ldrh	r1, [r1, #0]
 8001636:	400b      	ands	r3, r1
 8001638:	431a      	orrs	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	619a      	str	r2, [r3, #24]
}
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	46bd      	mov	sp, r7
 8001642:	b004      	add	sp, #16
 8001644:	bd80      	pop	{r7, pc}
	...

08001648 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d101      	bne.n	800165a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e082      	b.n	8001760 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2241      	movs	r2, #65	; 0x41
 800165e:	5c9b      	ldrb	r3, [r3, r2]
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b00      	cmp	r3, #0
 8001664:	d107      	bne.n	8001676 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2240      	movs	r2, #64	; 0x40
 800166a:	2100      	movs	r1, #0
 800166c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	0018      	movs	r0, r3
 8001672:	f7ff fbf9 	bl	8000e68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2241      	movs	r2, #65	; 0x41
 800167a:	2124      	movs	r1, #36	; 0x24
 800167c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2101      	movs	r1, #1
 800168a:	438a      	bics	r2, r1
 800168c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685a      	ldr	r2, [r3, #4]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4934      	ldr	r1, [pc, #208]	; (8001768 <HAL_I2C_Init+0x120>)
 8001698:	400a      	ands	r2, r1
 800169a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	689a      	ldr	r2, [r3, #8]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4931      	ldr	r1, [pc, #196]	; (800176c <HAL_I2C_Init+0x124>)
 80016a8:	400a      	ands	r2, r1
 80016aa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d108      	bne.n	80016c6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	689a      	ldr	r2, [r3, #8]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2180      	movs	r1, #128	; 0x80
 80016be:	0209      	lsls	r1, r1, #8
 80016c0:	430a      	orrs	r2, r1
 80016c2:	609a      	str	r2, [r3, #8]
 80016c4:	e007      	b.n	80016d6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	689a      	ldr	r2, [r3, #8]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	2184      	movs	r1, #132	; 0x84
 80016d0:	0209      	lsls	r1, r1, #8
 80016d2:	430a      	orrs	r2, r1
 80016d4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d104      	bne.n	80016e8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2280      	movs	r2, #128	; 0x80
 80016e4:	0112      	lsls	r2, r2, #4
 80016e6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	685a      	ldr	r2, [r3, #4]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	491f      	ldr	r1, [pc, #124]	; (8001770 <HAL_I2C_Init+0x128>)
 80016f4:	430a      	orrs	r2, r1
 80016f6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68da      	ldr	r2, [r3, #12]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	491a      	ldr	r1, [pc, #104]	; (800176c <HAL_I2C_Init+0x124>)
 8001704:	400a      	ands	r2, r1
 8001706:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	691a      	ldr	r2, [r3, #16]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	695b      	ldr	r3, [r3, #20]
 8001710:	431a      	orrs	r2, r3
 8001712:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	430a      	orrs	r2, r1
 8001720:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	69d9      	ldr	r1, [r3, #28]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a1a      	ldr	r2, [r3, #32]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	430a      	orrs	r2, r1
 8001730:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2101      	movs	r1, #1
 800173e:	430a      	orrs	r2, r1
 8001740:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2241      	movs	r2, #65	; 0x41
 800174c:	2120      	movs	r1, #32
 800174e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2242      	movs	r2, #66	; 0x42
 800175a:	2100      	movs	r1, #0
 800175c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800175e:	2300      	movs	r3, #0
}
 8001760:	0018      	movs	r0, r3
 8001762:	46bd      	mov	sp, r7
 8001764:	b002      	add	sp, #8
 8001766:	bd80      	pop	{r7, pc}
 8001768:	f0ffffff 	.word	0xf0ffffff
 800176c:	ffff7fff 	.word	0xffff7fff
 8001770:	02008000 	.word	0x02008000

08001774 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2241      	movs	r2, #65	; 0x41
 8001782:	5c9b      	ldrb	r3, [r3, r2]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	2b20      	cmp	r3, #32
 8001788:	d138      	bne.n	80017fc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2240      	movs	r2, #64	; 0x40
 800178e:	5c9b      	ldrb	r3, [r3, r2]
 8001790:	2b01      	cmp	r3, #1
 8001792:	d101      	bne.n	8001798 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001794:	2302      	movs	r3, #2
 8001796:	e032      	b.n	80017fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2240      	movs	r2, #64	; 0x40
 800179c:	2101      	movs	r1, #1
 800179e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2241      	movs	r2, #65	; 0x41
 80017a4:	2124      	movs	r1, #36	; 0x24
 80017a6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2101      	movs	r1, #1
 80017b4:	438a      	bics	r2, r1
 80017b6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4911      	ldr	r1, [pc, #68]	; (8001808 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80017c4:	400a      	ands	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6819      	ldr	r1, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	683a      	ldr	r2, [r7, #0]
 80017d4:	430a      	orrs	r2, r1
 80017d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2101      	movs	r1, #1
 80017e4:	430a      	orrs	r2, r1
 80017e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2241      	movs	r2, #65	; 0x41
 80017ec:	2120      	movs	r1, #32
 80017ee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2240      	movs	r2, #64	; 0x40
 80017f4:	2100      	movs	r1, #0
 80017f6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80017f8:	2300      	movs	r3, #0
 80017fa:	e000      	b.n	80017fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80017fc:	2302      	movs	r3, #2
  }
}
 80017fe:	0018      	movs	r0, r3
 8001800:	46bd      	mov	sp, r7
 8001802:	b002      	add	sp, #8
 8001804:	bd80      	pop	{r7, pc}
 8001806:	46c0      	nop			; (mov r8, r8)
 8001808:	ffffefff 	.word	0xffffefff

0800180c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2241      	movs	r2, #65	; 0x41
 800181a:	5c9b      	ldrb	r3, [r3, r2]
 800181c:	b2db      	uxtb	r3, r3
 800181e:	2b20      	cmp	r3, #32
 8001820:	d139      	bne.n	8001896 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2240      	movs	r2, #64	; 0x40
 8001826:	5c9b      	ldrb	r3, [r3, r2]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d101      	bne.n	8001830 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800182c:	2302      	movs	r3, #2
 800182e:	e033      	b.n	8001898 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2240      	movs	r2, #64	; 0x40
 8001834:	2101      	movs	r1, #1
 8001836:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2241      	movs	r2, #65	; 0x41
 800183c:	2124      	movs	r1, #36	; 0x24
 800183e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2101      	movs	r1, #1
 800184c:	438a      	bics	r2, r1
 800184e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	4a11      	ldr	r2, [pc, #68]	; (80018a0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800185c:	4013      	ands	r3, r2
 800185e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	021b      	lsls	r3, r3, #8
 8001864:	68fa      	ldr	r2, [r7, #12]
 8001866:	4313      	orrs	r3, r2
 8001868:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2101      	movs	r1, #1
 800187e:	430a      	orrs	r2, r1
 8001880:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2241      	movs	r2, #65	; 0x41
 8001886:	2120      	movs	r1, #32
 8001888:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2240      	movs	r2, #64	; 0x40
 800188e:	2100      	movs	r1, #0
 8001890:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001892:	2300      	movs	r3, #0
 8001894:	e000      	b.n	8001898 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001896:	2302      	movs	r3, #2
  }
}
 8001898:	0018      	movs	r0, r3
 800189a:	46bd      	mov	sp, r7
 800189c:	b004      	add	sp, #16
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	fffff0ff 	.word	0xfffff0ff

080018a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b088      	sub	sp, #32
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d101      	bne.n	80018b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e301      	b.n	8001eba <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2201      	movs	r2, #1
 80018bc:	4013      	ands	r3, r2
 80018be:	d100      	bne.n	80018c2 <HAL_RCC_OscConfig+0x1e>
 80018c0:	e08d      	b.n	80019de <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80018c2:	4bc3      	ldr	r3, [pc, #780]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	220c      	movs	r2, #12
 80018c8:	4013      	ands	r3, r2
 80018ca:	2b04      	cmp	r3, #4
 80018cc:	d00e      	beq.n	80018ec <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018ce:	4bc0      	ldr	r3, [pc, #768]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	220c      	movs	r2, #12
 80018d4:	4013      	ands	r3, r2
 80018d6:	2b08      	cmp	r3, #8
 80018d8:	d116      	bne.n	8001908 <HAL_RCC_OscConfig+0x64>
 80018da:	4bbd      	ldr	r3, [pc, #756]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 80018dc:	685a      	ldr	r2, [r3, #4]
 80018de:	2380      	movs	r3, #128	; 0x80
 80018e0:	025b      	lsls	r3, r3, #9
 80018e2:	401a      	ands	r2, r3
 80018e4:	2380      	movs	r3, #128	; 0x80
 80018e6:	025b      	lsls	r3, r3, #9
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d10d      	bne.n	8001908 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ec:	4bb8      	ldr	r3, [pc, #736]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	029b      	lsls	r3, r3, #10
 80018f4:	4013      	ands	r3, r2
 80018f6:	d100      	bne.n	80018fa <HAL_RCC_OscConfig+0x56>
 80018f8:	e070      	b.n	80019dc <HAL_RCC_OscConfig+0x138>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d000      	beq.n	8001904 <HAL_RCC_OscConfig+0x60>
 8001902:	e06b      	b.n	80019dc <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e2d8      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	2b01      	cmp	r3, #1
 800190e:	d107      	bne.n	8001920 <HAL_RCC_OscConfig+0x7c>
 8001910:	4baf      	ldr	r3, [pc, #700]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4bae      	ldr	r3, [pc, #696]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001916:	2180      	movs	r1, #128	; 0x80
 8001918:	0249      	lsls	r1, r1, #9
 800191a:	430a      	orrs	r2, r1
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	e02f      	b.n	8001980 <HAL_RCC_OscConfig+0xdc>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d10c      	bne.n	8001942 <HAL_RCC_OscConfig+0x9e>
 8001928:	4ba9      	ldr	r3, [pc, #676]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	4ba8      	ldr	r3, [pc, #672]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 800192e:	49a9      	ldr	r1, [pc, #676]	; (8001bd4 <HAL_RCC_OscConfig+0x330>)
 8001930:	400a      	ands	r2, r1
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	4ba6      	ldr	r3, [pc, #664]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	4ba5      	ldr	r3, [pc, #660]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 800193a:	49a7      	ldr	r1, [pc, #668]	; (8001bd8 <HAL_RCC_OscConfig+0x334>)
 800193c:	400a      	ands	r2, r1
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	e01e      	b.n	8001980 <HAL_RCC_OscConfig+0xdc>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b05      	cmp	r3, #5
 8001948:	d10e      	bne.n	8001968 <HAL_RCC_OscConfig+0xc4>
 800194a:	4ba1      	ldr	r3, [pc, #644]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	4ba0      	ldr	r3, [pc, #640]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001950:	2180      	movs	r1, #128	; 0x80
 8001952:	02c9      	lsls	r1, r1, #11
 8001954:	430a      	orrs	r2, r1
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	4b9d      	ldr	r3, [pc, #628]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	4b9c      	ldr	r3, [pc, #624]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 800195e:	2180      	movs	r1, #128	; 0x80
 8001960:	0249      	lsls	r1, r1, #9
 8001962:	430a      	orrs	r2, r1
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	e00b      	b.n	8001980 <HAL_RCC_OscConfig+0xdc>
 8001968:	4b99      	ldr	r3, [pc, #612]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	4b98      	ldr	r3, [pc, #608]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 800196e:	4999      	ldr	r1, [pc, #612]	; (8001bd4 <HAL_RCC_OscConfig+0x330>)
 8001970:	400a      	ands	r2, r1
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	4b96      	ldr	r3, [pc, #600]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	4b95      	ldr	r3, [pc, #596]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 800197a:	4997      	ldr	r1, [pc, #604]	; (8001bd8 <HAL_RCC_OscConfig+0x334>)
 800197c:	400a      	ands	r2, r1
 800197e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d014      	beq.n	80019b2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001988:	f7ff fbb6 	bl	80010f8 <HAL_GetTick>
 800198c:	0003      	movs	r3, r0
 800198e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001992:	f7ff fbb1 	bl	80010f8 <HAL_GetTick>
 8001996:	0002      	movs	r2, r0
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b64      	cmp	r3, #100	; 0x64
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e28a      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019a4:	4b8a      	ldr	r3, [pc, #552]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	2380      	movs	r3, #128	; 0x80
 80019aa:	029b      	lsls	r3, r3, #10
 80019ac:	4013      	ands	r3, r2
 80019ae:	d0f0      	beq.n	8001992 <HAL_RCC_OscConfig+0xee>
 80019b0:	e015      	b.n	80019de <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b2:	f7ff fba1 	bl	80010f8 <HAL_GetTick>
 80019b6:	0003      	movs	r3, r0
 80019b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ba:	e008      	b.n	80019ce <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019bc:	f7ff fb9c 	bl	80010f8 <HAL_GetTick>
 80019c0:	0002      	movs	r2, r0
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	2b64      	cmp	r3, #100	; 0x64
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e275      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ce:	4b80      	ldr	r3, [pc, #512]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	2380      	movs	r3, #128	; 0x80
 80019d4:	029b      	lsls	r3, r3, #10
 80019d6:	4013      	ands	r3, r2
 80019d8:	d1f0      	bne.n	80019bc <HAL_RCC_OscConfig+0x118>
 80019da:	e000      	b.n	80019de <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019dc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2202      	movs	r2, #2
 80019e4:	4013      	ands	r3, r2
 80019e6:	d100      	bne.n	80019ea <HAL_RCC_OscConfig+0x146>
 80019e8:	e069      	b.n	8001abe <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80019ea:	4b79      	ldr	r3, [pc, #484]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	220c      	movs	r2, #12
 80019f0:	4013      	ands	r3, r2
 80019f2:	d00b      	beq.n	8001a0c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80019f4:	4b76      	ldr	r3, [pc, #472]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	220c      	movs	r2, #12
 80019fa:	4013      	ands	r3, r2
 80019fc:	2b08      	cmp	r3, #8
 80019fe:	d11c      	bne.n	8001a3a <HAL_RCC_OscConfig+0x196>
 8001a00:	4b73      	ldr	r3, [pc, #460]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001a02:	685a      	ldr	r2, [r3, #4]
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	025b      	lsls	r3, r3, #9
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d116      	bne.n	8001a3a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a0c:	4b70      	ldr	r3, [pc, #448]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2202      	movs	r2, #2
 8001a12:	4013      	ands	r3, r2
 8001a14:	d005      	beq.n	8001a22 <HAL_RCC_OscConfig+0x17e>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d001      	beq.n	8001a22 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e24b      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a22:	4b6b      	ldr	r3, [pc, #428]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	22f8      	movs	r2, #248	; 0xf8
 8001a28:	4393      	bics	r3, r2
 8001a2a:	0019      	movs	r1, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	00da      	lsls	r2, r3, #3
 8001a32:	4b67      	ldr	r3, [pc, #412]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001a34:	430a      	orrs	r2, r1
 8001a36:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a38:	e041      	b.n	8001abe <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d024      	beq.n	8001a8c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a42:	4b63      	ldr	r3, [pc, #396]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	4b62      	ldr	r3, [pc, #392]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001a48:	2101      	movs	r1, #1
 8001a4a:	430a      	orrs	r2, r1
 8001a4c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4e:	f7ff fb53 	bl	80010f8 <HAL_GetTick>
 8001a52:	0003      	movs	r3, r0
 8001a54:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a58:	f7ff fb4e 	bl	80010f8 <HAL_GetTick>
 8001a5c:	0002      	movs	r2, r0
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e227      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a6a:	4b59      	ldr	r3, [pc, #356]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2202      	movs	r2, #2
 8001a70:	4013      	ands	r3, r2
 8001a72:	d0f1      	beq.n	8001a58 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a74:	4b56      	ldr	r3, [pc, #344]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	22f8      	movs	r2, #248	; 0xf8
 8001a7a:	4393      	bics	r3, r2
 8001a7c:	0019      	movs	r1, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	691b      	ldr	r3, [r3, #16]
 8001a82:	00da      	lsls	r2, r3, #3
 8001a84:	4b52      	ldr	r3, [pc, #328]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001a86:	430a      	orrs	r2, r1
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	e018      	b.n	8001abe <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a8c:	4b50      	ldr	r3, [pc, #320]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b4f      	ldr	r3, [pc, #316]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001a92:	2101      	movs	r1, #1
 8001a94:	438a      	bics	r2, r1
 8001a96:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a98:	f7ff fb2e 	bl	80010f8 <HAL_GetTick>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001aa2:	f7ff fb29 	bl	80010f8 <HAL_GetTick>
 8001aa6:	0002      	movs	r2, r0
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e202      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ab4:	4b46      	ldr	r3, [pc, #280]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2202      	movs	r2, #2
 8001aba:	4013      	ands	r3, r2
 8001abc:	d1f1      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2208      	movs	r2, #8
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	d036      	beq.n	8001b36 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	69db      	ldr	r3, [r3, #28]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d019      	beq.n	8001b04 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ad0:	4b3f      	ldr	r3, [pc, #252]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001ad2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ad4:	4b3e      	ldr	r3, [pc, #248]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001adc:	f7ff fb0c 	bl	80010f8 <HAL_GetTick>
 8001ae0:	0003      	movs	r3, r0
 8001ae2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ae4:	e008      	b.n	8001af8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ae6:	f7ff fb07 	bl	80010f8 <HAL_GetTick>
 8001aea:	0002      	movs	r2, r0
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e1e0      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001af8:	4b35      	ldr	r3, [pc, #212]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afc:	2202      	movs	r2, #2
 8001afe:	4013      	ands	r3, r2
 8001b00:	d0f1      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x242>
 8001b02:	e018      	b.n	8001b36 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b04:	4b32      	ldr	r3, [pc, #200]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001b06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b08:	4b31      	ldr	r3, [pc, #196]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	438a      	bics	r2, r1
 8001b0e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b10:	f7ff faf2 	bl	80010f8 <HAL_GetTick>
 8001b14:	0003      	movs	r3, r0
 8001b16:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b18:	e008      	b.n	8001b2c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b1a:	f7ff faed 	bl	80010f8 <HAL_GetTick>
 8001b1e:	0002      	movs	r2, r0
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d901      	bls.n	8001b2c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e1c6      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b2c:	4b28      	ldr	r3, [pc, #160]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b30:	2202      	movs	r2, #2
 8001b32:	4013      	ands	r3, r2
 8001b34:	d1f1      	bne.n	8001b1a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2204      	movs	r2, #4
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	d100      	bne.n	8001b42 <HAL_RCC_OscConfig+0x29e>
 8001b40:	e0b4      	b.n	8001cac <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b42:	201f      	movs	r0, #31
 8001b44:	183b      	adds	r3, r7, r0
 8001b46:	2200      	movs	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b4a:	4b21      	ldr	r3, [pc, #132]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001b4c:	69da      	ldr	r2, [r3, #28]
 8001b4e:	2380      	movs	r3, #128	; 0x80
 8001b50:	055b      	lsls	r3, r3, #21
 8001b52:	4013      	ands	r3, r2
 8001b54:	d110      	bne.n	8001b78 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b56:	4b1e      	ldr	r3, [pc, #120]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001b58:	69da      	ldr	r2, [r3, #28]
 8001b5a:	4b1d      	ldr	r3, [pc, #116]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001b5c:	2180      	movs	r1, #128	; 0x80
 8001b5e:	0549      	lsls	r1, r1, #21
 8001b60:	430a      	orrs	r2, r1
 8001b62:	61da      	str	r2, [r3, #28]
 8001b64:	4b1a      	ldr	r3, [pc, #104]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001b66:	69da      	ldr	r2, [r3, #28]
 8001b68:	2380      	movs	r3, #128	; 0x80
 8001b6a:	055b      	lsls	r3, r3, #21
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001b72:	183b      	adds	r3, r7, r0
 8001b74:	2201      	movs	r2, #1
 8001b76:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b78:	4b18      	ldr	r3, [pc, #96]	; (8001bdc <HAL_RCC_OscConfig+0x338>)
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	2380      	movs	r3, #128	; 0x80
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	4013      	ands	r3, r2
 8001b82:	d11a      	bne.n	8001bba <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b84:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <HAL_RCC_OscConfig+0x338>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	4b14      	ldr	r3, [pc, #80]	; (8001bdc <HAL_RCC_OscConfig+0x338>)
 8001b8a:	2180      	movs	r1, #128	; 0x80
 8001b8c:	0049      	lsls	r1, r1, #1
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b92:	f7ff fab1 	bl	80010f8 <HAL_GetTick>
 8001b96:	0003      	movs	r3, r0
 8001b98:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b9c:	f7ff faac 	bl	80010f8 <HAL_GetTick>
 8001ba0:	0002      	movs	r2, r0
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b64      	cmp	r3, #100	; 0x64
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e185      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bae:	4b0b      	ldr	r3, [pc, #44]	; (8001bdc <HAL_RCC_OscConfig+0x338>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	2380      	movs	r3, #128	; 0x80
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	d0f0      	beq.n	8001b9c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d10e      	bne.n	8001be0 <HAL_RCC_OscConfig+0x33c>
 8001bc2:	4b03      	ldr	r3, [pc, #12]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001bc4:	6a1a      	ldr	r2, [r3, #32]
 8001bc6:	4b02      	ldr	r3, [pc, #8]	; (8001bd0 <HAL_RCC_OscConfig+0x32c>)
 8001bc8:	2101      	movs	r1, #1
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	621a      	str	r2, [r3, #32]
 8001bce:	e035      	b.n	8001c3c <HAL_RCC_OscConfig+0x398>
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	fffeffff 	.word	0xfffeffff
 8001bd8:	fffbffff 	.word	0xfffbffff
 8001bdc:	40007000 	.word	0x40007000
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d10c      	bne.n	8001c02 <HAL_RCC_OscConfig+0x35e>
 8001be8:	4bb6      	ldr	r3, [pc, #728]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001bea:	6a1a      	ldr	r2, [r3, #32]
 8001bec:	4bb5      	ldr	r3, [pc, #724]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001bee:	2101      	movs	r1, #1
 8001bf0:	438a      	bics	r2, r1
 8001bf2:	621a      	str	r2, [r3, #32]
 8001bf4:	4bb3      	ldr	r3, [pc, #716]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001bf6:	6a1a      	ldr	r2, [r3, #32]
 8001bf8:	4bb2      	ldr	r3, [pc, #712]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001bfa:	2104      	movs	r1, #4
 8001bfc:	438a      	bics	r2, r1
 8001bfe:	621a      	str	r2, [r3, #32]
 8001c00:	e01c      	b.n	8001c3c <HAL_RCC_OscConfig+0x398>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	2b05      	cmp	r3, #5
 8001c08:	d10c      	bne.n	8001c24 <HAL_RCC_OscConfig+0x380>
 8001c0a:	4bae      	ldr	r3, [pc, #696]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001c0c:	6a1a      	ldr	r2, [r3, #32]
 8001c0e:	4bad      	ldr	r3, [pc, #692]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001c10:	2104      	movs	r1, #4
 8001c12:	430a      	orrs	r2, r1
 8001c14:	621a      	str	r2, [r3, #32]
 8001c16:	4bab      	ldr	r3, [pc, #684]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001c18:	6a1a      	ldr	r2, [r3, #32]
 8001c1a:	4baa      	ldr	r3, [pc, #680]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001c1c:	2101      	movs	r1, #1
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	621a      	str	r2, [r3, #32]
 8001c22:	e00b      	b.n	8001c3c <HAL_RCC_OscConfig+0x398>
 8001c24:	4ba7      	ldr	r3, [pc, #668]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001c26:	6a1a      	ldr	r2, [r3, #32]
 8001c28:	4ba6      	ldr	r3, [pc, #664]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	438a      	bics	r2, r1
 8001c2e:	621a      	str	r2, [r3, #32]
 8001c30:	4ba4      	ldr	r3, [pc, #656]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001c32:	6a1a      	ldr	r2, [r3, #32]
 8001c34:	4ba3      	ldr	r3, [pc, #652]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001c36:	2104      	movs	r1, #4
 8001c38:	438a      	bics	r2, r1
 8001c3a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d014      	beq.n	8001c6e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c44:	f7ff fa58 	bl	80010f8 <HAL_GetTick>
 8001c48:	0003      	movs	r3, r0
 8001c4a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c4c:	e009      	b.n	8001c62 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c4e:	f7ff fa53 	bl	80010f8 <HAL_GetTick>
 8001c52:	0002      	movs	r2, r0
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	4a9b      	ldr	r2, [pc, #620]	; (8001ec8 <HAL_RCC_OscConfig+0x624>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e12b      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c62:	4b98      	ldr	r3, [pc, #608]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	2202      	movs	r2, #2
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d0f0      	beq.n	8001c4e <HAL_RCC_OscConfig+0x3aa>
 8001c6c:	e013      	b.n	8001c96 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c6e:	f7ff fa43 	bl	80010f8 <HAL_GetTick>
 8001c72:	0003      	movs	r3, r0
 8001c74:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c76:	e009      	b.n	8001c8c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c78:	f7ff fa3e 	bl	80010f8 <HAL_GetTick>
 8001c7c:	0002      	movs	r2, r0
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	4a91      	ldr	r2, [pc, #580]	; (8001ec8 <HAL_RCC_OscConfig+0x624>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e116      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c8c:	4b8d      	ldr	r3, [pc, #564]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	2202      	movs	r2, #2
 8001c92:	4013      	ands	r3, r2
 8001c94:	d1f0      	bne.n	8001c78 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c96:	231f      	movs	r3, #31
 8001c98:	18fb      	adds	r3, r7, r3
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d105      	bne.n	8001cac <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ca0:	4b88      	ldr	r3, [pc, #544]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001ca2:	69da      	ldr	r2, [r3, #28]
 8001ca4:	4b87      	ldr	r3, [pc, #540]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001ca6:	4989      	ldr	r1, [pc, #548]	; (8001ecc <HAL_RCC_OscConfig+0x628>)
 8001ca8:	400a      	ands	r2, r1
 8001caa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2210      	movs	r2, #16
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d063      	beq.n	8001d7e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d12a      	bne.n	8001d14 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001cbe:	4b81      	ldr	r3, [pc, #516]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001cc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cc2:	4b80      	ldr	r3, [pc, #512]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001cc4:	2104      	movs	r1, #4
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001cca:	4b7e      	ldr	r3, [pc, #504]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001ccc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cce:	4b7d      	ldr	r3, [pc, #500]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	430a      	orrs	r2, r1
 8001cd4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd6:	f7ff fa0f 	bl	80010f8 <HAL_GetTick>
 8001cda:	0003      	movs	r3, r0
 8001cdc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001ce0:	f7ff fa0a 	bl	80010f8 <HAL_GetTick>
 8001ce4:	0002      	movs	r2, r0
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e0e3      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001cf2:	4b74      	ldr	r3, [pc, #464]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	d0f1      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001cfc:	4b71      	ldr	r3, [pc, #452]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d00:	22f8      	movs	r2, #248	; 0xf8
 8001d02:	4393      	bics	r3, r2
 8001d04:	0019      	movs	r1, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	00da      	lsls	r2, r3, #3
 8001d0c:	4b6d      	ldr	r3, [pc, #436]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001d0e:	430a      	orrs	r2, r1
 8001d10:	635a      	str	r2, [r3, #52]	; 0x34
 8001d12:	e034      	b.n	8001d7e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	695b      	ldr	r3, [r3, #20]
 8001d18:	3305      	adds	r3, #5
 8001d1a:	d111      	bne.n	8001d40 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001d1c:	4b69      	ldr	r3, [pc, #420]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001d1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d20:	4b68      	ldr	r3, [pc, #416]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001d22:	2104      	movs	r1, #4
 8001d24:	438a      	bics	r2, r1
 8001d26:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001d28:	4b66      	ldr	r3, [pc, #408]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d2c:	22f8      	movs	r2, #248	; 0xf8
 8001d2e:	4393      	bics	r3, r2
 8001d30:	0019      	movs	r1, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	00da      	lsls	r2, r3, #3
 8001d38:	4b62      	ldr	r3, [pc, #392]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	635a      	str	r2, [r3, #52]	; 0x34
 8001d3e:	e01e      	b.n	8001d7e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001d40:	4b60      	ldr	r3, [pc, #384]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001d42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d44:	4b5f      	ldr	r3, [pc, #380]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001d46:	2104      	movs	r1, #4
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001d4c:	4b5d      	ldr	r3, [pc, #372]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001d4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d50:	4b5c      	ldr	r3, [pc, #368]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001d52:	2101      	movs	r1, #1
 8001d54:	438a      	bics	r2, r1
 8001d56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d58:	f7ff f9ce 	bl	80010f8 <HAL_GetTick>
 8001d5c:	0003      	movs	r3, r0
 8001d5e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001d60:	e008      	b.n	8001d74 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001d62:	f7ff f9c9 	bl	80010f8 <HAL_GetTick>
 8001d66:	0002      	movs	r2, r0
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e0a2      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001d74:	4b53      	ldr	r3, [pc, #332]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d78:	2202      	movs	r2, #2
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d1f1      	bne.n	8001d62 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a1b      	ldr	r3, [r3, #32]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d100      	bne.n	8001d88 <HAL_RCC_OscConfig+0x4e4>
 8001d86:	e097      	b.n	8001eb8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d88:	4b4e      	ldr	r3, [pc, #312]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	220c      	movs	r2, #12
 8001d8e:	4013      	ands	r3, r2
 8001d90:	2b08      	cmp	r3, #8
 8001d92:	d100      	bne.n	8001d96 <HAL_RCC_OscConfig+0x4f2>
 8001d94:	e06b      	b.n	8001e6e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d14c      	bne.n	8001e38 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d9e:	4b49      	ldr	r3, [pc, #292]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	4b48      	ldr	r3, [pc, #288]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001da4:	494a      	ldr	r1, [pc, #296]	; (8001ed0 <HAL_RCC_OscConfig+0x62c>)
 8001da6:	400a      	ands	r2, r1
 8001da8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001daa:	f7ff f9a5 	bl	80010f8 <HAL_GetTick>
 8001dae:	0003      	movs	r3, r0
 8001db0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001db2:	e008      	b.n	8001dc6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001db4:	f7ff f9a0 	bl	80010f8 <HAL_GetTick>
 8001db8:	0002      	movs	r2, r0
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e079      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dc6:	4b3f      	ldr	r3, [pc, #252]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	2380      	movs	r3, #128	; 0x80
 8001dcc:	049b      	lsls	r3, r3, #18
 8001dce:	4013      	ands	r3, r2
 8001dd0:	d1f0      	bne.n	8001db4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dd2:	4b3c      	ldr	r3, [pc, #240]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd6:	220f      	movs	r2, #15
 8001dd8:	4393      	bics	r3, r2
 8001dda:	0019      	movs	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de0:	4b38      	ldr	r3, [pc, #224]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001de2:	430a      	orrs	r2, r1
 8001de4:	62da      	str	r2, [r3, #44]	; 0x2c
 8001de6:	4b37      	ldr	r3, [pc, #220]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	4a3a      	ldr	r2, [pc, #232]	; (8001ed4 <HAL_RCC_OscConfig+0x630>)
 8001dec:	4013      	ands	r3, r2
 8001dee:	0019      	movs	r1, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	4b32      	ldr	r3, [pc, #200]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e00:	4b30      	ldr	r3, [pc, #192]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	4b2f      	ldr	r3, [pc, #188]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001e06:	2180      	movs	r1, #128	; 0x80
 8001e08:	0449      	lsls	r1, r1, #17
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e0e:	f7ff f973 	bl	80010f8 <HAL_GetTick>
 8001e12:	0003      	movs	r3, r0
 8001e14:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e16:	e008      	b.n	8001e2a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e18:	f7ff f96e 	bl	80010f8 <HAL_GetTick>
 8001e1c:	0002      	movs	r2, r0
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e047      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e2a:	4b26      	ldr	r3, [pc, #152]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	2380      	movs	r3, #128	; 0x80
 8001e30:	049b      	lsls	r3, r3, #18
 8001e32:	4013      	ands	r3, r2
 8001e34:	d0f0      	beq.n	8001e18 <HAL_RCC_OscConfig+0x574>
 8001e36:	e03f      	b.n	8001eb8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e38:	4b22      	ldr	r3, [pc, #136]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	4b21      	ldr	r3, [pc, #132]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001e3e:	4924      	ldr	r1, [pc, #144]	; (8001ed0 <HAL_RCC_OscConfig+0x62c>)
 8001e40:	400a      	ands	r2, r1
 8001e42:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e44:	f7ff f958 	bl	80010f8 <HAL_GetTick>
 8001e48:	0003      	movs	r3, r0
 8001e4a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e4e:	f7ff f953 	bl	80010f8 <HAL_GetTick>
 8001e52:	0002      	movs	r2, r0
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e02c      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e60:	4b18      	ldr	r3, [pc, #96]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	2380      	movs	r3, #128	; 0x80
 8001e66:	049b      	lsls	r3, r3, #18
 8001e68:	4013      	ands	r3, r2
 8001e6a:	d1f0      	bne.n	8001e4e <HAL_RCC_OscConfig+0x5aa>
 8001e6c:	e024      	b.n	8001eb8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d101      	bne.n	8001e7a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e01f      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001e7a:	4b12      	ldr	r3, [pc, #72]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001e80:	4b10      	ldr	r3, [pc, #64]	; (8001ec4 <HAL_RCC_OscConfig+0x620>)
 8001e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e84:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e86:	697a      	ldr	r2, [r7, #20]
 8001e88:	2380      	movs	r3, #128	; 0x80
 8001e8a:	025b      	lsls	r3, r3, #9
 8001e8c:	401a      	ands	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d10e      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	220f      	movs	r2, #15
 8001e9a:	401a      	ands	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d107      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	23f0      	movs	r3, #240	; 0xf0
 8001ea8:	039b      	lsls	r3, r3, #14
 8001eaa:	401a      	ands	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d001      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e000      	b.n	8001eba <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	0018      	movs	r0, r3
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	b008      	add	sp, #32
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	46c0      	nop			; (mov r8, r8)
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	00001388 	.word	0x00001388
 8001ecc:	efffffff 	.word	0xefffffff
 8001ed0:	feffffff 	.word	0xfeffffff
 8001ed4:	ffc2ffff 	.word	0xffc2ffff

08001ed8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e0b3      	b.n	8002054 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001eec:	4b5b      	ldr	r3, [pc, #364]	; (800205c <HAL_RCC_ClockConfig+0x184>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d911      	bls.n	8001f1e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efa:	4b58      	ldr	r3, [pc, #352]	; (800205c <HAL_RCC_ClockConfig+0x184>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2201      	movs	r2, #1
 8001f00:	4393      	bics	r3, r2
 8001f02:	0019      	movs	r1, r3
 8001f04:	4b55      	ldr	r3, [pc, #340]	; (800205c <HAL_RCC_ClockConfig+0x184>)
 8001f06:	683a      	ldr	r2, [r7, #0]
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f0c:	4b53      	ldr	r3, [pc, #332]	; (800205c <HAL_RCC_ClockConfig+0x184>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2201      	movs	r2, #1
 8001f12:	4013      	ands	r3, r2
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d001      	beq.n	8001f1e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e09a      	b.n	8002054 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2202      	movs	r2, #2
 8001f24:	4013      	ands	r3, r2
 8001f26:	d015      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2204      	movs	r2, #4
 8001f2e:	4013      	ands	r3, r2
 8001f30:	d006      	beq.n	8001f40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001f32:	4b4b      	ldr	r3, [pc, #300]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	4b4a      	ldr	r3, [pc, #296]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 8001f38:	21e0      	movs	r1, #224	; 0xe0
 8001f3a:	00c9      	lsls	r1, r1, #3
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f40:	4b47      	ldr	r3, [pc, #284]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	22f0      	movs	r2, #240	; 0xf0
 8001f46:	4393      	bics	r3, r2
 8001f48:	0019      	movs	r1, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	689a      	ldr	r2, [r3, #8]
 8001f4e:	4b44      	ldr	r3, [pc, #272]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 8001f50:	430a      	orrs	r2, r1
 8001f52:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2201      	movs	r2, #1
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	d040      	beq.n	8001fe0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d107      	bne.n	8001f76 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f66:	4b3e      	ldr	r3, [pc, #248]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	2380      	movs	r3, #128	; 0x80
 8001f6c:	029b      	lsls	r3, r3, #10
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d114      	bne.n	8001f9c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e06e      	b.n	8002054 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d107      	bne.n	8001f8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f7e:	4b38      	ldr	r3, [pc, #224]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	2380      	movs	r3, #128	; 0x80
 8001f84:	049b      	lsls	r3, r3, #18
 8001f86:	4013      	ands	r3, r2
 8001f88:	d108      	bne.n	8001f9c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e062      	b.n	8002054 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f8e:	4b34      	ldr	r3, [pc, #208]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2202      	movs	r2, #2
 8001f94:	4013      	ands	r3, r2
 8001f96:	d101      	bne.n	8001f9c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e05b      	b.n	8002054 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f9c:	4b30      	ldr	r3, [pc, #192]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	2203      	movs	r2, #3
 8001fa2:	4393      	bics	r3, r2
 8001fa4:	0019      	movs	r1, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	4b2d      	ldr	r3, [pc, #180]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 8001fac:	430a      	orrs	r2, r1
 8001fae:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fb0:	f7ff f8a2 	bl	80010f8 <HAL_GetTick>
 8001fb4:	0003      	movs	r3, r0
 8001fb6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fb8:	e009      	b.n	8001fce <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fba:	f7ff f89d 	bl	80010f8 <HAL_GetTick>
 8001fbe:	0002      	movs	r2, r0
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	4a27      	ldr	r2, [pc, #156]	; (8002064 <HAL_RCC_ClockConfig+0x18c>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e042      	b.n	8002054 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fce:	4b24      	ldr	r3, [pc, #144]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	220c      	movs	r2, #12
 8001fd4:	401a      	ands	r2, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d1ec      	bne.n	8001fba <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fe0:	4b1e      	ldr	r3, [pc, #120]	; (800205c <HAL_RCC_ClockConfig+0x184>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d211      	bcs.n	8002012 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fee:	4b1b      	ldr	r3, [pc, #108]	; (800205c <HAL_RCC_ClockConfig+0x184>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	4393      	bics	r3, r2
 8001ff6:	0019      	movs	r1, r3
 8001ff8:	4b18      	ldr	r3, [pc, #96]	; (800205c <HAL_RCC_ClockConfig+0x184>)
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002000:	4b16      	ldr	r3, [pc, #88]	; (800205c <HAL_RCC_ClockConfig+0x184>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2201      	movs	r2, #1
 8002006:	4013      	ands	r3, r2
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	429a      	cmp	r2, r3
 800200c:	d001      	beq.n	8002012 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e020      	b.n	8002054 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2204      	movs	r2, #4
 8002018:	4013      	ands	r3, r2
 800201a:	d009      	beq.n	8002030 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800201c:	4b10      	ldr	r3, [pc, #64]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	4a11      	ldr	r2, [pc, #68]	; (8002068 <HAL_RCC_ClockConfig+0x190>)
 8002022:	4013      	ands	r3, r2
 8002024:	0019      	movs	r1, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68da      	ldr	r2, [r3, #12]
 800202a:	4b0d      	ldr	r3, [pc, #52]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 800202c:	430a      	orrs	r2, r1
 800202e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002030:	f000 f820 	bl	8002074 <HAL_RCC_GetSysClockFreq>
 8002034:	0001      	movs	r1, r0
 8002036:	4b0a      	ldr	r3, [pc, #40]	; (8002060 <HAL_RCC_ClockConfig+0x188>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	091b      	lsrs	r3, r3, #4
 800203c:	220f      	movs	r2, #15
 800203e:	4013      	ands	r3, r2
 8002040:	4a0a      	ldr	r2, [pc, #40]	; (800206c <HAL_RCC_ClockConfig+0x194>)
 8002042:	5cd3      	ldrb	r3, [r2, r3]
 8002044:	000a      	movs	r2, r1
 8002046:	40da      	lsrs	r2, r3
 8002048:	4b09      	ldr	r3, [pc, #36]	; (8002070 <HAL_RCC_ClockConfig+0x198>)
 800204a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800204c:	2000      	movs	r0, #0
 800204e:	f7ff f80d 	bl	800106c <HAL_InitTick>
  
  return HAL_OK;
 8002052:	2300      	movs	r3, #0
}
 8002054:	0018      	movs	r0, r3
 8002056:	46bd      	mov	sp, r7
 8002058:	b004      	add	sp, #16
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40022000 	.word	0x40022000
 8002060:	40021000 	.word	0x40021000
 8002064:	00001388 	.word	0x00001388
 8002068:	fffff8ff 	.word	0xfffff8ff
 800206c:	08003140 	.word	0x08003140
 8002070:	20000040 	.word	0x20000040

08002074 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002074:	b590      	push	{r4, r7, lr}
 8002076:	b08f      	sub	sp, #60	; 0x3c
 8002078:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800207a:	2314      	movs	r3, #20
 800207c:	18fb      	adds	r3, r7, r3
 800207e:	4a2b      	ldr	r2, [pc, #172]	; (800212c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002080:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002082:	c313      	stmia	r3!, {r0, r1, r4}
 8002084:	6812      	ldr	r2, [r2, #0]
 8002086:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002088:	1d3b      	adds	r3, r7, #4
 800208a:	4a29      	ldr	r2, [pc, #164]	; (8002130 <HAL_RCC_GetSysClockFreq+0xbc>)
 800208c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800208e:	c313      	stmia	r3!, {r0, r1, r4}
 8002090:	6812      	ldr	r2, [r2, #0]
 8002092:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002094:	2300      	movs	r3, #0
 8002096:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002098:	2300      	movs	r3, #0
 800209a:	62bb      	str	r3, [r7, #40]	; 0x28
 800209c:	2300      	movs	r3, #0
 800209e:	637b      	str	r3, [r7, #52]	; 0x34
 80020a0:	2300      	movs	r3, #0
 80020a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80020a8:	4b22      	ldr	r3, [pc, #136]	; (8002134 <HAL_RCC_GetSysClockFreq+0xc0>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020b0:	220c      	movs	r2, #12
 80020b2:	4013      	ands	r3, r2
 80020b4:	2b04      	cmp	r3, #4
 80020b6:	d002      	beq.n	80020be <HAL_RCC_GetSysClockFreq+0x4a>
 80020b8:	2b08      	cmp	r3, #8
 80020ba:	d003      	beq.n	80020c4 <HAL_RCC_GetSysClockFreq+0x50>
 80020bc:	e02d      	b.n	800211a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020be:	4b1e      	ldr	r3, [pc, #120]	; (8002138 <HAL_RCC_GetSysClockFreq+0xc4>)
 80020c0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80020c2:	e02d      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80020c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020c6:	0c9b      	lsrs	r3, r3, #18
 80020c8:	220f      	movs	r2, #15
 80020ca:	4013      	ands	r3, r2
 80020cc:	2214      	movs	r2, #20
 80020ce:	18ba      	adds	r2, r7, r2
 80020d0:	5cd3      	ldrb	r3, [r2, r3]
 80020d2:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80020d4:	4b17      	ldr	r3, [pc, #92]	; (8002134 <HAL_RCC_GetSysClockFreq+0xc0>)
 80020d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d8:	220f      	movs	r2, #15
 80020da:	4013      	ands	r3, r2
 80020dc:	1d3a      	adds	r2, r7, #4
 80020de:	5cd3      	ldrb	r3, [r2, r3]
 80020e0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80020e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020e4:	2380      	movs	r3, #128	; 0x80
 80020e6:	025b      	lsls	r3, r3, #9
 80020e8:	4013      	ands	r3, r2
 80020ea:	d009      	beq.n	8002100 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80020ee:	4812      	ldr	r0, [pc, #72]	; (8002138 <HAL_RCC_GetSysClockFreq+0xc4>)
 80020f0:	f7fe f80a 	bl	8000108 <__udivsi3>
 80020f4:	0003      	movs	r3, r0
 80020f6:	001a      	movs	r2, r3
 80020f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fa:	4353      	muls	r3, r2
 80020fc:	637b      	str	r3, [r7, #52]	; 0x34
 80020fe:	e009      	b.n	8002114 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002100:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002102:	000a      	movs	r2, r1
 8002104:	0152      	lsls	r2, r2, #5
 8002106:	1a52      	subs	r2, r2, r1
 8002108:	0193      	lsls	r3, r2, #6
 800210a:	1a9b      	subs	r3, r3, r2
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	185b      	adds	r3, r3, r1
 8002110:	021b      	lsls	r3, r3, #8
 8002112:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002114:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002116:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002118:	e002      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800211a:	4b07      	ldr	r3, [pc, #28]	; (8002138 <HAL_RCC_GetSysClockFreq+0xc4>)
 800211c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800211e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002122:	0018      	movs	r0, r3
 8002124:	46bd      	mov	sp, r7
 8002126:	b00f      	add	sp, #60	; 0x3c
 8002128:	bd90      	pop	{r4, r7, pc}
 800212a:	46c0      	nop			; (mov r8, r8)
 800212c:	08003120 	.word	0x08003120
 8002130:	08003130 	.word	0x08003130
 8002134:	40021000 	.word	0x40021000
 8002138:	007a1200 	.word	0x007a1200

0800213c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002144:	2300      	movs	r3, #0
 8002146:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002148:	2300      	movs	r3, #0
 800214a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2380      	movs	r3, #128	; 0x80
 8002152:	025b      	lsls	r3, r3, #9
 8002154:	4013      	ands	r3, r2
 8002156:	d100      	bne.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002158:	e08e      	b.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800215a:	2017      	movs	r0, #23
 800215c:	183b      	adds	r3, r7, r0
 800215e:	2200      	movs	r2, #0
 8002160:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002162:	4b5f      	ldr	r3, [pc, #380]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002164:	69da      	ldr	r2, [r3, #28]
 8002166:	2380      	movs	r3, #128	; 0x80
 8002168:	055b      	lsls	r3, r3, #21
 800216a:	4013      	ands	r3, r2
 800216c:	d110      	bne.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800216e:	4b5c      	ldr	r3, [pc, #368]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002170:	69da      	ldr	r2, [r3, #28]
 8002172:	4b5b      	ldr	r3, [pc, #364]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002174:	2180      	movs	r1, #128	; 0x80
 8002176:	0549      	lsls	r1, r1, #21
 8002178:	430a      	orrs	r2, r1
 800217a:	61da      	str	r2, [r3, #28]
 800217c:	4b58      	ldr	r3, [pc, #352]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800217e:	69da      	ldr	r2, [r3, #28]
 8002180:	2380      	movs	r3, #128	; 0x80
 8002182:	055b      	lsls	r3, r3, #21
 8002184:	4013      	ands	r3, r2
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800218a:	183b      	adds	r3, r7, r0
 800218c:	2201      	movs	r2, #1
 800218e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002190:	4b54      	ldr	r3, [pc, #336]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	2380      	movs	r3, #128	; 0x80
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	4013      	ands	r3, r2
 800219a:	d11a      	bne.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800219c:	4b51      	ldr	r3, [pc, #324]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	4b50      	ldr	r3, [pc, #320]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80021a2:	2180      	movs	r1, #128	; 0x80
 80021a4:	0049      	lsls	r1, r1, #1
 80021a6:	430a      	orrs	r2, r1
 80021a8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021aa:	f7fe ffa5 	bl	80010f8 <HAL_GetTick>
 80021ae:	0003      	movs	r3, r0
 80021b0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b2:	e008      	b.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b4:	f7fe ffa0 	bl	80010f8 <HAL_GetTick>
 80021b8:	0002      	movs	r2, r0
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b64      	cmp	r3, #100	; 0x64
 80021c0:	d901      	bls.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e087      	b.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c6:	4b47      	ldr	r3, [pc, #284]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	2380      	movs	r3, #128	; 0x80
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	4013      	ands	r3, r2
 80021d0:	d0f0      	beq.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80021d2:	4b43      	ldr	r3, [pc, #268]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80021d4:	6a1a      	ldr	r2, [r3, #32]
 80021d6:	23c0      	movs	r3, #192	; 0xc0
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4013      	ands	r3, r2
 80021dc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d034      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	23c0      	movs	r3, #192	; 0xc0
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4013      	ands	r3, r2
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d02c      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021f4:	4b3a      	ldr	r3, [pc, #232]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	4a3b      	ldr	r2, [pc, #236]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80021fe:	4b38      	ldr	r3, [pc, #224]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002200:	6a1a      	ldr	r2, [r3, #32]
 8002202:	4b37      	ldr	r3, [pc, #220]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002204:	2180      	movs	r1, #128	; 0x80
 8002206:	0249      	lsls	r1, r1, #9
 8002208:	430a      	orrs	r2, r1
 800220a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800220c:	4b34      	ldr	r3, [pc, #208]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800220e:	6a1a      	ldr	r2, [r3, #32]
 8002210:	4b33      	ldr	r3, [pc, #204]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002212:	4936      	ldr	r1, [pc, #216]	; (80022ec <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002214:	400a      	ands	r2, r1
 8002216:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002218:	4b31      	ldr	r3, [pc, #196]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2201      	movs	r2, #1
 8002222:	4013      	ands	r3, r2
 8002224:	d013      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002226:	f7fe ff67 	bl	80010f8 <HAL_GetTick>
 800222a:	0003      	movs	r3, r0
 800222c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800222e:	e009      	b.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002230:	f7fe ff62 	bl	80010f8 <HAL_GetTick>
 8002234:	0002      	movs	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	4a2d      	ldr	r2, [pc, #180]	; (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d901      	bls.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e048      	b.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002244:	4b26      	ldr	r3, [pc, #152]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002246:	6a1b      	ldr	r3, [r3, #32]
 8002248:	2202      	movs	r2, #2
 800224a:	4013      	ands	r3, r2
 800224c:	d0f0      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800224e:	4b24      	ldr	r3, [pc, #144]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002250:	6a1b      	ldr	r3, [r3, #32]
 8002252:	4a25      	ldr	r2, [pc, #148]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002254:	4013      	ands	r3, r2
 8002256:	0019      	movs	r1, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	4b20      	ldr	r3, [pc, #128]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800225e:	430a      	orrs	r2, r1
 8002260:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002262:	2317      	movs	r3, #23
 8002264:	18fb      	adds	r3, r7, r3
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d105      	bne.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800226c:	4b1c      	ldr	r3, [pc, #112]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800226e:	69da      	ldr	r2, [r3, #28]
 8002270:	4b1b      	ldr	r3, [pc, #108]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002272:	4920      	ldr	r1, [pc, #128]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002274:	400a      	ands	r2, r1
 8002276:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2201      	movs	r2, #1
 800227e:	4013      	ands	r3, r2
 8002280:	d009      	beq.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002282:	4b17      	ldr	r3, [pc, #92]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002286:	2203      	movs	r2, #3
 8002288:	4393      	bics	r3, r2
 800228a:	0019      	movs	r1, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	4b13      	ldr	r3, [pc, #76]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002292:	430a      	orrs	r2, r1
 8002294:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2220      	movs	r2, #32
 800229c:	4013      	ands	r3, r2
 800229e:	d009      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022a0:	4b0f      	ldr	r3, [pc, #60]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a4:	2210      	movs	r2, #16
 80022a6:	4393      	bics	r3, r2
 80022a8:	0019      	movs	r1, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	68da      	ldr	r2, [r3, #12]
 80022ae:	4b0c      	ldr	r3, [pc, #48]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022b0:	430a      	orrs	r2, r1
 80022b2:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	2380      	movs	r3, #128	; 0x80
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4013      	ands	r3, r2
 80022be:	d009      	beq.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80022c0:	4b07      	ldr	r3, [pc, #28]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c4:	2240      	movs	r2, #64	; 0x40
 80022c6:	4393      	bics	r3, r2
 80022c8:	0019      	movs	r1, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	691a      	ldr	r2, [r3, #16]
 80022ce:	4b04      	ldr	r3, [pc, #16]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022d0:	430a      	orrs	r2, r1
 80022d2:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	0018      	movs	r0, r3
 80022d8:	46bd      	mov	sp, r7
 80022da:	b006      	add	sp, #24
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	46c0      	nop			; (mov r8, r8)
 80022e0:	40021000 	.word	0x40021000
 80022e4:	40007000 	.word	0x40007000
 80022e8:	fffffcff 	.word	0xfffffcff
 80022ec:	fffeffff 	.word	0xfffeffff
 80022f0:	00001388 	.word	0x00001388
 80022f4:	efffffff 	.word	0xefffffff

080022f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e042      	b.n	8002390 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	223d      	movs	r2, #61	; 0x3d
 800230e:	5c9b      	ldrb	r3, [r3, r2]
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d107      	bne.n	8002326 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	223c      	movs	r2, #60	; 0x3c
 800231a:	2100      	movs	r1, #0
 800231c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	0018      	movs	r0, r3
 8002322:	f7fe fdef 	bl	8000f04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	223d      	movs	r2, #61	; 0x3d
 800232a:	2102      	movs	r1, #2
 800232c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	3304      	adds	r3, #4
 8002336:	0019      	movs	r1, r3
 8002338:	0010      	movs	r0, r2
 800233a:	f000 fb21 	bl	8002980 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2246      	movs	r2, #70	; 0x46
 8002342:	2101      	movs	r1, #1
 8002344:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	223e      	movs	r2, #62	; 0x3e
 800234a:	2101      	movs	r1, #1
 800234c:	5499      	strb	r1, [r3, r2]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	223f      	movs	r2, #63	; 0x3f
 8002352:	2101      	movs	r1, #1
 8002354:	5499      	strb	r1, [r3, r2]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2240      	movs	r2, #64	; 0x40
 800235a:	2101      	movs	r1, #1
 800235c:	5499      	strb	r1, [r3, r2]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2241      	movs	r2, #65	; 0x41
 8002362:	2101      	movs	r1, #1
 8002364:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2242      	movs	r2, #66	; 0x42
 800236a:	2101      	movs	r1, #1
 800236c:	5499      	strb	r1, [r3, r2]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2243      	movs	r2, #67	; 0x43
 8002372:	2101      	movs	r1, #1
 8002374:	5499      	strb	r1, [r3, r2]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2244      	movs	r2, #68	; 0x44
 800237a:	2101      	movs	r1, #1
 800237c:	5499      	strb	r1, [r3, r2]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2245      	movs	r2, #69	; 0x45
 8002382:	2101      	movs	r1, #1
 8002384:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	223d      	movs	r2, #61	; 0x3d
 800238a:	2101      	movs	r1, #1
 800238c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	0018      	movs	r0, r3
 8002392:	46bd      	mov	sp, r7
 8002394:	b002      	add	sp, #8
 8002396:	bd80      	pop	{r7, pc}

08002398 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	223d      	movs	r2, #61	; 0x3d
 80023a4:	5c9b      	ldrb	r3, [r3, r2]
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d001      	beq.n	80023b0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e033      	b.n	8002418 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	223d      	movs	r2, #61	; 0x3d
 80023b4:	2102      	movs	r1, #2
 80023b6:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a18      	ldr	r2, [pc, #96]	; (8002420 <HAL_TIM_Base_Start+0x88>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d00f      	beq.n	80023e2 <HAL_TIM_Base_Start+0x4a>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	2380      	movs	r3, #128	; 0x80
 80023c8:	05db      	lsls	r3, r3, #23
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d009      	beq.n	80023e2 <HAL_TIM_Base_Start+0x4a>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a14      	ldr	r2, [pc, #80]	; (8002424 <HAL_TIM_Base_Start+0x8c>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d004      	beq.n	80023e2 <HAL_TIM_Base_Start+0x4a>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a12      	ldr	r2, [pc, #72]	; (8002428 <HAL_TIM_Base_Start+0x90>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d111      	bne.n	8002406 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	2207      	movs	r2, #7
 80023ea:	4013      	ands	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2b06      	cmp	r3, #6
 80023f2:	d010      	beq.n	8002416 <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2101      	movs	r1, #1
 8002400:	430a      	orrs	r2, r1
 8002402:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002404:	e007      	b.n	8002416 <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2101      	movs	r1, #1
 8002412:	430a      	orrs	r2, r1
 8002414:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002416:	2300      	movs	r3, #0
}
 8002418:	0018      	movs	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	b004      	add	sp, #16
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40012c00 	.word	0x40012c00
 8002424:	40000400 	.word	0x40000400
 8002428:	40014000 	.word	0x40014000

0800242c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d101      	bne.n	800243e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e042      	b.n	80024c4 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	223d      	movs	r2, #61	; 0x3d
 8002442:	5c9b      	ldrb	r3, [r3, r2]
 8002444:	b2db      	uxtb	r3, r3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d107      	bne.n	800245a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	223c      	movs	r2, #60	; 0x3c
 800244e:	2100      	movs	r1, #0
 8002450:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	0018      	movs	r0, r3
 8002456:	f000 f839 	bl	80024cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	223d      	movs	r2, #61	; 0x3d
 800245e:	2102      	movs	r1, #2
 8002460:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	3304      	adds	r3, #4
 800246a:	0019      	movs	r1, r3
 800246c:	0010      	movs	r0, r2
 800246e:	f000 fa87 	bl	8002980 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2246      	movs	r2, #70	; 0x46
 8002476:	2101      	movs	r1, #1
 8002478:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	223e      	movs	r2, #62	; 0x3e
 800247e:	2101      	movs	r1, #1
 8002480:	5499      	strb	r1, [r3, r2]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	223f      	movs	r2, #63	; 0x3f
 8002486:	2101      	movs	r1, #1
 8002488:	5499      	strb	r1, [r3, r2]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2240      	movs	r2, #64	; 0x40
 800248e:	2101      	movs	r1, #1
 8002490:	5499      	strb	r1, [r3, r2]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2241      	movs	r2, #65	; 0x41
 8002496:	2101      	movs	r1, #1
 8002498:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2242      	movs	r2, #66	; 0x42
 800249e:	2101      	movs	r1, #1
 80024a0:	5499      	strb	r1, [r3, r2]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2243      	movs	r2, #67	; 0x43
 80024a6:	2101      	movs	r1, #1
 80024a8:	5499      	strb	r1, [r3, r2]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2244      	movs	r2, #68	; 0x44
 80024ae:	2101      	movs	r1, #1
 80024b0:	5499      	strb	r1, [r3, r2]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2245      	movs	r2, #69	; 0x45
 80024b6:	2101      	movs	r1, #1
 80024b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	223d      	movs	r2, #61	; 0x3d
 80024be:	2101      	movs	r1, #1
 80024c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	0018      	movs	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	b002      	add	sp, #8
 80024ca:	bd80      	pop	{r7, pc}

080024cc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80024d4:	46c0      	nop			; (mov r8, r8)
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b002      	add	sp, #8
 80024da:	bd80      	pop	{r7, pc}

080024dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d108      	bne.n	80024fe <HAL_TIM_PWM_Start+0x22>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	223e      	movs	r2, #62	; 0x3e
 80024f0:	5c9b      	ldrb	r3, [r3, r2]
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	3b01      	subs	r3, #1
 80024f6:	1e5a      	subs	r2, r3, #1
 80024f8:	4193      	sbcs	r3, r2
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	e01f      	b.n	800253e <HAL_TIM_PWM_Start+0x62>
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	2b04      	cmp	r3, #4
 8002502:	d108      	bne.n	8002516 <HAL_TIM_PWM_Start+0x3a>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	223f      	movs	r2, #63	; 0x3f
 8002508:	5c9b      	ldrb	r3, [r3, r2]
 800250a:	b2db      	uxtb	r3, r3
 800250c:	3b01      	subs	r3, #1
 800250e:	1e5a      	subs	r2, r3, #1
 8002510:	4193      	sbcs	r3, r2
 8002512:	b2db      	uxtb	r3, r3
 8002514:	e013      	b.n	800253e <HAL_TIM_PWM_Start+0x62>
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	2b08      	cmp	r3, #8
 800251a:	d108      	bne.n	800252e <HAL_TIM_PWM_Start+0x52>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2240      	movs	r2, #64	; 0x40
 8002520:	5c9b      	ldrb	r3, [r3, r2]
 8002522:	b2db      	uxtb	r3, r3
 8002524:	3b01      	subs	r3, #1
 8002526:	1e5a      	subs	r2, r3, #1
 8002528:	4193      	sbcs	r3, r2
 800252a:	b2db      	uxtb	r3, r3
 800252c:	e007      	b.n	800253e <HAL_TIM_PWM_Start+0x62>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2241      	movs	r2, #65	; 0x41
 8002532:	5c9b      	ldrb	r3, [r3, r2]
 8002534:	b2db      	uxtb	r3, r3
 8002536:	3b01      	subs	r3, #1
 8002538:	1e5a      	subs	r2, r3, #1
 800253a:	4193      	sbcs	r3, r2
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e074      	b.n	8002630 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d104      	bne.n	8002556 <HAL_TIM_PWM_Start+0x7a>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	223e      	movs	r2, #62	; 0x3e
 8002550:	2102      	movs	r1, #2
 8002552:	5499      	strb	r1, [r3, r2]
 8002554:	e013      	b.n	800257e <HAL_TIM_PWM_Start+0xa2>
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	2b04      	cmp	r3, #4
 800255a:	d104      	bne.n	8002566 <HAL_TIM_PWM_Start+0x8a>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	223f      	movs	r2, #63	; 0x3f
 8002560:	2102      	movs	r1, #2
 8002562:	5499      	strb	r1, [r3, r2]
 8002564:	e00b      	b.n	800257e <HAL_TIM_PWM_Start+0xa2>
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	2b08      	cmp	r3, #8
 800256a:	d104      	bne.n	8002576 <HAL_TIM_PWM_Start+0x9a>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2240      	movs	r2, #64	; 0x40
 8002570:	2102      	movs	r1, #2
 8002572:	5499      	strb	r1, [r3, r2]
 8002574:	e003      	b.n	800257e <HAL_TIM_PWM_Start+0xa2>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2241      	movs	r2, #65	; 0x41
 800257a:	2102      	movs	r1, #2
 800257c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	6839      	ldr	r1, [r7, #0]
 8002584:	2201      	movs	r2, #1
 8002586:	0018      	movs	r0, r3
 8002588:	f000 fd10 	bl	8002fac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a29      	ldr	r2, [pc, #164]	; (8002638 <HAL_TIM_PWM_Start+0x15c>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d00e      	beq.n	80025b4 <HAL_TIM_PWM_Start+0xd8>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a28      	ldr	r2, [pc, #160]	; (800263c <HAL_TIM_PWM_Start+0x160>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d009      	beq.n	80025b4 <HAL_TIM_PWM_Start+0xd8>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a26      	ldr	r2, [pc, #152]	; (8002640 <HAL_TIM_PWM_Start+0x164>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d004      	beq.n	80025b4 <HAL_TIM_PWM_Start+0xd8>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a25      	ldr	r2, [pc, #148]	; (8002644 <HAL_TIM_PWM_Start+0x168>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d101      	bne.n	80025b8 <HAL_TIM_PWM_Start+0xdc>
 80025b4:	2301      	movs	r3, #1
 80025b6:	e000      	b.n	80025ba <HAL_TIM_PWM_Start+0xde>
 80025b8:	2300      	movs	r3, #0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d008      	beq.n	80025d0 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2180      	movs	r1, #128	; 0x80
 80025ca:	0209      	lsls	r1, r1, #8
 80025cc:	430a      	orrs	r2, r1
 80025ce:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a18      	ldr	r2, [pc, #96]	; (8002638 <HAL_TIM_PWM_Start+0x15c>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d00f      	beq.n	80025fa <HAL_TIM_PWM_Start+0x11e>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	2380      	movs	r3, #128	; 0x80
 80025e0:	05db      	lsls	r3, r3, #23
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d009      	beq.n	80025fa <HAL_TIM_PWM_Start+0x11e>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a17      	ldr	r2, [pc, #92]	; (8002648 <HAL_TIM_PWM_Start+0x16c>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d004      	beq.n	80025fa <HAL_TIM_PWM_Start+0x11e>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a11      	ldr	r2, [pc, #68]	; (800263c <HAL_TIM_PWM_Start+0x160>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d111      	bne.n	800261e <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	2207      	movs	r2, #7
 8002602:	4013      	ands	r3, r2
 8002604:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2b06      	cmp	r3, #6
 800260a:	d010      	beq.n	800262e <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2101      	movs	r1, #1
 8002618:	430a      	orrs	r2, r1
 800261a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800261c:	e007      	b.n	800262e <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2101      	movs	r1, #1
 800262a:	430a      	orrs	r2, r1
 800262c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800262e:	2300      	movs	r3, #0
}
 8002630:	0018      	movs	r0, r3
 8002632:	46bd      	mov	sp, r7
 8002634:	b004      	add	sp, #16
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40012c00 	.word	0x40012c00
 800263c:	40014000 	.word	0x40014000
 8002640:	40014400 	.word	0x40014400
 8002644:	40014800 	.word	0x40014800
 8002648:	40000400 	.word	0x40000400

0800264c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002658:	2317      	movs	r3, #23
 800265a:	18fb      	adds	r3, r7, r3
 800265c:	2200      	movs	r2, #0
 800265e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	223c      	movs	r2, #60	; 0x3c
 8002664:	5c9b      	ldrb	r3, [r3, r2]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d101      	bne.n	800266e <HAL_TIM_PWM_ConfigChannel+0x22>
 800266a:	2302      	movs	r3, #2
 800266c:	e0ad      	b.n	80027ca <HAL_TIM_PWM_ConfigChannel+0x17e>
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	223c      	movs	r2, #60	; 0x3c
 8002672:	2101      	movs	r1, #1
 8002674:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2b0c      	cmp	r3, #12
 800267a:	d100      	bne.n	800267e <HAL_TIM_PWM_ConfigChannel+0x32>
 800267c:	e076      	b.n	800276c <HAL_TIM_PWM_ConfigChannel+0x120>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2b0c      	cmp	r3, #12
 8002682:	d900      	bls.n	8002686 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002684:	e095      	b.n	80027b2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b08      	cmp	r3, #8
 800268a:	d04e      	beq.n	800272a <HAL_TIM_PWM_ConfigChannel+0xde>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2b08      	cmp	r3, #8
 8002690:	d900      	bls.n	8002694 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002692:	e08e      	b.n	80027b2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <HAL_TIM_PWM_ConfigChannel+0x56>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2b04      	cmp	r3, #4
 800269e:	d021      	beq.n	80026e4 <HAL_TIM_PWM_ConfigChannel+0x98>
 80026a0:	e087      	b.n	80027b2 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	68ba      	ldr	r2, [r7, #8]
 80026a8:	0011      	movs	r1, r2
 80026aa:	0018      	movs	r0, r3
 80026ac:	f000 f9e8 	bl	8002a80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	699a      	ldr	r2, [r3, #24]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2108      	movs	r1, #8
 80026bc:	430a      	orrs	r2, r1
 80026be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	699a      	ldr	r2, [r3, #24]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2104      	movs	r1, #4
 80026cc:	438a      	bics	r2, r1
 80026ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6999      	ldr	r1, [r3, #24]
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	691a      	ldr	r2, [r3, #16]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	430a      	orrs	r2, r1
 80026e0:	619a      	str	r2, [r3, #24]
      break;
 80026e2:	e06b      	b.n	80027bc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68ba      	ldr	r2, [r7, #8]
 80026ea:	0011      	movs	r1, r2
 80026ec:	0018      	movs	r0, r3
 80026ee:	f000 fa4f 	bl	8002b90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	699a      	ldr	r2, [r3, #24]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2180      	movs	r1, #128	; 0x80
 80026fe:	0109      	lsls	r1, r1, #4
 8002700:	430a      	orrs	r2, r1
 8002702:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	699a      	ldr	r2, [r3, #24]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4931      	ldr	r1, [pc, #196]	; (80027d4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002710:	400a      	ands	r2, r1
 8002712:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6999      	ldr	r1, [r3, #24]
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	021a      	lsls	r2, r3, #8
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	430a      	orrs	r2, r1
 8002726:	619a      	str	r2, [r3, #24]
      break;
 8002728:	e048      	b.n	80027bc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	0011      	movs	r1, r2
 8002732:	0018      	movs	r0, r3
 8002734:	f000 fab0 	bl	8002c98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	69da      	ldr	r2, [r3, #28]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2108      	movs	r1, #8
 8002744:	430a      	orrs	r2, r1
 8002746:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	69da      	ldr	r2, [r3, #28]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2104      	movs	r1, #4
 8002754:	438a      	bics	r2, r1
 8002756:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	69d9      	ldr	r1, [r3, #28]
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	691a      	ldr	r2, [r3, #16]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	430a      	orrs	r2, r1
 8002768:	61da      	str	r2, [r3, #28]
      break;
 800276a:	e027      	b.n	80027bc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	68ba      	ldr	r2, [r7, #8]
 8002772:	0011      	movs	r1, r2
 8002774:	0018      	movs	r0, r3
 8002776:	f000 fb15 	bl	8002da4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	69da      	ldr	r2, [r3, #28]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2180      	movs	r1, #128	; 0x80
 8002786:	0109      	lsls	r1, r1, #4
 8002788:	430a      	orrs	r2, r1
 800278a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	69da      	ldr	r2, [r3, #28]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	490f      	ldr	r1, [pc, #60]	; (80027d4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002798:	400a      	ands	r2, r1
 800279a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	69d9      	ldr	r1, [r3, #28]
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	021a      	lsls	r2, r3, #8
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	61da      	str	r2, [r3, #28]
      break;
 80027b0:	e004      	b.n	80027bc <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80027b2:	2317      	movs	r3, #23
 80027b4:	18fb      	adds	r3, r7, r3
 80027b6:	2201      	movs	r2, #1
 80027b8:	701a      	strb	r2, [r3, #0]
      break;
 80027ba:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	223c      	movs	r2, #60	; 0x3c
 80027c0:	2100      	movs	r1, #0
 80027c2:	5499      	strb	r1, [r3, r2]

  return status;
 80027c4:	2317      	movs	r3, #23
 80027c6:	18fb      	adds	r3, r7, r3
 80027c8:	781b      	ldrb	r3, [r3, #0]
}
 80027ca:	0018      	movs	r0, r3
 80027cc:	46bd      	mov	sp, r7
 80027ce:	b006      	add	sp, #24
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	46c0      	nop			; (mov r8, r8)
 80027d4:	fffffbff 	.word	0xfffffbff

080027d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027e2:	230f      	movs	r3, #15
 80027e4:	18fb      	adds	r3, r7, r3
 80027e6:	2200      	movs	r2, #0
 80027e8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	223c      	movs	r2, #60	; 0x3c
 80027ee:	5c9b      	ldrb	r3, [r3, r2]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d101      	bne.n	80027f8 <HAL_TIM_ConfigClockSource+0x20>
 80027f4:	2302      	movs	r3, #2
 80027f6:	e0bc      	b.n	8002972 <HAL_TIM_ConfigClockSource+0x19a>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	223c      	movs	r2, #60	; 0x3c
 80027fc:	2101      	movs	r1, #1
 80027fe:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	223d      	movs	r2, #61	; 0x3d
 8002804:	2102      	movs	r1, #2
 8002806:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	2277      	movs	r2, #119	; 0x77
 8002814:	4393      	bics	r3, r2
 8002816:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	4a58      	ldr	r2, [pc, #352]	; (800297c <HAL_TIM_ConfigClockSource+0x1a4>)
 800281c:	4013      	ands	r3, r2
 800281e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2280      	movs	r2, #128	; 0x80
 800282e:	0192      	lsls	r2, r2, #6
 8002830:	4293      	cmp	r3, r2
 8002832:	d040      	beq.n	80028b6 <HAL_TIM_ConfigClockSource+0xde>
 8002834:	2280      	movs	r2, #128	; 0x80
 8002836:	0192      	lsls	r2, r2, #6
 8002838:	4293      	cmp	r3, r2
 800283a:	d900      	bls.n	800283e <HAL_TIM_ConfigClockSource+0x66>
 800283c:	e088      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x178>
 800283e:	2280      	movs	r2, #128	; 0x80
 8002840:	0152      	lsls	r2, r2, #5
 8002842:	4293      	cmp	r3, r2
 8002844:	d100      	bne.n	8002848 <HAL_TIM_ConfigClockSource+0x70>
 8002846:	e088      	b.n	800295a <HAL_TIM_ConfigClockSource+0x182>
 8002848:	2280      	movs	r2, #128	; 0x80
 800284a:	0152      	lsls	r2, r2, #5
 800284c:	4293      	cmp	r3, r2
 800284e:	d900      	bls.n	8002852 <HAL_TIM_ConfigClockSource+0x7a>
 8002850:	e07e      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x178>
 8002852:	2b70      	cmp	r3, #112	; 0x70
 8002854:	d018      	beq.n	8002888 <HAL_TIM_ConfigClockSource+0xb0>
 8002856:	d900      	bls.n	800285a <HAL_TIM_ConfigClockSource+0x82>
 8002858:	e07a      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x178>
 800285a:	2b60      	cmp	r3, #96	; 0x60
 800285c:	d04f      	beq.n	80028fe <HAL_TIM_ConfigClockSource+0x126>
 800285e:	d900      	bls.n	8002862 <HAL_TIM_ConfigClockSource+0x8a>
 8002860:	e076      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x178>
 8002862:	2b50      	cmp	r3, #80	; 0x50
 8002864:	d03b      	beq.n	80028de <HAL_TIM_ConfigClockSource+0x106>
 8002866:	d900      	bls.n	800286a <HAL_TIM_ConfigClockSource+0x92>
 8002868:	e072      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x178>
 800286a:	2b40      	cmp	r3, #64	; 0x40
 800286c:	d057      	beq.n	800291e <HAL_TIM_ConfigClockSource+0x146>
 800286e:	d900      	bls.n	8002872 <HAL_TIM_ConfigClockSource+0x9a>
 8002870:	e06e      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x178>
 8002872:	2b30      	cmp	r3, #48	; 0x30
 8002874:	d063      	beq.n	800293e <HAL_TIM_ConfigClockSource+0x166>
 8002876:	d86b      	bhi.n	8002950 <HAL_TIM_ConfigClockSource+0x178>
 8002878:	2b20      	cmp	r3, #32
 800287a:	d060      	beq.n	800293e <HAL_TIM_ConfigClockSource+0x166>
 800287c:	d868      	bhi.n	8002950 <HAL_TIM_ConfigClockSource+0x178>
 800287e:	2b00      	cmp	r3, #0
 8002880:	d05d      	beq.n	800293e <HAL_TIM_ConfigClockSource+0x166>
 8002882:	2b10      	cmp	r3, #16
 8002884:	d05b      	beq.n	800293e <HAL_TIM_ConfigClockSource+0x166>
 8002886:	e063      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6818      	ldr	r0, [r3, #0]
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	6899      	ldr	r1, [r3, #8]
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	f000 fb68 	bl	8002f6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	2277      	movs	r2, #119	; 0x77
 80028a8:	4313      	orrs	r3, r2
 80028aa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	609a      	str	r2, [r3, #8]
      break;
 80028b4:	e052      	b.n	800295c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6818      	ldr	r0, [r3, #0]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	6899      	ldr	r1, [r3, #8]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	685a      	ldr	r2, [r3, #4]
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	f000 fb51 	bl	8002f6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2180      	movs	r1, #128	; 0x80
 80028d6:	01c9      	lsls	r1, r1, #7
 80028d8:	430a      	orrs	r2, r1
 80028da:	609a      	str	r2, [r3, #8]
      break;
 80028dc:	e03e      	b.n	800295c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6818      	ldr	r0, [r3, #0]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	6859      	ldr	r1, [r3, #4]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	001a      	movs	r2, r3
 80028ec:	f000 fac4 	bl	8002e78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2150      	movs	r1, #80	; 0x50
 80028f6:	0018      	movs	r0, r3
 80028f8:	f000 fb1e 	bl	8002f38 <TIM_ITRx_SetConfig>
      break;
 80028fc:	e02e      	b.n	800295c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6818      	ldr	r0, [r3, #0]
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	6859      	ldr	r1, [r3, #4]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	001a      	movs	r2, r3
 800290c:	f000 fae2 	bl	8002ed4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2160      	movs	r1, #96	; 0x60
 8002916:	0018      	movs	r0, r3
 8002918:	f000 fb0e 	bl	8002f38 <TIM_ITRx_SetConfig>
      break;
 800291c:	e01e      	b.n	800295c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6818      	ldr	r0, [r3, #0]
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	6859      	ldr	r1, [r3, #4]
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	001a      	movs	r2, r3
 800292c:	f000 faa4 	bl	8002e78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2140      	movs	r1, #64	; 0x40
 8002936:	0018      	movs	r0, r3
 8002938:	f000 fafe 	bl	8002f38 <TIM_ITRx_SetConfig>
      break;
 800293c:	e00e      	b.n	800295c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	0019      	movs	r1, r3
 8002948:	0010      	movs	r0, r2
 800294a:	f000 faf5 	bl	8002f38 <TIM_ITRx_SetConfig>
      break;
 800294e:	e005      	b.n	800295c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002950:	230f      	movs	r3, #15
 8002952:	18fb      	adds	r3, r7, r3
 8002954:	2201      	movs	r2, #1
 8002956:	701a      	strb	r2, [r3, #0]
      break;
 8002958:	e000      	b.n	800295c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800295a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	223d      	movs	r2, #61	; 0x3d
 8002960:	2101      	movs	r1, #1
 8002962:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	223c      	movs	r2, #60	; 0x3c
 8002968:	2100      	movs	r1, #0
 800296a:	5499      	strb	r1, [r3, r2]

  return status;
 800296c:	230f      	movs	r3, #15
 800296e:	18fb      	adds	r3, r7, r3
 8002970:	781b      	ldrb	r3, [r3, #0]
}
 8002972:	0018      	movs	r0, r3
 8002974:	46bd      	mov	sp, r7
 8002976:	b004      	add	sp, #16
 8002978:	bd80      	pop	{r7, pc}
 800297a:	46c0      	nop			; (mov r8, r8)
 800297c:	ffff00ff 	.word	0xffff00ff

08002980 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4a34      	ldr	r2, [pc, #208]	; (8002a64 <TIM_Base_SetConfig+0xe4>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d008      	beq.n	80029aa <TIM_Base_SetConfig+0x2a>
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	2380      	movs	r3, #128	; 0x80
 800299c:	05db      	lsls	r3, r3, #23
 800299e:	429a      	cmp	r2, r3
 80029a0:	d003      	beq.n	80029aa <TIM_Base_SetConfig+0x2a>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a30      	ldr	r2, [pc, #192]	; (8002a68 <TIM_Base_SetConfig+0xe8>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d108      	bne.n	80029bc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2270      	movs	r2, #112	; 0x70
 80029ae:	4393      	bics	r3, r2
 80029b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a29      	ldr	r2, [pc, #164]	; (8002a64 <TIM_Base_SetConfig+0xe4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d018      	beq.n	80029f6 <TIM_Base_SetConfig+0x76>
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	2380      	movs	r3, #128	; 0x80
 80029c8:	05db      	lsls	r3, r3, #23
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d013      	beq.n	80029f6 <TIM_Base_SetConfig+0x76>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a25      	ldr	r2, [pc, #148]	; (8002a68 <TIM_Base_SetConfig+0xe8>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d00f      	beq.n	80029f6 <TIM_Base_SetConfig+0x76>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a24      	ldr	r2, [pc, #144]	; (8002a6c <TIM_Base_SetConfig+0xec>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d00b      	beq.n	80029f6 <TIM_Base_SetConfig+0x76>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a23      	ldr	r2, [pc, #140]	; (8002a70 <TIM_Base_SetConfig+0xf0>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d007      	beq.n	80029f6 <TIM_Base_SetConfig+0x76>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a22      	ldr	r2, [pc, #136]	; (8002a74 <TIM_Base_SetConfig+0xf4>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d003      	beq.n	80029f6 <TIM_Base_SetConfig+0x76>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a21      	ldr	r2, [pc, #132]	; (8002a78 <TIM_Base_SetConfig+0xf8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d108      	bne.n	8002a08 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	4a20      	ldr	r2, [pc, #128]	; (8002a7c <TIM_Base_SetConfig+0xfc>)
 80029fa:	4013      	ands	r3, r2
 80029fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2280      	movs	r2, #128	; 0x80
 8002a0c:	4393      	bics	r3, r2
 8002a0e:	001a      	movs	r2, r3
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	689a      	ldr	r2, [r3, #8]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a0c      	ldr	r2, [pc, #48]	; (8002a64 <TIM_Base_SetConfig+0xe4>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d00b      	beq.n	8002a4e <TIM_Base_SetConfig+0xce>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a0d      	ldr	r2, [pc, #52]	; (8002a70 <TIM_Base_SetConfig+0xf0>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d007      	beq.n	8002a4e <TIM_Base_SetConfig+0xce>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a0c      	ldr	r2, [pc, #48]	; (8002a74 <TIM_Base_SetConfig+0xf4>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d003      	beq.n	8002a4e <TIM_Base_SetConfig+0xce>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a0b      	ldr	r2, [pc, #44]	; (8002a78 <TIM_Base_SetConfig+0xf8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d103      	bne.n	8002a56 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	691a      	ldr	r2, [r3, #16]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	615a      	str	r2, [r3, #20]
}
 8002a5c:	46c0      	nop			; (mov r8, r8)
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	b004      	add	sp, #16
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40012c00 	.word	0x40012c00
 8002a68:	40000400 	.word	0x40000400
 8002a6c:	40002000 	.word	0x40002000
 8002a70:	40014000 	.word	0x40014000
 8002a74:	40014400 	.word	0x40014400
 8002a78:	40014800 	.word	0x40014800
 8002a7c:	fffffcff 	.word	0xfffffcff

08002a80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	4393      	bics	r3, r2
 8002a92:	001a      	movs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2270      	movs	r2, #112	; 0x70
 8002aae:	4393      	bics	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	4393      	bics	r3, r2
 8002ab8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	4393      	bics	r3, r2
 8002aca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a27      	ldr	r2, [pc, #156]	; (8002b78 <TIM_OC1_SetConfig+0xf8>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d00b      	beq.n	8002af6 <TIM_OC1_SetConfig+0x76>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a26      	ldr	r2, [pc, #152]	; (8002b7c <TIM_OC1_SetConfig+0xfc>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d007      	beq.n	8002af6 <TIM_OC1_SetConfig+0x76>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a25      	ldr	r2, [pc, #148]	; (8002b80 <TIM_OC1_SetConfig+0x100>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d003      	beq.n	8002af6 <TIM_OC1_SetConfig+0x76>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a24      	ldr	r2, [pc, #144]	; (8002b84 <TIM_OC1_SetConfig+0x104>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d10c      	bne.n	8002b10 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	2208      	movs	r2, #8
 8002afa:	4393      	bics	r3, r2
 8002afc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	2204      	movs	r2, #4
 8002b0c:	4393      	bics	r3, r2
 8002b0e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4a19      	ldr	r2, [pc, #100]	; (8002b78 <TIM_OC1_SetConfig+0xf8>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d00b      	beq.n	8002b30 <TIM_OC1_SetConfig+0xb0>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	4a18      	ldr	r2, [pc, #96]	; (8002b7c <TIM_OC1_SetConfig+0xfc>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d007      	beq.n	8002b30 <TIM_OC1_SetConfig+0xb0>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	4a17      	ldr	r2, [pc, #92]	; (8002b80 <TIM_OC1_SetConfig+0x100>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d003      	beq.n	8002b30 <TIM_OC1_SetConfig+0xb0>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	4a16      	ldr	r2, [pc, #88]	; (8002b84 <TIM_OC1_SetConfig+0x104>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d111      	bne.n	8002b54 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	4a15      	ldr	r2, [pc, #84]	; (8002b88 <TIM_OC1_SetConfig+0x108>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	4a14      	ldr	r2, [pc, #80]	; (8002b8c <TIM_OC1_SetConfig+0x10c>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	695b      	ldr	r3, [r3, #20]
 8002b44:	693a      	ldr	r2, [r7, #16]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68fa      	ldr	r2, [r7, #12]
 8002b5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685a      	ldr	r2, [r3, #4]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	621a      	str	r2, [r3, #32]
}
 8002b6e:	46c0      	nop			; (mov r8, r8)
 8002b70:	46bd      	mov	sp, r7
 8002b72:	b006      	add	sp, #24
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	46c0      	nop			; (mov r8, r8)
 8002b78:	40012c00 	.word	0x40012c00
 8002b7c:	40014000 	.word	0x40014000
 8002b80:	40014400 	.word	0x40014400
 8002b84:	40014800 	.word	0x40014800
 8002b88:	fffffeff 	.word	0xfffffeff
 8002b8c:	fffffdff 	.word	0xfffffdff

08002b90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	2210      	movs	r2, #16
 8002ba0:	4393      	bics	r3, r2
 8002ba2:	001a      	movs	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	4a2e      	ldr	r2, [pc, #184]	; (8002c78 <TIM_OC2_SetConfig+0xe8>)
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	4a2d      	ldr	r2, [pc, #180]	; (8002c7c <TIM_OC2_SetConfig+0xec>)
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	021b      	lsls	r3, r3, #8
 8002bd0:	68fa      	ldr	r2, [r7, #12]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	2220      	movs	r2, #32
 8002bda:	4393      	bics	r3, r2
 8002bdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	011b      	lsls	r3, r3, #4
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a24      	ldr	r2, [pc, #144]	; (8002c80 <TIM_OC2_SetConfig+0xf0>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d10d      	bne.n	8002c0e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	2280      	movs	r2, #128	; 0x80
 8002bf6:	4393      	bics	r3, r2
 8002bf8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	011b      	lsls	r3, r3, #4
 8002c00:	697a      	ldr	r2, [r7, #20]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	2240      	movs	r2, #64	; 0x40
 8002c0a:	4393      	bics	r3, r2
 8002c0c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a1b      	ldr	r2, [pc, #108]	; (8002c80 <TIM_OC2_SetConfig+0xf0>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d00b      	beq.n	8002c2e <TIM_OC2_SetConfig+0x9e>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a1a      	ldr	r2, [pc, #104]	; (8002c84 <TIM_OC2_SetConfig+0xf4>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d007      	beq.n	8002c2e <TIM_OC2_SetConfig+0x9e>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a19      	ldr	r2, [pc, #100]	; (8002c88 <TIM_OC2_SetConfig+0xf8>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d003      	beq.n	8002c2e <TIM_OC2_SetConfig+0x9e>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a18      	ldr	r2, [pc, #96]	; (8002c8c <TIM_OC2_SetConfig+0xfc>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d113      	bne.n	8002c56 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	4a17      	ldr	r2, [pc, #92]	; (8002c90 <TIM_OC2_SetConfig+0x100>)
 8002c32:	4013      	ands	r3, r2
 8002c34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	4a16      	ldr	r2, [pc, #88]	; (8002c94 <TIM_OC2_SetConfig+0x104>)
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	693a      	ldr	r2, [r7, #16]
 8002c5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68fa      	ldr	r2, [r7, #12]
 8002c60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685a      	ldr	r2, [r3, #4]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	697a      	ldr	r2, [r7, #20]
 8002c6e:	621a      	str	r2, [r3, #32]
}
 8002c70:	46c0      	nop			; (mov r8, r8)
 8002c72:	46bd      	mov	sp, r7
 8002c74:	b006      	add	sp, #24
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	ffff8fff 	.word	0xffff8fff
 8002c7c:	fffffcff 	.word	0xfffffcff
 8002c80:	40012c00 	.word	0x40012c00
 8002c84:	40014000 	.word	0x40014000
 8002c88:	40014400 	.word	0x40014400
 8002c8c:	40014800 	.word	0x40014800
 8002c90:	fffffbff 	.word	0xfffffbff
 8002c94:	fffff7ff 	.word	0xfffff7ff

08002c98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a1b      	ldr	r3, [r3, #32]
 8002ca6:	4a35      	ldr	r2, [pc, #212]	; (8002d7c <TIM_OC3_SetConfig+0xe4>)
 8002ca8:	401a      	ands	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2270      	movs	r2, #112	; 0x70
 8002cc4:	4393      	bics	r3, r2
 8002cc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2203      	movs	r2, #3
 8002ccc:	4393      	bics	r3, r2
 8002cce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	4a28      	ldr	r2, [pc, #160]	; (8002d80 <TIM_OC3_SetConfig+0xe8>)
 8002cde:	4013      	ands	r3, r2
 8002ce0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	021b      	lsls	r3, r3, #8
 8002ce8:	697a      	ldr	r2, [r7, #20]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a24      	ldr	r2, [pc, #144]	; (8002d84 <TIM_OC3_SetConfig+0xec>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d10d      	bne.n	8002d12 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	4a23      	ldr	r2, [pc, #140]	; (8002d88 <TIM_OC3_SetConfig+0xf0>)
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	021b      	lsls	r3, r3, #8
 8002d04:	697a      	ldr	r2, [r7, #20]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	4a1f      	ldr	r2, [pc, #124]	; (8002d8c <TIM_OC3_SetConfig+0xf4>)
 8002d0e:	4013      	ands	r3, r2
 8002d10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a1b      	ldr	r2, [pc, #108]	; (8002d84 <TIM_OC3_SetConfig+0xec>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d00b      	beq.n	8002d32 <TIM_OC3_SetConfig+0x9a>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a1c      	ldr	r2, [pc, #112]	; (8002d90 <TIM_OC3_SetConfig+0xf8>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d007      	beq.n	8002d32 <TIM_OC3_SetConfig+0x9a>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a1b      	ldr	r2, [pc, #108]	; (8002d94 <TIM_OC3_SetConfig+0xfc>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d003      	beq.n	8002d32 <TIM_OC3_SetConfig+0x9a>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a1a      	ldr	r2, [pc, #104]	; (8002d98 <TIM_OC3_SetConfig+0x100>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d113      	bne.n	8002d5a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	4a19      	ldr	r2, [pc, #100]	; (8002d9c <TIM_OC3_SetConfig+0x104>)
 8002d36:	4013      	ands	r3, r2
 8002d38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	4a18      	ldr	r2, [pc, #96]	; (8002da0 <TIM_OC3_SetConfig+0x108>)
 8002d3e:	4013      	ands	r3, r2
 8002d40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	011b      	lsls	r3, r3, #4
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	621a      	str	r2, [r3, #32]
}
 8002d74:	46c0      	nop			; (mov r8, r8)
 8002d76:	46bd      	mov	sp, r7
 8002d78:	b006      	add	sp, #24
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	fffffeff 	.word	0xfffffeff
 8002d80:	fffffdff 	.word	0xfffffdff
 8002d84:	40012c00 	.word	0x40012c00
 8002d88:	fffff7ff 	.word	0xfffff7ff
 8002d8c:	fffffbff 	.word	0xfffffbff
 8002d90:	40014000 	.word	0x40014000
 8002d94:	40014400 	.word	0x40014400
 8002d98:	40014800 	.word	0x40014800
 8002d9c:	ffffefff 	.word	0xffffefff
 8002da0:	ffffdfff 	.word	0xffffdfff

08002da4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b086      	sub	sp, #24
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a1b      	ldr	r3, [r3, #32]
 8002db2:	4a28      	ldr	r2, [pc, #160]	; (8002e54 <TIM_OC4_SetConfig+0xb0>)
 8002db4:	401a      	ands	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4a22      	ldr	r2, [pc, #136]	; (8002e58 <TIM_OC4_SetConfig+0xb4>)
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4a21      	ldr	r2, [pc, #132]	; (8002e5c <TIM_OC4_SetConfig+0xb8>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	021b      	lsls	r3, r3, #8
 8002de2:	68fa      	ldr	r2, [r7, #12]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	4a1d      	ldr	r2, [pc, #116]	; (8002e60 <TIM_OC4_SetConfig+0xbc>)
 8002dec:	4013      	ands	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	031b      	lsls	r3, r3, #12
 8002df6:	693a      	ldr	r2, [r7, #16]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a19      	ldr	r2, [pc, #100]	; (8002e64 <TIM_OC4_SetConfig+0xc0>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d00b      	beq.n	8002e1c <TIM_OC4_SetConfig+0x78>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a18      	ldr	r2, [pc, #96]	; (8002e68 <TIM_OC4_SetConfig+0xc4>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d007      	beq.n	8002e1c <TIM_OC4_SetConfig+0x78>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a17      	ldr	r2, [pc, #92]	; (8002e6c <TIM_OC4_SetConfig+0xc8>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d003      	beq.n	8002e1c <TIM_OC4_SetConfig+0x78>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a16      	ldr	r2, [pc, #88]	; (8002e70 <TIM_OC4_SetConfig+0xcc>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d109      	bne.n	8002e30 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	4a15      	ldr	r2, [pc, #84]	; (8002e74 <TIM_OC4_SetConfig+0xd0>)
 8002e20:	4013      	ands	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	695b      	ldr	r3, [r3, #20]
 8002e28:	019b      	lsls	r3, r3, #6
 8002e2a:	697a      	ldr	r2, [r7, #20]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	68fa      	ldr	r2, [r7, #12]
 8002e3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685a      	ldr	r2, [r3, #4]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	693a      	ldr	r2, [r7, #16]
 8002e48:	621a      	str	r2, [r3, #32]
}
 8002e4a:	46c0      	nop			; (mov r8, r8)
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	b006      	add	sp, #24
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	ffffefff 	.word	0xffffefff
 8002e58:	ffff8fff 	.word	0xffff8fff
 8002e5c:	fffffcff 	.word	0xfffffcff
 8002e60:	ffffdfff 	.word	0xffffdfff
 8002e64:	40012c00 	.word	0x40012c00
 8002e68:	40014000 	.word	0x40014000
 8002e6c:	40014400 	.word	0x40014400
 8002e70:	40014800 	.word	0x40014800
 8002e74:	ffffbfff 	.word	0xffffbfff

08002e78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6a1b      	ldr	r3, [r3, #32]
 8002e88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6a1b      	ldr	r3, [r3, #32]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	4393      	bics	r3, r2
 8002e92:	001a      	movs	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	22f0      	movs	r2, #240	; 0xf0
 8002ea2:	4393      	bics	r3, r2
 8002ea4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	220a      	movs	r2, #10
 8002eb4:	4393      	bics	r3, r2
 8002eb6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002eb8:	697a      	ldr	r2, [r7, #20]
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	693a      	ldr	r2, [r7, #16]
 8002ec4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	697a      	ldr	r2, [r7, #20]
 8002eca:	621a      	str	r2, [r3, #32]
}
 8002ecc:	46c0      	nop			; (mov r8, r8)
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	b006      	add	sp, #24
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
 8002ee4:	2210      	movs	r2, #16
 8002ee6:	4393      	bics	r3, r2
 8002ee8:	001a      	movs	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6a1b      	ldr	r3, [r3, #32]
 8002ef8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	4a0d      	ldr	r2, [pc, #52]	; (8002f34 <TIM_TI2_ConfigInputStage+0x60>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	031b      	lsls	r3, r3, #12
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	22a0      	movs	r2, #160	; 0xa0
 8002f10:	4393      	bics	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	011b      	lsls	r3, r3, #4
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	697a      	ldr	r2, [r7, #20]
 8002f22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	621a      	str	r2, [r3, #32]
}
 8002f2a:	46c0      	nop			; (mov r8, r8)
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	b006      	add	sp, #24
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	46c0      	nop			; (mov r8, r8)
 8002f34:	ffff0fff 	.word	0xffff0fff

08002f38 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2270      	movs	r2, #112	; 0x70
 8002f4c:	4393      	bics	r3, r2
 8002f4e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	2207      	movs	r2, #7
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	609a      	str	r2, [r3, #8]
}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	46bd      	mov	sp, r7
 8002f66:	b004      	add	sp, #16
 8002f68:	bd80      	pop	{r7, pc}
	...

08002f6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
 8002f78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	4a09      	ldr	r2, [pc, #36]	; (8002fa8 <TIM_ETR_SetConfig+0x3c>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	021a      	lsls	r2, r3, #8
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	697a      	ldr	r2, [r7, #20]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	697a      	ldr	r2, [r7, #20]
 8002f9e:	609a      	str	r2, [r3, #8]
}
 8002fa0:	46c0      	nop			; (mov r8, r8)
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	b006      	add	sp, #24
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	ffff00ff 	.word	0xffff00ff

08002fac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b086      	sub	sp, #24
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	221f      	movs	r2, #31
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	409a      	lsls	r2, r3
 8002fc2:	0013      	movs	r3, r2
 8002fc4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6a1b      	ldr	r3, [r3, #32]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	43d2      	mvns	r2, r2
 8002fce:	401a      	ands	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6a1a      	ldr	r2, [r3, #32]
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	211f      	movs	r1, #31
 8002fdc:	400b      	ands	r3, r1
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	4099      	lsls	r1, r3
 8002fe2:	000b      	movs	r3, r1
 8002fe4:	431a      	orrs	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	621a      	str	r2, [r3, #32]
}
 8002fea:	46c0      	nop			; (mov r8, r8)
 8002fec:	46bd      	mov	sp, r7
 8002fee:	b006      	add	sp, #24
 8002ff0:	bd80      	pop	{r7, pc}
	...

08002ff4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	223c      	movs	r2, #60	; 0x3c
 8003002:	5c9b      	ldrb	r3, [r3, r2]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d101      	bne.n	800300c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003008:	2302      	movs	r3, #2
 800300a:	e047      	b.n	800309c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	223c      	movs	r2, #60	; 0x3c
 8003010:	2101      	movs	r1, #1
 8003012:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	223d      	movs	r2, #61	; 0x3d
 8003018:	2102      	movs	r1, #2
 800301a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2270      	movs	r2, #112	; 0x70
 8003030:	4393      	bics	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	4313      	orrs	r3, r2
 800303c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68fa      	ldr	r2, [r7, #12]
 8003044:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a16      	ldr	r2, [pc, #88]	; (80030a4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d00f      	beq.n	8003070 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	2380      	movs	r3, #128	; 0x80
 8003056:	05db      	lsls	r3, r3, #23
 8003058:	429a      	cmp	r2, r3
 800305a:	d009      	beq.n	8003070 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a11      	ldr	r2, [pc, #68]	; (80030a8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d004      	beq.n	8003070 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a10      	ldr	r2, [pc, #64]	; (80030ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d10c      	bne.n	800308a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	2280      	movs	r2, #128	; 0x80
 8003074:	4393      	bics	r3, r2
 8003076:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	68ba      	ldr	r2, [r7, #8]
 800307e:	4313      	orrs	r3, r2
 8003080:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68ba      	ldr	r2, [r7, #8]
 8003088:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	223d      	movs	r2, #61	; 0x3d
 800308e:	2101      	movs	r1, #1
 8003090:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	223c      	movs	r2, #60	; 0x3c
 8003096:	2100      	movs	r1, #0
 8003098:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	0018      	movs	r0, r3
 800309e:	46bd      	mov	sp, r7
 80030a0:	b004      	add	sp, #16
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	40012c00 	.word	0x40012c00
 80030a8:	40000400 	.word	0x40000400
 80030ac:	40014000 	.word	0x40014000

080030b0 <__libc_init_array>:
 80030b0:	b570      	push	{r4, r5, r6, lr}
 80030b2:	2600      	movs	r6, #0
 80030b4:	4d0c      	ldr	r5, [pc, #48]	; (80030e8 <__libc_init_array+0x38>)
 80030b6:	4c0d      	ldr	r4, [pc, #52]	; (80030ec <__libc_init_array+0x3c>)
 80030b8:	1b64      	subs	r4, r4, r5
 80030ba:	10a4      	asrs	r4, r4, #2
 80030bc:	42a6      	cmp	r6, r4
 80030be:	d109      	bne.n	80030d4 <__libc_init_array+0x24>
 80030c0:	2600      	movs	r6, #0
 80030c2:	f000 f821 	bl	8003108 <_init>
 80030c6:	4d0a      	ldr	r5, [pc, #40]	; (80030f0 <__libc_init_array+0x40>)
 80030c8:	4c0a      	ldr	r4, [pc, #40]	; (80030f4 <__libc_init_array+0x44>)
 80030ca:	1b64      	subs	r4, r4, r5
 80030cc:	10a4      	asrs	r4, r4, #2
 80030ce:	42a6      	cmp	r6, r4
 80030d0:	d105      	bne.n	80030de <__libc_init_array+0x2e>
 80030d2:	bd70      	pop	{r4, r5, r6, pc}
 80030d4:	00b3      	lsls	r3, r6, #2
 80030d6:	58eb      	ldr	r3, [r5, r3]
 80030d8:	4798      	blx	r3
 80030da:	3601      	adds	r6, #1
 80030dc:	e7ee      	b.n	80030bc <__libc_init_array+0xc>
 80030de:	00b3      	lsls	r3, r6, #2
 80030e0:	58eb      	ldr	r3, [r5, r3]
 80030e2:	4798      	blx	r3
 80030e4:	3601      	adds	r6, #1
 80030e6:	e7f2      	b.n	80030ce <__libc_init_array+0x1e>
 80030e8:	08003150 	.word	0x08003150
 80030ec:	08003150 	.word	0x08003150
 80030f0:	08003150 	.word	0x08003150
 80030f4:	08003154 	.word	0x08003154

080030f8 <memset>:
 80030f8:	0003      	movs	r3, r0
 80030fa:	1882      	adds	r2, r0, r2
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d100      	bne.n	8003102 <memset+0xa>
 8003100:	4770      	bx	lr
 8003102:	7019      	strb	r1, [r3, #0]
 8003104:	3301      	adds	r3, #1
 8003106:	e7f9      	b.n	80030fc <memset+0x4>

08003108 <_init>:
 8003108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800310e:	bc08      	pop	{r3}
 8003110:	469e      	mov	lr, r3
 8003112:	4770      	bx	lr

08003114 <_fini>:
 8003114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003116:	46c0      	nop			; (mov r8, r8)
 8003118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800311a:	bc08      	pop	{r3}
 800311c:	469e      	mov	lr, r3
 800311e:	4770      	bx	lr
