// Seed: 3603883760
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_2
  );
  assign module_1.id_3 = 0;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1,
    input  wand  id_2,
    input  wire  id_3
);
  logic id_5;
  assign id_1 = -1'h0;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wand id_2;
  inout wire id_1;
  assign id_2 = 1;
  parameter id_4 = 1;
endmodule
