<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="OZ3_TB.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1262704762" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1262704762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1262716638" xil_pn:in_ck="2395167644092311507" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1262716637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_TB.vhd"/>
      <outfile xil_pn:name="ConditionBlock.vhd"/>
      <outfile xil_pn:name="ConditionBlock_TB.vhd"/>
      <outfile xil_pn:name="EX.vhd"/>
      <outfile xil_pn:name="EX_TB.vhd"/>
      <outfile xil_pn:name="GenReg.vhd"/>
      <outfile xil_pn:name="GenRegFalling.vhd"/>
      <outfile xil_pn:name="ID.vhd"/>
      <outfile xil_pn:name="ID_TB.vhd"/>
      <outfile xil_pn:name="IF.vhd"/>
      <outfile xil_pn:name="IFetch_TB.vhd"/>
      <outfile xil_pn:name="MEMIO.vhd"/>
      <outfile xil_pn:name="MEMIO_TB.vhd"/>
      <outfile xil_pn:name="OZ3.vhd"/>
      <outfile xil_pn:name="OZ3_TB.vhd"/>
      <outfile xil_pn:name="RegFile.vhd"/>
      <outfile xil_pn:name="RegFile_TB.vhd"/>
      <outfile xil_pn:name="WB.vhd"/>
      <outfile xil_pn:name="WB_TB.vhd"/>
      <outfile xil_pn:name="output_pin_cntl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1262664300" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1262664300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1262664300" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3418866178078708973" xil_pn:start_ts="1262664300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1262664300" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6834503620298301459" xil_pn:start_ts="1262664300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1262716638" xil_pn:in_ck="2395167644092311507" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1262716638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_TB.vhd"/>
      <outfile xil_pn:name="ConditionBlock.vhd"/>
      <outfile xil_pn:name="ConditionBlock_TB.vhd"/>
      <outfile xil_pn:name="EX.vhd"/>
      <outfile xil_pn:name="EX_TB.vhd"/>
      <outfile xil_pn:name="GenReg.vhd"/>
      <outfile xil_pn:name="GenRegFalling.vhd"/>
      <outfile xil_pn:name="ID.vhd"/>
      <outfile xil_pn:name="ID_TB.vhd"/>
      <outfile xil_pn:name="IF.vhd"/>
      <outfile xil_pn:name="IFetch_TB.vhd"/>
      <outfile xil_pn:name="MEMIO.vhd"/>
      <outfile xil_pn:name="MEMIO_TB.vhd"/>
      <outfile xil_pn:name="OZ3.vhd"/>
      <outfile xil_pn:name="OZ3_TB.vhd"/>
      <outfile xil_pn:name="RegFile.vhd"/>
      <outfile xil_pn:name="RegFile_TB.vhd"/>
      <outfile xil_pn:name="WB.vhd"/>
      <outfile xil_pn:name="WB_TB.vhd"/>
      <outfile xil_pn:name="output_pin_cntl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1262716639" xil_pn:in_ck="2395167644092311507" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="5761821853967031348" xil_pn:start_ts="1262716638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="OZ3_TB.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
  </transforms>

</generated_project>
