"//\n"
"// Generated by NVIDIA NVVM Compiler\n"
"//\n"
"// Compiler Build ID: CL-27506705\n"
"// Cuda compilation tools, release 10.2, V10.2.89\n"
"// Based on LLVM 3.4svn\n"
"//\n"
"\n"
".version 6.5\n"
".target sm_30\n"
".address_size 64\n"
"\n"
"	// .globl	_Z21runJacobiCUDA_kernel1iPfS_\n"
"\n"
".visible .entry _Z21runJacobiCUDA_kernel1iPfS_(\n"
"	.param .u32 _Z21runJacobiCUDA_kernel1iPfS__param_0,\n"
"	.param .u64 _Z21runJacobiCUDA_kernel1iPfS__param_1,\n"
"	.param .u64 _Z21runJacobiCUDA_kernel1iPfS__param_2\n"
")\n"
"{\n"
"	.reg .pred 	%p<8>;\n"
"	.reg .f32 	%f<11>;\n"
"	.reg .b32 	%r<12>;\n"
"	.reg .b64 	%rd<8>;\n"
"\n"
"\n"
"	ld.param.u32 	%r3, [_Z21runJacobiCUDA_kernel1iPfS__param_0];\n"
"	ld.param.u64 	%rd1, [_Z21runJacobiCUDA_kernel1iPfS__param_1];\n"
"	ld.param.u64 	%rd2, [_Z21runJacobiCUDA_kernel1iPfS__param_2];\n"
"	mov.u32 	%r4, %ntid.y;\n"
"	mov.u32 	%r5, %ctaid.y;\n"
"	mov.u32 	%r6, %tid.y;\n"
"	mad.lo.s32 	%r1, %r4, %r5, %r6;\n"
"	mov.u32 	%r7, %ntid.x;\n"
"	mov.u32 	%r8, %ctaid.x;\n"
"	mov.u32 	%r9, %tid.x;\n"
"	mad.lo.s32 	%r2, %r7, %r8, %r9;\n"
"	setp.lt.s32	%p1, %r1, 1;\n"
"	add.s32 	%r10, %r3, -1;\n"
"	setp.ge.s32	%p2, %r1, %r10;\n"
"	or.pred  	%p3, %p1, %p2;\n"
"	setp.lt.s32	%p4, %r2, 1;\n"
"	or.pred  	%p5, %p3, %p4;\n"
"	setp.ge.s32	%p6, %r2, %r10;\n"
"	or.pred  	%p7, %p5, %p6;\n"
"	@%p7 bra 	BB0_2;\n"
"\n"
"	cvta.to.global.u64 	%rd3, %rd1;\n"
"	cvta.to.global.u64 	%rd4, %rd2;\n"
"	mad.lo.s32 	%r11, %r1, 1000, %r2;\n"
"	mul.wide.s32 	%rd5, %r11, 4;\n"
"	add.s64 	%rd6, %rd3, %rd5;\n"
"	ld.global.f32 	%f1, [%rd6+-4];\n"
"	ld.global.f32 	%f2, [%rd6];\n"
"	add.f32 	%f3, %f2, %f1;\n"
"	ld.global.f32 	%f4, [%rd6+4];\n"
"	add.f32 	%f5, %f3, %f4;\n"
"	ld.global.f32 	%f6, [%rd6+4000];\n"
"	add.f32 	%f7, %f5, %f6;\n"
"	ld.global.f32 	%f8, [%rd6+-4000];\n"
"	add.f32 	%f9, %f7, %f8;\n"
"	mul.f32 	%f10, %f9, 0f3E4CCCCD;\n"
"	add.s64 	%rd7, %rd4, %rd5;\n"
"	st.global.f32 	[%rd7], %f10;\n"
"\n"
"BB0_2:\n"
"	ret;\n"
"}\n"
"\n"
"	// .globl	_Z21runJacobiCUDA_kernel2iPfS_\n"
".visible .entry _Z21runJacobiCUDA_kernel2iPfS_(\n"
"	.param .u32 _Z21runJacobiCUDA_kernel2iPfS__param_0,\n"
"	.param .u64 _Z21runJacobiCUDA_kernel2iPfS__param_1,\n"
"	.param .u64 _Z21runJacobiCUDA_kernel2iPfS__param_2\n"
")\n"
"{\n"
"	.reg .pred 	%p<8>;\n"
"	.reg .f32 	%f<2>;\n"
"	.reg .b32 	%r<12>;\n"
"	.reg .b64 	%rd<8>;\n"
"\n"
"\n"
"	ld.param.u32 	%r3, [_Z21runJacobiCUDA_kernel2iPfS__param_0];\n"
"	ld.param.u64 	%rd1, [_Z21runJacobiCUDA_kernel2iPfS__param_1];\n"
"	ld.param.u64 	%rd2, [_Z21runJacobiCUDA_kernel2iPfS__param_2];\n"
"	mov.u32 	%r4, %ctaid.y;\n"
"	mov.u32 	%r5, %ntid.y;\n"
"	mov.u32 	%r6, %tid.y;\n"
"	mad.lo.s32 	%r1, %r5, %r4, %r6;\n"
"	mov.u32 	%r7, %ntid.x;\n"
"	mov.u32 	%r8, %ctaid.x;\n"
"	mov.u32 	%r9, %tid.x;\n"
"	mad.lo.s32 	%r2, %r7, %r8, %r9;\n"
"	setp.lt.s32	%p1, %r1, 1;\n"
"	add.s32 	%r10, %r3, -1;\n"
"	setp.ge.s32	%p2, %r1, %r10;\n"
"	or.pred  	%p3, %p1, %p2;\n"
"	setp.lt.s32	%p4, %r2, 1;\n"
"	or.pred  	%p5, %p3, %p4;\n"
"	setp.ge.s32	%p6, %r2, %r10;\n"
"	or.pred  	%p7, %p5, %p6;\n"
"	@%p7 bra 	BB1_2;\n"
"\n"
"	cvta.to.global.u64 	%rd3, %rd2;\n"
"	mad.lo.s32 	%r11, %r1, 1000, %r2;\n"
"	mul.wide.s32 	%rd4, %r11, 4;\n"
"	add.s64 	%rd5, %rd3, %rd4;\n"
"	ld.global.f32 	%f1, [%rd5];\n"
"	cvta.to.global.u64 	%rd6, %rd1;\n"
"	add.s64 	%rd7, %rd6, %rd4;\n"
"	st.global.f32 	[%rd7], %f1;\n"
"\n"
"BB1_2:\n"
"	ret;\n"
"}\n"
"\n"
"\n"
