Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Aug 20 13:16:59 2019
| Host         : rtrkos034 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file converter_wrapper_timing_summary_routed.rpt -rpx converter_wrapper_timing_summary_routed.rpx
| Design       : converter_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.825        0.000                      0                  885        0.122        0.000                      0                  885        2.000        0.000                       0                   309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
sys_clock                         {0.000 4.000}        8.000           125.000         
  clk_out1_converter_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_converter_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                           2.000        0.000                       0                     1  
  clk_out1_converter_clk_wiz_0_0        1.825        0.000                      0                  885        0.122        0.000                      0                  885        4.500        0.000                       0                   305  
  clkfbout_converter_clk_wiz_0_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_converter_clk_wiz_0_0
  To Clock:  clk_out1_converter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
                            (null)[0].del/tmp_reg[8]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[3]/D
                            (null)[0].del/tmp_reg[3]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.111ns  (logic 5.065ns (62.449%)  route 3.046ns (37.551%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.659    -2.208    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.690 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/Q
                         net (fo=3, routed)           1.393    -0.296    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[8]
    SLICE_X30Y28         LUT5 (Prop_lut5_I0_O)        0.124    -0.172 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_6/O
                         net (fo=1, routed)           0.541     0.369    converter_i/DCT_2D_0/inst/mod_1/m/B[8]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      3.656     4.025 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[14]
                         net (fo=2, routed)           1.111     5.136    converter_i/DCT_2D_0/inst/mod_1/m/D[1]
    SLICE_X30Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.260 r  converter_i/DCT_2D_0/inst/mod_1/m/S_carry_i_3__15/O
                         net (fo=1, routed)           0.000     5.260    converter_i/DCT_2D_0/inst/mod_1/a5/S[1]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.903 r  converter_i/DCT_2D_0/inst/mod_1/a5/S_carry/O[3]
                         net (fo=1, routed)           0.000     5.903    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/D[3]
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[3]/C
                         clock pessimism             -0.402     7.742    
                         clock uncertainty           -0.124     7.618    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109     7.727    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
                            (null)[0].del/tmp_reg[8]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[2]/D
                            (null)[0].del/tmp_reg[2]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 5.000ns (62.145%)  route 3.046ns (37.855%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.659    -2.208    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.690 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/Q
                         net (fo=3, routed)           1.393    -0.296    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[8]
    SLICE_X30Y28         LUT5 (Prop_lut5_I0_O)        0.124    -0.172 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_6/O
                         net (fo=1, routed)           0.541     0.369    converter_i/DCT_2D_0/inst/mod_1/m/B[8]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      3.656     4.025 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[14]
                         net (fo=2, routed)           1.111     5.136    converter_i/DCT_2D_0/inst/mod_1/m/D[1]
    SLICE_X30Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.260 r  converter_i/DCT_2D_0/inst/mod_1/m/S_carry_i_3__15/O
                         net (fo=1, routed)           0.000     5.260    converter_i/DCT_2D_0/inst/mod_1/a5/S[1]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.838 r  converter_i/DCT_2D_0/inst/mod_1/a5/S_carry/O[2]
                         net (fo=1, routed)           0.000     5.838    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/D[2]
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[2]/C
                         clock pessimism             -0.402     7.742    
                         clock uncertainty           -0.124     7.618    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109     7.727    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
                            (null)[0].del/tmp_reg[8]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/D
                            (null)[0].del/tmp_reg[1]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 4.849ns (61.740%)  route 3.005ns (38.260%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.659    -2.208    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.690 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/Q
                         net (fo=3, routed)           1.393    -0.296    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[8]
    SLICE_X30Y28         LUT5 (Prop_lut5_I0_O)        0.124    -0.172 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_6/O
                         net (fo=1, routed)           0.541     0.369    converter_i/DCT_2D_0/inst/mod_1/m/B[8]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[13])
                                                      3.656     4.025 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[13]
                         net (fo=2, routed)           1.071     5.095    converter_i/DCT_2D_0/inst/mod_1/m/D[0]
    SLICE_X30Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.219 r  converter_i/DCT_2D_0/inst/mod_1/m/S_carry_i_4__15/O
                         net (fo=1, routed)           0.000     5.219    converter_i/DCT_2D_0/inst/mod_1/a5/S[0]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.646 r  converter_i/DCT_2D_0/inst/mod_1/a5/S_carry/O[1]
                         net (fo=1, routed)           0.000     5.646    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/D[1]
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/C
                         clock pessimism             -0.402     7.742    
                         clock uncertainty           -0.124     7.618    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109     7.727    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
                            (null)[0].del/tmp_reg[8]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[0]/D
                            (null)[0].del/tmp_reg[0]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 4.674ns (60.868%)  route 3.005ns (39.132%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.659    -2.208    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.690 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/Q
                         net (fo=3, routed)           1.393    -0.296    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[8]
    SLICE_X30Y28         LUT5 (Prop_lut5_I0_O)        0.124    -0.172 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_6/O
                         net (fo=1, routed)           0.541     0.369    converter_i/DCT_2D_0/inst/mod_1/m/B[8]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[13])
                                                      3.656     4.025 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[13]
                         net (fo=2, routed)           1.071     5.095    converter_i/DCT_2D_0/inst/mod_1/m/D[0]
    SLICE_X30Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.219 r  converter_i/DCT_2D_0/inst/mod_1/m/S_carry_i_4__15/O
                         net (fo=1, routed)           0.000     5.219    converter_i/DCT_2D_0/inst/mod_1/a5/S[0]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.471 r  converter_i/DCT_2D_0/inst/mod_1/a5/S_carry/O[0]
                         net (fo=1, routed)           0.000     5.471    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/D[0]
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[0]/C
                         clock pessimism             -0.402     7.742    
                         clock uncertainty           -0.124     7.618    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109     7.727    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[13]/D
                            (null)[0].del/tmp_reg[13]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 4.114ns (55.200%)  route 3.339ns (44.800%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.658    -2.209    converter_i/DCT_2D_0/inst/mod_1/clk
    SLICE_X26Y26         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/Q
                         net (fo=44, routed)          1.170    -0.619    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/Q[2]
    SLICE_X23Y25         LUT6 (Prop_lut6_I0_O)        0.299    -0.320 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11/O
                         net (fo=3, routed)           0.667     0.347    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.124     0.471 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.471    converter_i/DCT_2D_0/inst/mod_1/a1/S[1]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.021 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    converter_i/DCT_2D_0/inst/mod_1/a1/S_carry_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.369 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry__0/O[1]
                         net (fo=5, routed)           0.693     2.061    converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/STATE_reg[1][1]
    SLICE_X23Y30         LUT4 (Prop_lut4_I2_O)        0.303     2.364 r  converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/S_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     2.364    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[7]_2[1]
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.914 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.914    converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.248 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1/O[1]
                         net (fo=2, routed)           0.809     4.057    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[11][1]
    SLICE_X26Y31         LUT4 (Prop_lut4_I1_O)        0.303     4.360 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.360    converter_i/DCT_2D_0/inst/mod_1/a4/code_mo3_reg[1]_0[1]
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.910 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.244 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__2/O[1]
                         net (fo=1, routed)           0.000     5.244    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/D[13]
    SLICE_X26Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/clk
    SLICE_X26Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[13]/C
                         clock pessimism             -0.368     7.776    
                         clock uncertainty           -0.124     7.652    
    SLICE_X26Y32         FDRE (Setup_fdre_C_D)        0.062     7.714    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[12]/D
                            (null)[0].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 4.003ns (54.523%)  route 3.339ns (45.477%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.658    -2.209    converter_i/DCT_2D_0/inst/mod_1/clk
    SLICE_X26Y26         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/Q
                         net (fo=44, routed)          1.170    -0.619    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/Q[2]
    SLICE_X23Y25         LUT6 (Prop_lut6_I0_O)        0.299    -0.320 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11/O
                         net (fo=3, routed)           0.667     0.347    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.124     0.471 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.471    converter_i/DCT_2D_0/inst/mod_1/a1/S[1]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.021 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry/CO[3]
                         net (fo=1, routed)           0.000     1.021    converter_i/DCT_2D_0/inst/mod_1/a1/S_carry_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.369 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry__0/O[1]
                         net (fo=5, routed)           0.693     2.061    converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/STATE_reg[1][1]
    SLICE_X23Y30         LUT4 (Prop_lut4_I2_O)        0.303     2.364 r  converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/S_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     2.364    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[7]_2[1]
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.914 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.914    converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.248 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1/O[1]
                         net (fo=2, routed)           0.809     4.057    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[11][1]
    SLICE_X26Y31         LUT4 (Prop_lut4_I1_O)        0.303     4.360 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.360    converter_i/DCT_2D_0/inst/mod_1/a4/code_mo3_reg[1]_0[1]
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.910 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.910    converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.133 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__2/O[0]
                         net (fo=1, routed)           0.000     5.133    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/D[12]
    SLICE_X26Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/clk
    SLICE_X26Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[12]/C
                         clock pessimism             -0.368     7.776    
                         clock uncertainty           -0.124     7.652    
    SLICE_X26Y32         FDRE (Setup_fdre_C_D)        0.062     7.714    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
                            (null)[0].del/tmp_reg[8]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[12]/D
                            (null)[0].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 4.298ns (60.137%)  route 2.849ns (39.863%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.659    -2.208    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.690 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/Q
                         net (fo=3, routed)           1.393    -0.296    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[8]
    SLICE_X30Y28         LUT5 (Prop_lut5_I0_O)        0.124    -0.172 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_6/O
                         net (fo=1, routed)           0.541     0.369    converter_i/DCT_2D_0/inst/mod_1/m/B[8]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[28])
                                                      3.656     4.025 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[28]
                         net (fo=1, routed)           0.915     4.939    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/mult_result[11]
    SLICE_X27Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.492     8.142    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/clk
    SLICE_X27Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[12]/C
                         clock pessimism             -0.402     7.740    
                         clock uncertainty           -0.124     7.616    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)       -0.058     7.558    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
                            (null)[0].del/tmp_reg[8]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[0]/D
                            (null)[0].del/tmp_reg[0]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 4.298ns (60.435%)  route 2.814ns (39.565%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.659    -2.208    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.690 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/Q
                         net (fo=3, routed)           1.393    -0.296    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[8]
    SLICE_X30Y28         LUT5 (Prop_lut5_I0_O)        0.124    -0.172 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_6/O
                         net (fo=1, routed)           0.541     0.369    converter_i/DCT_2D_0/inst/mod_1/m/B[8]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[13])
                                                      3.656     4.025 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[13]
                         net (fo=2, routed)           0.879     4.904    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/mult_result[0]
    SLICE_X31Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.492     8.142    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/clk
    SLICE_X31Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[0]/C
                         clock pessimism             -0.402     7.740    
                         clock uncertainty           -0.124     7.616    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)       -0.067     7.549    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
                            (null)[0].del/tmp_reg[8]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[6]/D
                            (null)[0].del/tmp_reg[6]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 4.298ns (60.660%)  route 2.787ns (39.340%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 8.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.659    -2.208    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.690 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/Q
                         net (fo=3, routed)           1.393    -0.296    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[8]
    SLICE_X30Y28         LUT5 (Prop_lut5_I0_O)        0.124    -0.172 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_6/O
                         net (fo=1, routed)           0.541     0.369    converter_i/DCT_2D_0/inst/mod_1/m/B[8]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      3.656     4.025 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[19]
                         net (fo=1, routed)           0.853     4.878    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/mult_result[6]
    SLICE_X26Y27         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.488     8.138    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/clk
    SLICE_X26Y27         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[6]/C
                         clock pessimism             -0.402     7.736    
                         clock uncertainty           -0.124     7.612    
    SLICE_X26Y27         FDRE (Setup_fdre_C_D)       -0.081     7.531    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
                            (null)[0].del/tmp_reg[8]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[10]/D
                            (null)[0].del/tmp_reg[10]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 4.298ns (60.739%)  route 2.778ns (39.261%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 8.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.659    -2.208    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.690 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[8]/Q
                         net (fo=3, routed)           1.393    -0.296    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[8]
    SLICE_X30Y28         LUT5 (Prop_lut5_I0_O)        0.124    -0.172 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_6/O
                         net (fo=1, routed)           0.541     0.369    converter_i/DCT_2D_0/inst/mod_1/m/B[8]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[23])
                                                      3.656     4.025 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[23]
                         net (fo=1, routed)           0.844     4.868    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/mult_result[10]
    SLICE_X26Y27         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.488     8.138    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/clk
    SLICE_X26Y27         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[10]/C
                         clock pessimism             -0.402     7.736    
                         clock uncertainty           -0.124     7.612    
    SLICE_X26Y27         FDRE (Setup_fdre_C_D)       -0.067     7.545    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  2.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.845%)  route 0.222ns (61.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.553    -0.456    converter_i/controller_0/inst/clk
    SLICE_X27Y26         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  converter_i/controller_0/inst/addr_in_reg[5]/Q
                         net (fo=3, routed)           0.222    -0.093    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.863    -0.179    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.397    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.214    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.845%)  route 0.222ns (61.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.553    -0.456    converter_i/controller_0/inst/clk
    SLICE_X27Y26         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  converter_i/controller_0/inst/addr_in_reg[5]/Q
                         net (fo=3, routed)           0.222    -0.093    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.860    -0.182    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.400    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.217    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.600%)  route 0.234ns (62.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.553    -0.456    converter_i/controller_0/inst/clk
    SLICE_X27Y26         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  converter_i/controller_0/inst/addr_in_reg[1]/Q
                         net (fo=7, routed)           0.234    -0.081    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.863    -0.179    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.397    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.214    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[10]/C
                            (null)[0].del/tmp_reg[10]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[10]/D
                            (null)[1].del/tmp_reg[10]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.558    -0.451    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/clk
    SLICE_X26Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[10]/Q
                         net (fo=1, routed)           0.053    -0.257    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/D[10]
    SLICE_X27Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.824    -0.218    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/clk
    SLICE_X27Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[10]/C
                         clock pessimism             -0.220    -0.438    
    SLICE_X27Y31         FDRE (Hold_fdre_C_D)         0.047    -0.391    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.600%)  route 0.234ns (62.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.553    -0.456    converter_i/controller_0/inst/clk
    SLICE_X27Y26         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  converter_i/controller_0/inst/addr_in_reg[1]/Q
                         net (fo=7, routed)           0.234    -0.081    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.860    -0.182    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.400    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.217    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.102%)  route 0.239ns (62.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.553    -0.456    converter_i/controller_0/inst/clk
    SLICE_X27Y26         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  converter_i/controller_0/inst/addr_in_reg[3]/Q
                         net (fo=5, routed)           0.239    -0.076    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.860    -0.182    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.400    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.217    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/tmp_reg[13]/C
                            (null)[0].del/tmp_reg[13]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[13]/D
                            (null)[1].del/tmp_reg[13]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.557    -0.452    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/clk
    SLICE_X29Y30         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/tmp_reg[13]/Q
                         net (fo=1, routed)           0.116    -0.194    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/D[13]
    SLICE_X27Y30         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.823    -0.219    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/clk
    SLICE_X27Y30         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[13]/C
                         clock pessimism             -0.200    -0.419    
    SLICE_X27Y30         FDRE (Hold_fdre_C_D)         0.076    -0.343    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[2]/C
                            (null)[0].del/tmp_reg[2]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[2]/D
                            (null)[1].del/tmp_reg[2]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.211%)  route 0.119ns (45.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.556    -0.453    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/clk
    SLICE_X26Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[2]/Q
                         net (fo=1, routed)           0.119    -0.193    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/D[2]
    SLICE_X31Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.822    -0.220    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/clk
    SLICE_X31Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[2]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.070    -0.350    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/tmp_reg[2]/C
                            (null)[0].del/tmp_reg[2]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[2]/D
                            (null)[1].del/tmp_reg[2]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.555    -0.454    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/clk
    SLICE_X29Y27         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/tmp_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.211    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/D[2]
    SLICE_X31Y27         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.820    -0.222    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/clk
    SLICE_X31Y27         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[2]/C
                         clock pessimism             -0.219    -0.441    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.072    -0.369    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[1]/C
                            (null)[0].del/tmp_reg[1]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[1]/D
                            (null)[1].del/tmp_reg[1]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.556    -0.453    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/clk
    SLICE_X26Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.194    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/D[1]
    SLICE_X31Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.822    -0.220    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/clk
    SLICE_X31Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[1]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.066    -0.354    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_converter_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  converter_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y28    converter_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y29    converter_i/DCT_2D_0/inst/mod_1/r10/(null)[0].del/tmp_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y27    converter_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y27    converter_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_converter_clk_wiz_0_0
  To Clock:  clkfbout_converter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_converter_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  converter_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



