Starting Testbench
Beginning HLS Func
Modify W1: 11
Modify W2: 2
Modify W1: 12
Modify W2: 4
Modify W1: 13
Modify W2: 6
Modify W1: 14
Modify W2: 8
Modify W1: 15
Modify W2: 10
Modify W1: 16
Modify W2: 12
Modify W1: 17
Modify W2: 14
Modify W1: 18
Modify W2: 16
Modify W1: 19
Modify W2: 18
Modify W1: 20
Modify W2: 20
Modify W1: 21
Modify W2: 22
Modify W1: 22
Modify W2: 24
Modify W1: 23
Modify W2: 26
Modify W1: 24
Modify W2: 28
Modify W1: 25
Modify W2: 30
Modify W1: 26
Modify W2: 32
Modify W1: 27
Modify W2: 34
Modify W1: 28
Modify W2: 36
Modify W1: 29
Modify W2: 38
Modify W1: 30
Modify W2: 40
WARNING [HLS SIM]: hls::directio 'hls::directio<ap_uint<32> >0' contains leftover data, which may result in RTL simulation hanging.

C:\Users\Dawso\GIM-2024-2025\spi_directio\hls_daw\example_acc\example_acc\hls\sim\verilog>set PATH= 

C:\Users\Dawso\GIM-2024-2025\spi_directio\hls_daw\example_acc\example_acc\hls\sim\verilog>call C:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_example_acc_top glbl -Oenable_linking_all_libraries  -prj example_acc.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s example_acc  
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_example_acc_top glbl -Oenable_linking_all_libraries -prj example_acc.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s example_acc 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/AESL_autofifo_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/example_acc.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_acc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/example_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/example_acc_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_acc_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/example_acc_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_acc_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/example_acc_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_acc_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_acc_control_s_axi
Compiling module xil_defaultlib.example_acc_flow_control_loop_pi...
Compiling module xil_defaultlib.example_acc_regslice_both(DataWi...
Compiling module xil_defaultlib.example_acc
Compiling module xil_defaultlib.AESL_autofifo_data_out
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_acc_top
Compiling module work.glbl
Built simulation snapshot example_acc

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Feb 17 22:15:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/example_acc/xsim_script.tcl
# xsim {example_acc} -autoloadwcfg -tclbatch {example_acc.tcl}
Time resolution is 1 ps
source example_acc.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "845000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 905 ns : File "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/example_acc.autotb.v" Line 440
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 17 22:15:57 2025...
Starting Testbench
Beginning HLS Func
WARNING [HLS SIM]: hls::directio 'hls::directio<ap_uint<32> >0' contains leftover data, which may result in RTL simulation hanging.
