
*** Running vivado
    with args -log SCPU_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SCPU_TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SCPU_TOP.tcl -notrace
Command: synth_design -top SCPU_TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 473.859 ; gain = 99.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SCPU_TOP' [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:24]
	Parameter DM_DATA_NUM bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:54]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/Vivadowork/four module/four module.runs/synth_1/.Xil/Vivado-20748-LAPTOP-ADPEJ7RL/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (1#1) [D:/Vivadowork/four module/four module.runs/synth_1/.Xil/Vivado-20748-LAPTOP-ADPEJ7RL/realtime/dist_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (6) of module 'dist_mem_gen_0' [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:68]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/Vivadowork/four module/four module.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (2#1) [D:/Vivadowork/four module/four module.srcs/sources_1/new/ctrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'WDSel' does not match port width (2) of module 'ctrl' [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:121]
INFO: [Synth 8-6157] synthesizing module 'rf' [D:/Vivadowork/four module/four module.srcs/sources_1/new/rf.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rf' (3#1) [D:/Vivadowork/four module/four module.srcs/sources_1/new/rf.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXT' [D:/Vivadowork/four module/four module.srcs/sources_1/new/EXT.v:29]
INFO: [Synth 8-6155] done synthesizing module 'EXT' (4#1) [D:/Vivadowork/four module/four module.srcs/sources_1/new/EXT.v:29]
WARNING: [Synth 8-689] width (32) of port connection 'jimm' does not match port width (20) of module 'EXT' [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:135]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Vivadowork/four module/four module.srcs/sources_1/new/alu.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivadowork/four module/four module.srcs/sources_1/new/alu.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [D:/Vivadowork/four module/four module.srcs/sources_1/new/alu.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'Zero' does not match port width (8) of module 'alu' [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:153]
INFO: [Synth 8-6157] synthesizing module 'dm' [D:/Vivadowork/four module/four module.srcs/sources_1/new/dm.v:27]
INFO: [Synth 8-6085] Hierarchical reference on 'dmem' stops possible memory inference [D:/Vivadowork/four module/four module.srcs/sources_1/new/dm.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivadowork/four module/four module.srcs/sources_1/new/dm.v:44]
INFO: [Synth 8-6155] done synthesizing module 'dm' (6#1) [D:/Vivadowork/four module/four module.srcs/sources_1/new/dm.v:27]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (6) of module 'dm' [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:156]
WARNING: [Synth 8-151] case item 2'b10 is unreachable [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:163]
INFO: [Synth 8-6085] Hierarchical reference on 'dmem' stops possible memory inference [D:/Vivadowork/four module/four module.srcs/sources_1/new/dm.v:35]
WARNING: [Synth 8-6090] variable 'dmem_data' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:180]
INFO: [Synth 8-6085] Hierarchical reference on 'rf' stops possible memory inference [D:/Vivadowork/four module/four module.srcs/sources_1/new/rf.v:32]
INFO: [Synth 8-6157] synthesizing module 'seg7x16' [D:/Vivadowork/four module/four module.srcs/sources_1/new/seg7x16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7x16' (7#1) [D:/Vivadowork/four module/four module.srcs/sources_1/new/seg7x16.v:23]
WARNING: [Synth 8-5788] Register reg_data_reg in module SCPU_TOP is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:191]
WARNING: [Synth 8-3848] Net iimm_shamt in module/entity SCPU_TOP does not have driver. [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:131]
WARNING: [Synth 8-3848] Net bimm in module/entity SCPU_TOP does not have driver. [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:132]
INFO: [Synth 8-6155] done synthesizing module 'SCPU_TOP' (8#1) [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:24]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[15]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[14]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[13]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[12]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[11]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[10]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[9]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[8]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[7]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[6]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[5]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[4]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[3]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[2]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[0]
WARNING: [Synth 8-3331] design ctrl has unconnected port EXTOp[5]
WARNING: [Synth 8-3331] design ctrl has unconnected port EXTOp[2]
WARNING: [Synth 8-3331] design ctrl has unconnected port ALUOp[4]
WARNING: [Synth 8-3331] design ctrl has unconnected port ALUOp[3]
WARNING: [Synth 8-3331] design ctrl has unconnected port ALUOp[2]
WARNING: [Synth 8-3331] design ctrl has unconnected port DMType[2]
WARNING: [Synth 8-3331] design ctrl has unconnected port Zero
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 551.355 ; gain = 177.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U_EXT:iimm_shamt[4] to constant 0 [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:135]
WARNING: [Synth 8-3295] tying undriven pin U_EXT:iimm_shamt[3] to constant 0 [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:135]
WARNING: [Synth 8-3295] tying undriven pin U_EXT:iimm_shamt[2] to constant 0 [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:135]
WARNING: [Synth 8-3295] tying undriven pin U_EXT:iimm_shamt[1] to constant 0 [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:135]
WARNING: [Synth 8-3295] tying undriven pin U_EXT:iimm_shamt[0] to constant 0 [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:135]
WARNING: [Synth 8-3295] tying undriven pin U_EXT:bimm[0] to constant 0 [D:/Vivadowork/four module/four module.srcs/sources_1/new/SCPU_TOP.v:135]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 551.355 ; gain = 177.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 551.355 ; gain = 177.199
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivadowork/.srcs/sources_1/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'u_im'
Finished Parsing XDC File [d:/Vivadowork/.srcs/sources_1/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'u_im'
Parsing XDC File [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc]
WARNING: [Vivado 12-507] No nets matched 'sw_i_IBUF[15]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led_o[8]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led_o[9]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led_o[10]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led_o[11]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led_o[12]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led_o[13]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led_o[14]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'led_o[15]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:71]
WARNING: [Vivado 12-507] No nets matched 'sw_i_IBUF[0]'. [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc:72]
Finished Parsing XDC File [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/SCPU_TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/³ÂØ·ÖÐ/Desktop/icf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SCPU_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SCPU_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivadowork/four module/four module.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivadowork/four module/four module.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 911.863 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 911.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 911.891 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 911.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 911.891 ; gain = 537.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 911.891 ; gain = 537.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_im. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 911.891 ; gain = 537.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Vivadowork/four module/four module.srcs/sources_1/new/alu.v:32]
INFO: [Synth 8-5546] ROM "C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero_reg0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "o_seg_r" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [D:/Vivadowork/four module/four module.srcs/sources_1/new/alu.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 911.891 ; gain = 537.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 37    
	                8 Bit    Registers := 129   
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 48    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 359   
	   4 Input      8 Bit        Muxes := 67    
	   3 Input      8 Bit        Muxes := 25    
	  18 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SCPU_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 39    
Module EXT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dm 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 128   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 358   
	   4 Input      8 Bit        Muxes := 67    
	   3 Input      8 Bit        Muxes := 25    
	   3 Input      2 Bit        Muxes := 1     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "C" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Zero_reg0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[15]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[14]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[13]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[12]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[11]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[10]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[9]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[8]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[7]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[6]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[5]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[4]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[3]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[2]
WARNING: [Synth 8-3331] design rf has unconnected port sw_i[0]
WARNING: [Synth 8-3331] design ctrl has unconnected port EXTOp[5]
WARNING: [Synth 8-3331] design ctrl has unconnected port EXTOp[2]
WARNING: [Synth 8-3331] design ctrl has unconnected port ALUOp[4]
WARNING: [Synth 8-3331] design ctrl has unconnected port ALUOp[3]
WARNING: [Synth 8-3331] design ctrl has unconnected port ALUOp[2]
WARNING: [Synth 8-3331] design ctrl has unconnected port DMType[2]
WARNING: [Synth 8-3331] design ctrl has unconnected port Zero
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[6]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[7]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[8]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[9]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[10]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[11]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[12]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[13]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[14]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[15]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[16]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[17]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[18]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[19]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[20]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[21]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[22]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[23]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[24]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[25]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[26]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[27]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[28]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[29]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[30]' (FDCE) to 'rom_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[31]' (FDCE) to 'rom_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'rom_addr_reg[4]' (FDCE) to 'rom_addr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_addr_reg[5] )
INFO: [Synth 8-3886] merging instance 'reg_data_reg[29]' (FDE) to 'reg_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[25]' (FDPE) to 'dmem_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[21]' (FDPE) to 'dmem_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[17]' (FDPE) to 'dmem_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[13]' (FDPE) to 'dmem_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[9]' (FDPE) to 'dmem_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[27]' (FDPE) to 'dmem_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[19]' (FDPE) to 'dmem_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[11]' (FDPE) to 'dmem_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[24]' (FDPE) to 'dmem_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[20]' (FDPE) to 'dmem_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[16]' (FDPE) to 'dmem_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[12]' (FDPE) to 'dmem_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[8]' (FDPE) to 'dmem_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'reg_data_reg[30]' (FDE) to 'reg_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[26]' (FDPE) to 'dmem_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[22]' (FDPE) to 'dmem_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[18]' (FDPE) to 'dmem_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[14]' (FDPE) to 'dmem_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[10]' (FDPE) to 'dmem_data_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_data_reg[31] )
INFO: [Synth 8-3886] merging instance 'dmem_data_reg[23]' (FDPE) to 'dmem_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[62]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[54]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[46]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[38]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[61]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[53]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[45]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[37]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[60]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[52]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[44]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[36]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[57]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[49]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[41]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[33]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[59]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[51]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[43]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[35]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[56]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[48]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[40]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[32]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[58]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[50]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[42]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[34]' (FDC) to 'u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[63]' (FDC) to 'u_seg7x16/i_data_store_reg[55]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[55]' (FDC) to 'u_seg7x16/i_data_store_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_seg7x16/i_data_store_reg[47]' (FDC) to 'u_seg7x16/i_data_store_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_seg7x16/i_data_store_reg[39] )
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[31]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[30]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[21]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[11]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[10]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[22]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[16]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[20]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[8]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[29]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[19]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[15]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[13]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[24]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[14]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[18]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[17]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[12]' (FDCE) to 'i_1/dmem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[5]' (FDCE) to 'i_1/dmem_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[23]' (FDCE) to 'i_1/dmem_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/dmem_addr_reg[9]' (FDCE) to 'i_1/dmem_addr_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\dmem_addr_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 946.020 ; gain = 571.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 946.020 ; gain = 571.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 946.020 ; gain = 571.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1052.086 ; gain = 677.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1052.086 ; gain = 677.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1052.086 ; gain = 677.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1052.086 ; gain = 677.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1052.086 ; gain = 677.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1052.086 ; gain = 677.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1052.086 ; gain = 677.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |     3|
|3     |CARRY4         |    21|
|4     |LUT1           |    27|
|5     |LUT2           |   212|
|6     |LUT3           |   318|
|7     |LUT4           |   479|
|8     |LUT5           |   928|
|9     |LUT6           |  3267|
|10    |MUXF7          |   577|
|11    |MUXF8          |   121|
|12    |FDCE           |  1041|
|13    |FDPE           |   101|
|14    |FDRE           |  1117|
|15    |LD             |    32|
|16    |IBUF           |    10|
|17    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |  8302|
|2     |  U_ALU     |alu     |  1377|
|3     |  U_DM      |dm      |  2461|
|4     |  U_EXT     |EXT     |    13|
|5     |  U_RF      |rf      |  3605|
|6     |  u_seg7x16 |seg7x16 |   114|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1052.086 ; gain = 677.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1052.086 ; gain = 317.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1052.086 ; gain = 677.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 751 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1052.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1052.086 ; gain = 689.453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1052.086 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivadowork/four module/four module.runs/synth_1/SCPU_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SCPU_TOP_utilization_synth.rpt -pb SCPU_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 14:28:23 2023...
