# Verilog-Project
Verilog Gate, RTL, and Behavior Level
