<html><body><samp><pre>
<!@TC:1527082288>
#Build: Synplify Pro J-2015.03, Build 1440R, Feb 26 2015
#install: E:\Synopsys\fpga_J-2015.03
#OS: Windows 8 6.2
#Hostname: DESKTOP-46LSBCT

#Implementation: 5CGXFC9E6

<a name=compilerReport1>Synopsys HDL Compiler, version comp201503rc, Build 052R, built Feb 24 2015</a>
@N: : <!@TM:1527082311> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys Verilog Compiler, version comp201503rc, Build 056R, built Feb 25 2015</a>
@N: : <!@TM:1527082311> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: : <!@TM:1527082311> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1527082311> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"E:\Synopsys\fpga_J-2015.03\lib\altera\altera.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\altera\altera_mult_add.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\cyclonev.v"
@I:"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\cyclonev.v":"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\cyclonev_atoms.v"
@I:"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\cyclonev.v":"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\cyclonev_hssi_atoms.v"
@I:"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\cyclonev.v":"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\cyclonev_hps_atoms.sv"
@I:"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\cyclonev.v":"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\cyclonev_pcie_hip_atoms.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v"
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52026:16:52026:29:@N:CG334:@XP_MSG">altera_mf.v(52026)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52076:16:52076:28:@N:CG333:@XP_MSG">altera_mf.v(52076)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52085:16:52085:29:@N:CG334:@XP_MSG">altera_mf.v(52085)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52099:16:52099:28:@N:CG333:@XP_MSG">altera_mf.v(52099)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52246:20:52246:33:@N:CG334:@XP_MSG">altera_mf.v(52246)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52251:20:52251:32:@N:CG333:@XP_MSG">altera_mf.v(52251)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52254:20:52254:33:@N:CG334:@XP_MSG">altera_mf.v(52254)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52257:20:52257:32:@N:CG333:@XP_MSG">altera_mf.v(52257)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52371:20:52371:33:@N:CG334:@XP_MSG">altera_mf.v(52371)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52376:20:52376:32:@N:CG333:@XP_MSG">altera_mf.v(52376)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52379:20:52379:33:@N:CG334:@XP_MSG">altera_mf.v(52379)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52382:20:52382:32:@N:CG333:@XP_MSG">altera_mf.v(52382)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52471:20:52471:33:@N:CG334:@XP_MSG">altera_mf.v(52471)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52476:20:52476:32:@N:CG333:@XP_MSG">altera_mf.v(52476)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52479:20:52479:33:@N:CG334:@XP_MSG">altera_mf.v(52479)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52482:20:52482:32:@N:CG333:@XP_MSG">altera_mf.v(52482)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52570:20:52570:33:@N:CG334:@XP_MSG">altera_mf.v(52570)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52575:20:52575:32:@N:CG333:@XP_MSG">altera_mf.v(52575)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52578:20:52578:33:@N:CG334:@XP_MSG">altera_mf.v(52578)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52581:20:52581:32:@N:CG333:@XP_MSG">altera_mf.v(52581)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52667:20:52667:33:@N:CG334:@XP_MSG">altera_mf.v(52667)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52672:20:52672:32:@N:CG333:@XP_MSG">altera_mf.v(52672)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52675:20:52675:33:@N:CG334:@XP_MSG">altera_mf.v(52675)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52678:20:52678:32:@N:CG333:@XP_MSG">altera_mf.v(52678)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52886:12:52886:25:@N:CG334:@XP_MSG">altera_mf.v(52886)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:52900:12:52900:24:@N:CG333:@XP_MSG">altera_mf.v(52900)</a><!@TM:1527082311> | Read directive translate_on 
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:53165:12:53165:25:@N:CG334:@XP_MSG">altera_mf.v(53165)</a><!@TM:1527082311> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_mf.v:53179:12:53179:24:@N:CG333:@XP_MSG">altera_mf.v(53179)</a><!@TM:1527082311> | Read directive translate_on 
@I::"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_lpm.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\altera\quartus_II141\altera_primitives.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\vlog\hypermods.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\vlog\umr_capim.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\vlog\scemi_objects.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\MODULE_FIR.v"
@I::"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_CTL.v"
@I::"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_OUT_SCALE.v"
@I::"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v"
@I::"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\module_fir\SRC\mult_24bit25bit49bit_ip\MULT_24BIT25BIT49BIT_IP_bb.v"
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module MODULE_FIR
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:11:7:11:14:@N:CG364:@XP_MSG">FIR_FUN.v(11)</a><!@TM:1527082311> | Synthesizing module FIR_FUN

	COEFF_WIDTH=32'b00000000000000000000000000011000
	INPUT_WIDTH=32'b00000000000000000000000000011000
	OUTPUT_WIDTH=32'b00000000000000000000000001000000
	MULT_OUTPUT_WIDTH=32'b00000000000000000000000000110001
	ADDER_OUTPUT_WIDTH=32'b00000000000000000000000001000000
	FILTER_MULTER_NUM=32'b00000000000000000000000000011000
	FIR_MAX_CHANNELS=32'b00000000000000000000000000000010
	MULT_ITERATION_NUM=32'b00000000000000000000000000000101
	FILTER_MAX_ORDER=32'b00000000000000000000000100000000
	FIR_FUN_DATA_OUT_VALID_SHIFT=32'b00000000000000000000000000001001
	FILTER_MAX_ORDER_HALF=32'b00000000000000000000000010000000
	MULT_REMAIN_ITERATION_NUM=32'b00000000000000000000000000001001
	DATA_REG_NUM=32'b00000000000000000000001000000010
   Generated name = FIR_FUN_Z1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\module_fir\SRC\mult_24bit25bit49bit_ip\MULT_24BIT25BIT49BIT_IP_bb.v:34:7:34:30:@N:CG364:@XP_MSG">MULT_24BIT25BIT49BIT_IP_bb.v(34)</a><!@TM:1527082311> | Synthesizing module MULT_24BIT25BIT49BIT_IP

<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\module_fir\SRC\mult_24bit25bit49bit_ip\MULT_24BIT25BIT49BIT_IP_bb.v:34:7:34:30:@W:CG146:@XP_MSG">MULT_24BIT25BIT49BIT_IP_bb.v(34)</a><!@TM:1527082311> | Creating black box for empty module MULT_24BIT25BIT49BIT_IP</font>

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:145:10:145:16:@W:CG133:@XP_MSG">FIR_FUN.v(145)</a><!@TM:1527082311> | No assignment to ridx_e</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:233:1:233:7:@W:CL169:@XP_MSG">FIR_FUN.v(233)</a><!@TM:1527082311> | Pruning register ridx_d[4:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:233:1:233:7:@W:CL169:@XP_MSG">FIR_FUN.v(233)</a><!@TM:1527082311> | Pruning register ridx_b[9:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:233:1:233:7:@W:CL169:@XP_MSG">FIR_FUN.v(233)</a><!@TM:1527082311> | Pruning register idx_remain_mult_cnt[7:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:177:1:177:7:@W:CL169:@XP_MSG">FIR_FUN.v(177)</a><!@TM:1527082311> | Pruning register ridx_k[12:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:177:1:177:7:@W:CL169:@XP_MSG">FIR_FUN.v(177)</a><!@TM:1527082311> | Pruning register ridx_i[9:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:152:1:152:7:@W:CL169:@XP_MSG">FIR_FUN.v(152)</a><!@TM:1527082311> | Pruning register ridx_a[12:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:152:1:152:7:@W:CL169:@XP_MSG">FIR_FUN.v(152)</a><!@TM:1527082311> | Pruning register ridx_j[9:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:80:1:80:7:@W:CL169:@XP_MSG">FIR_FUN.v(80)</a><!@TM:1527082311> | Pruning register ridx_c[9:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_OUT_SCALE.v:13:7:13:20:@N:CG364:@XP_MSG">FIR_OUT_SCALE.v(13)</a><!@TM:1527082311> | Synthesizing module FIR_OUT_SCALE

	MIDDLE_WIDTH=32'b00000000000000000000000001000000
	OUTPUT_WIDTH=32'b00000000000000000000000000011000
	FIR_CONFIG_DATA_WIDTH=32'b00000000000000000000000000011000
	FIR_SCALE_DATA_OUT_VALID_SHIFT=32'b00000000000000000000000000000011
   Generated name = FIR_OUT_SCALE_64s_24s_24s_3s

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_OUT_SCALE.v:144:1:144:7:@W:CL271:@XP_MSG">FIR_OUT_SCALE.v(144)</a><!@TM:1527082311> | Pruning bits 39 to 0 of rData_Out[63:0] -- not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_CTL.v:9:7:9:14:@N:CG364:@XP_MSG">FIR_CTL.v(9)</a><!@TM:1527082311> | Synthesizing module FIR_CTL

	FIR_CONFIG_DATA_WIDTH=32'b00000000000000000000000000011000
	FILTER_MAX_ORDER=32'b00000000000000000000000100000000
   Generated name = FIR_CTL_24s_256s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\MODULE_FIR.v:12:7:12:17:@N:CG364:@XP_MSG">MODULE_FIR.v(12)</a><!@TM:1527082311> | Synthesizing module MODULE_FIR

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_CTL.v:66:1:66:7:@N:CL201:@XP_MSG">FIR_CTL.v(66)</a><!@TM:1527082311> | Trying to extract state machine for register state_idx_reg
Extracted state machine for register state_idx_reg
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_CTL.v:43:8:43:27:@W:CL159:@XP_MSG">FIR_CTL.v(43)</a><!@TM:1527082311> | Input isConfigDoneFIR_Out is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_CTL.v:44:8:44:26:@W:CL159:@XP_MSG">FIR_CTL.v(44)</a><!@TM:1527082311> | Input isConfigACKFIR_Out is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_CTL.v:47:8:47:29:@W:CL159:@XP_MSG">FIR_CTL.v(47)</a><!@TM:1527082311> | Input isConfigDoneOUTSC_Out is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_CTL.v:48:8:48:28:@W:CL159:@XP_MSG">FIR_CTL.v(48)</a><!@TM:1527082311> | Input isConfigACKOUTSC_Out is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_OUT_SCALE.v:109:1:109:7:@N:CL201:@XP_MSG">FIR_OUT_SCALE.v(109)</a><!@TM:1527082311> | Trying to extract state machine for register out_idx_reg
Extracted state machine for register out_idx_reg
State machine has 2 reachable states with original encodings of:
   000
   001
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_OUT_SCALE.v:60:1:60:7:@N:CL201:@XP_MSG">FIR_OUT_SCALE.v(60)</a><!@TM:1527082311> | Trying to extract state machine for register state_idx_reg
Extracted state machine for register state_idx_reg
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:233:1:233:7:@N:CL201:@XP_MSG">FIR_FUN.v(233)</a><!@TM:1527082311> | Trying to extract state machine for register mult_state_idx_reg
Extracted state machine for register mult_state_idx_reg
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:80:1:80:7:@N:CL201:@XP_MSG">FIR_FUN.v(80)</a><!@TM:1527082311> | Trying to extract state machine for register state_idx_reg
Extracted state machine for register state_idx_reg
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 85MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 23 21:31:30 2018

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201503rc, Build 052R, built Feb 24 2015</a>
@N: : <!@TM:1527082311> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 1327MB peak: 1328MB)

Process took 0h:00m:20s realtime, 0h:00m:19s cputime
# Wed May 23 21:31:50 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:20s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:22s realtime, 0h:00m:20s cputime
# Wed May 23 21:31:51 2018

###########################################################]

@A: : <!@TM:1527082311> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport4_head>Linked File: <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SYNPLIFY\5CGXFC9E6\synlog\DDC_4CHANNELS_SYN_multi_srs_gen.srr:@XP_FILE">DDC_4CHANNELS_SYN_multi_srs_gen.srr</a>
Pre-mapping Report


</pre></samp></body></html>
