# Area-Optimized-Shift-and-Add-Multiplier
Module and testbench codes are given in Verilog for a low-cost synchronous, generic multiplier that uses only one adder with bit width as same as its inputs' bit width. 
