// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ShuttleDTLB(	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
  input         clock,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
  input         reset,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
  output        io_req_0_ready,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_req_0_valid,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [39:0] io_req_0_bits_vaddr,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [1:0]  io_req_0_bits_size,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [4:0]  io_req_0_bits_cmd,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [1:0]  io_req_0_bits_prv,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_req_1_ready,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_req_1_valid,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [39:0] io_req_1_bits_vaddr,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [1:0]  io_req_1_bits_size,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [4:0]  io_req_1_bits_cmd,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [1:0]  io_req_1_bits_prv,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_0_miss,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output [31:0] io_resp_0_paddr,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_0_pf_ld,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_0_pf_st,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_0_ae_ld,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_0_ae_st,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_0_ma_ld,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_0_ma_st,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_1_miss,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output [31:0] io_resp_1_paddr,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_1_pf_ld,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_1_pf_st,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_1_ae_ld,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_1_ae_st,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_1_ma_ld,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_resp_1_ma_st,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_sfence_valid,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_sfence_bits_rs1,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_sfence_bits_rs2,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [38:0] io_sfence_bits_addr,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_req_ready,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output        io_ptw_req_valid,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  output [26:0] io_ptw_req_bits_bits_addr,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_valid,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_ae_ptw,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_ae_final,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_pf,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_gf,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_hr,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_hw,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_hx,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [43:0] io_ptw_resp_bits_pte_ppn,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_pte_d,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_pte_a,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_pte_g,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_pte_u,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_pte_x,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_pte_w,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_pte_r,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_resp_bits_pte_v,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [1:0]  io_ptw_resp_bits_level,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input  [3:0]  io_ptw_ptbr_mode,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_status_debug,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_status_mxr,	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
  input         io_ptw_status_sum	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
);

  wire [19:0]      _entries_barrier_23_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_23_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_22_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_22_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_21_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_21_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_20_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_20_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_19_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_19_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_18_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_18_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_17_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_17_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_16_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_16_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_15_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_15_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_14_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_14_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_13_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_13_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_12_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_12_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _pma_1_io_resp_cacheable;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_1_io_resp_r;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_1_io_resp_w;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_1_io_resp_pp;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_1_io_resp_al;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_1_io_resp_aa;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_1_io_resp_x;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_1_io_resp_eff;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire [19:0]      _entries_barrier_11_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_11_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_10_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_10_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_9_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_9_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_8_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_8_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_7_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_7_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_6_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_6_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_5_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_5_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_4_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_4_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_3_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_3_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_2_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_2_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_1_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_1_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _entries_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _entries_barrier_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _pma_io_resp_cacheable;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_io_resp_r;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_io_resp_w;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_io_resp_pp;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_io_resp_al;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_io_resp_aa;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  wire             _pma_io_resp_eff;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
  reg  [26:0]      sectored_entries_0_0_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_0_tag_v;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_0_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_0_data_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_0_data_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_0_data_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_0_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_0_valid_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_0_valid_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_0_valid_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [26:0]      sectored_entries_0_1_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_1_tag_v;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_1_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_1_data_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_1_data_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_1_data_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_1_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_1_valid_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_1_valid_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_1_valid_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [26:0]      sectored_entries_0_2_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_2_tag_v;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_2_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_2_data_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_2_data_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_2_data_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_2_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_2_valid_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_2_valid_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_2_valid_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [26:0]      sectored_entries_0_3_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_3_tag_v;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_3_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_3_data_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_3_data_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_3_data_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_3_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_3_valid_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_3_valid_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_3_valid_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [26:0]      sectored_entries_0_4_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_4_tag_v;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_4_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_4_data_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_4_data_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_4_data_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_4_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_4_valid_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_4_valid_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_4_valid_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [26:0]      sectored_entries_0_5_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_5_tag_v;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_5_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_5_data_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_5_data_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_5_data_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_5_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_5_valid_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_5_valid_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_5_valid_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [26:0]      sectored_entries_0_6_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_6_tag_v;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_6_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_6_data_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_6_data_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_6_data_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_6_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_6_valid_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_6_valid_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_6_valid_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [26:0]      sectored_entries_0_7_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_7_tag_v;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_7_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_7_data_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_7_data_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [41:0]      sectored_entries_0_7_data_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_7_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_7_valid_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_7_valid_2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg              sectored_entries_0_7_valid_3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  reg  [1:0]       superpage_entries_0_level;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [26:0]      superpage_entries_0_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [41:0]      superpage_entries_0_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg              superpage_entries_0_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [1:0]       superpage_entries_1_level;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [26:0]      superpage_entries_1_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [41:0]      superpage_entries_1_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg              superpage_entries_1_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [1:0]       superpage_entries_2_level;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [26:0]      superpage_entries_2_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [41:0]      superpage_entries_2_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg              superpage_entries_2_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [1:0]       superpage_entries_3_level;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [26:0]      superpage_entries_3_tag_vpn;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [41:0]      superpage_entries_3_data_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg              superpage_entries_3_valid_0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  reg  [1:0]       state;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:59:22]
  reg  [26:0]      r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:61:25]
  reg  [1:0]       r_superpage_repl_addr;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:62:34]
  reg  [2:0]       r_sectored_repl_addr;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:63:33]
  reg              r_sectored_hit_valid;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:64:27]
  reg  [2:0]       r_sectored_hit_bits;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:64:27]
  wire             _io_ptw_req_valid_T = state == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22]
  `ifndef SYNTHESIS	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:108:11]
    always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:108:11]
      if (io_sfence_valid & ~reset & ~(~io_sfence_bits_rs1 | io_sfence_bits_addr[38:12] == io_req_1_bits_vaddr[38:12])) begin	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:108:{11,12,32,54,79,105}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:108:11]
          $error("Assertion failed\n    at TLB.scala:108 assert(!io.sfence.bits.rs1 || io.sfence.bits.addr(vaddrBits-1, pgIdxBits) === io.req.last.bits.vaddr(vaddrBits-1, pgIdxBits))\n");	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:108:11]
        if (`STOP_COND_)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:108:11]
          $fatal;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:108:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire             vm_enabled = io_ptw_ptbr_mode[3] & ~(io_req_1_bits_prv[1]);	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:134:29, :136:30, :137:32]
  wire [27:0]      _GEN = {8'h0, io_ptw_resp_bits_pte_ppn[19:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:68:44, :139:22]
  wire [27:0]      mpu_ppn = io_ptw_resp_valid ? _GEN : io_req_1_bits_vaddr[39:12];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:139:{22,67}]
  wire             deny_access_to_debug = ~(~io_ptw_resp_valid & io_ptw_status_debug) & mpu_ppn == 28'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, generators/shuttle/src/main/scala/dmem/TLB.scala:139:22, :141:29, :148:{41,52}]
  wire [24:0]      _hitsVec_T = sectored_entries_0_0_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire [24:0]      _hitsVec_T_6 = sectored_entries_0_1_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire [24:0]      _hitsVec_T_12 = sectored_entries_0_2_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire [24:0]      _hitsVec_T_18 = sectored_entries_0_3_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire [24:0]      _hitsVec_T_24 = sectored_entries_0_4_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire [24:0]      _hitsVec_T_30 = sectored_entries_0_5_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire [24:0]      _hitsVec_T_36 = sectored_entries_0_6_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire [24:0]      _hitsVec_T_42 = sectored_entries_0_7_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire [17:0]      _hitsVec_T_58 = superpage_entries_0_tag_vpn[26:9] ^ io_req_1_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :108:105]
  wire             ppn_ignore = superpage_entries_0_level == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :59:22]
  wire [17:0]      _hitsVec_T_73 = superpage_entries_1_tag_vpn[26:9] ^ io_req_1_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :108:105]
  wire             ppn_ignore_2 = superpage_entries_1_level == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :59:22]
  wire [17:0]      _hitsVec_T_88 = superpage_entries_2_tag_vpn[26:9] ^ io_req_1_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :108:105]
  wire             ppn_ignore_4 = superpage_entries_2_level == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :59:22]
  wire [17:0]      _hitsVec_T_103 = superpage_entries_3_tag_vpn[26:9] ^ io_req_1_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :108:105]
  wire             ppn_ignore_6 = superpage_entries_3_level == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :59:22]
  wire [3:0]       _GEN_0 = {{sectored_entries_0_0_valid_3}, {sectored_entries_0_0_valid_2}, {sectored_entries_0_0_valid_1}, {sectored_entries_0_0_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             hitsVec_0 = vm_enabled & _GEN_0[io_req_1_bits_vaddr[13:12]] & _hitsVec_T == 25'h0 & ~sectored_entries_0_0_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire [3:0]       _GEN_1 = {{sectored_entries_0_1_valid_3}, {sectored_entries_0_1_valid_2}, {sectored_entries_0_1_valid_1}, {sectored_entries_0_1_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             hitsVec_1 = vm_enabled & _GEN_1[io_req_1_bits_vaddr[13:12]] & _hitsVec_T_6 == 25'h0 & ~sectored_entries_0_1_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire [3:0]       _GEN_2 = {{sectored_entries_0_2_valid_3}, {sectored_entries_0_2_valid_2}, {sectored_entries_0_2_valid_1}, {sectored_entries_0_2_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             hitsVec_2 = vm_enabled & _GEN_2[io_req_1_bits_vaddr[13:12]] & _hitsVec_T_12 == 25'h0 & ~sectored_entries_0_2_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire [3:0]       _GEN_3 = {{sectored_entries_0_3_valid_3}, {sectored_entries_0_3_valid_2}, {sectored_entries_0_3_valid_1}, {sectored_entries_0_3_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             hitsVec_3 = vm_enabled & _GEN_3[io_req_1_bits_vaddr[13:12]] & _hitsVec_T_18 == 25'h0 & ~sectored_entries_0_3_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire [3:0]       _GEN_4 = {{sectored_entries_0_4_valid_3}, {sectored_entries_0_4_valid_2}, {sectored_entries_0_4_valid_1}, {sectored_entries_0_4_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             hitsVec_4 = vm_enabled & _GEN_4[io_req_1_bits_vaddr[13:12]] & _hitsVec_T_24 == 25'h0 & ~sectored_entries_0_4_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire [3:0]       _GEN_5 = {{sectored_entries_0_5_valid_3}, {sectored_entries_0_5_valid_2}, {sectored_entries_0_5_valid_1}, {sectored_entries_0_5_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             hitsVec_5 = vm_enabled & _GEN_5[io_req_1_bits_vaddr[13:12]] & _hitsVec_T_30 == 25'h0 & ~sectored_entries_0_5_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire [3:0]       _GEN_6 = {{sectored_entries_0_6_valid_3}, {sectored_entries_0_6_valid_2}, {sectored_entries_0_6_valid_1}, {sectored_entries_0_6_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             hitsVec_6 = vm_enabled & _GEN_6[io_req_1_bits_vaddr[13:12]] & _hitsVec_T_36 == 25'h0 & ~sectored_entries_0_6_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire [3:0]       _GEN_7 = {{sectored_entries_0_7_valid_3}, {sectored_entries_0_7_valid_2}, {sectored_entries_0_7_valid_1}, {sectored_entries_0_7_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             hitsVec_7 = vm_enabled & _GEN_7[io_req_1_bits_vaddr[13:12]] & _hitsVec_T_42 == 25'h0 & ~sectored_entries_0_7_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire             hitsVec_8 = vm_enabled & superpage_entries_0_valid_0 & _hitsVec_T_58[17:9] == 9'h0 & (ppn_ignore | _hitsVec_T_58[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :137:32, :160:46]
  wire             hitsVec_9 = vm_enabled & superpage_entries_1_valid_0 & _hitsVec_T_73[17:9] == 9'h0 & (ppn_ignore_2 | _hitsVec_T_73[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :137:32, :160:46]
  wire             hitsVec_10 = vm_enabled & superpage_entries_2_valid_0 & _hitsVec_T_88[17:9] == 9'h0 & (ppn_ignore_4 | _hitsVec_T_88[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :137:32, :160:46]
  wire             hitsVec_11 = vm_enabled & superpage_entries_3_valid_0 & _hitsVec_T_103[17:9] == 9'h0 & (ppn_ignore_6 | _hitsVec_T_103[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :137:32, :160:46]
  wire [12:0]      hits = {~vm_enabled, hitsVec_11, hitsVec_10, hitsVec_9, hitsVec_8, hitsVec_7, hitsVec_6, hitsVec_5, hitsVec_4, hitsVec_3, hitsVec_2, hitsVec_1, hitsVec_0};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:137:32, :160:46, :162:{19,20}]
  wire [3:0][41:0] _GEN_8 = {{sectored_entries_0_0_data_3}, {sectored_entries_0_0_data_2}, {sectored_entries_0_0_data_1}, {sectored_entries_0_0_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire [41:0]      _entries_WIRE_1 = _GEN_8[io_req_1_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [3:0][41:0] _GEN_9 = {{sectored_entries_0_1_data_3}, {sectored_entries_0_1_data_2}, {sectored_entries_0_1_data_1}, {sectored_entries_0_1_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire [41:0]      _entries_WIRE_3 = _GEN_9[io_req_1_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [3:0][41:0] _GEN_10 = {{sectored_entries_0_2_data_3}, {sectored_entries_0_2_data_2}, {sectored_entries_0_2_data_1}, {sectored_entries_0_2_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire [41:0]      _entries_WIRE_5 = _GEN_10[io_req_1_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [3:0][41:0] _GEN_11 = {{sectored_entries_0_3_data_3}, {sectored_entries_0_3_data_2}, {sectored_entries_0_3_data_1}, {sectored_entries_0_3_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire [41:0]      _entries_WIRE_7 = _GEN_11[io_req_1_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [3:0][41:0] _GEN_12 = {{sectored_entries_0_4_data_3}, {sectored_entries_0_4_data_2}, {sectored_entries_0_4_data_1}, {sectored_entries_0_4_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire [41:0]      _entries_WIRE_9 = _GEN_12[io_req_1_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [3:0][41:0] _GEN_13 = {{sectored_entries_0_5_data_3}, {sectored_entries_0_5_data_2}, {sectored_entries_0_5_data_1}, {sectored_entries_0_5_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire [41:0]      _entries_WIRE_11 = _GEN_13[io_req_1_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [3:0][41:0] _GEN_14 = {{sectored_entries_0_6_data_3}, {sectored_entries_0_6_data_2}, {sectored_entries_0_6_data_1}, {sectored_entries_0_6_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire [41:0]      _entries_WIRE_13 = _GEN_14[io_req_1_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [3:0][41:0] _GEN_15 = {{sectored_entries_0_7_data_3}, {sectored_entries_0_7_data_2}, {sectored_entries_0_7_data_1}, {sectored_entries_0_7_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire [41:0]      _entries_WIRE_15 = _GEN_15[io_req_1_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [12:0]      ptw_pf_array = {1'h0, _entries_barrier_11_io_y_pf, _entries_barrier_10_io_y_pf, _entries_barrier_9_io_y_pf, _entries_barrier_8_io_y_pf, _entries_barrier_7_io_y_pf, _entries_barrier_6_io_y_pf, _entries_barrier_5_io_y_pf, _entries_barrier_4_io_y_pf, _entries_barrier_3_io_y_pf, _entries_barrier_2_io_y_pf, _entries_barrier_1_io_y_pf, _entries_barrier_io_y_pf};	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :222:27]
  wire [11:0]      priv_rw_ok = (~(io_req_1_bits_prv[0]) | io_ptw_status_sum ? {_entries_barrier_11_io_y_u, _entries_barrier_10_io_y_u, _entries_barrier_9_io_y_u, _entries_barrier_8_io_y_u, _entries_barrier_7_io_y_u, _entries_barrier_6_io_y_u, _entries_barrier_5_io_y_u, _entries_barrier_4_io_y_u, _entries_barrier_3_io_y_u, _entries_barrier_2_io_y_u, _entries_barrier_1_io_y_u, _entries_barrier_io_y_u} : 12'h0) | (io_req_1_bits_prv[0] ? ~{_entries_barrier_11_io_y_u, _entries_barrier_10_io_y_u, _entries_barrier_9_io_y_u, _entries_barrier_8_io_y_u, _entries_barrier_7_io_y_u, _entries_barrier_6_io_y_u, _entries_barrier_5_io_y_u, _entries_barrier_4_io_y_u, _entries_barrier_3_io_y_u, _entries_barrier_2_io_y_u, _entries_barrier_1_io_y_u, _entries_barrier_io_y_u} : 12'h0);	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, :267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:132:22, :227:{25,26,34,72,77,86}]
  wire             _GEN_16 = _entries_barrier_11_io_y_ae_ptw | _entries_barrier_11_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_17 = _entries_barrier_10_io_y_ae_ptw | _entries_barrier_10_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_18 = _entries_barrier_9_io_y_ae_ptw | _entries_barrier_9_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_19 = _entries_barrier_8_io_y_ae_ptw | _entries_barrier_8_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_20 = _entries_barrier_7_io_y_ae_ptw | _entries_barrier_7_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_21 = _entries_barrier_6_io_y_ae_ptw | _entries_barrier_6_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_22 = _entries_barrier_5_io_y_ae_ptw | _entries_barrier_5_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_23 = _entries_barrier_4_io_y_ae_ptw | _entries_barrier_4_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_24 = _entries_barrier_3_io_y_ae_ptw | _entries_barrier_3_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_25 = _entries_barrier_2_io_y_ae_ptw | _entries_barrier_2_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_26 = _entries_barrier_1_io_y_ae_ptw | _entries_barrier_1_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_27 = _entries_barrier_io_y_ae_ptw | _entries_barrier_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire [12:0]      lrscAllowed = {_pma_io_resp_cacheable, _entries_barrier_11_io_y_c, _entries_barrier_10_io_y_c, _entries_barrier_9_io_y_c, _entries_barrier_8_io_y_c, _entries_barrier_7_io_y_c, _entries_barrier_6_io_y_c, _entries_barrier_5_io_y_c, _entries_barrier_4_io_y_c, _entries_barrier_3_io_y_c, _entries_barrier_2_io_y_c, _entries_barrier_1_io_y_c, _entries_barrier_io_y_c};	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:144:21, :246:22]
  wire [3:0]       _GEN_28 = io_req_1_bits_vaddr[3:0] & (4'h1 << io_req_1_bits_size) - 4'h1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:259:{44,77}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             bad_va = vm_enabled & io_ptw_ptbr_mode[3] & ~(io_req_1_bits_vaddr[39:38] == 2'h0 | (&(io_req_1_bits_vaddr[39:38])));	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :136:30, :137:32, :268:50, :269:{41,55,63,90}, :274:36]
  wire             _cmd_read_T_2 = io_req_1_bits_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_3 = io_req_1_bits_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_5 = io_req_1_bits_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_6 = io_req_1_bits_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_7 = io_req_1_bits_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_8 = io_req_1_bits_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_12 = io_req_1_bits_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_13 = io_req_1_bits_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_14 = io_req_1_bits_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_15 = io_req_1_bits_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_16 = io_req_1_bits_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             cmd_put_partial = io_req_1_bits_cmd == 5'h11;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:279:46]
  wire             cmd_read = io_req_1_bits_cmd == 5'h0 | io_req_1_bits_cmd == 5'h10 | _cmd_read_T_2 | _cmd_write_T_3 | _cmd_write_T_5 | _cmd_write_T_6 | _cmd_write_T_7 | _cmd_write_T_8 | _cmd_write_T_12 | _cmd_write_T_13 | _cmd_write_T_14 | _cmd_write_T_15 | _cmd_write_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             cmd_write = io_req_1_bits_cmd == 5'h1 | cmd_put_partial | _cmd_write_T_3 | _cmd_write_T_5 | _cmd_write_T_6 | _cmd_write_T_7 | _cmd_write_T_8 | _cmd_write_T_12 | _cmd_write_T_13 | _cmd_write_T_14 | _cmd_write_T_15 | _cmd_write_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:259:77, :279:46]
  wire             cmd_write_perms = cmd_write | io_req_1_bits_cmd == 5'h5 | io_req_1_bits_cmd == 5'h17;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:76, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:282:37]
  wire [12:0]      ae_array = ((|_GEN_28) ? {_pma_io_resp_eff, _entries_barrier_11_io_y_eff, _entries_barrier_10_io_y_eff, _entries_barrier_9_io_y_eff, _entries_barrier_8_io_y_eff, _entries_barrier_7_io_y_eff, _entries_barrier_6_io_y_eff, _entries_barrier_5_io_y_eff, _entries_barrier_4_io_y_eff, _entries_barrier_3_io_y_eff, _entries_barrier_2_io_y_eff, _entries_barrier_1_io_y_eff, _entries_barrier_io_y_eff} : 13'h0) | (_cmd_read_T_2 | _cmd_write_T_3 ? ~lrscAllowed : 13'h0);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, :267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:144:21, :244:24, :246:22, :259:{44,85}, :287:{10,39}, :288:{10,21}, :301:21]
  wire [12:0]      _pf_st_array_T_1 = {1'h1, ~_entries_barrier_11_io_y_ae_ptw, ~_entries_barrier_10_io_y_ae_ptw, ~_entries_barrier_9_io_y_ae_ptw, ~_entries_barrier_8_io_y_ae_ptw, ~_entries_barrier_7_io_y_ae_ptw, ~_entries_barrier_6_io_y_ae_ptw, ~_entries_barrier_5_io_y_ae_ptw, ~_entries_barrier_4_io_y_ae_ptw, ~_entries_barrier_3_io_y_ae_ptw, ~_entries_barrier_2_io_y_ae_ptw, ~_entries_barrier_1_io_y_ae_ptw, ~_entries_barrier_io_y_ae_ptw};	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:75:25, :220:27, :302:50]
  wire [12:0]      _pf_st_array_T_4 = {1'h1, ~_entries_barrier_11_io_y_gf, ~_entries_barrier_10_io_y_gf, ~_entries_barrier_9_io_y_gf, ~_entries_barrier_8_io_y_gf, ~_entries_barrier_7_io_y_gf, ~_entries_barrier_6_io_y_gf, ~_entries_barrier_5_io_y_gf, ~_entries_barrier_4_io_y_gf, ~_entries_barrier_3_io_y_gf, ~_entries_barrier_2_io_y_gf, ~_entries_barrier_1_io_y_gf, ~_entries_barrier_io_y_gf};	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:75:25, :223:27, :302:83]
  wire             tlb_miss = vm_enabled & ~bad_va & {hitsVec_11, hitsVec_10, hitsVec_9, hitsVec_8, hitsVec_7, hitsVec_6, hitsVec_5, hitsVec_4, hitsVec_3, hitsVec_2, hitsVec_1, hitsVec_0} == 12'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, generators/shuttle/src/main/scala/dmem/TLB.scala:137:32, :160:46, :227:25, :274:36, :305:31, :307:{34,42}]
  reg  [6:0]       state_vec_0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:305:17]
  reg  [2:0]       state_reg_1;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
  wire             multipleHits_rightOne_1 = hitsVec_1 | hitsVec_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_leftOne_2 = hitsVec_0 | multipleHits_rightOne_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_rightOne_3 = hitsVec_4 | hitsVec_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_rightOne_4 = hitsVec_3 | multipleHits_rightOne_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_rightOne_6 = hitsVec_7 | hitsVec_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_leftOne_8 = hitsVec_6 | multipleHits_rightOne_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_rightOne_8 = hitsVec_10 | hitsVec_11;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_rightOne_9 = hitsVec_9 | multipleHits_rightOne_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits = hitsVec_1 & hitsVec_2 | hitsVec_0 & multipleHits_rightOne_1 | hitsVec_4 & hitsVec_5 | hitsVec_3 & multipleHits_rightOne_3 | multipleHits_leftOne_2 & multipleHits_rightOne_4 | hitsVec_7 & hitsVec_8 | hitsVec_6 & multipleHits_rightOne_6 | hitsVec_10 & hitsVec_11 | hitsVec_9 & multipleHits_rightOne_8 | multipleHits_leftOne_8 & multipleHits_rightOne_9 | (multipleHits_leftOne_2 | multipleHits_rightOne_4) & (multipleHits_leftOne_8 | multipleHits_rightOne_9);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:{16,49,61}, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             _io_req_1_ready_output = state == 2'h0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :325:30]
  wire             vm_enabled_1 = io_ptw_ptbr_mode[3] & ~(io_req_0_bits_prv[1]);	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:134:29, :136:30, :137:32]
  wire [27:0]      mpu_ppn_1 = io_ptw_resp_valid ? _GEN : io_req_0_bits_vaddr[39:12];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:139:{22,67}]
  wire             deny_access_to_debug_1 = ~(~io_ptw_resp_valid & io_ptw_status_debug) & mpu_ppn_1 == 28'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, generators/shuttle/src/main/scala/dmem/TLB.scala:139:22, :141:29, :148:{41,52}]
  wire             newEntry_pr = _pma_1_io_resp_r & ~deny_access_to_debug_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21, :148:52, :149:{32,35}]
  wire             newEntry_pw = _pma_1_io_resp_w & ~deny_access_to_debug_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21, :148:52, :149:35, :150:32]
  wire [24:0]      _hitsVec_T_108 = sectored_entries_0_0_tag_vpn[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35]
  wire [24:0]      _hitsVec_T_114 = sectored_entries_0_1_tag_vpn[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35]
  wire [24:0]      _hitsVec_T_120 = sectored_entries_0_2_tag_vpn[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35]
  wire [24:0]      _hitsVec_T_126 = sectored_entries_0_3_tag_vpn[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35]
  wire [24:0]      _hitsVec_T_132 = sectored_entries_0_4_tag_vpn[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35]
  wire [24:0]      _hitsVec_T_138 = sectored_entries_0_5_tag_vpn[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35]
  wire [24:0]      _hitsVec_T_144 = sectored_entries_0_6_tag_vpn[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35]
  wire [24:0]      _hitsVec_T_150 = sectored_entries_0_7_tag_vpn[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35]
  wire [17:0]      _hitsVec_T_166 = superpage_entries_0_tag_vpn[26:9] ^ io_req_0_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :122:35]
  wire [17:0]      _hitsVec_T_181 = superpage_entries_1_tag_vpn[26:9] ^ io_req_0_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :122:35]
  wire [17:0]      _hitsVec_T_196 = superpage_entries_2_tag_vpn[26:9] ^ io_req_0_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :122:35]
  wire [17:0]      _hitsVec_T_211 = superpage_entries_3_tag_vpn[26:9] ^ io_req_0_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :122:35]
  wire             hitsVec_0_1 = vm_enabled_1 & _GEN_0[io_req_0_bits_vaddr[13:12]] & _hitsVec_T_108 == 25'h0 & ~sectored_entries_0_0_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire             hitsVec_1_1 = vm_enabled_1 & _GEN_1[io_req_0_bits_vaddr[13:12]] & _hitsVec_T_114 == 25'h0 & ~sectored_entries_0_1_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire             hitsVec_2_1 = vm_enabled_1 & _GEN_2[io_req_0_bits_vaddr[13:12]] & _hitsVec_T_120 == 25'h0 & ~sectored_entries_0_2_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire             hitsVec_3_1 = vm_enabled_1 & _GEN_3[io_req_0_bits_vaddr[13:12]] & _hitsVec_T_126 == 25'h0 & ~sectored_entries_0_3_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire             hitsVec_4_1 = vm_enabled_1 & _GEN_4[io_req_0_bits_vaddr[13:12]] & _hitsVec_T_132 == 25'h0 & ~sectored_entries_0_4_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire             hitsVec_5_1 = vm_enabled_1 & _GEN_5[io_req_0_bits_vaddr[13:12]] & _hitsVec_T_138 == 25'h0 & ~sectored_entries_0_5_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire             hitsVec_6_1 = vm_enabled_1 & _GEN_6[io_req_0_bits_vaddr[13:12]] & _hitsVec_T_144 == 25'h0 & ~sectored_entries_0_6_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire             hitsVec_7_1 = vm_enabled_1 & _GEN_7[io_req_0_bits_vaddr[13:12]] & _hitsVec_T_150 == 25'h0 & ~sectored_entries_0_7_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,105}, :188:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :122:35, :137:32, :160:46]
  wire             hitsVec_8_1 = vm_enabled_1 & superpage_entries_0_valid_0 & _hitsVec_T_166[17:9] == 9'h0 & (ppn_ignore | _hitsVec_T_166[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :137:32, :160:46]
  wire             hitsVec_9_1 = vm_enabled_1 & superpage_entries_1_valid_0 & _hitsVec_T_181[17:9] == 9'h0 & (ppn_ignore_2 | _hitsVec_T_181[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :137:32, :160:46]
  wire             hitsVec_10_1 = vm_enabled_1 & superpage_entries_2_valid_0 & _hitsVec_T_196[17:9] == 9'h0 & (ppn_ignore_4 | _hitsVec_T_196[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :137:32, :160:46]
  wire             hitsVec_11_1 = vm_enabled_1 & superpage_entries_3_valid_0 & _hitsVec_T_211[17:9] == 9'h0 & (ppn_ignore_6 | _hitsVec_T_211[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :137:32, :160:46]
  wire [12:0]      hits_1 = {~vm_enabled_1, hitsVec_11_1, hitsVec_10_1, hitsVec_9_1, hitsVec_8_1, hitsVec_7_1, hitsVec_6_1, hitsVec_5_1, hitsVec_4_1, hitsVec_3_1, hitsVec_2_1, hitsVec_1_1, hitsVec_0_1};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:137:32, :160:46, :162:{19,20}]
  wire [41:0]      _entries_WIRE_25 = _GEN_8[io_req_0_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [41:0]      _entries_WIRE_27 = _GEN_9[io_req_0_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [41:0]      _entries_WIRE_29 = _GEN_10[io_req_0_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [41:0]      _entries_WIRE_31 = _GEN_11[io_req_0_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [41:0]      _entries_WIRE_33 = _GEN_12[io_req_0_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [41:0]      _entries_WIRE_35 = _GEN_13[io_req_0_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [41:0]      _entries_WIRE_37 = _GEN_14[io_req_0_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [41:0]      _entries_WIRE_39 = _GEN_15[io_req_0_bits_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:122:35]
  wire [12:0]      ptw_pf_array_1 = {1'h0, _entries_barrier_23_io_y_pf, _entries_barrier_22_io_y_pf, _entries_barrier_21_io_y_pf, _entries_barrier_20_io_y_pf, _entries_barrier_19_io_y_pf, _entries_barrier_18_io_y_pf, _entries_barrier_17_io_y_pf, _entries_barrier_16_io_y_pf, _entries_barrier_15_io_y_pf, _entries_barrier_14_io_y_pf, _entries_barrier_13_io_y_pf, _entries_barrier_12_io_y_pf};	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :222:27]
  wire [11:0]      priv_rw_ok_1 = (~(io_req_0_bits_prv[0]) | io_ptw_status_sum ? {_entries_barrier_23_io_y_u, _entries_barrier_22_io_y_u, _entries_barrier_21_io_y_u, _entries_barrier_20_io_y_u, _entries_barrier_19_io_y_u, _entries_barrier_18_io_y_u, _entries_barrier_17_io_y_u, _entries_barrier_16_io_y_u, _entries_barrier_15_io_y_u, _entries_barrier_14_io_y_u, _entries_barrier_13_io_y_u, _entries_barrier_12_io_y_u} : 12'h0) | (io_req_0_bits_prv[0] ? ~{_entries_barrier_23_io_y_u, _entries_barrier_22_io_y_u, _entries_barrier_21_io_y_u, _entries_barrier_20_io_y_u, _entries_barrier_19_io_y_u, _entries_barrier_18_io_y_u, _entries_barrier_17_io_y_u, _entries_barrier_16_io_y_u, _entries_barrier_15_io_y_u, _entries_barrier_14_io_y_u, _entries_barrier_13_io_y_u, _entries_barrier_12_io_y_u} : 12'h0);	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, :267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:132:22, :227:{25,26,34,72,77,86}]
  wire             _GEN_29 = _entries_barrier_23_io_y_ae_ptw | _entries_barrier_23_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_30 = _entries_barrier_22_io_y_ae_ptw | _entries_barrier_22_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_31 = _entries_barrier_21_io_y_ae_ptw | _entries_barrier_21_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_32 = _entries_barrier_20_io_y_ae_ptw | _entries_barrier_20_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_33 = _entries_barrier_19_io_y_ae_ptw | _entries_barrier_19_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_34 = _entries_barrier_18_io_y_ae_ptw | _entries_barrier_18_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_35 = _entries_barrier_17_io_y_ae_ptw | _entries_barrier_17_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_36 = _entries_barrier_16_io_y_ae_ptw | _entries_barrier_16_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_37 = _entries_barrier_15_io_y_ae_ptw | _entries_barrier_15_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_38 = _entries_barrier_14_io_y_ae_ptw | _entries_barrier_14_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_39 = _entries_barrier_13_io_y_ae_ptw | _entries_barrier_13_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire             _GEN_40 = _entries_barrier_12_io_y_ae_ptw | _entries_barrier_12_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:238:106]
  wire [12:0]      lrscAllowed_1 = {_pma_1_io_resp_cacheable, _entries_barrier_23_io_y_c, _entries_barrier_22_io_y_c, _entries_barrier_21_io_y_c, _entries_barrier_20_io_y_c, _entries_barrier_19_io_y_c, _entries_barrier_18_io_y_c, _entries_barrier_17_io_y_c, _entries_barrier_16_io_y_c, _entries_barrier_15_io_y_c, _entries_barrier_14_io_y_c, _entries_barrier_13_io_y_c, _entries_barrier_12_io_y_c};	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:144:21, :246:22]
  wire [3:0]       _GEN_41 = io_req_0_bits_vaddr[3:0] & (4'h1 << io_req_0_bits_size) - 4'h1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:259:{44,77}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             bad_va_1 = vm_enabled_1 & io_ptw_ptbr_mode[3] & ~(io_req_0_bits_vaddr[39:38] == 2'h0 | (&(io_req_0_bits_vaddr[39:38])));	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :136:30, :137:32, :268:50, :269:{41,55,63,90}, :274:36]
  wire             _cmd_read_T_26 = io_req_0_bits_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_25 = io_req_0_bits_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_27 = io_req_0_bits_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_28 = io_req_0_bits_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_29 = io_req_0_bits_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_30 = io_req_0_bits_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_34 = io_req_0_bits_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_35 = io_req_0_bits_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_36 = io_req_0_bits_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_37 = io_req_0_bits_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_38 = io_req_0_bits_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             cmd_put_partial_1 = io_req_0_bits_cmd == 5'h11;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:279:46]
  wire             cmd_read_1 = io_req_0_bits_cmd == 5'h0 | io_req_0_bits_cmd == 5'h10 | _cmd_read_T_26 | _cmd_write_T_25 | _cmd_write_T_27 | _cmd_write_T_28 | _cmd_write_T_29 | _cmd_write_T_30 | _cmd_write_T_34 | _cmd_write_T_35 | _cmd_write_T_36 | _cmd_write_T_37 | _cmd_write_T_38;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             cmd_write_1 = io_req_0_bits_cmd == 5'h1 | cmd_put_partial_1 | _cmd_write_T_25 | _cmd_write_T_27 | _cmd_write_T_28 | _cmd_write_T_29 | _cmd_write_T_30 | _cmd_write_T_34 | _cmd_write_T_35 | _cmd_write_T_36 | _cmd_write_T_37 | _cmd_write_T_38;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:259:77, :279:46]
  wire             cmd_write_perms_1 = cmd_write_1 | io_req_0_bits_cmd == 5'h5 | io_req_0_bits_cmd == 5'h17;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:76, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:282:37]
  wire [12:0]      ae_array_1 = ((|_GEN_41) ? {_pma_1_io_resp_eff, _entries_barrier_23_io_y_eff, _entries_barrier_22_io_y_eff, _entries_barrier_21_io_y_eff, _entries_barrier_20_io_y_eff, _entries_barrier_19_io_y_eff, _entries_barrier_18_io_y_eff, _entries_barrier_17_io_y_eff, _entries_barrier_16_io_y_eff, _entries_barrier_15_io_y_eff, _entries_barrier_14_io_y_eff, _entries_barrier_13_io_y_eff, _entries_barrier_12_io_y_eff} : 13'h0) | (_cmd_read_T_26 | _cmd_write_T_25 ? ~lrscAllowed_1 : 13'h0);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, :267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:144:21, :244:24, :246:22, :259:{44,85}, :287:{10,39}, :288:{10,21}, :301:21]
  wire [12:0]      _pf_st_array_T_7 = {1'h1, ~_entries_barrier_23_io_y_ae_ptw, ~_entries_barrier_22_io_y_ae_ptw, ~_entries_barrier_21_io_y_ae_ptw, ~_entries_barrier_20_io_y_ae_ptw, ~_entries_barrier_19_io_y_ae_ptw, ~_entries_barrier_18_io_y_ae_ptw, ~_entries_barrier_17_io_y_ae_ptw, ~_entries_barrier_16_io_y_ae_ptw, ~_entries_barrier_15_io_y_ae_ptw, ~_entries_barrier_14_io_y_ae_ptw, ~_entries_barrier_13_io_y_ae_ptw, ~_entries_barrier_12_io_y_ae_ptw};	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:75:25, :220:27, :302:50]
  wire [12:0]      _pf_st_array_T_10 = {1'h1, ~_entries_barrier_23_io_y_gf, ~_entries_barrier_22_io_y_gf, ~_entries_barrier_21_io_y_gf, ~_entries_barrier_20_io_y_gf, ~_entries_barrier_19_io_y_gf, ~_entries_barrier_18_io_y_gf, ~_entries_barrier_17_io_y_gf, ~_entries_barrier_16_io_y_gf, ~_entries_barrier_15_io_y_gf, ~_entries_barrier_14_io_y_gf, ~_entries_barrier_13_io_y_gf, ~_entries_barrier_12_io_y_gf};	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:75:25, :223:27, :302:83]
  wire             tlb_miss_1 = vm_enabled_1 & ~bad_va_1 & {hitsVec_11_1, hitsVec_10_1, hitsVec_9_1, hitsVec_8_1, hitsVec_7_1, hitsVec_6_1, hitsVec_5_1, hitsVec_4_1, hitsVec_3_1, hitsVec_2_1, hitsVec_1_1, hitsVec_0_1} == 12'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, generators/shuttle/src/main/scala/dmem/TLB.scala:137:32, :160:46, :227:25, :274:36, :305:31, :307:{34,42}]
  reg  [6:0]       state_vec_1_0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:305:17]
  reg  [2:0]       state_reg_3;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
  wire             multipleHits_rightOne_12 = hitsVec_1_1 | hitsVec_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_leftOne_13 = hitsVec_0_1 | multipleHits_rightOne_12;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_rightOne_14 = hitsVec_4_1 | hitsVec_5_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_rightOne_15 = hitsVec_3_1 | multipleHits_rightOne_14;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_rightOne_17 = hitsVec_7_1 | hitsVec_8_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_leftOne_19 = hitsVec_6_1 | multipleHits_rightOne_17;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_rightOne_19 = hitsVec_10_1 | hitsVec_11_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_rightOne_20 = hitsVec_9_1 | multipleHits_rightOne_19;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             multipleHits_1 = hitsVec_1_1 & hitsVec_2_1 | hitsVec_0_1 & multipleHits_rightOne_12 | hitsVec_4_1 & hitsVec_5_1 | hitsVec_3_1 & multipleHits_rightOne_14 | multipleHits_leftOne_13 & multipleHits_rightOne_15 | hitsVec_7_1 & hitsVec_8_1 | hitsVec_6_1 & multipleHits_rightOne_17 | hitsVec_10_1 & hitsVec_11_1 | hitsVec_9_1 & multipleHits_rightOne_19 | multipleHits_leftOne_19 & multipleHits_rightOne_20 | (multipleHits_leftOne_13 | multipleHits_rightOne_15) & (multipleHits_leftOne_19 | multipleHits_rightOne_20);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:{16,49,61}, generators/shuttle/src/main/scala/dmem/TLB.scala:160:46]
  wire             superpage_hits_1 = superpage_entries_1_valid_0 & _hitsVec_T_73[17:9] == 9'h0 & (ppn_ignore_2 | _hitsVec_T_73[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  wire             superpage_hits_2 = superpage_entries_2_valid_0 & _hitsVec_T_88[17:9] == 9'h0 & (ppn_ignore_4 | _hitsVec_T_88[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  wire             superpage_hits_3 = superpage_entries_3_valid_0 & _hitsVec_T_103[17:9] == 9'h0 & (ppn_ignore_6 | _hitsVec_T_103[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  wire             _GEN_42 = io_req_1_valid & vm_enabled;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:137:32, :311:27]
  wire             superpage_hits_1_1 = superpage_entries_1_valid_0 & _hitsVec_T_181[17:9] == 9'h0 & (ppn_ignore_2 | _hitsVec_T_181[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  wire             superpage_hits_2_1 = superpage_entries_2_valid_0 & _hitsVec_T_196[17:9] == 9'h0 & (ppn_ignore_4 | _hitsVec_T_196[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  wire             superpage_hits_3_1 = superpage_entries_3_valid_0 & _hitsVec_T_211[17:9] == 9'h0 & (ppn_ignore_6 | _hitsVec_T_211[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  wire             _GEN_43 = io_req_0_valid & vm_enabled_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:137:32, :311:27]
  wire [1:0]       hi_4 = {superpage_hits_3, superpage_hits_2};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:29, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire             _state_reg_T_5 = superpage_hits_3 | superpage_hits_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:29, src/main/scala/chisel3/util/OneHot.scala:32:28]
  wire [1:0]       hi_9 = {superpage_hits_3_1, superpage_hits_2_1};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:29, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire             _state_reg_T_14 = superpage_hits_3_1 | superpage_hits_1_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:29, src/main/scala/chisel3/util/OneHot.scala:32:28]
  wire             invalidate_refill = _io_ptw_req_valid_T | (&state) | io_sfence_valid;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :72:88]
  wire [24:0]      _GEN_44 = sectored_entries_0_0_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_45 = _GEN_44 == 25'h0 & ~sectored_entries_0_0_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_46 = io_req_1_bits_vaddr[13:12] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:231:42, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :108:105]
  wire             _GEN_47 = _GEN_45 & ~sectored_entries_0_0_tag_v & _GEN_46;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_48 = io_req_1_bits_vaddr[13:12] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:231:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:108:105]
  wire             _GEN_49 = _GEN_45 & ~sectored_entries_0_0_tag_v & _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_50 = io_req_1_bits_vaddr[13:12] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:231:42, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:95:43, :108:105]
  wire             _GEN_51 = _GEN_45 & ~sectored_entries_0_0_tag_v & _GEN_50;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_52 = _GEN_45 & ~sectored_entries_0_0_tag_v & (&(io_req_1_bits_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_53 = _GEN_44[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             _GEN_54 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_53 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_0[0] | _GEN_47) & sectored_entries_0_0_valid_0 : ~_GEN_47 & sectored_entries_0_0_valid_0) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_0[20])) & sectored_entries_0_0_valid_0 : sectored_entries_0_0_tag_v & sectored_entries_0_0_valid_0) : sectored_entries_0_0_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_55 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_53 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_1[0] | _GEN_49) & sectored_entries_0_0_valid_1 : ~_GEN_49 & sectored_entries_0_0_valid_1) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_1[20])) & sectored_entries_0_0_valid_1 : sectored_entries_0_0_tag_v & sectored_entries_0_0_valid_1) : sectored_entries_0_0_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_56 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_53 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_2[0] | _GEN_51) & sectored_entries_0_0_valid_2 : ~_GEN_51 & sectored_entries_0_0_valid_2) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_2[20])) & sectored_entries_0_0_valid_2 : sectored_entries_0_0_tag_v & sectored_entries_0_0_valid_2) : sectored_entries_0_0_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_57 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_53 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_3[0] | _GEN_52) & sectored_entries_0_0_valid_3 : ~_GEN_52 & sectored_entries_0_0_valid_3) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_3[20])) & sectored_entries_0_0_valid_3 : sectored_entries_0_0_tag_v & sectored_entries_0_0_valid_3) : sectored_entries_0_0_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire [24:0]      _GEN_58 = sectored_entries_0_1_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_59 = _GEN_58 == 25'h0 & ~sectored_entries_0_1_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_60 = _GEN_59 & ~sectored_entries_0_1_tag_v & _GEN_46;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_61 = _GEN_59 & ~sectored_entries_0_1_tag_v & _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_62 = _GEN_59 & ~sectored_entries_0_1_tag_v & _GEN_50;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_63 = _GEN_59 & ~sectored_entries_0_1_tag_v & (&(io_req_1_bits_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_64 = _GEN_58[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             _GEN_65 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_64 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_0[0] | _GEN_60) & sectored_entries_0_1_valid_0 : ~_GEN_60 & sectored_entries_0_1_valid_0) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_0[20])) & sectored_entries_0_1_valid_0 : sectored_entries_0_1_tag_v & sectored_entries_0_1_valid_0) : sectored_entries_0_1_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_66 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_64 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_1[0] | _GEN_61) & sectored_entries_0_1_valid_1 : ~_GEN_61 & sectored_entries_0_1_valid_1) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_1[20])) & sectored_entries_0_1_valid_1 : sectored_entries_0_1_tag_v & sectored_entries_0_1_valid_1) : sectored_entries_0_1_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_67 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_64 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_2[0] | _GEN_62) & sectored_entries_0_1_valid_2 : ~_GEN_62 & sectored_entries_0_1_valid_2) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_2[20])) & sectored_entries_0_1_valid_2 : sectored_entries_0_1_tag_v & sectored_entries_0_1_valid_2) : sectored_entries_0_1_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_68 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_64 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_3[0] | _GEN_63) & sectored_entries_0_1_valid_3 : ~_GEN_63 & sectored_entries_0_1_valid_3) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_3[20])) & sectored_entries_0_1_valid_3 : sectored_entries_0_1_tag_v & sectored_entries_0_1_valid_3) : sectored_entries_0_1_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire [24:0]      _GEN_69 = sectored_entries_0_2_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_70 = _GEN_69 == 25'h0 & ~sectored_entries_0_2_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_71 = _GEN_70 & ~sectored_entries_0_2_tag_v & _GEN_46;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_72 = _GEN_70 & ~sectored_entries_0_2_tag_v & _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_73 = _GEN_70 & ~sectored_entries_0_2_tag_v & _GEN_50;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_74 = _GEN_70 & ~sectored_entries_0_2_tag_v & (&(io_req_1_bits_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_75 = _GEN_69[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             _GEN_76 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_75 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_0[0] | _GEN_71) & sectored_entries_0_2_valid_0 : ~_GEN_71 & sectored_entries_0_2_valid_0) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_0[20])) & sectored_entries_0_2_valid_0 : sectored_entries_0_2_tag_v & sectored_entries_0_2_valid_0) : sectored_entries_0_2_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_77 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_75 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_1[0] | _GEN_72) & sectored_entries_0_2_valid_1 : ~_GEN_72 & sectored_entries_0_2_valid_1) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_1[20])) & sectored_entries_0_2_valid_1 : sectored_entries_0_2_tag_v & sectored_entries_0_2_valid_1) : sectored_entries_0_2_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_78 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_75 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_2[0] | _GEN_73) & sectored_entries_0_2_valid_2 : ~_GEN_73 & sectored_entries_0_2_valid_2) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_2[20])) & sectored_entries_0_2_valid_2 : sectored_entries_0_2_tag_v & sectored_entries_0_2_valid_2) : sectored_entries_0_2_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_79 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_75 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_3[0] | _GEN_74) & sectored_entries_0_2_valid_3 : ~_GEN_74 & sectored_entries_0_2_valid_3) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_3[20])) & sectored_entries_0_2_valid_3 : sectored_entries_0_2_tag_v & sectored_entries_0_2_valid_3) : sectored_entries_0_2_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire [24:0]      _GEN_80 = sectored_entries_0_3_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_81 = _GEN_80 == 25'h0 & ~sectored_entries_0_3_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_82 = _GEN_81 & ~sectored_entries_0_3_tag_v & _GEN_46;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_83 = _GEN_81 & ~sectored_entries_0_3_tag_v & _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_84 = _GEN_81 & ~sectored_entries_0_3_tag_v & _GEN_50;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_85 = _GEN_81 & ~sectored_entries_0_3_tag_v & (&(io_req_1_bits_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_86 = _GEN_80[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             _GEN_87 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_86 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_0[0] | _GEN_82) & sectored_entries_0_3_valid_0 : ~_GEN_82 & sectored_entries_0_3_valid_0) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_0[20])) & sectored_entries_0_3_valid_0 : sectored_entries_0_3_tag_v & sectored_entries_0_3_valid_0) : sectored_entries_0_3_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_88 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_86 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_1[0] | _GEN_83) & sectored_entries_0_3_valid_1 : ~_GEN_83 & sectored_entries_0_3_valid_1) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_1[20])) & sectored_entries_0_3_valid_1 : sectored_entries_0_3_tag_v & sectored_entries_0_3_valid_1) : sectored_entries_0_3_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_89 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_86 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_2[0] | _GEN_84) & sectored_entries_0_3_valid_2 : ~_GEN_84 & sectored_entries_0_3_valid_2) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_2[20])) & sectored_entries_0_3_valid_2 : sectored_entries_0_3_tag_v & sectored_entries_0_3_valid_2) : sectored_entries_0_3_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_90 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_86 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_3[0] | _GEN_85) & sectored_entries_0_3_valid_3 : ~_GEN_85 & sectored_entries_0_3_valid_3) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_3[20])) & sectored_entries_0_3_valid_3 : sectored_entries_0_3_tag_v & sectored_entries_0_3_valid_3) : sectored_entries_0_3_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire [24:0]      _GEN_91 = sectored_entries_0_4_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_92 = _GEN_91 == 25'h0 & ~sectored_entries_0_4_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_93 = _GEN_92 & ~sectored_entries_0_4_tag_v & _GEN_46;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_94 = _GEN_92 & ~sectored_entries_0_4_tag_v & _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_95 = _GEN_92 & ~sectored_entries_0_4_tag_v & _GEN_50;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_96 = _GEN_92 & ~sectored_entries_0_4_tag_v & (&(io_req_1_bits_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_97 = _GEN_91[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             _GEN_98 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_97 ? ~(~sectored_entries_0_4_tag_v & sectored_entries_0_4_data_0[0] | _GEN_93) & sectored_entries_0_4_valid_0 : ~_GEN_93 & sectored_entries_0_4_valid_0) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_4_tag_v & ~(sectored_entries_0_4_data_0[20])) & sectored_entries_0_4_valid_0 : sectored_entries_0_4_tag_v & sectored_entries_0_4_valid_0) : sectored_entries_0_4_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_99 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_97 ? ~(~sectored_entries_0_4_tag_v & sectored_entries_0_4_data_1[0] | _GEN_94) & sectored_entries_0_4_valid_1 : ~_GEN_94 & sectored_entries_0_4_valid_1) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_4_tag_v & ~(sectored_entries_0_4_data_1[20])) & sectored_entries_0_4_valid_1 : sectored_entries_0_4_tag_v & sectored_entries_0_4_valid_1) : sectored_entries_0_4_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_100 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_97 ? ~(~sectored_entries_0_4_tag_v & sectored_entries_0_4_data_2[0] | _GEN_95) & sectored_entries_0_4_valid_2 : ~_GEN_95 & sectored_entries_0_4_valid_2) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_4_tag_v & ~(sectored_entries_0_4_data_2[20])) & sectored_entries_0_4_valid_2 : sectored_entries_0_4_tag_v & sectored_entries_0_4_valid_2) : sectored_entries_0_4_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_101 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_97 ? ~(~sectored_entries_0_4_tag_v & sectored_entries_0_4_data_3[0] | _GEN_96) & sectored_entries_0_4_valid_3 : ~_GEN_96 & sectored_entries_0_4_valid_3) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_4_tag_v & ~(sectored_entries_0_4_data_3[20])) & sectored_entries_0_4_valid_3 : sectored_entries_0_4_tag_v & sectored_entries_0_4_valid_3) : sectored_entries_0_4_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire [24:0]      _GEN_102 = sectored_entries_0_5_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_103 = _GEN_102 == 25'h0 & ~sectored_entries_0_5_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_104 = _GEN_103 & ~sectored_entries_0_5_tag_v & _GEN_46;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_105 = _GEN_103 & ~sectored_entries_0_5_tag_v & _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_106 = _GEN_103 & ~sectored_entries_0_5_tag_v & _GEN_50;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_107 = _GEN_103 & ~sectored_entries_0_5_tag_v & (&(io_req_1_bits_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_108 = _GEN_102[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             _GEN_109 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_108 ? ~(~sectored_entries_0_5_tag_v & sectored_entries_0_5_data_0[0] | _GEN_104) & sectored_entries_0_5_valid_0 : ~_GEN_104 & sectored_entries_0_5_valid_0) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_5_tag_v & ~(sectored_entries_0_5_data_0[20])) & sectored_entries_0_5_valid_0 : sectored_entries_0_5_tag_v & sectored_entries_0_5_valid_0) : sectored_entries_0_5_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_110 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_108 ? ~(~sectored_entries_0_5_tag_v & sectored_entries_0_5_data_1[0] | _GEN_105) & sectored_entries_0_5_valid_1 : ~_GEN_105 & sectored_entries_0_5_valid_1) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_5_tag_v & ~(sectored_entries_0_5_data_1[20])) & sectored_entries_0_5_valid_1 : sectored_entries_0_5_tag_v & sectored_entries_0_5_valid_1) : sectored_entries_0_5_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_111 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_108 ? ~(~sectored_entries_0_5_tag_v & sectored_entries_0_5_data_2[0] | _GEN_106) & sectored_entries_0_5_valid_2 : ~_GEN_106 & sectored_entries_0_5_valid_2) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_5_tag_v & ~(sectored_entries_0_5_data_2[20])) & sectored_entries_0_5_valid_2 : sectored_entries_0_5_tag_v & sectored_entries_0_5_valid_2) : sectored_entries_0_5_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_112 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_108 ? ~(~sectored_entries_0_5_tag_v & sectored_entries_0_5_data_3[0] | _GEN_107) & sectored_entries_0_5_valid_3 : ~_GEN_107 & sectored_entries_0_5_valid_3) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_5_tag_v & ~(sectored_entries_0_5_data_3[20])) & sectored_entries_0_5_valid_3 : sectored_entries_0_5_tag_v & sectored_entries_0_5_valid_3) : sectored_entries_0_5_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire [24:0]      _GEN_113 = sectored_entries_0_6_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_114 = _GEN_113 == 25'h0 & ~sectored_entries_0_6_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_115 = _GEN_114 & ~sectored_entries_0_6_tag_v & _GEN_46;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_116 = _GEN_114 & ~sectored_entries_0_6_tag_v & _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_117 = _GEN_114 & ~sectored_entries_0_6_tag_v & _GEN_50;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_118 = _GEN_114 & ~sectored_entries_0_6_tag_v & (&(io_req_1_bits_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_119 = _GEN_113[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             _GEN_120 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_119 ? ~(~sectored_entries_0_6_tag_v & sectored_entries_0_6_data_0[0] | _GEN_115) & sectored_entries_0_6_valid_0 : ~_GEN_115 & sectored_entries_0_6_valid_0) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_6_tag_v & ~(sectored_entries_0_6_data_0[20])) & sectored_entries_0_6_valid_0 : sectored_entries_0_6_tag_v & sectored_entries_0_6_valid_0) : sectored_entries_0_6_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_121 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_119 ? ~(~sectored_entries_0_6_tag_v & sectored_entries_0_6_data_1[0] | _GEN_116) & sectored_entries_0_6_valid_1 : ~_GEN_116 & sectored_entries_0_6_valid_1) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_6_tag_v & ~(sectored_entries_0_6_data_1[20])) & sectored_entries_0_6_valid_1 : sectored_entries_0_6_tag_v & sectored_entries_0_6_valid_1) : sectored_entries_0_6_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_122 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_119 ? ~(~sectored_entries_0_6_tag_v & sectored_entries_0_6_data_2[0] | _GEN_117) & sectored_entries_0_6_valid_2 : ~_GEN_117 & sectored_entries_0_6_valid_2) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_6_tag_v & ~(sectored_entries_0_6_data_2[20])) & sectored_entries_0_6_valid_2 : sectored_entries_0_6_tag_v & sectored_entries_0_6_valid_2) : sectored_entries_0_6_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_123 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_119 ? ~(~sectored_entries_0_6_tag_v & sectored_entries_0_6_data_3[0] | _GEN_118) & sectored_entries_0_6_valid_3 : ~_GEN_118 & sectored_entries_0_6_valid_3) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_6_tag_v & ~(sectored_entries_0_6_data_3[20])) & sectored_entries_0_6_valid_3 : sectored_entries_0_6_tag_v & sectored_entries_0_6_valid_3) : sectored_entries_0_6_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire [24:0]      _GEN_124 = sectored_entries_0_7_tag_vpn[26:2] ^ io_req_1_bits_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_125 = _GEN_124 == 25'h0 & ~sectored_entries_0_7_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_126 = _GEN_125 & ~sectored_entries_0_7_tag_v & _GEN_46;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_127 = _GEN_125 & ~sectored_entries_0_7_tag_v & _GEN_48;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_128 = _GEN_125 & ~sectored_entries_0_7_tag_v & _GEN_50;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _GEN_129 = _GEN_125 & ~sectored_entries_0_7_tag_v & (&(io_req_1_bits_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{95,105}, :229:43, :231:{42,62,66}, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :108:105]
  wire             _GEN_130 = _GEN_124[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             _GEN_131 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_130 ? ~(~sectored_entries_0_7_tag_v & sectored_entries_0_7_data_0[0] | _GEN_126) & sectored_entries_0_7_valid_0 : ~_GEN_126 & sectored_entries_0_7_valid_0) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_7_tag_v & ~(sectored_entries_0_7_data_0[20])) & sectored_entries_0_7_valid_0 : sectored_entries_0_7_tag_v & sectored_entries_0_7_valid_0) : sectored_entries_0_7_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_132 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_130 ? ~(~sectored_entries_0_7_tag_v & sectored_entries_0_7_data_1[0] | _GEN_127) & sectored_entries_0_7_valid_1 : ~_GEN_127 & sectored_entries_0_7_valid_1) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_7_tag_v & ~(sectored_entries_0_7_data_1[20])) & sectored_entries_0_7_valid_1 : sectored_entries_0_7_tag_v & sectored_entries_0_7_valid_1) : sectored_entries_0_7_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_133 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_130 ? ~(~sectored_entries_0_7_tag_v & sectored_entries_0_7_data_2[0] | _GEN_128) & sectored_entries_0_7_valid_2 : ~_GEN_128 & sectored_entries_0_7_valid_2) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_7_tag_v & ~(sectored_entries_0_7_data_2[20])) & sectored_entries_0_7_valid_2 : sectored_entries_0_7_tag_v & sectored_entries_0_7_valid_2) : sectored_entries_0_7_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire             _GEN_134 = io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_130 ? ~(~sectored_entries_0_7_tag_v & sectored_entries_0_7_data_3[0] | _GEN_129) & sectored_entries_0_7_valid_3 : ~_GEN_129 & sectored_entries_0_7_valid_3) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_7_tag_v & ~(sectored_entries_0_7_data_3[20])) & sectored_entries_0_7_valid_3 : sectored_entries_0_7_tag_v & sectored_entries_0_7_valid_3) : sectored_entries_0_7_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :223:{32,36}, :229:43, :231:{62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :107:17, :113:40, :114:47]
  wire [17:0]      _GEN_135 = superpage_entries_0_tag_vpn[26:9] ^ io_req_1_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :108:105]
  wire             _GEN_136 = _GEN_135[17:9] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:{52,58,79}, :236:63]
  wire             _GEN_137 = superpage_entries_0_valid_0 & _GEN_136 & (superpage_entries_0_level == 2'h0 | _GEN_135[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :59:22]
  wire [17:0]      _GEN_138 = superpage_entries_1_tag_vpn[26:9] ^ io_req_1_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :108:105]
  wire             _GEN_139 = _GEN_138[17:9] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:{52,58,79}, :236:63]
  wire             _GEN_140 = superpage_entries_1_valid_0 & _GEN_139 & (superpage_entries_1_level == 2'h0 | _GEN_138[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :59:22]
  wire [17:0]      _GEN_141 = superpage_entries_2_tag_vpn[26:9] ^ io_req_1_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :108:105]
  wire             _GEN_142 = _GEN_141[17:9] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:{52,58,79}, :236:63]
  wire             _GEN_143 = superpage_entries_2_valid_0 & _GEN_142 & (superpage_entries_2_level == 2'h0 | _GEN_141[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :59:22]
  wire [17:0]      _GEN_144 = superpage_entries_3_tag_vpn[26:9] ^ io_req_1_bits_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :108:105]
  wire             _GEN_145 = _GEN_144[17:9] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:{52,58,79}, :236:63]
  wire             _GEN_146 = superpage_entries_3_valid_0 & _GEN_145 & (superpage_entries_3_level == 2'h0 | _GEN_144[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :59:22]
  wire             _r_sectored_repl_addr_valids_T_24 = sectored_entries_0_0_valid_0 | sectored_entries_0_0_valid_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_0 = (_r_sectored_repl_addr_valids_T_24 | sectored_entries_0_0_valid_2 | sectored_entries_0_0_valid_3) & _hitsVec_T == 25'h0 & ~sectored_entries_0_0_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_27 = sectored_entries_0_1_valid_0 | sectored_entries_0_1_valid_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_1 = (_r_sectored_repl_addr_valids_T_27 | sectored_entries_0_1_valid_2 | sectored_entries_0_1_valid_3) & _hitsVec_T_6 == 25'h0 & ~sectored_entries_0_1_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_30 = sectored_entries_0_2_valid_0 | sectored_entries_0_2_valid_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_2 = (_r_sectored_repl_addr_valids_T_30 | sectored_entries_0_2_valid_2 | sectored_entries_0_2_valid_3) & _hitsVec_T_12 == 25'h0 & ~sectored_entries_0_2_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_33 = sectored_entries_0_3_valid_0 | sectored_entries_0_3_valid_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_3 = (_r_sectored_repl_addr_valids_T_33 | sectored_entries_0_3_valid_2 | sectored_entries_0_3_valid_3) & _hitsVec_T_18 == 25'h0 & ~sectored_entries_0_3_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_36 = sectored_entries_0_4_valid_0 | sectored_entries_0_4_valid_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_4 = (_r_sectored_repl_addr_valids_T_36 | sectored_entries_0_4_valid_2 | sectored_entries_0_4_valid_3) & _hitsVec_T_24 == 25'h0 & ~sectored_entries_0_4_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_39 = sectored_entries_0_5_valid_0 | sectored_entries_0_5_valid_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_5 = (_r_sectored_repl_addr_valids_T_39 | sectored_entries_0_5_valid_2 | sectored_entries_0_5_valid_3) & _hitsVec_T_30 == 25'h0 & ~sectored_entries_0_5_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_42 = sectored_entries_0_6_valid_0 | sectored_entries_0_6_valid_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_6 = (_r_sectored_repl_addr_valids_T_42 | sectored_entries_0_6_valid_2 | sectored_entries_0_6_valid_3) & _hitsVec_T_36 == 25'h0 & ~sectored_entries_0_6_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_45 = sectored_entries_0_7_valid_0 | sectored_entries_0_7_valid_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_7 = (_r_sectored_repl_addr_valids_T_45 | sectored_entries_0_7_valid_2 | sectored_entries_0_7_valid_3) & _hitsVec_T_42 == 25'h0 & ~sectored_entries_0_7_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire [2:0]       _GEN_147 = {sector_hits_7, sector_hits_6, sector_hits_5};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [2:0]       _GEN_148 = {sector_hits_3, sector_hits_2, sector_hits_1};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, src/main/scala/chisel3/util/OneHot.scala:31:18]
  wire             _GEN_149 = _io_req_1_ready_output & io_req_1_valid & tlb_miss;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:307:42, :325:30, :344:26]
  wire [2:0]       _GEN_150 = {superpage_entries_2_valid_0, superpage_entries_1_valid_0, superpage_entries_0_valid_0};	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
  wire             _GEN_151 = io_req_1_valid & multipleHits | reset;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:49, generators/shuttle/src/main/scala/dmem/TLB.scala:354:{28,45}]
  wire             newEntry_px = _pma_1_io_resp_x & ~deny_access_to_debug_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21, :148:52, :149:35, :154:32]
  wire             sector_hits_0_1 = (_r_sectored_repl_addr_valids_T_24 | sectored_entries_0_0_valid_2 | sectored_entries_0_0_valid_3) & _hitsVec_T_108 == 25'h0 & ~sectored_entries_0_0_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_1_1 = (_r_sectored_repl_addr_valids_T_27 | sectored_entries_0_1_valid_2 | sectored_entries_0_1_valid_3) & _hitsVec_T_114 == 25'h0 & ~sectored_entries_0_1_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_2_1 = (_r_sectored_repl_addr_valids_T_30 | sectored_entries_0_2_valid_2 | sectored_entries_0_2_valid_3) & _hitsVec_T_120 == 25'h0 & ~sectored_entries_0_2_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_3_1 = (_r_sectored_repl_addr_valids_T_33 | sectored_entries_0_3_valid_2 | sectored_entries_0_3_valid_3) & _hitsVec_T_126 == 25'h0 & ~sectored_entries_0_3_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_4_1 = (_r_sectored_repl_addr_valids_T_36 | sectored_entries_0_4_valid_2 | sectored_entries_0_4_valid_3) & _hitsVec_T_132 == 25'h0 & ~sectored_entries_0_4_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_5_1 = (_r_sectored_repl_addr_valids_T_39 | sectored_entries_0_5_valid_2 | sectored_entries_0_5_valid_3) & _hitsVec_T_138 == 25'h0 & ~sectored_entries_0_5_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_6_1 = (_r_sectored_repl_addr_valids_T_42 | sectored_entries_0_6_valid_2 | sectored_entries_0_6_valid_3) & _hitsVec_T_144 == 25'h0 & ~sectored_entries_0_6_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             sector_hits_7_1 = (_r_sectored_repl_addr_valids_T_45 | sectored_entries_0_7_valid_2 | sectored_entries_0_7_valid_3) & _hitsVec_T_150 == 25'h0 & ~sectored_entries_0_7_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,105}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             newEntry_g = io_ptw_resp_bits_pte_g & io_ptw_resp_bits_pte_v;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:173:27]
  wire             newEntry_sr = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{38,44,47}, :149:35]
  wire             newEntry_sw = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_w & io_ptw_resp_bits_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{38,44,47}, :151:40]
  wire             newEntry_sx = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{38,44,47}, :153:35]
  wire             _GEN_152 = io_ptw_resp_valid & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :59:22, :62:34, :166:36, :194:{36,54}, :196:{84,93}]
  wire             _GEN_153 = io_ptw_resp_valid & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :62:34, :166:36, :194:{36,54}, :196:{84,93}]
  wire             _GEN_154 = io_ptw_resp_valid & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :62:34, :95:43, :166:36, :194:{36,54}, :196:{84,93}]
  wire             _GEN_155 = io_ptw_resp_valid & ~(io_ptw_resp_bits_level[1]) & (&r_superpage_repl_addr);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :62:34, :166:36, :194:{36,54}, :196:{84,93}]
  wire [2:0]       waddr = r_sectored_hit_valid ? r_sectored_hit_bits : r_sectored_repl_addr;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:63:33, :64:27, :203:24]
  wire             _GEN_156 = waddr == 3'h0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, generators/shuttle/src/main/scala/dmem/TLB.scala:203:24, :204:77]
  wire             _GEN_157 = ~r_sectored_hit_valid | _GEN_151;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:64:27, :107:17, :205:{17,40}, :354:{45,62}]
  wire             _GEN_158 = io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_156;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
  wire             _GEN_159 = r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :61:25]
  wire             _GEN_160 = r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25]
  wire             _GEN_161 = r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25, :95:43]
  wire [41:0]      _sectored_entries_0_0_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
  wire             _GEN_162 = waddr == 3'h1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:141:29, :203:24, :204:77]
  wire             _GEN_163 = io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_162;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
  wire             _GEN_164 = r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :61:25]
  wire             _GEN_165 = r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25]
  wire             _GEN_166 = r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25, :95:43]
  wire [41:0]      _sectored_entries_0_1_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
  wire             _GEN_167 = waddr == 3'h2;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:203:24, :204:77, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _GEN_168 = io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_167;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
  wire             _GEN_169 = r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :61:25]
  wire             _GEN_170 = r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25]
  wire             _GEN_171 = r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25, :95:43]
  wire [41:0]      _sectored_entries_0_2_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
  wire             _GEN_172 = waddr == 3'h3;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:203:24, :204:77, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _GEN_173 = io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_172;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
  wire             _GEN_174 = r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :61:25]
  wire             _GEN_175 = r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25]
  wire             _GEN_176 = r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25, :95:43]
  wire [41:0]      _sectored_entries_0_3_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
  wire             _GEN_177 = waddr == 3'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:203:24, :204:77]
  wire             _GEN_178 = io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_177;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
  wire             _GEN_179 = r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :61:25]
  wire             _GEN_180 = r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25]
  wire             _GEN_181 = r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25, :95:43]
  wire [41:0]      _sectored_entries_0_4_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
  wire             _GEN_182 = waddr == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:203:24, :204:77]
  wire             _GEN_183 = io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_182;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
  wire             _GEN_184 = r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :61:25]
  wire             _GEN_185 = r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25]
  wire             _GEN_186 = r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25, :95:43]
  wire [41:0]      _sectored_entries_0_5_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
  wire             _GEN_187 = waddr == 3'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:203:24, :204:77]
  wire             _GEN_188 = io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_187;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
  wire             _GEN_189 = r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :61:25]
  wire             _GEN_190 = r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25]
  wire             _GEN_191 = r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25, :95:43]
  wire [41:0]      _sectored_entries_0_6_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
  wire             _GEN_192 = io_ptw_resp_valid & io_ptw_resp_bits_level[1] & (&waddr);	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :203:24, :204:77]
  wire             _GEN_193 = r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :61:25]
  wire             _GEN_194 = r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25]
  wire             _GEN_195 = r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:61:25, :95:43]
  wire [41:0]      _sectored_entries_0_7_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
  wire [2:0]       _GEN_196 = {sector_hits_7_1, sector_hits_6_1, sector_hits_5_1};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [2:0]       _GEN_197 = {sector_hits_3_1, sector_hits_2_1, sector_hits_1_1};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, src/main/scala/chisel3/util/OneHot.scala:31:18]
  wire             _GEN_198 = _io_req_1_ready_output & io_req_0_valid & tlb_miss_1;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:307:42, :325:30, :344:26]
  wire             _GEN_199 = io_req_0_valid & multipleHits_1 | reset;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:49, generators/shuttle/src/main/scala/dmem/TLB.scala:354:{28,45}]
  wire [2:0]       _r_superpage_repl_addr_T_19 = ~_GEN_150;	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, generators/shuttle/src/main/scala/dmem/TLB.scala:367:43]
  wire             _r_sectored_repl_addr_valids_T_26 = _r_sectored_repl_addr_valids_T_24 | sectored_entries_0_0_valid_2 | sectored_entries_0_0_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_29 = _r_sectored_repl_addr_valids_T_27 | sectored_entries_0_1_valid_2 | sectored_entries_0_1_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_32 = _r_sectored_repl_addr_valids_T_30 | sectored_entries_0_2_valid_2 | sectored_entries_0_2_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_35 = _r_sectored_repl_addr_valids_T_33 | sectored_entries_0_3_valid_2 | sectored_entries_0_3_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_38 = _r_sectored_repl_addr_valids_T_36 | sectored_entries_0_4_valid_2 | sectored_entries_0_4_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_41 = _r_sectored_repl_addr_valids_T_39 | sectored_entries_0_5_valid_2 | sectored_entries_0_5_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_44 = _r_sectored_repl_addr_valids_T_42 | sectored_entries_0_6_valid_2 | sectored_entries_0_6_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire [6:0]       _r_sectored_repl_addr_T_39 = ~{_r_sectored_repl_addr_valids_T_44, _r_sectored_repl_addr_valids_T_41, _r_sectored_repl_addr_valids_T_38, _r_sectored_repl_addr_valids_T_35, _r_sectored_repl_addr_valids_T_32, _r_sectored_repl_addr_valids_T_29, _r_sectored_repl_addr_valids_T_26};	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, :81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:367:43]
  wire [2:0]       _r_sectored_hit_bits_T_10 = _GEN_196 | _GEN_197;	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]       _r_superpage_repl_addr_T_5 = ~_GEN_150;	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, generators/shuttle/src/main/scala/dmem/TLB.scala:367:43]
  wire             _r_sectored_repl_addr_valids_T_2 = _r_sectored_repl_addr_valids_T_24 | sectored_entries_0_0_valid_2 | sectored_entries_0_0_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_5 = _r_sectored_repl_addr_valids_T_27 | sectored_entries_0_1_valid_2 | sectored_entries_0_1_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_8 = _r_sectored_repl_addr_valids_T_30 | sectored_entries_0_2_valid_2 | sectored_entries_0_2_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_11 = _r_sectored_repl_addr_valids_T_33 | sectored_entries_0_3_valid_2 | sectored_entries_0_3_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_14 = _r_sectored_repl_addr_valids_T_36 | sectored_entries_0_4_valid_2 | sectored_entries_0_4_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_17 = _r_sectored_repl_addr_valids_T_39 | sectored_entries_0_5_valid_2 | sectored_entries_0_5_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire             _r_sectored_repl_addr_valids_T_20 = _r_sectored_repl_addr_valids_T_42 | sectored_entries_0_6_valid_2 | sectored_entries_0_6_valid_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
  wire [6:0]       _r_sectored_repl_addr_T_11 = ~{_r_sectored_repl_addr_valids_T_20, _r_sectored_repl_addr_valids_T_17, _r_sectored_repl_addr_valids_T_14, _r_sectored_repl_addr_valids_T_11, _r_sectored_repl_addr_valids_T_8, _r_sectored_repl_addr_valids_T_5, _r_sectored_repl_addr_valids_T_2};	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, :81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:367:43]
  wire [2:0]       _r_sectored_hit_bits_T_2 = _GEN_147 | _GEN_148;	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [3:0]       hi_1 = {sector_hits_7, sector_hits_6, sector_hits_5, sector_hits_4};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [2:0]       _GEN_200 = _GEN_147 | _GEN_148;	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire             _state_vec_0_T_6 = _GEN_200[2] | _GEN_200[0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [3:0]       hi_6 = {sector_hits_7_1, sector_hits_6_1, sector_hits_5_1, sector_hits_4_1};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [2:0]       _GEN_201 = _GEN_196 | _GEN_197;	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire             _state_vec_0_T_29 = _GEN_201[2] | _GEN_201[0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
    if (_GEN_158)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:54]
      sectored_entries_0_0_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25]
    sectored_entries_0_0_tag_v <= (~io_ptw_resp_valid | ~(io_ptw_resp_bits_level[1]) | ~_GEN_156) & sectored_entries_0_0_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:212:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :141:29, :166:36, :194:{36,54}, :204:{77,86}]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_156 & _GEN_159)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_0_data_0 <= _sectored_entries_0_0_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_156 & _GEN_160)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_0_data_1 <= _sectored_entries_0_0_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_156 & _GEN_161)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_0_data_2 <= _sectored_entries_0_0_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_156 & (&(r_refill_tag[1:0])))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_0_data_3 <= _sectored_entries_0_0_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    sectored_entries_0_0_valid_0 <= ~_GEN_199 & (_GEN_158 ? ~invalidate_refill & (_GEN_159 | ~_GEN_157 & _GEN_54) : ~_GEN_151 & _GEN_54);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_0_valid_1 <= ~_GEN_199 & (_GEN_158 ? ~invalidate_refill & (_GEN_160 | ~_GEN_157 & _GEN_55) : ~_GEN_151 & _GEN_55);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_0_valid_2 <= ~_GEN_199 & (_GEN_158 ? ~invalidate_refill & (_GEN_161 | ~_GEN_157 & _GEN_56) : ~_GEN_151 & _GEN_56);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_0_valid_3 <= ~_GEN_199 & (_GEN_158 ? ~invalidate_refill & ((&(r_refill_tag[1:0])) | ~_GEN_157 & _GEN_57) : ~_GEN_151 & _GEN_57);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    if (_GEN_163)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:54]
      sectored_entries_0_1_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25]
    sectored_entries_0_1_tag_v <= (~io_ptw_resp_valid | ~(io_ptw_resp_bits_level[1]) | ~_GEN_162) & sectored_entries_0_1_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:212:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :141:29, :166:36, :194:{36,54}, :204:{77,86}]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_162 & _GEN_164)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_1_data_0 <= _sectored_entries_0_1_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_162 & _GEN_165)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_1_data_1 <= _sectored_entries_0_1_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_162 & _GEN_166)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_1_data_2 <= _sectored_entries_0_1_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_162 & (&(r_refill_tag[1:0])))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_1_data_3 <= _sectored_entries_0_1_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    sectored_entries_0_1_valid_0 <= ~_GEN_199 & (_GEN_163 ? ~invalidate_refill & (_GEN_164 | ~_GEN_157 & _GEN_65) : ~_GEN_151 & _GEN_65);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_1_valid_1 <= ~_GEN_199 & (_GEN_163 ? ~invalidate_refill & (_GEN_165 | ~_GEN_157 & _GEN_66) : ~_GEN_151 & _GEN_66);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_1_valid_2 <= ~_GEN_199 & (_GEN_163 ? ~invalidate_refill & (_GEN_166 | ~_GEN_157 & _GEN_67) : ~_GEN_151 & _GEN_67);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_1_valid_3 <= ~_GEN_199 & (_GEN_163 ? ~invalidate_refill & ((&(r_refill_tag[1:0])) | ~_GEN_157 & _GEN_68) : ~_GEN_151 & _GEN_68);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    if (_GEN_168)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:54]
      sectored_entries_0_2_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25]
    sectored_entries_0_2_tag_v <= (~io_ptw_resp_valid | ~(io_ptw_resp_bits_level[1]) | ~_GEN_167) & sectored_entries_0_2_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:212:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :141:29, :166:36, :194:{36,54}, :204:{77,86}]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_167 & _GEN_169)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_2_data_0 <= _sectored_entries_0_2_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_167 & _GEN_170)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_2_data_1 <= _sectored_entries_0_2_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_167 & _GEN_171)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_2_data_2 <= _sectored_entries_0_2_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_167 & (&(r_refill_tag[1:0])))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_2_data_3 <= _sectored_entries_0_2_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    sectored_entries_0_2_valid_0 <= ~_GEN_199 & (_GEN_168 ? ~invalidate_refill & (_GEN_169 | ~_GEN_157 & _GEN_76) : ~_GEN_151 & _GEN_76);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_2_valid_1 <= ~_GEN_199 & (_GEN_168 ? ~invalidate_refill & (_GEN_170 | ~_GEN_157 & _GEN_77) : ~_GEN_151 & _GEN_77);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_2_valid_2 <= ~_GEN_199 & (_GEN_168 ? ~invalidate_refill & (_GEN_171 | ~_GEN_157 & _GEN_78) : ~_GEN_151 & _GEN_78);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_2_valid_3 <= ~_GEN_199 & (_GEN_168 ? ~invalidate_refill & ((&(r_refill_tag[1:0])) | ~_GEN_157 & _GEN_79) : ~_GEN_151 & _GEN_79);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    if (_GEN_173)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:54]
      sectored_entries_0_3_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25]
    sectored_entries_0_3_tag_v <= (~io_ptw_resp_valid | ~(io_ptw_resp_bits_level[1]) | ~_GEN_172) & sectored_entries_0_3_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:212:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :141:29, :166:36, :194:{36,54}, :204:{77,86}]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_172 & _GEN_174)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_3_data_0 <= _sectored_entries_0_3_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_172 & _GEN_175)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_3_data_1 <= _sectored_entries_0_3_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_172 & _GEN_176)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_3_data_2 <= _sectored_entries_0_3_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_172 & (&(r_refill_tag[1:0])))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_3_data_3 <= _sectored_entries_0_3_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    sectored_entries_0_3_valid_0 <= ~_GEN_199 & (_GEN_173 ? ~invalidate_refill & (_GEN_174 | ~_GEN_157 & _GEN_87) : ~_GEN_151 & _GEN_87);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_3_valid_1 <= ~_GEN_199 & (_GEN_173 ? ~invalidate_refill & (_GEN_175 | ~_GEN_157 & _GEN_88) : ~_GEN_151 & _GEN_88);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_3_valid_2 <= ~_GEN_199 & (_GEN_173 ? ~invalidate_refill & (_GEN_176 | ~_GEN_157 & _GEN_89) : ~_GEN_151 & _GEN_89);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_3_valid_3 <= ~_GEN_199 & (_GEN_173 ? ~invalidate_refill & ((&(r_refill_tag[1:0])) | ~_GEN_157 & _GEN_90) : ~_GEN_151 & _GEN_90);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    if (_GEN_178)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:54]
      sectored_entries_0_4_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25]
    sectored_entries_0_4_tag_v <= (~io_ptw_resp_valid | ~(io_ptw_resp_bits_level[1]) | ~_GEN_177) & sectored_entries_0_4_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:212:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :141:29, :166:36, :194:{36,54}, :204:{77,86}]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_177 & _GEN_179)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_4_data_0 <= _sectored_entries_0_4_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_177 & _GEN_180)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_4_data_1 <= _sectored_entries_0_4_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_177 & _GEN_181)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_4_data_2 <= _sectored_entries_0_4_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_177 & (&(r_refill_tag[1:0])))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_4_data_3 <= _sectored_entries_0_4_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    sectored_entries_0_4_valid_0 <= ~_GEN_199 & (_GEN_178 ? ~invalidate_refill & (_GEN_179 | ~_GEN_157 & _GEN_98) : ~_GEN_151 & _GEN_98);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_4_valid_1 <= ~_GEN_199 & (_GEN_178 ? ~invalidate_refill & (_GEN_180 | ~_GEN_157 & _GEN_99) : ~_GEN_151 & _GEN_99);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_4_valid_2 <= ~_GEN_199 & (_GEN_178 ? ~invalidate_refill & (_GEN_181 | ~_GEN_157 & _GEN_100) : ~_GEN_151 & _GEN_100);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_4_valid_3 <= ~_GEN_199 & (_GEN_178 ? ~invalidate_refill & ((&(r_refill_tag[1:0])) | ~_GEN_157 & _GEN_101) : ~_GEN_151 & _GEN_101);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    if (_GEN_183)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:54]
      sectored_entries_0_5_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25]
    sectored_entries_0_5_tag_v <= (~io_ptw_resp_valid | ~(io_ptw_resp_bits_level[1]) | ~_GEN_182) & sectored_entries_0_5_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:212:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :141:29, :166:36, :194:{36,54}, :204:{77,86}]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_182 & _GEN_184)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_5_data_0 <= _sectored_entries_0_5_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_182 & _GEN_185)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_5_data_1 <= _sectored_entries_0_5_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_182 & _GEN_186)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_5_data_2 <= _sectored_entries_0_5_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_182 & (&(r_refill_tag[1:0])))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_5_data_3 <= _sectored_entries_0_5_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    sectored_entries_0_5_valid_0 <= ~_GEN_199 & (_GEN_183 ? ~invalidate_refill & (_GEN_184 | ~_GEN_157 & _GEN_109) : ~_GEN_151 & _GEN_109);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_5_valid_1 <= ~_GEN_199 & (_GEN_183 ? ~invalidate_refill & (_GEN_185 | ~_GEN_157 & _GEN_110) : ~_GEN_151 & _GEN_110);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_5_valid_2 <= ~_GEN_199 & (_GEN_183 ? ~invalidate_refill & (_GEN_186 | ~_GEN_157 & _GEN_111) : ~_GEN_151 & _GEN_111);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_5_valid_3 <= ~_GEN_199 & (_GEN_183 ? ~invalidate_refill & ((&(r_refill_tag[1:0])) | ~_GEN_157 & _GEN_112) : ~_GEN_151 & _GEN_112);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    if (_GEN_188)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:54]
      sectored_entries_0_6_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25]
    sectored_entries_0_6_tag_v <= (~io_ptw_resp_valid | ~(io_ptw_resp_bits_level[1]) | ~_GEN_187) & sectored_entries_0_6_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:212:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :141:29, :166:36, :194:{36,54}, :204:{77,86}]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_187 & _GEN_189)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_6_data_0 <= _sectored_entries_0_6_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_187 & _GEN_190)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_6_data_1 <= _sectored_entries_0_6_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_187 & _GEN_191)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_6_data_2 <= _sectored_entries_0_6_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & _GEN_187 & (&(r_refill_tag[1:0])))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :166:36, :194:{36,54}, :204:77]
      sectored_entries_0_6_data_3 <= _sectored_entries_0_6_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    sectored_entries_0_6_valid_0 <= ~_GEN_199 & (_GEN_188 ? ~invalidate_refill & (_GEN_189 | ~_GEN_157 & _GEN_120) : ~_GEN_151 & _GEN_120);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_6_valid_1 <= ~_GEN_199 & (_GEN_188 ? ~invalidate_refill & (_GEN_190 | ~_GEN_157 & _GEN_121) : ~_GEN_151 & _GEN_121);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_6_valid_2 <= ~_GEN_199 & (_GEN_188 ? ~invalidate_refill & (_GEN_191 | ~_GEN_157 & _GEN_122) : ~_GEN_151 & _GEN_122);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_6_valid_3 <= ~_GEN_199 & (_GEN_188 ? ~invalidate_refill & ((&(r_refill_tag[1:0])) | ~_GEN_157 & _GEN_123) : ~_GEN_151 & _GEN_123);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    if (_GEN_192)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:54]
      sectored_entries_0_7_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25]
    sectored_entries_0_7_tag_v <= (~io_ptw_resp_valid | ~(io_ptw_resp_bits_level[1]) | ~(&waddr)) & sectored_entries_0_7_tag_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:212:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :141:29, :166:36, :194:{36,54}, :203:24, :204:{77,86}]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & (&waddr) & _GEN_193)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :203:24, :204:77]
      sectored_entries_0_7_data_0 <= _sectored_entries_0_7_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & (&waddr) & _GEN_194)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :203:24, :204:77]
      sectored_entries_0_7_data_1 <= _sectored_entries_0_7_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & (&waddr) & _GEN_195)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :166:36, :194:{36,54}, :203:24, :204:77]
      sectored_entries_0_7_data_2 <= _sectored_entries_0_7_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    if (io_ptw_resp_valid & io_ptw_resp_bits_level[1] & (&waddr) & (&(r_refill_tag[1:0])))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :166:36, :194:{36,54}, :203:24, :204:77]
      sectored_entries_0_7_data_3 <= _sectored_entries_0_7_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29]
    sectored_entries_0_7_valid_0 <= ~_GEN_199 & (_GEN_192 ? ~invalidate_refill & (_GEN_193 | ~_GEN_157 & _GEN_131) : ~_GEN_151 & _GEN_131);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_7_valid_1 <= ~_GEN_199 & (_GEN_192 ? ~invalidate_refill & (_GEN_194 | ~_GEN_157 & _GEN_132) : ~_GEN_151 & _GEN_132);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_7_valid_2 <= ~_GEN_199 & (_GEN_192 ? ~invalidate_refill & (_GEN_195 | ~_GEN_157 & _GEN_133) : ~_GEN_151 & _GEN_133);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    sectored_entries_0_7_valid_3 <= ~_GEN_199 & (_GEN_192 ? ~invalidate_refill & ((&(r_refill_tag[1:0])) | ~_GEN_157 & _GEN_134) : ~_GEN_151 & _GEN_134);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :61:25, :72:88, :107:17, :113:40, :166:36, :194:54, :205:40, :207:36, :354:{45,62}]
    if (_GEN_152) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :166:36, :194:54, :196:93]
      superpage_entries_0_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:213:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :56:30]
      superpage_entries_0_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :61:25]
      superpage_entries_0_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :56:30, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
    end
    superpage_entries_0_valid_0 <= ~_GEN_199 & (_GEN_152 ? ~invalidate_refill : ~_GEN_151 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_136 ? ~(superpage_entries_0_data_0[0] | _GEN_137) & superpage_entries_0_valid_0 : ~_GEN_137 & superpage_entries_0_valid_0) : io_sfence_bits_rs2 & superpage_entries_0_data_0[20] & superpage_entries_0_valid_0) : superpage_entries_0_valid_0));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :183:{29,79}, :211:18, :216:16, :220:46, :223:32, :227:32, :236:72, :238:{60,64}, :243:40, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :72:88, :75:25, :77:32, :107:17, :113:40, :114:47, :166:36, :194:54, :196:93, :198:36, :354:{45,62}]
    if (_GEN_153) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :166:36, :194:54, :196:93]
      superpage_entries_1_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:213:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :56:30]
      superpage_entries_1_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :61:25]
      superpage_entries_1_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :56:30, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
    end
    superpage_entries_1_valid_0 <= ~_GEN_199 & (_GEN_153 ? ~invalidate_refill : ~_GEN_151 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_139 ? ~(superpage_entries_1_data_0[0] | _GEN_140) & superpage_entries_1_valid_0 : ~_GEN_140 & superpage_entries_1_valid_0) : io_sfence_bits_rs2 & superpage_entries_1_data_0[20] & superpage_entries_1_valid_0) : superpage_entries_1_valid_0));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :183:{29,79}, :211:18, :216:16, :220:46, :223:32, :227:32, :236:72, :238:{60,64}, :243:40, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :72:88, :75:25, :77:32, :107:17, :113:40, :114:47, :166:36, :194:54, :196:93, :198:36, :354:{45,62}]
    if (_GEN_154) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :166:36, :194:54, :196:93]
      superpage_entries_2_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:213:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :56:30]
      superpage_entries_2_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :61:25]
      superpage_entries_2_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :56:30, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
    end
    superpage_entries_2_valid_0 <= ~_GEN_199 & (_GEN_154 ? ~invalidate_refill : ~_GEN_151 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_142 ? ~(superpage_entries_2_data_0[0] | _GEN_143) & superpage_entries_2_valid_0 : ~_GEN_143 & superpage_entries_2_valid_0) : io_sfence_bits_rs2 & superpage_entries_2_data_0[20] & superpage_entries_2_valid_0) : superpage_entries_2_valid_0));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :183:{29,79}, :211:18, :216:16, :220:46, :223:32, :227:32, :236:72, :238:{60,64}, :243:40, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :72:88, :75:25, :77:32, :107:17, :113:40, :114:47, :166:36, :194:54, :196:93, :198:36, :354:{45,62}]
    if (_GEN_155) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :166:36, :194:54, :196:93]
      superpage_entries_3_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:213:16, generators/rocket-chip/src/main/scala/util/package.scala:163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :56:30]
      superpage_entries_3_tag_vpn <= r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :61:25]
      superpage_entries_3_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, _pma_1_io_resp_pp, _pma_1_io_resp_al, _pma_1_io_resp_aa, _pma_1_io_resp_eff, _pma_1_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, generators/shuttle/src/main/scala/dmem/TLB.scala:41:14, :56:30, :144:21, :149:32, :150:32, :154:32, :170:20, :173:27]
    end
    superpage_entries_3_valid_0 <= ~_GEN_199 & (_GEN_155 ? ~invalidate_refill : ~_GEN_151 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_145 ? ~(superpage_entries_3_data_0[0] | _GEN_146) & superpage_entries_3_valid_0 : ~_GEN_146 & superpage_entries_3_valid_0) : io_sfence_bits_rs2 & superpage_entries_3_data_0[20] & superpage_entries_3_valid_0) : superpage_entries_3_valid_0));	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :183:{29,79}, :211:18, :216:16, :220:46, :223:32, :227:32, :236:72, :238:{60,64}, :243:40, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :72:88, :75:25, :77:32, :107:17, :113:40, :114:47, :166:36, :194:54, :196:93, :198:36, :354:{45,62}]
    if (_GEN_198) begin	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:344:26]
      r_refill_tag <= io_req_0_bits_vaddr[38:12];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:61:25, :122:35]
      r_superpage_repl_addr <= (&{superpage_entries_3_valid_0, superpage_entries_2_valid_0, superpage_entries_1_valid_0, superpage_entries_0_valid_0}) ? {state_reg_3[2], state_reg_3[2] ? state_reg_3[1] : state_reg_3[0]} : _r_superpage_repl_addr_T_19[0] ? 2'h0 : _r_superpage_repl_addr_T_19[1] ? 2'h1 : {1'h1, ~(_r_superpage_repl_addr_T_19[2])};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :243:38, :245:38, :249:12, :250:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :45:27, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :59:22, :62:34, :75:25, :367:{8,16,43}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
      r_sectored_repl_addr <= (&{_r_sectored_repl_addr_valids_T_45 | sectored_entries_0_7_valid_2 | sectored_entries_0_7_valid_3, _r_sectored_repl_addr_valids_T_44, _r_sectored_repl_addr_valids_T_41, _r_sectored_repl_addr_valids_T_38, _r_sectored_repl_addr_valids_T_35, _r_sectored_repl_addr_valids_T_32, _r_sectored_repl_addr_valids_T_29, _r_sectored_repl_addr_valids_T_26}) ? {state_vec_1_0[6], state_vec_1_0[6] ? {state_vec_1_0[5], state_vec_1_0[5] ? state_vec_1_0[4] : state_vec_1_0[3]} : {state_vec_1_0[2], state_vec_1_0[2] ? state_vec_1_0[1] : state_vec_1_0[0]}} : _r_sectored_repl_addr_T_39[0] ? 3'h0 : _r_sectored_repl_addr_T_39[1] ? 3'h1 : _r_sectored_repl_addr_T_39[2] ? 3'h2 : _r_sectored_repl_addr_T_39[3] ? 3'h3 : _r_sectored_repl_addr_T_39[4] ? 3'h4 : _r_sectored_repl_addr_T_39[5] ? 3'h5 : {2'h3, ~(_r_sectored_repl_addr_T_39[6])};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :243:38, :245:38, :249:12, :250:16, :305:17, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :45:27, :81:59, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :63:33, :141:29, :367:{8,16,43}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
      r_sectored_hit_valid <= sector_hits_0_1 | sector_hits_1_1 | sector_hits_2_1 | sector_hits_3_1 | sector_hits_4_1 | sector_hits_5_1 | sector_hits_6_1 | sector_hits_7_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:64:27]
      r_sectored_hit_bits <= {|{sector_hits_7_1, sector_hits_6_1, sector_hits_5_1, sector_hits_4_1}, |(_r_sectored_hit_bits_T_10[2:1]), _r_sectored_hit_bits_T_10[2] | _r_sectored_hit_bits_T_10[0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, generators/shuttle/src/main/scala/dmem/TLB.scala:64:27, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}]
    end
    else if (_GEN_149) begin	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:344:26]
      r_refill_tag <= io_req_1_bits_vaddr[38:12];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:61:25, :122:35]
      r_superpage_repl_addr <= (&{superpage_entries_3_valid_0, superpage_entries_2_valid_0, superpage_entries_1_valid_0, superpage_entries_0_valid_0}) ? {state_reg_1[2], state_reg_1[2] ? state_reg_1[1] : state_reg_1[0]} : _r_superpage_repl_addr_T_5[0] ? 2'h0 : _r_superpage_repl_addr_T_5[1] ? 2'h1 : {1'h1, ~(_r_superpage_repl_addr_T_5[2])};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :243:38, :245:38, :249:12, :250:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :45:27, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :59:22, :62:34, :75:25, :367:{8,16,43}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
      r_sectored_repl_addr <= (&{_r_sectored_repl_addr_valids_T_45 | sectored_entries_0_7_valid_2 | sectored_entries_0_7_valid_3, _r_sectored_repl_addr_valids_T_20, _r_sectored_repl_addr_valids_T_17, _r_sectored_repl_addr_valids_T_14, _r_sectored_repl_addr_valids_T_11, _r_sectored_repl_addr_valids_T_8, _r_sectored_repl_addr_valids_T_5, _r_sectored_repl_addr_valids_T_2}) ? {state_vec_0[6], state_vec_0[6] ? {state_vec_0[5], state_vec_0[5] ? state_vec_0[4] : state_vec_0[3]} : {state_vec_0[2], state_vec_0[2] ? state_vec_0[1] : state_vec_0[0]}} : _r_sectored_repl_addr_T_11[0] ? 3'h0 : _r_sectored_repl_addr_T_11[1] ? 3'h1 : _r_sectored_repl_addr_T_11[2] ? 3'h2 : _r_sectored_repl_addr_T_11[3] ? 3'h3 : _r_sectored_repl_addr_T_11[4] ? 3'h4 : _r_sectored_repl_addr_T_11[5] ? 3'h5 : {2'h3, ~(_r_sectored_repl_addr_T_11[6])};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :243:38, :245:38, :249:12, :250:16, :305:17, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :45:27, :81:59, :163:13, generators/shuttle/src/main/scala/dmem/TLB.scala:54:29, :63:33, :141:29, :367:{8,16,43}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
      r_sectored_hit_valid <= sector_hits_0 | sector_hits_1 | sector_hits_2 | sector_hits_3 | sector_hits_4 | sector_hits_5 | sector_hits_6 | sector_hits_7;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:64:27]
      r_sectored_hit_bits <= {|{sector_hits_7, sector_hits_6, sector_hits_5, sector_hits_4}, |(_r_sectored_hit_bits_T_2[2:1]), _r_sectored_hit_bits_T_2[2] | _r_sectored_hit_bits_T_2[0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, generators/shuttle/src/main/scala/dmem/TLB.scala:64:27, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}]
    end
    if (reset) begin	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
      state <= 2'h0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:59:22]
      state_vec_0 <= 7'h0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :305:17]
      state_reg_1 <= 3'h0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
      state_vec_1_0 <= 7'h0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :305:17]
      state_reg_3 <= 3'h0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
    end
    else begin	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
      if (_GEN_198 | _GEN_149)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:102:28, :344:{26,39}, :345:13]
        state <= 2'h1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22]
      else if (io_ptw_resp_valid)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
        state <= 2'h0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:59:22]
      else if (state == 2'h2 & io_sfence_valid)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :95:43, :98:{15,26}]
        state <= 2'h3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:59:22]
      else if (_io_ptw_req_valid_T) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (io_ptw_req_ready)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
          state <= {1'h1, io_sfence_valid};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:59:22, :75:25, :95:43]
        else if (io_sfence_valid)	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:41:14]
          state <= 2'h0;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:59:22]
      end
      if (_GEN_42 & (sector_hits_0 | sector_hits_1 | sector_hits_2 | sector_hits_3 | sector_hits_4 | sector_hits_5 | sector_hits_6 | sector_hits_7))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, generators/rocket-chip/src/main/scala/util/Replacement.scala:305:17, :308:20, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:311:{27,42}, :313:30]
        state_vec_0 <= {~(|hi_1), (|hi_1) ? {~(|(_GEN_200[2:1])), (|(_GEN_200[2:1])) ? ~_state_vec_0_T_6 : state_vec_0[4], (|(_GEN_200[2:1])) ? state_vec_0[3] : ~_state_vec_0_T_6} : state_vec_0[5:3], (|hi_1) ? state_vec_0[2:0] : {~(|(_GEN_200[2:1])), (|(_GEN_200[2:1])) ? ~_state_vec_0_T_6 : state_vec_0[1], (|(_GEN_200[2:1])) ? state_vec_0[0] : ~_state_vec_0_T_6}};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, :305:17, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
      if (_GEN_42 & (superpage_entries_0_valid_0 & _hitsVec_T_58[17:9] == 9'h0 & (ppn_ignore | _hitsVec_T_58[8:0] == 9'h0) | superpage_hits_1 | superpage_hits_2 | superpage_hits_3))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :172:15, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :311:{27,42}, :314:33]
        state_reg_1 <= {~(|hi_4), (|hi_4) ? ~_state_reg_T_5 : state_reg_1[1], (|hi_4) ? state_reg_1[0] : ~_state_reg_T_5};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :203:16, :206:16, :218:7, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
      if (_GEN_43 & (sector_hits_0_1 | sector_hits_1_1 | sector_hits_2_1 | sector_hits_3_1 | sector_hits_4_1 | sector_hits_5_1 | sector_hits_6_1 | sector_hits_7_1))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, generators/rocket-chip/src/main/scala/util/Replacement.scala:305:17, :308:20, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:311:{27,42}, :313:30]
        state_vec_1_0 <= {~(|hi_6), (|hi_6) ? {~(|(_GEN_201[2:1])), (|(_GEN_201[2:1])) ? ~_state_vec_0_T_29 : state_vec_1_0[4], (|(_GEN_201[2:1])) ? state_vec_1_0[3] : ~_state_vec_0_T_29} : state_vec_1_0[5:3], (|hi_6) ? state_vec_1_0[2:0] : {~(|(_GEN_201[2:1])), (|(_GEN_201[2:1])) ? ~_state_vec_0_T_29 : state_vec_1_0[1], (|(_GEN_201[2:1])) ? state_vec_1_0[0] : ~_state_vec_0_T_29}};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, :305:17, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
      if (_GEN_43 & (superpage_entries_0_valid_0 & _hitsVec_T_166[17:9] == 9'h0 & (ppn_ignore | _hitsVec_T_166[8:0] == 9'h0) | superpage_hits_1_1 | superpage_hits_2_1 | superpage_hits_3_1))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :183:{29,40,52,58,79}, :236:63, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :172:15, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30, :311:{27,42}, :314:33]
        state_reg_3 <= {~(|hi_9), (|hi_9) ? ~_state_reg_T_14 : state_reg_3[1], (|hi_9) ? state_reg_3[0] : ~_state_reg_T_14};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :203:16, :206:16, :218:7, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:61];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
    initial begin	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
        `INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
        for (logic [5:0] i = 6'h0; i < 6'h3E; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
        end	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
        sectored_entries_0_0_tag_vpn = _RANDOM[6'h0][28:2];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_0_tag_v = _RANDOM[6'h0][29];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_0_data_0 = {_RANDOM[6'h0][31:30], _RANDOM[6'h1], _RANDOM[6'h2][7:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_0_data_1 = {_RANDOM[6'h2][31:8], _RANDOM[6'h3][17:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_0_data_2 = {_RANDOM[6'h3][31:18], _RANDOM[6'h4][27:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_0_data_3 = {_RANDOM[6'h4][31:28], _RANDOM[6'h5], _RANDOM[6'h6][5:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_0_valid_0 = _RANDOM[6'h6][6];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_0_valid_1 = _RANDOM[6'h6][7];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_0_valid_2 = _RANDOM[6'h6][8];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_0_valid_3 = _RANDOM[6'h6][9];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_1_tag_vpn = {_RANDOM[6'h6][31:12], _RANDOM[6'h7][6:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_1_tag_v = _RANDOM[6'h7][7];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_1_data_0 = {_RANDOM[6'h7][31:8], _RANDOM[6'h8][17:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_1_data_1 = {_RANDOM[6'h8][31:18], _RANDOM[6'h9][27:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_1_data_2 = {_RANDOM[6'h9][31:28], _RANDOM[6'hA], _RANDOM[6'hB][5:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_1_data_3 = {_RANDOM[6'hB][31:6], _RANDOM[6'hC][15:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_1_valid_0 = _RANDOM[6'hC][16];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_1_valid_1 = _RANDOM[6'hC][17];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_1_valid_2 = _RANDOM[6'hC][18];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_1_valid_3 = _RANDOM[6'hC][19];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_2_tag_vpn = {_RANDOM[6'hC][31:22], _RANDOM[6'hD][16:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_2_tag_v = _RANDOM[6'hD][17];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_2_data_0 = {_RANDOM[6'hD][31:18], _RANDOM[6'hE][27:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_2_data_1 = {_RANDOM[6'hE][31:28], _RANDOM[6'hF], _RANDOM[6'h10][5:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_2_data_2 = {_RANDOM[6'h10][31:6], _RANDOM[6'h11][15:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_2_data_3 = {_RANDOM[6'h11][31:16], _RANDOM[6'h12][25:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_2_valid_0 = _RANDOM[6'h12][26];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_2_valid_1 = _RANDOM[6'h12][27];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_2_valid_2 = _RANDOM[6'h12][28];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_2_valid_3 = _RANDOM[6'h12][29];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_3_tag_vpn = _RANDOM[6'h13][26:0];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_3_tag_v = _RANDOM[6'h13][27];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_3_data_0 = {_RANDOM[6'h13][31:28], _RANDOM[6'h14], _RANDOM[6'h15][5:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_3_data_1 = {_RANDOM[6'h15][31:6], _RANDOM[6'h16][15:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_3_data_2 = {_RANDOM[6'h16][31:16], _RANDOM[6'h17][25:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_3_data_3 = {_RANDOM[6'h17][31:26], _RANDOM[6'h18], _RANDOM[6'h19][3:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_3_valid_0 = _RANDOM[6'h19][4];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_3_valid_1 = _RANDOM[6'h19][5];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_3_valid_2 = _RANDOM[6'h19][6];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_3_valid_3 = _RANDOM[6'h19][7];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_4_tag_vpn = {_RANDOM[6'h19][31:10], _RANDOM[6'h1A][4:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_4_tag_v = _RANDOM[6'h1A][5];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_4_data_0 = {_RANDOM[6'h1A][31:6], _RANDOM[6'h1B][15:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_4_data_1 = {_RANDOM[6'h1B][31:16], _RANDOM[6'h1C][25:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_4_data_2 = {_RANDOM[6'h1C][31:26], _RANDOM[6'h1D], _RANDOM[6'h1E][3:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_4_data_3 = {_RANDOM[6'h1E][31:4], _RANDOM[6'h1F][13:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_4_valid_0 = _RANDOM[6'h1F][14];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_4_valid_1 = _RANDOM[6'h1F][15];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_4_valid_2 = _RANDOM[6'h1F][16];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_4_valid_3 = _RANDOM[6'h1F][17];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_5_tag_vpn = {_RANDOM[6'h1F][31:20], _RANDOM[6'h20][14:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_5_tag_v = _RANDOM[6'h20][15];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_5_data_0 = {_RANDOM[6'h20][31:16], _RANDOM[6'h21][25:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_5_data_1 = {_RANDOM[6'h21][31:26], _RANDOM[6'h22], _RANDOM[6'h23][3:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_5_data_2 = {_RANDOM[6'h23][31:4], _RANDOM[6'h24][13:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_5_data_3 = {_RANDOM[6'h24][31:14], _RANDOM[6'h25][23:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_5_valid_0 = _RANDOM[6'h25][24];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_5_valid_1 = _RANDOM[6'h25][25];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_5_valid_2 = _RANDOM[6'h25][26];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_5_valid_3 = _RANDOM[6'h25][27];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_6_tag_vpn = {_RANDOM[6'h25][31:30], _RANDOM[6'h26][24:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_6_tag_v = _RANDOM[6'h26][25];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_6_data_0 = {_RANDOM[6'h26][31:26], _RANDOM[6'h27], _RANDOM[6'h28][3:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_6_data_1 = {_RANDOM[6'h28][31:4], _RANDOM[6'h29][13:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_6_data_2 = {_RANDOM[6'h29][31:14], _RANDOM[6'h2A][23:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_6_data_3 = {_RANDOM[6'h2A][31:24], _RANDOM[6'h2B], _RANDOM[6'h2C][1:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_6_valid_0 = _RANDOM[6'h2C][2];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_6_valid_1 = _RANDOM[6'h2C][3];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_6_valid_2 = _RANDOM[6'h2C][4];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_6_valid_3 = _RANDOM[6'h2C][5];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_7_tag_vpn = {_RANDOM[6'h2C][31:8], _RANDOM[6'h2D][2:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_7_tag_v = _RANDOM[6'h2D][3];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_7_data_0 = {_RANDOM[6'h2D][31:4], _RANDOM[6'h2E][13:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_7_data_1 = {_RANDOM[6'h2E][31:14], _RANDOM[6'h2F][23:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_7_data_2 = {_RANDOM[6'h2F][31:24], _RANDOM[6'h30], _RANDOM[6'h31][1:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_7_data_3 = {_RANDOM[6'h31][31:2], _RANDOM[6'h32][11:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_7_valid_0 = _RANDOM[6'h32][12];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_7_valid_1 = _RANDOM[6'h32][13];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_7_valid_2 = _RANDOM[6'h32][14];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        sectored_entries_0_7_valid_3 = _RANDOM[6'h32][15];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29]
        superpage_entries_0_level = _RANDOM[6'h32][17:16];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29, :56:30]
        superpage_entries_0_tag_vpn = {_RANDOM[6'h32][31:18], _RANDOM[6'h33][12:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :54:29, :56:30]
        superpage_entries_0_data_0 = {_RANDOM[6'h33][31:14], _RANDOM[6'h34][23:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_0_valid_0 = _RANDOM[6'h34][24];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_1_level = _RANDOM[6'h34][26:25];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_1_tag_vpn = {_RANDOM[6'h34][31:27], _RANDOM[6'h35][21:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_1_data_0 = {_RANDOM[6'h35][31:23], _RANDOM[6'h36], _RANDOM[6'h37][0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_1_valid_0 = _RANDOM[6'h37][1];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_2_level = _RANDOM[6'h37][3:2];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_2_tag_vpn = _RANDOM[6'h37][30:4];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_2_data_0 = {_RANDOM[6'h38], _RANDOM[6'h39][9:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_2_valid_0 = _RANDOM[6'h39][10];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_3_level = _RANDOM[6'h39][12:11];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_3_tag_vpn = {_RANDOM[6'h39][31:13], _RANDOM[6'h3A][7:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_3_data_0 = {_RANDOM[6'h3A][31:9], _RANDOM[6'h3B][18:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        superpage_entries_3_valid_0 = _RANDOM[6'h3B][19];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30]
        state = _RANDOM[6'h3B][21:20];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30, :59:22]
        r_refill_tag = {_RANDOM[6'h3B][31:22], _RANDOM[6'h3C][16:0]};	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :56:30, :61:25]
        r_superpage_repl_addr = _RANDOM[6'h3C][18:17];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :61:25, :62:34]
        r_sectored_repl_addr = _RANDOM[6'h3C][21:19];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :61:25, :63:33]
        r_sectored_hit_valid = _RANDOM[6'h3C][22];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :61:25, :64:27]
        r_sectored_hit_bits = _RANDOM[6'h3C][25:23];	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :61:25, :64:27]
        state_vec_0 = _RANDOM[6'h3D][10:4];	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:305:17, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
        state_reg_1 = _RANDOM[6'h3D][13:11];	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :305:17, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
        state_vec_1_0 = _RANDOM[6'h3D][27:21];	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:305:17, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
        state_reg_3 = _RANDOM[6'h3D][30:28];	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :305:17, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PMAChecker pma (	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
    .io_paddr          ({mpu_ppn, io_req_1_bits_vaddr[11:0]}),	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:139:22, :140:{27,57}]
    .io_resp_cacheable (_pma_io_resp_cacheable),
    .io_resp_r         (_pma_io_resp_r),
    .io_resp_w         (_pma_io_resp_w),
    .io_resp_pp        (_pma_io_resp_pp),
    .io_resp_al        (_pma_io_resp_al),
    .io_resp_aa        (_pma_io_resp_aa),
    .io_resp_x         (/* unused */),
    .io_resp_eff       (_pma_io_resp_eff)
  );
  OptimizationBarrier_TLBEntryData entries_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_1[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_1[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_1[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_1[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_1[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_1[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_1[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_1[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_1[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_1[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_1[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_1[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_1[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_1[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_1[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_1[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_1[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_io_y_ppn),
    .io_y_u        (_entries_barrier_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_io_y_ae_final),
    .io_y_pf       (_entries_barrier_io_y_pf),
    .io_y_gf       (_entries_barrier_io_y_gf),
    .io_y_sw       (_entries_barrier_io_y_sw),
    .io_y_sx       (_entries_barrier_io_y_sx),
    .io_y_sr       (_entries_barrier_io_y_sr),
    .io_y_pw       (_entries_barrier_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_io_y_pr),
    .io_y_ppp      (_entries_barrier_io_y_ppp),
    .io_y_pal      (_entries_barrier_io_y_pal),
    .io_y_paa      (_entries_barrier_io_y_paa),
    .io_y_eff      (_entries_barrier_io_y_eff),
    .io_y_c        (_entries_barrier_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_1 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_3[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_3[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_3[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_3[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_3[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_3[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_3[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_3[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_3[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_3[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_3[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_3[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_3[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_3[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_3[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_3[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_3[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_1_io_y_ppn),
    .io_y_u        (_entries_barrier_1_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_1_io_y_ae_final),
    .io_y_pf       (_entries_barrier_1_io_y_pf),
    .io_y_gf       (_entries_barrier_1_io_y_gf),
    .io_y_sw       (_entries_barrier_1_io_y_sw),
    .io_y_sx       (_entries_barrier_1_io_y_sx),
    .io_y_sr       (_entries_barrier_1_io_y_sr),
    .io_y_pw       (_entries_barrier_1_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_1_io_y_pr),
    .io_y_ppp      (_entries_barrier_1_io_y_ppp),
    .io_y_pal      (_entries_barrier_1_io_y_pal),
    .io_y_paa      (_entries_barrier_1_io_y_paa),
    .io_y_eff      (_entries_barrier_1_io_y_eff),
    .io_y_c        (_entries_barrier_1_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_2 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_5[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_5[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_5[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_5[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_5[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_5[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_5[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_5[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_5[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_5[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_5[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_5[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_5[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_5[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_5[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_5[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_5[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_2_io_y_ppn),
    .io_y_u        (_entries_barrier_2_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_2_io_y_ae_final),
    .io_y_pf       (_entries_barrier_2_io_y_pf),
    .io_y_gf       (_entries_barrier_2_io_y_gf),
    .io_y_sw       (_entries_barrier_2_io_y_sw),
    .io_y_sx       (_entries_barrier_2_io_y_sx),
    .io_y_sr       (_entries_barrier_2_io_y_sr),
    .io_y_pw       (_entries_barrier_2_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_2_io_y_pr),
    .io_y_ppp      (_entries_barrier_2_io_y_ppp),
    .io_y_pal      (_entries_barrier_2_io_y_pal),
    .io_y_paa      (_entries_barrier_2_io_y_paa),
    .io_y_eff      (_entries_barrier_2_io_y_eff),
    .io_y_c        (_entries_barrier_2_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_3 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_7[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_7[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_7[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_7[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_7[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_7[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_7[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_7[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_7[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_7[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_7[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_7[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_7[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_7[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_7[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_7[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_7[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_3_io_y_ppn),
    .io_y_u        (_entries_barrier_3_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_3_io_y_ae_final),
    .io_y_pf       (_entries_barrier_3_io_y_pf),
    .io_y_gf       (_entries_barrier_3_io_y_gf),
    .io_y_sw       (_entries_barrier_3_io_y_sw),
    .io_y_sx       (_entries_barrier_3_io_y_sx),
    .io_y_sr       (_entries_barrier_3_io_y_sr),
    .io_y_pw       (_entries_barrier_3_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_3_io_y_pr),
    .io_y_ppp      (_entries_barrier_3_io_y_ppp),
    .io_y_pal      (_entries_barrier_3_io_y_pal),
    .io_y_paa      (_entries_barrier_3_io_y_paa),
    .io_y_eff      (_entries_barrier_3_io_y_eff),
    .io_y_c        (_entries_barrier_3_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_4 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_9[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_9[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_9[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_9[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_9[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_9[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_9[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_9[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_9[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_9[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_9[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_9[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_9[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_9[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_9[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_9[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_9[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_4_io_y_ppn),
    .io_y_u        (_entries_barrier_4_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_4_io_y_ae_final),
    .io_y_pf       (_entries_barrier_4_io_y_pf),
    .io_y_gf       (_entries_barrier_4_io_y_gf),
    .io_y_sw       (_entries_barrier_4_io_y_sw),
    .io_y_sx       (_entries_barrier_4_io_y_sx),
    .io_y_sr       (_entries_barrier_4_io_y_sr),
    .io_y_pw       (_entries_barrier_4_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_4_io_y_pr),
    .io_y_ppp      (_entries_barrier_4_io_y_ppp),
    .io_y_pal      (_entries_barrier_4_io_y_pal),
    .io_y_paa      (_entries_barrier_4_io_y_paa),
    .io_y_eff      (_entries_barrier_4_io_y_eff),
    .io_y_c        (_entries_barrier_4_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_5 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_11[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_11[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_11[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_11[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_11[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_11[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_11[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_11[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_11[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_11[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_11[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_11[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_11[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_11[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_11[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_11[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_11[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_5_io_y_ppn),
    .io_y_u        (_entries_barrier_5_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_5_io_y_ae_final),
    .io_y_pf       (_entries_barrier_5_io_y_pf),
    .io_y_gf       (_entries_barrier_5_io_y_gf),
    .io_y_sw       (_entries_barrier_5_io_y_sw),
    .io_y_sx       (_entries_barrier_5_io_y_sx),
    .io_y_sr       (_entries_barrier_5_io_y_sr),
    .io_y_pw       (_entries_barrier_5_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_5_io_y_pr),
    .io_y_ppp      (_entries_barrier_5_io_y_ppp),
    .io_y_pal      (_entries_barrier_5_io_y_pal),
    .io_y_paa      (_entries_barrier_5_io_y_paa),
    .io_y_eff      (_entries_barrier_5_io_y_eff),
    .io_y_c        (_entries_barrier_5_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_6 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_13[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_13[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_13[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_13[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_13[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_13[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_13[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_13[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_13[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_13[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_13[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_13[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_13[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_13[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_13[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_13[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_13[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_6_io_y_ppn),
    .io_y_u        (_entries_barrier_6_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_6_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_6_io_y_ae_final),
    .io_y_pf       (_entries_barrier_6_io_y_pf),
    .io_y_gf       (_entries_barrier_6_io_y_gf),
    .io_y_sw       (_entries_barrier_6_io_y_sw),
    .io_y_sx       (_entries_barrier_6_io_y_sx),
    .io_y_sr       (_entries_barrier_6_io_y_sr),
    .io_y_pw       (_entries_barrier_6_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_6_io_y_pr),
    .io_y_ppp      (_entries_barrier_6_io_y_ppp),
    .io_y_pal      (_entries_barrier_6_io_y_pal),
    .io_y_paa      (_entries_barrier_6_io_y_paa),
    .io_y_eff      (_entries_barrier_6_io_y_eff),
    .io_y_c        (_entries_barrier_6_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_7 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_15[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_15[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_15[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_15[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_15[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_15[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_15[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_15[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_15[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_15[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_15[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_15[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_15[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_15[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_15[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_15[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_15[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_7_io_y_ppn),
    .io_y_u        (_entries_barrier_7_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_7_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_7_io_y_ae_final),
    .io_y_pf       (_entries_barrier_7_io_y_pf),
    .io_y_gf       (_entries_barrier_7_io_y_gf),
    .io_y_sw       (_entries_barrier_7_io_y_sw),
    .io_y_sx       (_entries_barrier_7_io_y_sx),
    .io_y_sr       (_entries_barrier_7_io_y_sr),
    .io_y_pw       (_entries_barrier_7_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_7_io_y_pr),
    .io_y_ppp      (_entries_barrier_7_io_y_ppp),
    .io_y_pal      (_entries_barrier_7_io_y_pal),
    .io_y_paa      (_entries_barrier_7_io_y_paa),
    .io_y_eff      (_entries_barrier_7_io_y_eff),
    .io_y_c        (_entries_barrier_7_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_8 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (superpage_entries_0_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_u        (superpage_entries_0_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_ptw   (superpage_entries_0_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_final (superpage_entries_0_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pf       (superpage_entries_0_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_gf       (superpage_entries_0_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sw       (superpage_entries_0_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sx       (superpage_entries_0_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sr       (superpage_entries_0_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pw       (superpage_entries_0_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_px       (superpage_entries_0_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pr       (superpage_entries_0_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ppp      (superpage_entries_0_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pal      (superpage_entries_0_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_paa      (superpage_entries_0_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_eff      (superpage_entries_0_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_c        (superpage_entries_0_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_y_ppn      (_entries_barrier_8_io_y_ppn),
    .io_y_u        (_entries_barrier_8_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_8_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_8_io_y_ae_final),
    .io_y_pf       (_entries_barrier_8_io_y_pf),
    .io_y_gf       (_entries_barrier_8_io_y_gf),
    .io_y_sw       (_entries_barrier_8_io_y_sw),
    .io_y_sx       (_entries_barrier_8_io_y_sx),
    .io_y_sr       (_entries_barrier_8_io_y_sr),
    .io_y_pw       (_entries_barrier_8_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_8_io_y_pr),
    .io_y_ppp      (_entries_barrier_8_io_y_ppp),
    .io_y_pal      (_entries_barrier_8_io_y_pal),
    .io_y_paa      (_entries_barrier_8_io_y_paa),
    .io_y_eff      (_entries_barrier_8_io_y_eff),
    .io_y_c        (_entries_barrier_8_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_9 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (superpage_entries_1_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_u        (superpage_entries_1_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_ptw   (superpage_entries_1_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_final (superpage_entries_1_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pf       (superpage_entries_1_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_gf       (superpage_entries_1_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sw       (superpage_entries_1_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sx       (superpage_entries_1_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sr       (superpage_entries_1_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pw       (superpage_entries_1_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_px       (superpage_entries_1_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pr       (superpage_entries_1_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ppp      (superpage_entries_1_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pal      (superpage_entries_1_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_paa      (superpage_entries_1_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_eff      (superpage_entries_1_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_c        (superpage_entries_1_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_y_ppn      (_entries_barrier_9_io_y_ppn),
    .io_y_u        (_entries_barrier_9_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_9_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_9_io_y_ae_final),
    .io_y_pf       (_entries_barrier_9_io_y_pf),
    .io_y_gf       (_entries_barrier_9_io_y_gf),
    .io_y_sw       (_entries_barrier_9_io_y_sw),
    .io_y_sx       (_entries_barrier_9_io_y_sx),
    .io_y_sr       (_entries_barrier_9_io_y_sr),
    .io_y_pw       (_entries_barrier_9_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_9_io_y_pr),
    .io_y_ppp      (_entries_barrier_9_io_y_ppp),
    .io_y_pal      (_entries_barrier_9_io_y_pal),
    .io_y_paa      (_entries_barrier_9_io_y_paa),
    .io_y_eff      (_entries_barrier_9_io_y_eff),
    .io_y_c        (_entries_barrier_9_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_10 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (superpage_entries_2_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_u        (superpage_entries_2_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_ptw   (superpage_entries_2_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_final (superpage_entries_2_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pf       (superpage_entries_2_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_gf       (superpage_entries_2_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sw       (superpage_entries_2_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sx       (superpage_entries_2_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sr       (superpage_entries_2_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pw       (superpage_entries_2_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_px       (superpage_entries_2_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pr       (superpage_entries_2_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ppp      (superpage_entries_2_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pal      (superpage_entries_2_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_paa      (superpage_entries_2_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_eff      (superpage_entries_2_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_c        (superpage_entries_2_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_y_ppn      (_entries_barrier_10_io_y_ppn),
    .io_y_u        (_entries_barrier_10_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_10_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_10_io_y_ae_final),
    .io_y_pf       (_entries_barrier_10_io_y_pf),
    .io_y_gf       (_entries_barrier_10_io_y_gf),
    .io_y_sw       (_entries_barrier_10_io_y_sw),
    .io_y_sx       (_entries_barrier_10_io_y_sx),
    .io_y_sr       (_entries_barrier_10_io_y_sr),
    .io_y_pw       (_entries_barrier_10_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_10_io_y_pr),
    .io_y_ppp      (_entries_barrier_10_io_y_ppp),
    .io_y_pal      (_entries_barrier_10_io_y_pal),
    .io_y_paa      (_entries_barrier_10_io_y_paa),
    .io_y_eff      (_entries_barrier_10_io_y_eff),
    .io_y_c        (_entries_barrier_10_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_11 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (superpage_entries_3_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_u        (superpage_entries_3_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_ptw   (superpage_entries_3_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_final (superpage_entries_3_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pf       (superpage_entries_3_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_gf       (superpage_entries_3_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sw       (superpage_entries_3_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sx       (superpage_entries_3_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sr       (superpage_entries_3_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pw       (superpage_entries_3_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_px       (superpage_entries_3_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pr       (superpage_entries_3_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ppp      (superpage_entries_3_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pal      (superpage_entries_3_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_paa      (superpage_entries_3_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_eff      (superpage_entries_3_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_c        (superpage_entries_3_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_y_ppn      (_entries_barrier_11_io_y_ppn),
    .io_y_u        (_entries_barrier_11_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_11_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_11_io_y_ae_final),
    .io_y_pf       (_entries_barrier_11_io_y_pf),
    .io_y_gf       (_entries_barrier_11_io_y_gf),
    .io_y_sw       (_entries_barrier_11_io_y_sw),
    .io_y_sx       (_entries_barrier_11_io_y_sx),
    .io_y_sr       (_entries_barrier_11_io_y_sr),
    .io_y_pw       (_entries_barrier_11_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_11_io_y_pr),
    .io_y_ppp      (_entries_barrier_11_io_y_ppp),
    .io_y_pal      (_entries_barrier_11_io_y_pal),
    .io_y_paa      (_entries_barrier_11_io_y_paa),
    .io_y_eff      (_entries_barrier_11_io_y_eff),
    .io_y_c        (_entries_barrier_11_io_y_c)
  );
  PMAChecker pma_1 (	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:144:21]
    .io_paddr          ({mpu_ppn_1, io_req_0_bits_vaddr[11:0]}),	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:139:22, :140:{27,57}]
    .io_resp_cacheable (_pma_1_io_resp_cacheable),
    .io_resp_r         (_pma_1_io_resp_r),
    .io_resp_w         (_pma_1_io_resp_w),
    .io_resp_pp        (_pma_1_io_resp_pp),
    .io_resp_al        (_pma_1_io_resp_al),
    .io_resp_aa        (_pma_1_io_resp_aa),
    .io_resp_x         (_pma_1_io_resp_x),
    .io_resp_eff       (_pma_1_io_resp_eff)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_12 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_25[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_25[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_25[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_25[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_25[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_25[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_25[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_25[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_25[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_25[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_25[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_25[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_25[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_25[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_25[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_25[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_25[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_12_io_y_ppn),
    .io_y_u        (_entries_barrier_12_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_12_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_12_io_y_ae_final),
    .io_y_pf       (_entries_barrier_12_io_y_pf),
    .io_y_gf       (_entries_barrier_12_io_y_gf),
    .io_y_sw       (_entries_barrier_12_io_y_sw),
    .io_y_sx       (_entries_barrier_12_io_y_sx),
    .io_y_sr       (_entries_barrier_12_io_y_sr),
    .io_y_pw       (_entries_barrier_12_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_12_io_y_pr),
    .io_y_ppp      (_entries_barrier_12_io_y_ppp),
    .io_y_pal      (_entries_barrier_12_io_y_pal),
    .io_y_paa      (_entries_barrier_12_io_y_paa),
    .io_y_eff      (_entries_barrier_12_io_y_eff),
    .io_y_c        (_entries_barrier_12_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_13 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_27[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_27[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_27[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_27[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_27[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_27[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_27[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_27[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_27[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_27[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_27[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_27[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_27[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_27[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_27[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_27[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_27[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_13_io_y_ppn),
    .io_y_u        (_entries_barrier_13_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_13_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_13_io_y_ae_final),
    .io_y_pf       (_entries_barrier_13_io_y_pf),
    .io_y_gf       (_entries_barrier_13_io_y_gf),
    .io_y_sw       (_entries_barrier_13_io_y_sw),
    .io_y_sx       (_entries_barrier_13_io_y_sx),
    .io_y_sr       (_entries_barrier_13_io_y_sr),
    .io_y_pw       (_entries_barrier_13_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_13_io_y_pr),
    .io_y_ppp      (_entries_barrier_13_io_y_ppp),
    .io_y_pal      (_entries_barrier_13_io_y_pal),
    .io_y_paa      (_entries_barrier_13_io_y_paa),
    .io_y_eff      (_entries_barrier_13_io_y_eff),
    .io_y_c        (_entries_barrier_13_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_14 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_29[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_29[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_29[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_29[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_29[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_29[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_29[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_29[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_29[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_29[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_29[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_29[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_29[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_29[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_29[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_29[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_29[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_14_io_y_ppn),
    .io_y_u        (_entries_barrier_14_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_14_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_14_io_y_ae_final),
    .io_y_pf       (_entries_barrier_14_io_y_pf),
    .io_y_gf       (_entries_barrier_14_io_y_gf),
    .io_y_sw       (_entries_barrier_14_io_y_sw),
    .io_y_sx       (_entries_barrier_14_io_y_sx),
    .io_y_sr       (_entries_barrier_14_io_y_sr),
    .io_y_pw       (_entries_barrier_14_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_14_io_y_pr),
    .io_y_ppp      (_entries_barrier_14_io_y_ppp),
    .io_y_pal      (_entries_barrier_14_io_y_pal),
    .io_y_paa      (_entries_barrier_14_io_y_paa),
    .io_y_eff      (_entries_barrier_14_io_y_eff),
    .io_y_c        (_entries_barrier_14_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_15 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_31[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_31[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_31[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_31[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_31[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_31[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_31[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_31[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_31[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_31[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_31[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_31[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_31[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_31[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_31[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_31[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_31[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_15_io_y_ppn),
    .io_y_u        (_entries_barrier_15_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_15_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_15_io_y_ae_final),
    .io_y_pf       (_entries_barrier_15_io_y_pf),
    .io_y_gf       (_entries_barrier_15_io_y_gf),
    .io_y_sw       (_entries_barrier_15_io_y_sw),
    .io_y_sx       (_entries_barrier_15_io_y_sx),
    .io_y_sr       (_entries_barrier_15_io_y_sr),
    .io_y_pw       (_entries_barrier_15_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_15_io_y_pr),
    .io_y_ppp      (_entries_barrier_15_io_y_ppp),
    .io_y_pal      (_entries_barrier_15_io_y_pal),
    .io_y_paa      (_entries_barrier_15_io_y_paa),
    .io_y_eff      (_entries_barrier_15_io_y_eff),
    .io_y_c        (_entries_barrier_15_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_16 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_33[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_33[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_33[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_33[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_33[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_33[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_33[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_33[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_33[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_33[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_33[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_33[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_33[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_33[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_33[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_33[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_33[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_16_io_y_ppn),
    .io_y_u        (_entries_barrier_16_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_16_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_16_io_y_ae_final),
    .io_y_pf       (_entries_barrier_16_io_y_pf),
    .io_y_gf       (_entries_barrier_16_io_y_gf),
    .io_y_sw       (_entries_barrier_16_io_y_sw),
    .io_y_sx       (_entries_barrier_16_io_y_sx),
    .io_y_sr       (_entries_barrier_16_io_y_sr),
    .io_y_pw       (_entries_barrier_16_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_16_io_y_pr),
    .io_y_ppp      (_entries_barrier_16_io_y_ppp),
    .io_y_pal      (_entries_barrier_16_io_y_pal),
    .io_y_paa      (_entries_barrier_16_io_y_paa),
    .io_y_eff      (_entries_barrier_16_io_y_eff),
    .io_y_c        (_entries_barrier_16_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_17 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_35[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_35[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_35[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_35[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_35[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_35[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_35[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_35[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_35[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_35[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_35[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_35[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_35[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_35[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_35[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_35[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_35[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_17_io_y_ppn),
    .io_y_u        (_entries_barrier_17_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_17_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_17_io_y_ae_final),
    .io_y_pf       (_entries_barrier_17_io_y_pf),
    .io_y_gf       (_entries_barrier_17_io_y_gf),
    .io_y_sw       (_entries_barrier_17_io_y_sw),
    .io_y_sx       (_entries_barrier_17_io_y_sx),
    .io_y_sr       (_entries_barrier_17_io_y_sr),
    .io_y_pw       (_entries_barrier_17_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_17_io_y_pr),
    .io_y_ppp      (_entries_barrier_17_io_y_ppp),
    .io_y_pal      (_entries_barrier_17_io_y_pal),
    .io_y_paa      (_entries_barrier_17_io_y_paa),
    .io_y_eff      (_entries_barrier_17_io_y_eff),
    .io_y_c        (_entries_barrier_17_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_18 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_37[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_37[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_37[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_37[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_37[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_37[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_37[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_37[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_37[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_37[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_37[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_37[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_37[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_37[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_37[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_37[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_37[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_18_io_y_ppn),
    .io_y_u        (_entries_barrier_18_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_18_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_18_io_y_ae_final),
    .io_y_pf       (_entries_barrier_18_io_y_pf),
    .io_y_gf       (_entries_barrier_18_io_y_gf),
    .io_y_sw       (_entries_barrier_18_io_y_sw),
    .io_y_sx       (_entries_barrier_18_io_y_sx),
    .io_y_sr       (_entries_barrier_18_io_y_sr),
    .io_y_pw       (_entries_barrier_18_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_18_io_y_pr),
    .io_y_ppp      (_entries_barrier_18_io_y_ppp),
    .io_y_pal      (_entries_barrier_18_io_y_pal),
    .io_y_paa      (_entries_barrier_18_io_y_paa),
    .io_y_eff      (_entries_barrier_18_io_y_eff),
    .io_y_c        (_entries_barrier_18_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_19 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (_entries_WIRE_39[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (_entries_WIRE_39[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (_entries_WIRE_39[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (_entries_WIRE_39[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (_entries_WIRE_39[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (_entries_WIRE_39[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (_entries_WIRE_39[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (_entries_WIRE_39[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (_entries_WIRE_39[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (_entries_WIRE_39[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (_entries_WIRE_39[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (_entries_WIRE_39[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (_entries_WIRE_39[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (_entries_WIRE_39[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (_entries_WIRE_39[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (_entries_WIRE_39[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (_entries_WIRE_39[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_entries_barrier_19_io_y_ppn),
    .io_y_u        (_entries_barrier_19_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_19_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_19_io_y_ae_final),
    .io_y_pf       (_entries_barrier_19_io_y_pf),
    .io_y_gf       (_entries_barrier_19_io_y_gf),
    .io_y_sw       (_entries_barrier_19_io_y_sw),
    .io_y_sx       (_entries_barrier_19_io_y_sx),
    .io_y_sr       (_entries_barrier_19_io_y_sr),
    .io_y_pw       (_entries_barrier_19_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_19_io_y_pr),
    .io_y_ppp      (_entries_barrier_19_io_y_ppp),
    .io_y_pal      (_entries_barrier_19_io_y_pal),
    .io_y_paa      (_entries_barrier_19_io_y_paa),
    .io_y_eff      (_entries_barrier_19_io_y_eff),
    .io_y_c        (_entries_barrier_19_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_20 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (superpage_entries_0_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_u        (superpage_entries_0_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_ptw   (superpage_entries_0_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_final (superpage_entries_0_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pf       (superpage_entries_0_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_gf       (superpage_entries_0_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sw       (superpage_entries_0_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sx       (superpage_entries_0_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sr       (superpage_entries_0_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pw       (superpage_entries_0_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_px       (superpage_entries_0_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pr       (superpage_entries_0_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ppp      (superpage_entries_0_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pal      (superpage_entries_0_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_paa      (superpage_entries_0_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_eff      (superpage_entries_0_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_c        (superpage_entries_0_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_y_ppn      (_entries_barrier_20_io_y_ppn),
    .io_y_u        (_entries_barrier_20_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_20_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_20_io_y_ae_final),
    .io_y_pf       (_entries_barrier_20_io_y_pf),
    .io_y_gf       (_entries_barrier_20_io_y_gf),
    .io_y_sw       (_entries_barrier_20_io_y_sw),
    .io_y_sx       (_entries_barrier_20_io_y_sx),
    .io_y_sr       (_entries_barrier_20_io_y_sr),
    .io_y_pw       (_entries_barrier_20_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_20_io_y_pr),
    .io_y_ppp      (_entries_barrier_20_io_y_ppp),
    .io_y_pal      (_entries_barrier_20_io_y_pal),
    .io_y_paa      (_entries_barrier_20_io_y_paa),
    .io_y_eff      (_entries_barrier_20_io_y_eff),
    .io_y_c        (_entries_barrier_20_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_21 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (superpage_entries_1_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_u        (superpage_entries_1_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_ptw   (superpage_entries_1_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_final (superpage_entries_1_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pf       (superpage_entries_1_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_gf       (superpage_entries_1_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sw       (superpage_entries_1_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sx       (superpage_entries_1_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sr       (superpage_entries_1_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pw       (superpage_entries_1_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_px       (superpage_entries_1_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pr       (superpage_entries_1_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ppp      (superpage_entries_1_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pal      (superpage_entries_1_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_paa      (superpage_entries_1_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_eff      (superpage_entries_1_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_c        (superpage_entries_1_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_y_ppn      (_entries_barrier_21_io_y_ppn),
    .io_y_u        (_entries_barrier_21_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_21_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_21_io_y_ae_final),
    .io_y_pf       (_entries_barrier_21_io_y_pf),
    .io_y_gf       (_entries_barrier_21_io_y_gf),
    .io_y_sw       (_entries_barrier_21_io_y_sw),
    .io_y_sx       (_entries_barrier_21_io_y_sx),
    .io_y_sr       (_entries_barrier_21_io_y_sr),
    .io_y_pw       (_entries_barrier_21_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_21_io_y_pr),
    .io_y_ppp      (_entries_barrier_21_io_y_ppp),
    .io_y_pal      (_entries_barrier_21_io_y_pal),
    .io_y_paa      (_entries_barrier_21_io_y_paa),
    .io_y_eff      (_entries_barrier_21_io_y_eff),
    .io_y_c        (_entries_barrier_21_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_22 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (superpage_entries_2_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_u        (superpage_entries_2_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_ptw   (superpage_entries_2_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_final (superpage_entries_2_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pf       (superpage_entries_2_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_gf       (superpage_entries_2_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sw       (superpage_entries_2_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sx       (superpage_entries_2_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sr       (superpage_entries_2_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pw       (superpage_entries_2_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_px       (superpage_entries_2_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pr       (superpage_entries_2_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ppp      (superpage_entries_2_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pal      (superpage_entries_2_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_paa      (superpage_entries_2_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_eff      (superpage_entries_2_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_c        (superpage_entries_2_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_y_ppn      (_entries_barrier_22_io_y_ppn),
    .io_y_u        (_entries_barrier_22_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_22_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_22_io_y_ae_final),
    .io_y_pf       (_entries_barrier_22_io_y_pf),
    .io_y_gf       (_entries_barrier_22_io_y_gf),
    .io_y_sw       (_entries_barrier_22_io_y_sw),
    .io_y_sx       (_entries_barrier_22_io_y_sx),
    .io_y_sr       (_entries_barrier_22_io_y_sr),
    .io_y_pw       (_entries_barrier_22_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_22_io_y_pr),
    .io_y_ppp      (_entries_barrier_22_io_y_ppp),
    .io_y_pal      (_entries_barrier_22_io_y_pal),
    .io_y_paa      (_entries_barrier_22_io_y_paa),
    .io_y_eff      (_entries_barrier_22_io_y_eff),
    .io_y_c        (_entries_barrier_22_io_y_c)
  );
  OptimizationBarrier_TLBEntryData entries_barrier_23 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (superpage_entries_3_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_u        (superpage_entries_3_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_ptw   (superpage_entries_3_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ae_final (superpage_entries_3_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pf       (superpage_entries_3_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_gf       (superpage_entries_3_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sw       (superpage_entries_3_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sx       (superpage_entries_3_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_sr       (superpage_entries_3_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pw       (superpage_entries_3_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_px       (superpage_entries_3_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pr       (superpage_entries_3_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_ppp      (superpage_entries_3_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_pal      (superpage_entries_3_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_paa      (superpage_entries_3_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_eff      (superpage_entries_3_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_x_c        (superpage_entries_3_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, generators/shuttle/src/main/scala/dmem/TLB.scala:56:30]
    .io_y_ppn      (_entries_barrier_23_io_y_ppn),
    .io_y_u        (_entries_barrier_23_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_23_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_23_io_y_ae_final),
    .io_y_pf       (_entries_barrier_23_io_y_pf),
    .io_y_gf       (_entries_barrier_23_io_y_gf),
    .io_y_sw       (_entries_barrier_23_io_y_sw),
    .io_y_sx       (_entries_barrier_23_io_y_sx),
    .io_y_sr       (_entries_barrier_23_io_y_sr),
    .io_y_pw       (_entries_barrier_23_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_entries_barrier_23_io_y_pr),
    .io_y_ppp      (_entries_barrier_23_io_y_ppp),
    .io_y_pal      (_entries_barrier_23_io_y_pal),
    .io_y_paa      (_entries_barrier_23_io_y_paa),
    .io_y_eff      (_entries_barrier_23_io_y_eff),
    .io_y_c        (_entries_barrier_23_io_y_c)
  );
  assign io_req_0_ready = _io_req_1_ready_output;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :325:30]
  assign io_req_1_ready = _io_req_1_ready_output;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :325:30]
  assign io_resp_0_miss = io_ptw_resp_valid | tlb_miss_1 | multipleHits_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:49, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :307:42, :338:46]
  assign io_resp_0_paddr = {(hitsVec_0_1 ? _entries_barrier_12_io_y_ppn : 20'h0) | (hitsVec_1_1 ? _entries_barrier_13_io_y_ppn : 20'h0) | (hitsVec_2_1 ? _entries_barrier_14_io_y_ppn : 20'h0) | (hitsVec_3_1 ? _entries_barrier_15_io_y_ppn : 20'h0) | (hitsVec_4_1 ? _entries_barrier_16_io_y_ppn : 20'h0) | (hitsVec_5_1 ? _entries_barrier_17_io_y_ppn : 20'h0) | (hitsVec_6_1 ? _entries_barrier_18_io_y_ppn : 20'h0) | (hitsVec_7_1 ? _entries_barrier_19_io_y_ppn : 20'h0) | (hitsVec_8_1 ? {_entries_barrier_20_io_y_ppn[19:18], (ppn_ignore ? io_req_0_bits_vaddr[29:21] : 9'h0) | _entries_barrier_20_io_y_ppn[17:9], io_req_0_bits_vaddr[20:12] | _entries_barrier_20_io_y_ppn[8:0]} : 20'h0) | (hitsVec_9_1 ? {_entries_barrier_21_io_y_ppn[19:18], (ppn_ignore_2 ? io_req_0_bits_vaddr[29:21] : 9'h0) | _entries_barrier_21_io_y_ppn[17:9], io_req_0_bits_vaddr[20:12] | _entries_barrier_21_io_y_ppn[8:0]} : 20'h0) | (hitsVec_10_1 ? {_entries_barrier_22_io_y_ppn[19:18], (ppn_ignore_4 ? io_req_0_bits_vaddr[29:21] : 9'h0) | _entries_barrier_22_io_y_ppn[17:9], io_req_0_bits_vaddr[20:12] | _entries_barrier_22_io_y_ppn[8:0]} : 20'h0) | (hitsVec_11_1 ? {_entries_barrier_23_io_y_ppn[19:18], (ppn_ignore_6 ? io_req_0_bits_vaddr[29:21] : 9'h0) | _entries_barrier_23_io_y_ppn[17:9], io_req_0_bits_vaddr[20:12] | _entries_barrier_23_io_y_ppn[8:0]} : 20'h0) | (vm_enabled_1 ? 20'h0 : io_req_0_bits_vaddr[31:12]), io_req_0_bits_vaddr[11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :195:26, :198:{18,28,47}, :236:63, generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :122:35, :137:32, :140:57, :160:46, :216:127, :339:28, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_resp_0_pf_ld = bad_va_1 & cmd_read_1 | (|((cmd_read_1 ? ({1'h0, ~(priv_rw_ok_1 & ({_entries_barrier_23_io_y_sr, _entries_barrier_22_io_y_sr, _entries_barrier_21_io_y_sr, _entries_barrier_20_io_y_sr, _entries_barrier_19_io_y_sr, _entries_barrier_18_io_y_sr, _entries_barrier_17_io_y_sr, _entries_barrier_16_io_y_sr, _entries_barrier_15_io_y_sr, _entries_barrier_14_io_y_sr, _entries_barrier_13_io_y_sr, _entries_barrier_12_io_y_sr} | (io_ptw_status_mxr ? {_entries_barrier_23_io_y_sx, _entries_barrier_22_io_y_sx, _entries_barrier_21_io_y_sx, _entries_barrier_20_io_y_sx, _entries_barrier_19_io_y_sx, _entries_barrier_18_io_y_sx, _entries_barrier_17_io_y_sx, _entries_barrier_16_io_y_sx, _entries_barrier_15_io_y_sx, _entries_barrier_14_io_y_sx, _entries_barrier_13_io_y_sx, _entries_barrier_12_io_y_sx} : 12'h0)))} & _pf_st_array_T_7 | ptw_pf_array_1) & _pf_st_array_T_10 : 13'h0) & hits_1));	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/rocket-chip/src/main/scala/util/package.scala:45:27, :267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :41:14, :162:19, :220:27, :222:27, :223:27, :227:{25,72}, :233:{22,43,71,76}, :274:36, :301:21, :302:{26,39,48,65,81}, :327:{33,46,62,70}]
  assign io_resp_0_pf_st = bad_va_1 & cmd_write_perms_1 | (|((cmd_write_perms_1 ? ({1'h0, ~(priv_rw_ok_1 & {_entries_barrier_23_io_y_sw, _entries_barrier_22_io_y_sw, _entries_barrier_21_io_y_sw, _entries_barrier_20_io_y_sw, _entries_barrier_19_io_y_sw, _entries_barrier_18_io_y_sw, _entries_barrier_17_io_y_sw, _entries_barrier_16_io_y_sw, _entries_barrier_15_io_y_sw, _entries_barrier_14_io_y_sw, _entries_barrier_13_io_y_sw, _entries_barrier_12_io_y_sw})} & _pf_st_array_T_7 | ptw_pf_array_1) & _pf_st_array_T_10 : 13'h0) & hits_1));	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, :267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :41:14, :162:19, :220:27, :222:27, :223:27, :227:72, :234:{22,43}, :274:36, :282:37, :301:21, :303:{26,46,55,72,88}, :328:{33,53,69,77}]
  assign io_resp_0_ae_ld = |((cmd_read_1 ? ae_array_1 | ~({newEntry_pr, _entries_barrier_23_io_y_pr, _entries_barrier_22_io_y_pr, _entries_barrier_21_io_y_pr, _entries_barrier_20_io_y_pr, _entries_barrier_19_io_y_pr, _entries_barrier_18_io_y_pr, _entries_barrier_17_io_y_pr, _entries_barrier_16_io_y_pr, _entries_barrier_15_io_y_pr, _entries_barrier_14_io_y_pr, _entries_barrier_13_io_y_pr, _entries_barrier_12_io_y_pr} & {1'h1, ~_GEN_29, ~_GEN_30, ~_GEN_31, ~_GEN_32, ~_GEN_33, ~_GEN_34, ~_GEN_35, ~_GEN_36, ~_GEN_37, ~_GEN_38, ~_GEN_39, ~_GEN_40}) : 13'h0) & hits_1);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :75:25, :149:32, :162:19, :238:{23,89,91,106}, :287:39, :291:{26,46,48}, :301:21, :331:{38,46}]
  assign io_resp_0_ae_st = |(((cmd_write_perms_1 ? ae_array_1 | ~({newEntry_pw, _entries_barrier_23_io_y_pw, _entries_barrier_22_io_y_pw, _entries_barrier_21_io_y_pw, _entries_barrier_20_io_y_pw, _entries_barrier_19_io_y_pw, _entries_barrier_18_io_y_pw, _entries_barrier_17_io_y_pw, _entries_barrier_16_io_y_pw, _entries_barrier_15_io_y_pw, _entries_barrier_14_io_y_pw, _entries_barrier_13_io_y_pw, _entries_barrier_12_io_y_pw} & {1'h1, ~_GEN_29, ~_GEN_30, ~_GEN_31, ~_GEN_32, ~_GEN_33, ~_GEN_34, ~_GEN_35, ~_GEN_36, ~_GEN_37, ~_GEN_38, ~_GEN_39, ~_GEN_40}) : 13'h0) | (cmd_put_partial_1 ? ~({_pma_1_io_resp_pp, _entries_barrier_23_io_y_ppp, _entries_barrier_22_io_y_ppp, _entries_barrier_21_io_y_ppp, _entries_barrier_20_io_y_ppp, _entries_barrier_19_io_y_ppp, _entries_barrier_18_io_y_ppp, _entries_barrier_17_io_y_ppp, _entries_barrier_16_io_y_ppp, _entries_barrier_15_io_y_ppp, _entries_barrier_14_io_y_ppp, _entries_barrier_13_io_y_ppp, _entries_barrier_12_io_y_ppp} | lrscAllowed_1) : 13'h0) | (_cmd_write_T_27 | _cmd_write_T_28 | _cmd_write_T_29 | _cmd_write_T_30 ? ~({_pma_1_io_resp_al, _entries_barrier_23_io_y_pal, _entries_barrier_22_io_y_pal, _entries_barrier_21_io_y_pal, _entries_barrier_20_io_y_pal, _entries_barrier_19_io_y_pal, _entries_barrier_18_io_y_pal, _entries_barrier_17_io_y_pal, _entries_barrier_16_io_y_pal, _entries_barrier_15_io_y_pal, _entries_barrier_14_io_y_pal, _entries_barrier_13_io_y_pal, _entries_barrier_12_io_y_pal} | lrscAllowed_1) : 13'h0) | (_cmd_write_T_34 | _cmd_write_T_35 | _cmd_write_T_36 | _cmd_write_T_37 | _cmd_write_T_38 ? ~({_pma_1_io_resp_aa, _entries_barrier_23_io_y_paa, _entries_barrier_22_io_y_paa, _entries_barrier_21_io_y_paa, _entries_barrier_20_io_y_paa, _entries_barrier_19_io_y_paa, _entries_barrier_18_io_y_paa, _entries_barrier_17_io_y_paa, _entries_barrier_16_io_y_paa, _entries_barrier_15_io_y_paa, _entries_barrier_14_io_y_paa, _entries_barrier_13_io_y_paa, _entries_barrier_12_io_y_paa} | lrscAllowed_1) : 13'h0)) & hits_1);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, :267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :75:25, :144:21, :150:32, :162:19, :238:{91,106}, :240:{23,89}, :246:22, :248:24, :250:24, :252:24, :253:41, :254:41, :255:41, :279:46, :282:37, :287:39, :293:{10,37,39}, :294:{10,28}, :295:{10,28,55}, :296:{10,31}, :301:21, :332:{38,46}]
  assign io_resp_0_ma_ld = (|_GEN_41) & cmd_read_1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :259:{44,85}, :335:36]
  assign io_resp_0_ma_st = (|_GEN_41) & cmd_write_1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:76, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :259:{44,85}, :336:36]
  assign io_resp_1_miss = io_ptw_resp_valid | tlb_miss | multipleHits;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:49, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :307:42, :338:46]
  assign io_resp_1_paddr = {(hitsVec_0 ? _entries_barrier_io_y_ppn : 20'h0) | (hitsVec_1 ? _entries_barrier_1_io_y_ppn : 20'h0) | (hitsVec_2 ? _entries_barrier_2_io_y_ppn : 20'h0) | (hitsVec_3 ? _entries_barrier_3_io_y_ppn : 20'h0) | (hitsVec_4 ? _entries_barrier_4_io_y_ppn : 20'h0) | (hitsVec_5 ? _entries_barrier_5_io_y_ppn : 20'h0) | (hitsVec_6 ? _entries_barrier_6_io_y_ppn : 20'h0) | (hitsVec_7 ? _entries_barrier_7_io_y_ppn : 20'h0) | (hitsVec_8 ? {_entries_barrier_8_io_y_ppn[19:18], (ppn_ignore ? io_req_1_bits_vaddr[29:21] : 9'h0) | _entries_barrier_8_io_y_ppn[17:9], io_req_1_bits_vaddr[20:12] | _entries_barrier_8_io_y_ppn[8:0]} : 20'h0) | (hitsVec_9 ? {_entries_barrier_9_io_y_ppn[19:18], (ppn_ignore_2 ? io_req_1_bits_vaddr[29:21] : 9'h0) | _entries_barrier_9_io_y_ppn[17:9], io_req_1_bits_vaddr[20:12] | _entries_barrier_9_io_y_ppn[8:0]} : 20'h0) | (hitsVec_10 ? {_entries_barrier_10_io_y_ppn[19:18], (ppn_ignore_4 ? io_req_1_bits_vaddr[29:21] : 9'h0) | _entries_barrier_10_io_y_ppn[17:9], io_req_1_bits_vaddr[20:12] | _entries_barrier_10_io_y_ppn[8:0]} : 20'h0) | (hitsVec_11 ? {_entries_barrier_11_io_y_ppn[19:18], (ppn_ignore_6 ? io_req_1_bits_vaddr[29:21] : 9'h0) | _entries_barrier_11_io_y_ppn[17:9], io_req_1_bits_vaddr[20:12] | _entries_barrier_11_io_y_ppn[8:0]} : 20'h0) | (vm_enabled ? 20'h0 : io_req_1_bits_vaddr[31:12]), io_req_1_bits_vaddr[11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :195:26, :198:{18,28,47}, :236:63, generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :122:35, :137:32, :140:57, :160:46, :216:127, :339:28, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_resp_1_pf_ld = bad_va & cmd_read | (|((cmd_read ? ({1'h0, ~(priv_rw_ok & ({_entries_barrier_11_io_y_sr, _entries_barrier_10_io_y_sr, _entries_barrier_9_io_y_sr, _entries_barrier_8_io_y_sr, _entries_barrier_7_io_y_sr, _entries_barrier_6_io_y_sr, _entries_barrier_5_io_y_sr, _entries_barrier_4_io_y_sr, _entries_barrier_3_io_y_sr, _entries_barrier_2_io_y_sr, _entries_barrier_1_io_y_sr, _entries_barrier_io_y_sr} | (io_ptw_status_mxr ? {_entries_barrier_11_io_y_sx, _entries_barrier_10_io_y_sx, _entries_barrier_9_io_y_sx, _entries_barrier_8_io_y_sx, _entries_barrier_7_io_y_sx, _entries_barrier_6_io_y_sx, _entries_barrier_5_io_y_sx, _entries_barrier_4_io_y_sx, _entries_barrier_3_io_y_sx, _entries_barrier_2_io_y_sx, _entries_barrier_1_io_y_sx, _entries_barrier_io_y_sx} : 12'h0)))} & _pf_st_array_T_1 | ptw_pf_array) & _pf_st_array_T_4 : 13'h0) & hits));	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/rocket-chip/src/main/scala/util/package.scala:45:27, :267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :41:14, :162:19, :220:27, :222:27, :223:27, :227:{25,72}, :233:{22,43,71,76}, :274:36, :301:21, :302:{26,39,48,65,81}, :327:{33,46,62,70}]
  assign io_resp_1_pf_st = bad_va & cmd_write_perms | (|((cmd_write_perms ? ({1'h0, ~(priv_rw_ok & {_entries_barrier_11_io_y_sw, _entries_barrier_10_io_y_sw, _entries_barrier_9_io_y_sw, _entries_barrier_8_io_y_sw, _entries_barrier_7_io_y_sw, _entries_barrier_6_io_y_sw, _entries_barrier_5_io_y_sw, _entries_barrier_4_io_y_sw, _entries_barrier_3_io_y_sw, _entries_barrier_2_io_y_sw, _entries_barrier_1_io_y_sw, _entries_barrier_io_y_sw})} & _pf_st_array_T_1 | ptw_pf_array) & _pf_st_array_T_4 : 13'h0) & hits));	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, :267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :41:14, :162:19, :220:27, :222:27, :223:27, :227:72, :234:{22,43}, :274:36, :282:37, :301:21, :303:{26,46,55,72,88}, :328:{33,53,69,77}]
  assign io_resp_1_ae_ld = |((cmd_read ? ae_array | ~({_pma_io_resp_r & ~deny_access_to_debug, _entries_barrier_11_io_y_pr, _entries_barrier_10_io_y_pr, _entries_barrier_9_io_y_pr, _entries_barrier_8_io_y_pr, _entries_barrier_7_io_y_pr, _entries_barrier_6_io_y_pr, _entries_barrier_5_io_y_pr, _entries_barrier_4_io_y_pr, _entries_barrier_3_io_y_pr, _entries_barrier_2_io_y_pr, _entries_barrier_1_io_y_pr, _entries_barrier_io_y_pr} & {1'h1, ~_GEN_16, ~_GEN_17, ~_GEN_18, ~_GEN_19, ~_GEN_20, ~_GEN_21, ~_GEN_22, ~_GEN_23, ~_GEN_24, ~_GEN_25, ~_GEN_26, ~_GEN_27}) : 13'h0) & hits);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/rocket-chip/src/main/scala/util/package.scala:267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :75:25, :144:21, :148:52, :149:{32,35}, :162:19, :238:{23,89,91,106}, :287:39, :291:{26,46,48}, :301:21, :331:{38,46}]
  assign io_resp_1_ae_st = |(((cmd_write_perms ? ae_array | ~({_pma_io_resp_w & ~deny_access_to_debug, _entries_barrier_11_io_y_pw, _entries_barrier_10_io_y_pw, _entries_barrier_9_io_y_pw, _entries_barrier_8_io_y_pw, _entries_barrier_7_io_y_pw, _entries_barrier_6_io_y_pw, _entries_barrier_5_io_y_pw, _entries_barrier_4_io_y_pw, _entries_barrier_3_io_y_pw, _entries_barrier_2_io_y_pw, _entries_barrier_1_io_y_pw, _entries_barrier_io_y_pw} & {1'h1, ~_GEN_16, ~_GEN_17, ~_GEN_18, ~_GEN_19, ~_GEN_20, ~_GEN_21, ~_GEN_22, ~_GEN_23, ~_GEN_24, ~_GEN_25, ~_GEN_26, ~_GEN_27}) : 13'h0) | (cmd_put_partial ? ~({_pma_io_resp_pp, _entries_barrier_11_io_y_ppp, _entries_barrier_10_io_y_ppp, _entries_barrier_9_io_y_ppp, _entries_barrier_8_io_y_ppp, _entries_barrier_7_io_y_ppp, _entries_barrier_6_io_y_ppp, _entries_barrier_5_io_y_ppp, _entries_barrier_4_io_y_ppp, _entries_barrier_3_io_y_ppp, _entries_barrier_2_io_y_ppp, _entries_barrier_1_io_y_ppp, _entries_barrier_io_y_ppp} | lrscAllowed) : 13'h0) | (_cmd_write_T_5 | _cmd_write_T_6 | _cmd_write_T_7 | _cmd_write_T_8 ? ~({_pma_io_resp_al, _entries_barrier_11_io_y_pal, _entries_barrier_10_io_y_pal, _entries_barrier_9_io_y_pal, _entries_barrier_8_io_y_pal, _entries_barrier_7_io_y_pal, _entries_barrier_6_io_y_pal, _entries_barrier_5_io_y_pal, _entries_barrier_4_io_y_pal, _entries_barrier_3_io_y_pal, _entries_barrier_2_io_y_pal, _entries_barrier_1_io_y_pal, _entries_barrier_io_y_pal} | lrscAllowed) : 13'h0) | (_cmd_write_T_12 | _cmd_write_T_13 | _cmd_write_T_14 | _cmd_write_T_15 | _cmd_write_T_16 ? ~({_pma_io_resp_aa, _entries_barrier_11_io_y_paa, _entries_barrier_10_io_y_paa, _entries_barrier_9_io_y_paa, _entries_barrier_8_io_y_paa, _entries_barrier_7_io_y_paa, _entries_barrier_6_io_y_paa, _entries_barrier_5_io_y_paa, _entries_barrier_4_io_y_paa, _entries_barrier_3_io_y_paa, _entries_barrier_2_io_y_paa, _entries_barrier_1_io_y_paa, _entries_barrier_io_y_paa} | lrscAllowed) : 13'h0)) & hits);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, :267:25, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :75:25, :144:21, :148:52, :149:35, :150:32, :162:19, :238:{91,106}, :240:{23,89}, :246:22, :248:24, :250:24, :252:24, :253:41, :254:41, :255:41, :279:46, :282:37, :287:39, :293:{10,37,39}, :294:{10,28}, :295:{10,28,55}, :296:{10,31}, :301:21, :332:{38,46}]
  assign io_resp_1_ma_ld = (|_GEN_28) & cmd_read;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :259:{44,85}, :335:36]
  assign io_resp_1_ma_st = (|_GEN_28) & cmd_write;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:76, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :259:{44,85}, :336:36]
  assign io_ptw_req_valid = _io_ptw_req_valid_T;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/TLB.scala:40:7]
  assign io_ptw_req_bits_bits_addr = r_refill_tag;	// @[generators/shuttle/src/main/scala/dmem/TLB.scala:40:7, :61:25]
endmodule

