/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.48
Hash     : 5aecabc
Date     : May  7 2024
Type     : Engineering
Log Time   : Tue May  7 09:47:57 2024 GMT

INFO: Created design: 10_100m_ethernet-fifo_convertor. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././raptor_sdc.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: 10_100m_ethernet-fifo_convertor
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/analysis/10_100m_ethernet-fifo_convertor_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/analysis/10_100m_ethernet-fifo_convertor_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d70ee20a8, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/analysis/10_100m_ethernet-fifo_convertor_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v' to AST representation.
Generating RTLIL representation for module `\CRC_Module'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v' to AST representation.
Generating RTLIL representation for module `\EthernetModule'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v' to AST representation.
Generating RTLIL representation for module `\InitModule'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v' to AST representation.
Generating RTLIL representation for module `\RxModule'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v' to AST representation.
Generating RTLIL representation for module `\TxModule'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v' to AST representation.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v' to AST representation.
Generating RTLIL representation for module `\test_feedback'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v:10)
Generating RTLIL representation for module `\tri_state'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top test_feedback' --

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule

10.2. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "CRC_Module"
 Process module "EthernetModule"
 Process module "InitModule"
 Process module "RxModule"
 Process module "TxModule"
 Process module "tri_state"
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 3634dcc386, CPU: user 0.07s system 0.01s, MEM: 16.41 MB peak
Yosys 0.38 (git sha1 d70ee20a8, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 18x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design 10_100m_ethernet-fifo_convertor is analyzed
INFO: ANL: Top Modules: test_feedback

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: 10_100m_ethernet-fifo_convertor
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/yosys -s 10_100m_ethernet-fifo_convertor.ys -l 10_100m_ethernet-fifo_convertor_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/yosys -s 10_100m_ethernet-fifo_convertor.ys -l 10_100m_ethernet-fifo_convertor_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d70ee20a8, gcc 11.2.1 -fPIC -Os)


-- Executing script file `10_100m_ethernet-fifo_convertor.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v' to AST representation.
Generating RTLIL representation for module `\CRC_Module'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v' to AST representation.
Generating RTLIL representation for module `\EthernetModule'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v' to AST representation.
Generating RTLIL representation for module `\InitModule'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v' to AST representation.
Generating RTLIL representation for module `\RxModule'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v' to AST representation.
Generating RTLIL representation for module `\TxModule'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v' to AST representation.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v' to AST representation.
Generating RTLIL representation for module `\test_feedback'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v:10)
Generating RTLIL representation for module `\tri_state'.
Successfully finished Verilog frontend.

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule

10.2. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule
Removed 0 unused modules.

11. Executing synth_rs pass: v0.4.218

11.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

11.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

11.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

11.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

11.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

11.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

11.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

11.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

11.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

11.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

11.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

11.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

11.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

11.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

11.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

11.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

11.17. Executing HIERARCHY pass (managing design hierarchy).

11.17.1. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule

11.17.2. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule
Removed 0 unused modules.

11.18. Executing PROC pass (convert processes to netlists).

11.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311 in module TxModule.
Marked 7 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305 in module TxModule.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266 in module TxModule.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234 in module RxModule.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224 in module RxModule.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167 in module RxModule.
Marked 8 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155 in module RxModule.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151 in module RxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141 in module InitModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137 in module CRC_Module.
Removed a total of 0 dead cases.

11.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 38 assignments to connections.

11.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109$263'.
  Set init value: \ff_state = 2'00
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106$262'.
  Set init value: \rxState = 3'000
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85$261'.
  Set init value: \start_intra = 1'0
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:84$260'.
  Set init value: \start = 1'0
Found init rule in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:12$145'.
  Set init value: \phy_reset = 1'1
Found init rule in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11$144'.
  Set init value: \init_cnt = 7'0000000

11.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
Found async reset \Reset in `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.

11.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~49 debug messages>

11.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
     1/1: $0\Enable_Crc[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
     1/1: $0\Initialize_Crc[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
     1/1: $0\phy_txen[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
     1/7: $0\phy_txd[3:0] [3]
     2/7: $0\phy_txd[3:0] [0]
     3/7: $0\phy_txd[3:0] [1]
     4/7: $0\phy_txd[3:0] [2]
     5/7: $0\preaddlt[199:0] [195:0]
     6/7: $0\preaddlt[199:0] [199:196]
     7/7: $0\txdata_buf_reader_address[9:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
     1/1: $0\nibble_idx[8:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
     1/2: $0\txState[2:0]
     2/2: $0\test1[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
     1/16: $2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$294
     2/16: $2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_DATA[3:0]$293
     3/16: $2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR[31:0]$292
     4/16: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$285
     5/16: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_DATA[23:0]$284
     6/16: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_ADDR[0:0]$283
     7/16: $1$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$279
     8/16: $1$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_DATA[3:0]$278
     9/16: $1$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR[31:0]$277
    10/16: $0\cycle[1:0]
    11/16: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$276
    12/16: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_DATA[23:0]$275
    13/16: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_ADDR[0:0]$274
    14/16: $0\ffIDX[0:0]
    15/16: $0\ff_idx[8:0]
    16/16: $0\ff_d[2:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109$263'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106$262'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85$261'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:84$260'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
     1/14: $0\ff_d[2:0] [2]
     2/14: $0\ff_d[2:0] [1:0]
     3/14: $0\ffIDX[2:0]
     4/14: $0\ff_idx[8:0]
     5/14: $0\rxdata_buf_reader_address[11:0]
     6/14: $0\cycle[1:0]
     7/14: $0\gap_cnt[3:0]
     8/14: $0\delay_cnt[3:0]
     9/14: $0\ff_data[0:0]
    10/14: $0\ff_cnt[7:0]
    11/14: $0\queue_empty[0:0]
    12/14: $0\ff_en[0:0]
    13/14: $0\start[0:0]
    14/14: $0\frameid[23:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
     1/2: $0\ff_state[1:0]
     2/2: $0\gap_len_ctl[1:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
     1/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$215
     2/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA[23:0]$214
     3/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR[2:0]$213
     4/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$219
     5/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA[23:0]$218
     6/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR[2:0]$217
     7/36: $3$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148[23:0]$216
     8/36: $3$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA[3:0]$208
     9/36: $2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$205
    10/36: $2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_DATA[3:0]$204
    11/36: $2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_ADDR[11:0]$203
    12/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$202
    13/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA[23:0]$201
    14/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR[2:0]$200
    15/36: $2$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148[23:0]$199
    16/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$198
    17/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA[23:0]$197
    18/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR[2:0]$196
    19/36: $2$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA[3:0]$195
    20/36: $2$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_ADDR[3:0]$194
    21/36: $1$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$193
    22/36: $1$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_DATA[3:0]$192
    23/36: $1$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_ADDR[11:0]$191
    24/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$190
    25/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA[23:0]$189
    26/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR[2:0]$188
    27/36: $1$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148[23:0]$187
    28/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$186
    29/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA[23:0]$185
    30/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR[2:0]$184
    31/36: $1$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA[3:0]$183
    32/36: $1$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_ADDR[3:0]$182
    33/36: $0\bad_da[0:0]
    34/36: $0\rxIDX[2:0]
    35/36: $0\start_intra[0:0]
    36/36: $0\test1[0:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
     1/1: $0\rxState[2:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
     1/1: $0\nibble_idx[8:0]
Creating decoders for process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:12$145'.
Creating decoders for process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11$144'.
Creating decoders for process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
     1/2: $0\init_cnt[6:0]
     2/2: $0\phy_reset[0:0]
Creating decoders for process `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
     1/1: $0\Crc[31:0]

11.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\RxModule.\da[0]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[1]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[2]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[3]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[4]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[5]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[6]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[7]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[8]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[9]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[10]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[11]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.

11.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TxModule.\Enable_Crc' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
  created $dff cell `$procdff$967' with negative edge clock.
Creating register for signal `\TxModule.\Initialize_Crc' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
  created $dff cell `$procdff$968' with negative edge clock.
Creating register for signal `\TxModule.\phy_txen' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
  created $dff cell `$procdff$969' with negative edge clock.
Creating register for signal `\TxModule.\phy_txd' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
  created $dff cell `$procdff$970' with negative edge clock.
Creating register for signal `\TxModule.\preaddlt' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
  created $dff cell `$procdff$971' with negative edge clock.
Creating register for signal `\TxModule.\txdata_buf_reader_address' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
  created $dff cell `$procdff$972' with negative edge clock.
Creating register for signal `\TxModule.\nibble_idx' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
  created $dff cell `$procdff$973' with negative edge clock.
Creating register for signal `\TxModule.\test1' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
  created $dff cell `$procdff$974' with negative edge clock.
Creating register for signal `\TxModule.\txState' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
  created $dff cell `$procdff$975' with negative edge clock.
Creating register for signal `\TxModule.\ffIDX1' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
  created $dff cell `$procdff$976' with negative edge clock.
Creating register for signal `\TxModule.\ffIDX2' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
  created $dff cell `$procdff$977' with negative edge clock.
Creating register for signal `\TxModule.\ff_d' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$978' with positive edge clock.
Creating register for signal `\TxModule.\cycle' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$979' with positive edge clock.
Creating register for signal `\TxModule.\ff_idx' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$980' with positive edge clock.
Creating register for signal `\TxModule.\ffIDX' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$981' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_ADDR' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$982' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_DATA' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$983' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$984' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$985' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_DATA' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$986' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$987' with positive edge clock.
Creating register for signal `\RxModule.\frameid' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$988' with negative edge clock.
Creating register for signal `\RxModule.\start' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$989' with negative edge clock.
Creating register for signal `\RxModule.\ff_en' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$990' with negative edge clock.
Creating register for signal `\RxModule.\ff_data' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$991' with negative edge clock.
Creating register for signal `\RxModule.\ff_cnt' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$992' with negative edge clock.
Creating register for signal `\RxModule.\ff_d' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$993' with negative edge clock.
Creating register for signal `\RxModule.\delay_cnt' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$994' with negative edge clock.
Creating register for signal `\RxModule.\gap_cnt' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$995' with negative edge clock.
Creating register for signal `\RxModule.\cycle' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$996' with negative edge clock.
Creating register for signal `\RxModule.\rxdata_buf_reader_address' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$997' with negative edge clock.
Creating register for signal `\RxModule.\ff_idx' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$998' with negative edge clock.
Creating register for signal `\RxModule.\ffIDX' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$999' with negative edge clock.
Creating register for signal `\RxModule.\queue_empty' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$1000' with negative edge clock.
Creating register for signal `\RxModule.\gap_len_ctl' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
  created $dff cell `$procdff$1001' with negative edge clock.
Creating register for signal `\RxModule.\ff_state' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
  created $dff cell `$procdff$1002' with negative edge clock.
Creating register for signal `\RxModule.\test1' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1003' with positive edge clock.
Creating register for signal `\RxModule.\start_intra' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1004' with positive edge clock.
Creating register for signal `\RxModule.\rxIDX' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1005' with positive edge clock.
Creating register for signal `\RxModule.\bad_da' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1006' with positive edge clock.
Creating register for signal `\RxModule.$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1007' with positive edge clock.
Creating register for signal `\RxModule.$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1008' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1009' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1010' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1011' with positive edge clock.
Creating register for signal `\RxModule.$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1012' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1013' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1014' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1015' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1016' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1017' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1018' with positive edge clock.
Creating register for signal `\RxModule.\rxState' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
  created $dff cell `$procdff$1019' with positive edge clock.
Creating register for signal `\RxModule.\nibble_idx' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
  created $dff cell `$procdff$1020' with positive edge clock.
Creating register for signal `\InitModule.\phy_reset' using process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
  created $dff cell `$procdff$1023' with positive edge clock.
Creating register for signal `\InitModule.\init_cnt' using process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
  created $adff cell `$procdff$1024' with positive edge clock and positive level reset.
Creating register for signal `\CRC_Module.\Crc' using process `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
  created $adff cell `$procdff$1025' with positive edge clock and positive level reset.

11.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
Found and cleaned up 7 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
Found and cleaned up 4 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109$263'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106$262'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85$261'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:84$260'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
Found and cleaned up 6 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
Found and cleaned up 4 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
Found and cleaned up 6 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
Found and cleaned up 8 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
Found and cleaned up 1 empty switch in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
Removing empty process `InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:12$145'.
Removing empty process `InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11$144'.
Found and cleaned up 2 empty switches in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
Removing empty process `InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
Found and cleaned up 1 empty switch in `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
Removing empty process `CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
Cleaned up 49 empty switches.

11.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module tri_state.
Optimizing module test_feedback.
Optimizing module TxModule.
<suppressed ~11 debug messages>
Optimizing module RxModule.
<suppressed ~16 debug messages>
Optimizing module InitModule.
Optimizing module EthernetModule.
Optimizing module CRC_Module.

11.19. Executing SPLITNETS pass (splitting up multi-bit signals).

11.20. Executing DEMUXMAP pass.

11.21. Executing FLATTEN pass (flatten design).
Deleting now unused module CRC_Module.
Deleting now unused module EthernetModule.
Deleting now unused module InitModule.
Deleting now unused module RxModule.
Deleting now unused module TxModule.
Deleting now unused module tri_state.
<suppressed ~10 debug messages>

11.22. Executing DEMUXMAP pass.

11.23. Executing TRIBUF pass.
Warning: Transforming tri-state at RTL line /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v:10 into pure logic:
         Functional Behavior may change.
Warning: Transforming tri-state at RTL line /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v:10 into pure logic:
         Functional Behavior may change.
Warning: Transforming tri-state at RTL line /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v:10 into pure logic:
         Functional Behavior may change.
Warning: Transforming tri-state at RTL line /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v:10 into pure logic:
         Functional Behavior may change.
Warning: Transforming tri-state at RTL line /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v:10 into pure logic:
         Functional Behavior may change.

11.24. Executing TRIBUF pass.

11.25. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port test_feedback.phy_col to output.
Demoting inout port test_feedback.phy_crs to output.
Demoting inout port test_feedback.phy_linksts to output.
Demoting inout port test_feedback.phy_rxen to output.
Demoting inout port test_feedback.phy_txclk to output.

11.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~10 debug messages>

11.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 45 unused cells and 347 unused wires.
<suppressed ~54 debug messages>

11.28. Executing CHECK pass (checking for obvious problems).
Checking module test_feedback...
Warning: Wire test_feedback.\test2 is used but has no driver.
Found and reported 1 problems.

11.29. Printing statistics.

=== test_feedback ===

   Number of wires:                625
   Number of wire bits:           3926
   Number of public wires:         151
   Number of public wire bits:     717
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                557
     $add                           23
     $adff                           2
     $and                           35
     $dff                           35
     $eq                           107
     $logic_and                      2
     $logic_not                     25
     $logic_or                       5
     $lt                             3
     $memrd_v2                       5
     $memwr_v2                       5
     $mul                            9
     $mux                          147
     $ne                             2
     $not                           10
     $or                             1
     $pmux                          26
     $reduce_bool                    1
     $shr                            1
     $sub                            4
     $xor                          109

11.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~444 debug messages>
Removed a total of 148 cells.

11.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$681.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$683.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$691.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$693.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$701.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$703.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$711.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$713.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$721.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$723.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$731.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$733.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$771.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$777.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$783.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$790.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$797.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$804.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$818.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$825.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$832.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$472.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$478.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$484.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$490.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$496.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$502.
Removed 27 multiplexer ports.
<suppressed ~62 debug messages>

11.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [3:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709:
      Old ports: A=24'111111111111111111111111, B=24'000000000000000000000000, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y
      New ports: A=1'1, B=1'0, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [23:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$360: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1042 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$370: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1044 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$380: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1046 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$390: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1048 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$402: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1050 }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [3:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679:
      Old ports: A=24'000000000000000000000000, B=24'111100000000000000000000, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20]
      New connections: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [23:21] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [19:0] } = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20] 20'00000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [23:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$750: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$752_CMP $auto$opt_reduce.cc:134:opt_pmux$1052 }
    New ctrl vector for $pmux cell $auto$tribuf.cc:202:run$1031: \EthernetModule_inst.TxModule_inst.txcrc.Reset
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$626: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$560_CMP $auto$opt_reduce.cc:134:opt_pmux$1054 }
  Optimizing cells in module \test_feedback.
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$219, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0], Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [23:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$215, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20], Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20]
      New connections: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [23:21] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [19:0] } = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20] 20'00000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$851:
      Old ports: A=4'0000, B=$flatten\EthernetModule_inst.\RxModule_inst.$2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$205, Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0], Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [3:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$505:
      Old ports: A=4'0000, B=$flatten\EthernetModule_inst.\TxModule_inst.$2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$294, Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0], Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [3:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$523:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\TxModule_inst.$2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$285, Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0], Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [23:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] }
  Optimizing cells in module \test_feedback.
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$860:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$202, Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0], Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [23:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$872:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$198, Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20], Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20]
      New connections: { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [23:21] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [19:0] } = { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20] 20'00000000000000000000 }
  Optimizing cells in module \test_feedback.
Performed a total of 24 changes.

11.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

11.35. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$598 in front of them:
        $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249
        $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:259$252

11.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=37, #solve=0, #remove=0, time=0.00 sec.]

11.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 181 unused wires.
<suppressed ~1 debug messages>

11.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~18 debug messages>

11.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$689.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$689.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$699.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$699.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$719.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$719.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$729.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$729.
    dead port 1/3 on $pmux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$750.
    dead port 2/3 on $pmux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$750.
    dead port 3/3 on $pmux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$750.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$763.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$763.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$775.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$775.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$781.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$781.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$795.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$795.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$802.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$802.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$823.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$823.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$830.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$830.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$893.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$893.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$895.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$895.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$903.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$903.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$905.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$905.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$920.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$920.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$927.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$927.
    dead port 1/7 on $pmux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$929.
    dead port 2/7 on $pmux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$929.
    dead port 3/7 on $pmux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$929.
    dead port 4/7 on $pmux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$929.
    dead port 5/7 on $pmux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$929.
    dead port 6/7 on $pmux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$929.
    dead port 7/7 on $pmux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$929.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$932.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$932.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$936.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$936.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$940.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$940.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$944.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$944.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$948.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$948.
Removed 64 multiplexer ports.
<suppressed ~45 debug messages>

11.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.42. Executing OPT_SHARE pass.

11.43. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($adff) from module test_feedback (removing D path).
Handling const CLK on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$977 ($dff) from module test_feedback (removing D path).
Handling const CLK on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$976 ($dff) from module test_feedback (removing D path).
Handling const CLK on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$975 ($dff) from module test_feedback (removing D path).
Handling const CLK on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$973 ($dff) from module test_feedback (removing D path).
Handling const CLK on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$972 ($dff) from module test_feedback (removing D path).
Handling const CLK on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$971 ($dff) from module test_feedback (removing D path).
Handling const CLK on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$970 ($dff) from module test_feedback (removing D path).
Handling const CLK on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$969 ($dff) from module test_feedback (removing D path).
Handling const CLK on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$968 ($dff) from module test_feedback (removing D path).
Handling const CLK on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$967 ($dff) from module test_feedback (removing D path).
Setting constant 0-bit at position 0 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1019 ($dff) from module test_feedback.
Setting constant 0-bit at position 1 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1019 ($dff) from module test_feedback.
Setting constant 0-bit at position 2 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1019 ($dff) from module test_feedback.
Setting constant 0-bit at position 0 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1020 ($dff) from module test_feedback.
Setting constant 0-bit at position 1 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1020 ($dff) from module test_feedback.
Setting constant 0-bit at position 2 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1020 ($dff) from module test_feedback.
Setting constant 0-bit at position 3 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1020 ($dff) from module test_feedback.
Setting constant 0-bit at position 4 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1020 ($dff) from module test_feedback.
Setting constant 0-bit at position 5 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1020 ($dff) from module test_feedback.
Setting constant 0-bit at position 6 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1020 ($dff) from module test_feedback.
Setting constant 0-bit at position 7 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1020 ($dff) from module test_feedback.
Setting constant 0-bit at position 8 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1020 ($dff) from module test_feedback.
Setting constant 1-bit at position 0 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 1 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 2 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 3 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 4 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 5 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 6 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 7 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 8 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 9 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 10 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 11 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 12 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 13 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 14 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 15 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 16 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 17 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 18 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 19 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 20 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 21 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 22 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 23 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 24 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 25 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 26 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 27 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 28 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 29 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 30 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
Setting constant 1-bit at position 31 on $flatten\EthernetModule_inst.\TxModule_inst.\txcrc.$procdff$1025 ($dlatch) from module test_feedback.
[#visit=27, #solve=0, #remove=44, time=0.00 sec.]

11.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 266 unused cells and 282 unused wires.
<suppressed ~293 debug messages>

11.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~4 debug messages>

11.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

11.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.49. Executing OPT_SHARE pass.

11.50. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1003 ($dff) from module test_feedback (removing D path).
Setting constant 0-bit at position 0 on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1006 ($dff) from module test_feedback.
[#visit=10, #solve=0, #remove=1, time=0.00 sec.]

11.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

11.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

11.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.56. Executing OPT_SHARE pass.

11.57. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1004 ($dff) from module test_feedback (removing D path).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~1 debug messages>

11.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

11.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.63. Executing OPT_SHARE pass.

11.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 5

11.67. Executing FSM pass (extract and optimize FSM).

11.67.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking test_feedback.EthernetModule_inst.RxModule_inst.ff_state as FSM state register:
    Register has an initialization value.

11.67.2. Executing FSM_EXTRACT pass (extracting FSM from design).

11.67.3. Executing FSM_OPT pass (simple optimizations of FSMs).

11.67.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.67.5. Executing FSM_OPT pass (simple optimizations of FSMs).

11.67.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

11.67.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

11.67.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11.68. Executing WREDUCE pass (reducing word size of cells).
Removed top 6 bits (of 7) from port B of cell test_feedback.$flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143 ($add).
Removed top 5 bits (of 7) from port B of cell test_feedback.$flatten\EthernetModule_inst.\initModule_inst.$procmux$961_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$560_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226 ($add).
Removed top 30 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240 ($add).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241 ($add).
Removed top 24 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258 ($add).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258 ($add).
Removed top 1 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:217$231 ($eq).
Removed top 30 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226_Y.
Removed top 24 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241_Y.

11.69. Executing PEEPOPT pass (run peephole optimizers).

11.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

11.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

11.74. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.76. Executing OPT_SHARE pass.

11.77. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\EthernetModule_inst.\initModule_inst.$procdff$1024 ($adff) from module test_feedback (D = $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143_Y, Q = \EthernetModule_inst.initModule_inst.init_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\initModule_inst.$procdff$1023 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\initModule_inst.$procmux$959_Y, Q = \EthernetModule_inst.initModule_inst.phy_reset).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$995 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\gap_cnt[3:0], Q = \EthernetModule_inst.RxModule_inst.gap_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$994 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\delay_cnt[3:0], Q = \EthernetModule_inst.RxModule_inst.delay_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$992 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ff_cnt[7:0], Q = \EthernetModule_inst.RxModule_inst.ff_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$989 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\start[0:0], Q = \EthernetModule_inst.RxModule_inst.start).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1002 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ff_state[1:0], Q = \EthernetModule_inst.RxModule_inst.ff_state).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1001 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\gap_len_ctl[1:0], Q = \EthernetModule_inst.RxModule_inst.gap_len_ctl).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

11.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~7 debug messages>

11.80. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

11.81. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

11.83. Executing OPT_SHARE pass.

11.84. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

11.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.87. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

11.88. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.89. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.90. Executing OPT_SHARE pass.

11.91. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 3

11.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.95. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.96. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

11.97. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.99. Executing OPT_SHARE pass.

11.100. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

11.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.108. Executing OPT_SHARE pass.

11.109. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.110. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=11, #remove=0, time=0.01 sec.]

11.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.113. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 bits (of 32) from wire test_feedback.$auto$wreduce.cc:461:run$1058.
Removed top 24 bits (of 32) from wire test_feedback.$auto$wreduce.cc:461:run$1059.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240_Y.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258_Y.

11.114. Executing PEEPOPT pass (run peephole optimizers).

11.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

11.116. Executing DEMUXMAP pass.

11.117. Executing SPLITNETS pass (splitting up multi-bit signals).

11.118. Printing statistics.

=== test_feedback ===

   Number of wires:                173
   Number of wire bits:            716
   Number of public wires:         129
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $add                            5
     $adffe                          1
     $and                            2
     $dffe                           7
     $eq                             8
     $logic_not                      2
     $lt                             2
     $mux                            6
     $ne                             2
     $not                            1
     $or                             1
     $pmux                           7
     $reduce_and                     3
     $reduce_bool                    6
     $reduce_or                      1

11.119. Executing RS_DSP_MULTADD pass.

11.120. Executing WREDUCE pass (reducing word size of cells).

11.121. Executing RS_DSP_MACC pass.

11.122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.123. Executing TECHMAP pass (map to technology primitives).

11.123.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.123.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.124. Printing statistics.

=== test_feedback ===

   Number of wires:                173
   Number of wire bits:            716
   Number of public wires:         129
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $add                            5
     $adffe                          1
     $and                            2
     $dffe                           7
     $eq                             8
     $logic_not                      2
     $lt                             2
     $mux                            6
     $ne                             2
     $not                            1
     $or                             1
     $pmux                           7
     $reduce_and                     3
     $reduce_bool                    6
     $reduce_or                      1

11.125. Executing TECHMAP pass (map to technology primitives).

11.125.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.125.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.126. Printing statistics.

=== test_feedback ===

   Number of wires:                173
   Number of wire bits:            716
   Number of public wires:         129
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $add                            5
     $adffe                          1
     $and                            2
     $dffe                           7
     $eq                             8
     $logic_not                      2
     $lt                             2
     $mux                            6
     $ne                             2
     $not                            1
     $or                             1
     $pmux                           7
     $reduce_and                     3
     $reduce_bool                    6
     $reduce_or                      1

11.127. Executing TECHMAP pass (map to technology primitives).

11.127.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.127.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.128. Executing TECHMAP pass (map to technology primitives).

11.128.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.128.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.129. Executing TECHMAP pass (map to technology primitives).

11.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

11.129.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.130. Executing RS_DSP_SIMD pass.

11.131. Executing TECHMAP pass (map to technology primitives).

11.131.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

11.131.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.132. Executing TECHMAP pass (map to technology primitives).

11.132.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

11.132.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

11.133. Executing rs_pack_dsp_regs pass.

11.134. Executing RS_DSP_IO_REGS pass.

11.135. Executing TECHMAP pass (map to technology primitives).

11.135.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

11.135.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

11.136. Executing TECHMAP pass (map to technology primitives).

11.136.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

11.136.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

11.137. Printing statistics.

=== test_feedback ===

   Number of wires:                173
   Number of wire bits:            716
   Number of public wires:         129
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $add                            5
     $adffe                          1
     $and                            2
     $dffe                           7
     $eq                             8
     $logic_not                      2
     $lt                             2
     $mux                            6
     $ne                             2
     $not                            1
     $or                             1
     $pmux                           7
     $reduce_and                     3
     $reduce_bool                    6
     $reduce_or                      1

11.138. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module test_feedback:
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143 ($add).
  creating $alu model for $macc $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226.
  creating $alu model for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:14$139 ($lt): new $alu
  creating $alu model for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:19$142 ($lt): new $alu
  creating $alu cell for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:19$142: $auto$alumacc.cc:485:replace_alu$1100
  creating $alu cell for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:14$139: $auto$alumacc.cc:485:replace_alu$1105
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226: $auto$alumacc.cc:485:replace_alu$1110
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240: $auto$alumacc.cc:485:replace_alu$1113
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241: $auto$alumacc.cc:485:replace_alu$1116
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258: $auto$alumacc.cc:485:replace_alu$1119
  creating $alu cell for $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143: $auto$alumacc.cc:485:replace_alu$1122
  created 7 $alu and 0 $macc cells.

11.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~3 debug messages>

11.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\initModule_inst.$ternary$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:14$140.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\initModule_inst.$ternary$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:14$140.
Removed 2 multiplexer ports.
<suppressed ~8 debug messages>

11.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.144. Executing OPT_SHARE pass.

11.145. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 1 unused cells and 12 unused wires.
<suppressed ~11 debug messages>

11.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

11.149. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.151. Executing OPT_SHARE pass.

11.152. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

11.155. Printing statistics.

=== test_feedback ===

   Number of wires:                179
   Number of wire bits:            798
   Number of public wires:         120
   Number of public wire bits:     569
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $adffe                          1
     $alu                            7
     $and                            2
     $dffe                           7
     $eq                             8
     $logic_not                      2
     $mux                            5
     $ne                             2
     $not                            2
     $or                             1
     $pmux                           7
     $reduce_and                     3
     $reduce_bool                    6
     $reduce_or                      1

11.156. Executing MEMORY pass.

11.156.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.156.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.156.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.156.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.156.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.156.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.156.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.156.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.156.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.156.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.157. Printing statistics.

=== test_feedback ===

   Number of wires:                179
   Number of wire bits:            798
   Number of public wires:         120
   Number of public wire bits:     569
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $adffe                          1
     $alu                            7
     $and                            2
     $dffe                           7
     $eq                             8
     $logic_not                      2
     $mux                            5
     $ne                             2
     $not                            2
     $or                             1
     $pmux                           7
     $reduce_and                     3
     $reduce_bool                    6
     $reduce_or                      1

11.158. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~7 debug messages>

11.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.160. Executing MEMORY_LIBMAP pass (mapping memories to cells).

11.161. Executing MEMORY_LIBMAP pass (mapping memories to cells).

11.162. Executing Rs_BRAM_Split pass.

11.163. Executing TECHMAP pass (map to technology primitives).

11.163.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

11.163.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

11.164. Executing TECHMAP pass (map to technology primitives).

11.164.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

11.164.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.165. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

11.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

11.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.171. Executing OPT_SHARE pass.

11.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.175. Executing PMUXTREE pass.

11.176. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~11 debug messages>

11.177. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.178. Executing TECHMAP pass (map to technology primitives).

11.178.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.178.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

11.178.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~1033 debug messages>

11.179. Printing statistics.

=== test_feedback ===

   Number of wires:                488
   Number of wire bits:           9358
   Number of public wires:         120
   Number of public wire bits:     569
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                480
     $_AND_                        108
     $_DFFE_NP_                     21
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                      1
     $_MUX_                         71
     $_NOT_                         51
     $_OR_                          94
     $_XOR_                        127

11.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~280 debug messages>

11.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~129 debug messages>
Removed a total of 43 cells.

11.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.185. Executing OPT_SHARE pass.

11.186. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=29, #solve=0, #remove=0, time=0.00 sec.]

11.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 24 unused cells and 305 unused wires.
<suppressed ~25 debug messages>

11.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.190. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.192. Executing OPT_SHARE pass.

11.193. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=29, #solve=0, #remove=0, time=0.00 sec.]

11.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

11.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~30 debug messages>

11.197. Executing TECHMAP pass (map to technology primitives).

11.197.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.197.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

11.198. Printing statistics.

=== test_feedback ===

   Number of wires:                210
   Number of wire bits:            757
   Number of public wires:         120
   Number of public wire bits:     569
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                178
     $_AND_                         31
     $_DFFE_NP_                     21
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                      1
     $_MUX_                         22
     $_NOT_                         34
     $_OR_                          42
     $_XOR_                         20

11.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.200. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.202. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.204. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=29, #solve=0, #remove=0, time=0.00 sec.]

11.205. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

11.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.209. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.210. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.212. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=29, #solve=0, #remove=0, time=0.00 sec.]

11.213. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.218. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.220. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=29, #solve=0, #remove=0, time=0.00 sec.]

11.221. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=29, #solve=11, #remove=0, time=0.00 sec.]

11.222. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.224. Printing statistics.

=== test_feedback ===

   Number of wires:                207
   Number of wire bits:            753
   Number of public wires:         120
   Number of public wire bits:     569
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                177
     $_AND_                         31
     $_DFFE_NP_                     21
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                      1
     $_MUX_                         22
     $_NOT_                         33
     $_OR_                          42
     $_XOR_                         20

   Number of Generic REGs:          29

ABC-DFF iteration : 1

11.225. Executing ABC pass (technology mapping using ABC).

11.225.1. Summary of detected clock domains:
  13 cells in clk=\clk_10K, en=$auto$opt_dff.cc:220:make_patterns_logic$1066, arst={ }, srst={ }
  41 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1100.CO [6], arst=\reset, srst={ }
  6 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1082, arst={ }, srst={ }
  10 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1092, arst={ }, srst={ }
  21 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1069, arst={ }, srst={ }
  27 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1085, arst={ }, srst={ }
  40 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1075, arst={ }, srst={ }
  19 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1072, arst={ }, srst={ }

  #logic partitions = 8

11.225.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1100.CO [6], asynchronously reset by \reset
Extracted 41 gates and 41 wires to a netlist network with 0 inputs and 15 outputs (dfl=1).

11.225.2.1. Executing ABC.
[Time = 0.05 sec.]

11.225.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1075
Extracted 40 gates and 44 wires to a netlist network with 3 inputs and 14 outputs (dfl=1).

11.225.3.1. Executing ABC.
[Time = 0.06 sec.]

11.225.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1085
Extracted 27 gates and 41 wires to a netlist network with 13 inputs and 8 outputs (dfl=1).

11.225.4.1. Executing ABC.
[Time = 0.06 sec.]

11.225.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1069
Extracted 21 gates and 24 wires to a netlist network with 1 inputs and 5 outputs (dfl=1).

11.225.5.1. Executing ABC.
[Time = 0.06 sec.]

11.225.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1072
Extracted 19 gates and 22 wires to a netlist network with 1 inputs and 8 outputs (dfl=1).

11.225.6.1. Executing ABC.
[Time = 0.06 sec.]

11.225.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1066
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 2 outputs (dfl=1).

11.225.7.1. Executing ABC.
[Time = 0.05 sec.]

11.225.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1092
Extracted 10 gates and 13 wires to a netlist network with 1 inputs and 3 outputs (dfl=1).

11.225.8.1. Executing ABC.
[Time = 0.06 sec.]

11.225.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1082
Extracted 6 gates and 8 wires to a netlist network with 0 inputs and 3 outputs (dfl=1).

11.225.9.1. Executing ABC.
[Time = 0.04 sec.]

11.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.227. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.228. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.229. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.230. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.231. Executing OPT_SHARE pass.

11.232. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

11.233. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 8 unused cells and 182 unused wires.
<suppressed ~9 debug messages>

11.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.238. Executing OPT_SHARE pass.

11.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

11.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

11.242. Executing ABC pass (technology mapping using ABC).

11.242.1. Summary of detected clock domains:
  11 cells in clk=\clk_10K, en=$abc$2198$auto$opt_dff.cc:220:make_patterns_logic$1066, arst={ }, srst={ }
  34 cells in clk=!\ff_clk, en=$abc$2124$auto$opt_dff.cc:195:make_patterns_logic$1075, arst={ }, srst={ }
  33 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1100.CO [6], arst=\reset, srst={ }

  #logic partitions = 3

11.242.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$2124$auto$opt_dff.cc:195:make_patterns_logic$1075
Extracted 34 gates and 36 wires to a netlist network with 0 inputs and 9 outputs (dfl=1).

11.242.2.1. Executing ABC.
[Time = 0.04 sec.]

11.242.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1100.CO [6], asynchronously reset by \reset
Extracted 33 gates and 33 wires to a netlist network with 0 inputs and 15 outputs (dfl=1).

11.242.3.1. Executing ABC.
[Time = 0.05 sec.]

11.242.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $abc$2198$auto$opt_dff.cc:220:make_patterns_logic$1066
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 3 outputs (dfl=1).

11.242.4.1. Executing ABC.
[Time = 0.04 sec.]

11.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.248. Executing OPT_SHARE pass.

11.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 97 unused wires.
<suppressed ~1 debug messages>

11.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

11.252. Executing ABC pass (technology mapping using ABC).

11.252.1. Summary of detected clock domains:
  11 cells in clk=\clk_10K, en=$abc$2198$auto$opt_dff.cc:220:make_patterns_logic$1066, arst={ }, srst={ }
  33 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1100.CO [6], arst=\reset, srst={ }

  #logic partitions = 2

11.252.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1100.CO [6], asynchronously reset by \reset
Extracted 33 gates and 33 wires to a netlist network with 0 inputs and 15 outputs (dfl=2).

11.252.2.1. Executing ABC.
[Time = 0.05 sec.]

11.252.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $abc$2198$auto$opt_dff.cc:220:make_patterns_logic$1066
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 3 outputs (dfl=2).

11.252.3.1. Executing ABC.
[Time = 0.05 sec.]

11.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.256. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.258. Executing OPT_SHARE pass.

11.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 61 unused wires.
<suppressed ~1 debug messages>

11.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

11.262. Executing ABC pass (technology mapping using ABC).

11.262.1. Summary of detected clock domains:
  12 cells in clk=\clk_10K, en=$abc$2198$auto$opt_dff.cc:220:make_patterns_logic$1066, arst={ }, srst={ }
  31 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1100.CO [6], arst=\reset, srst={ }

  #logic partitions = 2

11.262.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1100.CO [6], asynchronously reset by \reset
Extracted 31 gates and 31 wires to a netlist network with 0 inputs and 15 outputs (dfl=2).

11.262.2.1. Executing ABC.
[Time = 0.05 sec.]

11.262.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $abc$2198$auto$opt_dff.cc:220:make_patterns_logic$1066
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 4 outputs (dfl=2).

11.262.3.1. Executing ABC.
[Time = 0.05 sec.]

11.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.266. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.268. Executing OPT_SHARE pass.

11.269. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.270. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 61 unused wires.
<suppressed ~1 debug messages>

11.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

11.272. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          29

ABC-DFF iteration : 1

11.273. Executing ABC pass (technology mapping using ABC).

11.273.1. Summary of detected clock domains:
  13 cells in clk=\clk_10K, en=$auto$opt_dff.cc:220:make_patterns_logic$1066, arst={ }, srst={ }
  41 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1100.CO [6], arst=\reset, srst={ }
  6 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1082, arst={ }, srst={ }
  10 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1092, arst={ }, srst={ }
  21 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1069, arst={ }, srst={ }
  27 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1085, arst={ }, srst={ }
  40 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1075, arst={ }, srst={ }
  19 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1072, arst={ }, srst={ }

  #logic partitions = 8

11.273.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1100.CO [6], asynchronously reset by \reset
Extracted 41 gates and 41 wires to a netlist network with 0 inputs and 15 outputs (dfl=1).

11.273.2.1. Executing ABC.
[Time = 0.05 sec.]

11.273.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1075
Extracted 40 gates and 44 wires to a netlist network with 3 inputs and 14 outputs (dfl=1).

11.273.3.1. Executing ABC.
[Time = 0.07 sec.]

11.273.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1085
Extracted 27 gates and 41 wires to a netlist network with 13 inputs and 8 outputs (dfl=1).

11.273.4.1. Executing ABC.
[Time = 0.06 sec.]

11.273.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1069
Extracted 21 gates and 24 wires to a netlist network with 1 inputs and 5 outputs (dfl=1).

11.273.5.1. Executing ABC.
[Time = 0.08 sec.]

11.273.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1072
Extracted 19 gates and 22 wires to a netlist network with 1 inputs and 8 outputs (dfl=1).

11.273.6.1. Executing ABC.
[Time = 0.06 sec.]

11.273.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1066
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 2 outputs (dfl=1).

11.273.7.1. Executing ABC.
[Time = 0.05 sec.]

11.273.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1092
Extracted 10 gates and 13 wires to a netlist network with 1 inputs and 3 outputs (dfl=1).

11.273.8.1. Executing ABC.
[Time = 0.06 sec.]

11.273.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1082
Extracted 6 gates and 8 wires to a netlist network with 0 inputs and 3 outputs (dfl=1).

11.273.9.1. Executing ABC.
[Time = 0.04 sec.]

11.274. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

11.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.276. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 8 unused cells and 182 unused wires.
<suppressed ~9 debug messages>

11.277. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

11.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.279. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

11.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.282. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.283. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

11.284. Executing ABC pass (technology mapping using ABC).

11.284.1. Summary of detected clock domains:
  40 cells in clk=\clk_10K, en={ }, arst=\reset, srst={ }
  42 cells in clk=!\ff_clk, en={ }, arst={ }, srst={ }
  12 cells in clk=\clk_10K, en={ }, arst={ }, srst={ }

  #logic partitions = 3

11.284.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk
Extracted 42 gates and 44 wires to a netlist network with 0 inputs and 8 outputs (dfl=1).

11.284.2.1. Executing ABC.
[Time = 0.06 sec.]

11.284.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, asynchronously reset by \reset
Extracted 40 gates and 40 wires to a netlist network with 0 inputs and 15 outputs (dfl=1).

11.284.3.1. Executing ABC.
[Time = 0.07 sec.]

11.284.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 2 outputs (dfl=1).

11.284.4.1. Executing ABC.
[Time = 0.06 sec.]

11.285. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.287. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 112 unused wires.
<suppressed ~1 debug messages>

11.288. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.290. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.291. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$2611$auto$blifparse.cc:377:parse_blif$2612 ($_DFF_P_) from module test_feedback (D = $abc$2611$new_n18_, Q = $abc$2504$lo0).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.293. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

11.294. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

11.295. Executing ABC pass (technology mapping using ABC).

11.295.1. Summary of detected clock domains:
  38 cells in clk=\clk_10K, en={ }, arst=\reset, srst={ }
  13 cells in clk=\clk_10K, en={ }, arst={ }, srst={ }

  #logic partitions = 2

11.295.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, asynchronously reset by \reset
Extracted 38 gates and 38 wires to a netlist network with 0 inputs and 15 outputs (dfl=2).

11.295.2.1. Executing ABC.
[Time = 0.06 sec.]

11.295.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 2 outputs (dfl=2).

11.295.3.1. Executing ABC.
[Time = 0.07 sec.]

11.296. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.298. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

11.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.301. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.302. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.305. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

11.306. Executing ABC pass (technology mapping using ABC).

11.306.1. Summary of detected clock domains:
  14 cells in clk=\clk_10K, en={ }, arst={ }, srst={ }
  38 cells in clk=\clk_10K, en={ }, arst=\reset, srst={ }

  #logic partitions = 2

11.306.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, asynchronously reset by \reset
Extracted 38 gates and 39 wires to a netlist network with 1 inputs and 16 outputs (dfl=2).

11.306.2.1. Executing ABC.
[Time = 0.07 sec.]

11.306.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 3 outputs (dfl=2).

11.306.3.1. Executing ABC.
[Time = 0.05 sec.]

11.307. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.309. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 70 unused wires.
<suppressed ~1 debug messages>

11.310. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.311. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.312. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.313. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.316. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

11.317. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

11.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.319. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.321. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.322. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.323. Executing OPT_SHARE pass.

11.324. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.325. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.326. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.328. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.329. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.330. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.331. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.332. Executing OPT_SHARE pass.

11.333. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.334. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.337. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.338. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.339. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.340. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.341. Executing OPT_SHARE pass.

11.342. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.343. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=8, #remove=0, time=0.00 sec.]

11.344. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.346. Executing BMUXMAP pass.

11.347. Executing DEMUXMAP pass.

11.348. Executing SPLITNETS pass (splitting up multi-bit signals).

11.349. Executing ABC pass (technology mapping using ABC).

11.349.1. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Extracted 36 gates and 45 wires to a netlist network with 9 inputs and 12 outputs (dfl=1).

11.349.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =   9  #Luts =    16  Max Lvl =   3  Avg Lvl =   1.33  [   0.06 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   9  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.25  [   0.08 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   9  #Luts =    14  Max Lvl =   2  Avg Lvl =   1.25  [   0.13 sec. at Pass 2]{map}[9]
DE:   #PIs =   9  #Luts =    14  Max Lvl =   2  Avg Lvl =   1.25  [   0.16 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   9  #Luts =    14  Max Lvl =   2  Avg Lvl =   1.25  [   0.23 sec. at Pass 4]{map}[54]
DE:   #PIs =   9  #Luts =    14  Max Lvl =   2  Avg Lvl =   1.25  [   0.65 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   9  #Luts =    14  Max Lvl =   2  Avg Lvl =   1.25  [   0.63 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   9  #Luts =    14  Max Lvl =   2  Avg Lvl =   1.25  [   0.63 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   9  #Luts =    14  Max Lvl =   2  Avg Lvl =   1.25  [   0.65 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   9  #Luts =    14  Max Lvl =   2  Avg Lvl =   1.25  [   0.59 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    3.94 sec.
[Time = 5.99 sec.]

11.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.351. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.352. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.353. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.354. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.355. Executing OPT_SHARE pass.

11.356. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.357. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

11.358. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.359. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

11.360. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.361. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.362. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.363. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.364. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.365. Executing OPT_SHARE pass.

11.366. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.367. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.368. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.369. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.370. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.371. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.372. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.373. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.374. Executing OPT_SHARE pass.

11.375. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=0, #remove=0, time=0.00 sec.]

11.376. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=8, #solve=8, #remove=0, time=0.00 sec.]

11.377. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.378. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.379. Printing statistics.

=== test_feedback ===

   Number of wires:                133
   Number of wire bits:            588
   Number of public wires:         120
   Number of public wire bits:     569
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                      1
     $lut                           13

11.380. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.381. Executing RS_DFFSR_CONV pass.

11.382. Printing statistics.

=== test_feedback ===

   Number of wires:                135
   Number of wire bits:            590
   Number of public wires:         120
   Number of public wire bits:     569
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $_DFFE_PP0N_                    7
     $_DFFE_PP0P_                    1
     $_NOT_                          2
     $lut                           13

11.383. Executing TECHMAP pass (map to technology primitives).

11.383.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.383.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

11.383.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~158 debug messages>

11.384. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~305 debug messages>

11.385. Executing SIMPLEMAP pass (map simple cells to gate primitives).

11.386. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.387. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

11.388. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

11.389. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 81 unused wires.
<suppressed ~1 debug messages>

11.390. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.391. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.392. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.393. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.394. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.395. Executing OPT_SHARE pass.

11.396. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

11.397. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.398. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.399. Executing TECHMAP pass (map to technology primitives).

11.399.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.399.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

11.400. Executing ABC pass (technology mapping using ABC).

11.400.1. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Extracted 56 gates and 67 wires to a netlist network with 9 inputs and 13 outputs (dfl=1).

11.400.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =   9  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.15  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   9  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.15  [   0.11 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   9  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.15  [   0.13 sec. at Pass 2]{map}[9]
DE:   #PIs =   9  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.15  [   0.17 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   9  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.15  [   0.26 sec. at Pass 4]{map}[54]
DE:   #PIs =   9  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.15  [   0.67 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   9  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.15  [   0.65 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   9  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.15  [   0.62 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   9  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.15  [   0.63 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   9  #Luts =    15  Max Lvl =   2  Avg Lvl =   1.15  [   0.63 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.08 sec.
[Time = 6.14 sec.]

11.401. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.402. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.403. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.404. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.405. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.406. Executing OPT_SHARE pass.

11.407. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

11.408. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

11.409. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.410. Executing HIERARCHY pass (managing design hierarchy).

11.410.1. Analyzing design hierarchy..
Top module:  \test_feedback

11.410.2. Analyzing design hierarchy..
Top module:  \test_feedback
Removed 0 unused modules.

11.411. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 84 unused wires.
<suppressed ~84 debug messages>

11.412. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

11.413. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

11.414. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on test_feedback.clk_10K[0].

11.415. Executing TECHMAP pass (map to technology primitives).

11.415.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

11.415.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

11.416. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

11.417. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port test_feedback.clk_10K using rs__I_BUF.
Mapping port test_feedback.clk_in using rs__I_BUF.
Mapping port test_feedback.ff_clk using rs__I_BUF.
Mapping port test_feedback.phy_col using rs__O_BUF.
Mapping port test_feedback.phy_crs using rs__O_BUF.
Mapping port test_feedback.phy_linksts using rs__O_BUF.
Mapping port test_feedback.phy_reset using rs__O_BUF.
Mapping port test_feedback.phy_rxclk using rs__I_BUF.
Mapping port test_feedback.phy_rxd using rs__I_BUF.
Mapping port test_feedback.phy_rxen using rs__O_BUF.
Mapping port test_feedback.phy_rxer using rs__I_BUF.
Mapping port test_feedback.phy_txclk using rs__O_BUF.
Mapping port test_feedback.phy_txd using rs__O_BUF.
Mapping port test_feedback.phy_txen using rs__O_BUF.
Mapping port test_feedback.phy_txer using rs__O_BUF.
Mapping port test_feedback.reset using rs__I_BUF.
Mapping port test_feedback.test1 using rs__O_BUF.
Mapping port test_feedback.test2 using rs__O_BUF.
Mapping port test_feedback.test3 using rs__O_BUF.
Mapping port test_feedback.test4 using rs__O_BUF.

11.418. Executing TECHMAP pass (map to technology primitives).

11.418.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

11.418.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

11.419. Printing statistics.

=== test_feedback ===

   Number of wires:                149
   Number of wire bits:            182
   Number of public wires:          36
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $lut                           15
     CLK_BUF                         1
     DFFRE                           8
     I_BUF                          10
     O_BUF                          16

11.420. Executing TECHMAP pass (map to technology primitives).

11.420.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.420.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~174 debug messages>

11.421. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 122 unused wires.
<suppressed ~1 debug messages>

11.422. Executing SPLITNETS pass (splitting up multi-bit signals).

11.423. Executing HIERARCHY pass (managing design hierarchy).

11.423.1. Analyzing design hierarchy..
Top module:  \test_feedback

11.423.2. Analyzing design hierarchy..
Top module:  \test_feedback
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

11.424. Printing statistics.

=== test_feedback ===

   Number of wires:                 57
   Number of wire bits:             87
   Number of public wires:          36
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     CLK_BUF                         1
     DFFRE                           8
     I_BUF                          10
     LUT1                            3
     LUT2                            2
     LUT3                            1
     LUT4                            3
     LUT5                            2
     LUT6                            4
     O_BUF                          16

   Number of LUTs:                  15
   Number of REGs:                   8
   Number of CARRY ADDERs:           0

12. Executing Verilog backend.
Dumping module `\test_feedback'.

12.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

12.2. Executing RTLIL backend.
Output filename: design.rtlil

12.3. Executing SPLITNETS pass (splitting up multi-bit signals).

12.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_test_feedback.
<suppressed ~1 debug messages>

12.5. Executing Verilog backend.
Dumping module `\test_feedback'.

12.5.1. Executing BLIF backend.
Run Script

12.5.2. Executing Verilog backend.
Dumping module `\test_feedback'.

12.5.2.1. Executing BLIF backend.

12.5.2.2. Executing Verilog backend.
Dumping module `\fabric_test_feedback'.

12.5.2.2.1. Executing BLIF backend.

Warnings: 3 unique messages, 7 total
End of script. Logfile hash: 130ee421a5, CPU: user 1.57s system 0.14s, MEM: 40.41 MB peak
Yosys 0.38 (git sha1 d70ee20a8, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (219 sec), 0% 58x read_verilog (0 sec), ...
INFO: SYN: Design 10_100m_ethernet-fifo_convertor is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: 10_100m_ethernet-fifo_convertor
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: 10_100m_ethernet-fifo_convertor
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: 10_100m_ethernet-fifo_convertor, skipping analysis.
INFO: PAC: Top Modules: test_feedback

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: 10_100m_ethernet-fifo_convertor
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: 10_100m_ethernet-fifo_convertor, skipping analysis.
INFO: PAC: Top Modules: test_feedback

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: 10_100m_ethernet-fifo_convertor
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: 10_100m_ethernet-fifo_convertor, skipping analysis.
INFO: PAC: Top Modules: test_feedback

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: 10_100m_ethernet-fifo_convertor
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: 10_100m_ethernet-fifo_convertor, skipping analysis.
INFO: PAC: Top Modules: test_feedback

INFO: PAC: Constraint: create_clock -period 2.5 1'0 
INFO: PAC: Constraint: set_input_delay 0.1 -clock phy_txclk [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0.1 -clock phy_txclk [get_ports {*}] 
INFO: PAC: Constraint: create_clock -period 2.5 EthernetModule_inst.RxModule_inst.phy_rxclk 
INFO: PAC: Constraint: set_input_delay 0.1 -clock phy_rxclk [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0.1 -clock phy_rxclk [get_ports {*}] 
INFO: PAC: Constraint: create_clock -period 2.5 EthernetModule_inst.clk_10K 
INFO: PAC: Constraint: set_input_delay 0.1 -clock clk_10K [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0.1 -clock clk_10K [get_ports {*}] 
INFO: PAC: Constraint: create_clock -period 2.5 EthernetModule_inst.RxModule_inst.ff_clk 
INFO: PAC: Constraint: set_input_delay 0.1 -clock ff_clk [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0.1 -clock ff_clk [get_ports {*}] 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/synthesis/fabric_10_100m_ethernet-fifo_convertor_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report 10_100m_ethernet-fifo_convertor_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top test_feedback --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/placement/fabric_10_100m_ethernet-fifo_convertor_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/routing/fabric_10_100m_ethernet-fifo_convertor_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/synthesis/fabric_10_100m_ethernet-fifo_convertor_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report 10_100m_ethernet-fifo_convertor_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top test_feedback --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/placement/fabric_10_100m_ethernet-fifo_convertor_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/routing/fabric_10_100m_ethernet-fifo_convertor_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_10_100m_ethernet-fifo_convertor_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/placement/fabric_10_100m_ethernet-fifo_convertor_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/routing/fabric_10_100m_ethernet-fifo_convertor_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
Error 1: 
Type: SDC file
File: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_openfpga.sdc
Line: -1
Message: syntax error, unexpected INT_NUMBER near '1'
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/synthesis/fabric_10_100m_ethernet-fifo_convertor_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.3 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   47 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 26
Swept block(s)      : 26
Constant Pins Marked: 47
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 102
    .input :      10
    .output:      34
    0-LUT  :       3
    6-LUT  :      47
    dffre  :       8
  Nets  : 68
    Avg Fanout:     2.3
    Max Fanout:    11.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 222
  Timing Graph Edges: 274
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'EthernetModule_inst.clk_10K' Fanout: 8 pins (3.6%), 8 blocks (7.8%)
# Load Timing Constraints
# Load Timing Constraints took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.5 MiB)
The entire flow of VPR took 0.10 seconds (max_rss 19.2 MiB)
ERROR: PAC: Design 10_100m_ethernet-fifo_convertor packing failed
Design 10_100m_ethernet-fifo_convertor packing failed
    while executing
"packing"
    (file "../raptor_tcl.tcl" line 16)
