// Seed: 3990177494
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    output tri  id_2,
    output tri  id_3
);
  wire id_5, id_6;
  module_2 modCall_1 ();
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    output wand id_2,
    output uwire id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    input tri id_7,
    input tri0 id_8
);
  wire id_10;
  always_latch @(posedge id_10) id_0 <= 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_1
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd99
);
  wire _id_1;
  ;
  logic id_2;
  ;
  wire [1 : id_1] id_3;
  wire [-1 : -1 'b0] \id_4 ;
endmodule
