# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/ALU.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/ALU_Control.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/CPU_Pipeline.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/Control.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/Data_Memory.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/EX.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/EX_MEM.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/Forward.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/Hazard.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/ID.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/ID_EX.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/IF.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/IF_ID.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/Instruction_Memory.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/MEM.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/MEM_WB.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/PC_Controller.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/Peripheral.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/Register_File.v" \
"../../../../cpu_pipeline.srcs/sources_1/imports/code/WB.v" \
"../../../../cpu_pipeline.srcs/sim_1/imports/code/test_cpu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
