
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=utf-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Structuring/area.rst:5
msgid "Area"
msgstr "区域"
#: ../../source/SpinalHDL/Structuring/area.rst:8
msgid "Introduction"
msgstr "介绍"
#: ../../source/SpinalHDL/Structuring/area.rst:10
msgid ""
"Sometimes, creating a ``Component`` to define some logic is overkill because"
" you:"
msgstr "有时，创建一个“组件”来定义某些逻辑是多余的，因为您："
#: ../../source/SpinalHDL/Structuring/area.rst:13
msgid ""
"Need to define all construction parameters and IO (verbosity, duplication)"
msgstr "需要定义所有构造参数和IO（冗长、重复）"
#: ../../source/SpinalHDL/Structuring/area.rst:14
msgid "Split your code (more than needed)"
msgstr "拆分您的代码（超出需要）"
#: ../../source/SpinalHDL/Structuring/area.rst:16
msgid ""
"For this kind of case you can use an ``Area`` to define a group of "
"signals/logic:"
msgstr "对于这种情况，您可以使用“Area”来定义一组信号/逻辑："
#: ../../source/SpinalHDL/Structuring/area.rst
msgid ""
"In VHDL and Verilog, sometimes prefixes are used to separate variables into "
"logical sections. It is suggested that you use ``Area`` instead  of this in "
"SpinalHDL."
msgstr "在 VHDL 和 Verilog 中，有时使用前缀将变量分隔成逻辑部分。建议您在 SpinalHDL 中使用``Area`` 代替它。"
#: ../../source/SpinalHDL/Structuring/area.rst:51
msgid ""
"\\ :ref:`ClockingArea <clock_domain>` is a special kind of ``Area`` that "
"allows you to define chunks of hardware which use a given ``ClockDomain``\\"
msgstr ""
"\\ :ref:`ClockingArea <clock_domain>` "
"是一种特殊的“Area”，它允许您定义使用给定“ClockDomain”的硬件块。"
