
*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4458
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1701.305 ; gain = 363.777 ; free physical = 8577 ; free virtual = 14002
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'is_load_instruction_id_ex_o', assumed default net type 'wire' [/home/basel/Desktop/riskbes_ytu/hdl/cpu.v:225]
INFO: [Synth 8-11241] undeclared symbol 'PC_sel_w', assumed default net type 'wire' [/home/basel/Desktop/riskbes_ytu/hdl/cpu.v:263]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/basel/Desktop/riskbes_ytu/hdl/cpu.v:19]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/basel/Desktop/riskbes_ytu/hdl/mux.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/mux.v:8]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [/home/basel/Desktop/riskbes_ytu/hdl/program_counter_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/program_counter_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [/home/basel/Desktop/riskbes_ytu/hdl/pc_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/pc_adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_cache' [/home/basel/Desktop/riskbes_ytu/hdl/instr_cache.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instr_cache' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/instr_cache.v:3]
INFO: [Synth 8-6157] synthesizing module 'if_id_stage_reg' [/home/basel/Desktop/riskbes_ytu/hdl/if_id_stage_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'if_id_stage_reg' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/if_id_stage_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/basel/Desktop/riskbes_ytu/hdl/regfile.v:2]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/regfile.v:2]
INFO: [Synth 8-6157] synthesizing module 'hazard_detection_unit' [/home/basel/Desktop/riskbes_ytu/hdl/hazard_detection_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detection_unit' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/hazard_detection_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/basel/Desktop/riskbes_ytu/hdl/control_unit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/control_unit.v:2]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [/home/basel/Desktop/riskbes_ytu/hdl/imm_gen.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/basel/Desktop/riskbes_ytu/hdl/imm_gen.v:13]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/imm_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'branch_jump' [/home/basel/Desktop/riskbes_ytu/hdl/branch_jump.v:4]
INFO: [Synth 8-6155] done synthesizing module 'branch_jump' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/branch_jump.v:4]
INFO: [Synth 8-6157] synthesizing module 'id_ex_stage_reg' [/home/basel/Desktop/riskbes_ytu/hdl/id_ex_stage_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'id_ex_stage_reg' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/id_ex_stage_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [/home/basel/Desktop/riskbes_ytu/hdl/forwarding_unit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/forwarding_unit.v:12]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [/home/basel/Desktop/riskbes_ytu/hdl/mux.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_INPUTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/mux.v:8]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/basel/Desktop/riskbes_ytu/hdl/alu.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/basel/Desktop/riskbes_ytu/hdl/alu.v:12]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'ex_mem_stage_reg' [/home/basel/Desktop/riskbes_ytu/hdl/ex_mem_stage_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem_stage_reg' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/ex_mem_stage_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_cache' [/home/basel/Desktop/riskbes_ytu/hdl/data_cache.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/basel/Desktop/riskbes_ytu/hdl/data_cache.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [/home/basel/Desktop/riskbes_ytu/hdl/data_cache.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [/home/basel/Desktop/riskbes_ytu/hdl/data_cache.v:68]
INFO: [Synth 8-6155] done synthesizing module 'data_cache' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/data_cache.v:4]
INFO: [Synth 8-6157] synthesizing module 'mem_wb_stage_reg' [/home/basel/Desktop/riskbes_ytu/hdl/mem_wb_stage_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb_stage_reg' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/mem_wb_stage_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [/home/basel/Desktop/riskbes_ytu/hdl/cpu.v:19]
