 
cpldfit:  version K.39                              Xilinx Inc.
                                  Fitter Report
Design Name: Main                                Date:  7-19-2011,  3:15PM
Device Used: XC9536XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
21 /36  ( 58%) 170 /180  ( 94%) 38 /108 ( 35%)   21 /36  ( 58%) 5  /34  ( 15%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          12/18       17/54       82/90       1/17
FB2           9/18       21/54       88/90       4/17
             -----       -----       -----      -----    
             21/36       38/108     170/180      5/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'iCLK' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    0           0    |  I/O              :     2      28
Output        :    4           4    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      5           5

** Power Data **

There are 21 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

INFO:Cpld - Inferring BUFG constraint for signal 'iCLK' based upon the LOC
   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
oLED<0>             8     14    FB2_5   34   GTS/I/O O       STD  FAST RESET
oLED<1>             8     14    FB2_6   33   GSR/I/O O       STD  FAST SET
oLED<2>             8     14    FB2_7   32   I/O     O       STD  FAST SET
oLED<3>             8     14    FB2_8   31   I/O     O       STD  FAST SET

** 17 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
sr_counter<3>       11    16    FB1_2   STD  RESET
sr_counter<14>      3     17    FB1_4   STD  RESET
sr_counter<13>      3     16    FB1_5   STD  RESET
sr_counter<12>      3     15    FB1_6   STD  RESET
sr_counter<11>      3     14    FB1_7   STD  RESET
sr_counter<16>      6     17    FB1_8   STD  RESET
sr_counter<0>       6     13    FB1_9   STD  RESET
sr_counter<15>      8     17    FB1_11  STD  RESET
sr_counter<8>       9     17    FB1_12  STD  RESET
sr_counter<9>       10    17    FB1_14  STD  RESET
sr_counter<2>       10    15    FB1_16  STD  RESET
sr_counter<10>      10    17    FB1_18  STD  RESET
sr_counter<4>       12    17    FB2_3   STD  RESET
sr_counter<1>       9     14    FB2_11  STD  RESET
sr_counter<6>       11    17    FB2_14  STD  RESET
sr_counter<7>       12    17    FB2_16  STD  RESET
sr_counter<5>       12    17    FB2_17  STD  RESET

** 1 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
iCLK                FB1_7   1    GCK/I/O GCK

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               17/37
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1   40    I/O     (b)
sr_counter<3>        11       6<-   0   0     FB1_2   41    I/O     (b)
(unused)              0       0   /\1   4     FB1_3   43    GCK/I/O (b)
sr_counter<14>        3       0     0   2     FB1_4   42    I/O     (b)
sr_counter<13>        3       0     0   2     FB1_5   44    GCK/I/O (b)
sr_counter<12>        3       0   \/2   0     FB1_6   2     I/O     (b)
sr_counter<11>        3       2<- \/4   0     FB1_7   1     GCK/I/O GCK
sr_counter<16>        6       4<- \/3   0     FB1_8   3     I/O     (b)
sr_counter<0>         6       3<- \/2   0     FB1_9   5     I/O     (b)
(unused)              0       0   \/5   0     FB1_10  6     I/O     (b)
sr_counter<15>        8       7<- \/4   0     FB1_11  7     I/O     (b)
sr_counter<8>         9       4<-   0   0     FB1_12  8     I/O     (b)
(unused)              0       0   \/5   0     FB1_13  12    I/O     (b)
sr_counter<9>        10       5<-   0   0     FB1_14  13    I/O     (b)
(unused)              0       0   \/5   0     FB1_15  14    I/O     (b)
sr_counter<2>        10       5<-   0   0     FB1_16  16    I/O     (b)
(unused)              0       0   \/5   0     FB1_17  18    I/O     (b)
sr_counter<10>       10       5<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: sr_counter<0>      7: sr_counter<15>    13: sr_counter<5> 
  2: sr_counter<10>     8: sr_counter<16>    14: sr_counter<6> 
  3: sr_counter<11>     9: sr_counter<1>     15: sr_counter<7> 
  4: sr_counter<12>    10: sr_counter<2>     16: sr_counter<8> 
  5: sr_counter<13>    11: sr_counter<3>     17: sr_counter<9> 
  6: sr_counter<14>    12: sr_counter<4>    

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
sr_counter<3>        XXXXXXXXXXX.XXXXX....................... 16
sr_counter<14>       XXXXXXXXXXXXXXXXX....................... 17
sr_counter<13>       XXXXX.XXXXXXXXXXX....................... 16
sr_counter<12>       XXXX..XXXXXXXXXXX....................... 15
sr_counter<11>       XXX...XXXXXXXXXXX....................... 14
sr_counter<16>       XXXXXXXXXXXXXXXXX....................... 17
sr_counter<0>        XXXXXXXX....XXXXX....................... 13
sr_counter<15>       XXXXXXXXXXXXXXXXX....................... 17
sr_counter<8>        XXXXXXXXXXXXXXXXX....................... 17
sr_counter<9>        XXXXXXXXXXXXXXXXX....................... 17
sr_counter<2>        XXXXXXXXXX..XXXXX....................... 15
sr_counter<10>       XXXXXXXXXXXXXXXXX....................... 17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               21/33
Number of signals used by logic mapping into function block:  21
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/4   1     FB2_1   39    I/O     (b)
(unused)              0       0   \/5   0     FB2_2   38    I/O     (b)
sr_counter<4>        12       9<- \/2   0     FB2_3   36    GTS/I/O (b)
(unused)              0       0   \/5   0     FB2_4   37    I/O     (b)
oLED<0>               8       7<- \/4   0     FB2_5   34    GTS/I/O O
oLED<1>               8       4<- \/1   0     FB2_6   33    GSR/I/O O
oLED<2>               8       3<-   0   0     FB2_7   32    I/O     O
oLED<3>               8       5<- /\2   0     FB2_8   31    I/O     O
(unused)              0       0   /\5   0     FB2_9   30    I/O     (b)
(unused)              0       0   \/4   1     FB2_10  29    I/O     (b)
sr_counter<1>         9       4<-   0   0     FB2_11  28    I/O     (b)
(unused)              0       0   \/5   0     FB2_12  27    I/O     (b)
(unused)              0       0   \/5   0     FB2_13  23    I/O     (b)
sr_counter<6>        11      10<- \/4   0     FB2_14  22    I/O     (b)
(unused)              0       0   \/5   0     FB2_15  21    I/O     (b)
sr_counter<7>        12       9<- \/2   0     FB2_16  20    I/O     (b)
sr_counter<5>        12       7<-   0   0     FB2_17  19    I/O     (b)
(unused)              0       0   /\5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: oLED<0>            8: sr_counter<12>    15: sr_counter<3> 
  2: oLED<1>            9: sr_counter<13>    16: sr_counter<4> 
  3: oLED<2>           10: sr_counter<14>    17: sr_counter<5> 
  4: oLED<3>           11: sr_counter<15>    18: sr_counter<6> 
  5: sr_counter<0>     12: sr_counter<16>    19: sr_counter<7> 
  6: sr_counter<10>    13: sr_counter<1>     20: sr_counter<8> 
  7: sr_counter<11>    14: sr_counter<2>     21: sr_counter<9> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
sr_counter<4>        ....XXXXXXXXXXXXXXXXX................... 17
oLED<0>              X..X.XXXXXXX....XXXXX................... 14
oLED<1>              XX...XXXXXXX....XXXXX................... 14
oLED<2>              .XX..XXXXXXX....XXXXX................... 14
oLED<3>              ..XX.XXXXXXX....XXXXX................... 14
sr_counter<1>        ....XXXXXXXXX...XXXXX................... 14
sr_counter<6>        ....XXXXXXXXXXXXXXXXX................... 17
sr_counter<7>        ....XXXXXXXXXXXXXXXXX................... 17
sr_counter<5>        ....XXXXXXXXXXXXXXXXX................... 17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********































FTCPE_oLED0: FTCPE port map (oLED(0),oLED_T(0),iCLK,'0','0');
oLED_T(0) <= ((NOT sr_counter(15))
	OR (EXP12_.EXP));

FTCPE_oLED1: FTCPE port map (oLED(1),oLED_T(1),iCLK,'0','0');
oLED_T(1) <= ((NOT sr_counter(15))
	OR (NOT sr_counter(16))
	OR (sr_led(0).EXP)
	OR (oLED(0) AND oLED(1))
	OR (NOT oLED(0) AND NOT oLED(1)));

FTCPE_oLED2: FTCPE port map (oLED(2),oLED_T(2),iCLK,'0','0');
oLED_T(2) <= ((NOT sr_counter(15))
	OR (NOT sr_counter(16))
	OR (sr_led(1).EXP)
	OR (sr_led(3).EXP)
	OR (oLED(1) AND oLED(2))
	OR (NOT oLED(1) AND NOT oLED(2))
	OR (NOT sr_counter(10) AND NOT sr_counter(11) AND NOT sr_counter(12) AND 
	NOT sr_counter(13) AND NOT sr_counter(14)));

FTCPE_oLED3: FTCPE port map (oLED(3),oLED_T(3),iCLK,'0','0');
oLED_T(3) <= ((NOT sr_counter(15))
	OR (NOT sr_counter(16))
	OR (EXP13_.EXP)
	OR (oLED(2) AND oLED(3)));

FDCPE_sr_counter0: FDCPE port map (sr_counter(0),sr_counter_D(0),iCLK,'0','0');
sr_counter_D(0) <= ((sr_counter(16).EXP)
	OR (NOT sr_counter(0) AND NOT sr_counter(15))
	OR (NOT sr_counter(0) AND NOT sr_counter(16))
	OR (NOT sr_counter(0) AND NOT sr_counter(10) AND NOT sr_counter(11) AND 
	NOT sr_counter(12) AND NOT sr_counter(13) AND NOT sr_counter(14)));

FDCPE_sr_counter1: FDCPE port map (sr_counter(1),sr_counter_D(1),iCLK,'0','0');
sr_counter_D(1) <= ((EXP14_.EXP)
	OR (sr_counter(0) AND sr_counter(1))
	OR (NOT sr_counter(0) AND NOT sr_counter(1))
	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(16))
	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(16))
	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(16)));

FDCPE_sr_counter2: FDCPE port map (sr_counter(2),sr_counter_D(2),iCLK,'0','0');
sr_counter_D(2) <= ((EXP8_.EXP)
	OR (NOT sr_counter(0) AND NOT sr_counter(2))
	OR (NOT sr_counter(1) AND NOT sr_counter(2))
	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(16))
	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(16))
	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(16)));

FDCPE_sr_counter3: FDCPE port map (sr_counter(3),sr_counter_D(3),iCLK,'0','0');
sr_counter_D(3) <= ((EXP4_.EXP)
	OR (EXP5_.EXP)
	OR (NOT sr_counter(0) AND NOT sr_counter(3))
	OR (NOT sr_counter(1) AND NOT sr_counter(3))
	OR (NOT sr_counter(2) AND NOT sr_counter(3))
	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(16))
	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(16)));

FDCPE_sr_counter4: FDCPE port map (sr_counter(4),sr_counter_D(4),iCLK,'0','0');
sr_counter_D(4) <= ((EXP11_.EXP)
	OR (NOT sr_counter(0) AND NOT sr_counter(4))
	OR (NOT sr_counter(1) AND NOT sr_counter(4))
	OR (NOT sr_counter(2) AND NOT sr_counter(4)));

FTCPE_sr_counter5: FTCPE port map (sr_counter(5),sr_counter_T(5),iCLK,'0','0');
sr_counter_T(5) <= ((sr_counter(7).EXP)
	OR (EXP18_.EXP)
	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(5) AND 
	sr_counter(16))
	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(5) AND 
	sr_counter(16))
	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(5) AND 
	sr_counter(16))
	OR (sr_counter(14) AND sr_counter(15) AND sr_counter(5) AND 
	sr_counter(16))
	OR (sr_counter(10) AND sr_counter(15) AND sr_counter(5) AND 
	sr_counter(7) AND sr_counter(9) AND sr_counter(16)));

FTCPE_sr_counter6: FTCPE port map (sr_counter(6),sr_counter_T(6),iCLK,'0','0');
sr_counter_T(6) <= ((EXP16_.EXP)
	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(6) AND 
	sr_counter(16)));

FTCPE_sr_counter7: FTCPE port map (sr_counter(7),sr_counter_T(7),iCLK,'0','0');
sr_counter_T(7) <= ((EXP17_.EXP)
	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(7) AND 
	sr_counter(16))
	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(7) AND 
	sr_counter(16))
	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(7) AND 
	sr_counter(16)));

FTCPE_sr_counter8: FTCPE port map (sr_counter(8),sr_counter_T(8),iCLK,'0','0');
sr_counter_T(8) <= ((sr_counter(15).EXP)
	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(8) AND 
	sr_counter(16))
	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(8) AND 
	sr_counter(16))
	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(8) AND 
	sr_counter(16))
	OR (sr_counter(14) AND sr_counter(15) AND sr_counter(8) AND 
	sr_counter(16))
	OR (sr_counter(10) AND sr_counter(15) AND sr_counter(8) AND 
	sr_counter(9) AND sr_counter(16)));

FTCPE_sr_counter9: FTCPE port map (sr_counter(9),sr_counter_T(9),iCLK,'0','0');
sr_counter_T(9) <= ((EXP7_.EXP)
	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(9) AND 
	sr_counter(16))
	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(9) AND 
	sr_counter(16))
	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(9) AND 
	sr_counter(16))
	OR (sr_counter(14) AND sr_counter(15) AND sr_counter(9) AND 
	sr_counter(16))
	OR (sr_counter(10) AND sr_counter(15) AND sr_counter(8) AND 
	sr_counter(9) AND sr_counter(16)));

FTCPE_sr_counter10: FTCPE port map (sr_counter(10),sr_counter_T(10),iCLK,'0','0');
sr_counter_T(10) <= ((EXP9_.EXP)
	OR (sr_counter(10) AND sr_counter(11) AND sr_counter(15) AND 
	sr_counter(16))
	OR (sr_counter(10) AND sr_counter(12) AND sr_counter(15) AND 
	sr_counter(16))
	OR (sr_counter(10) AND sr_counter(13) AND sr_counter(15) AND 
	sr_counter(16))
	OR (sr_counter(10) AND sr_counter(14) AND sr_counter(15) AND 
	sr_counter(16))
	OR (sr_counter(10) AND sr_counter(15) AND sr_counter(8) AND 
	sr_counter(9) AND sr_counter(16)));

FTCPE_sr_counter11: FTCPE port map (sr_counter(11),sr_counter_T(11),iCLK,'0','0');
sr_counter_T(11) <= ((sr_counter(12).EXP)
	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(16)));

FTCPE_sr_counter12: FTCPE port map (sr_counter(12),sr_counter_T(12),iCLK,'0','0');
sr_counter_T(12) <= ((sr_counter(12) AND sr_counter(15) AND sr_counter(16))
	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
	NOT sr_counter(15) AND sr_counter(5) AND sr_counter(6) AND sr_counter(7) AND 
	sr_counter(8) AND sr_counter(9) AND sr_counter(1) AND sr_counter(2) AND 
	sr_counter(3) AND sr_counter(4))
	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
	sr_counter(5) AND sr_counter(6) AND sr_counter(7) AND sr_counter(8) AND 
	sr_counter(9) AND NOT sr_counter(16) AND sr_counter(1) AND sr_counter(2) AND 
	sr_counter(3) AND sr_counter(4)));

FTCPE_sr_counter13: FTCPE port map (sr_counter(13),sr_counter_T(13),iCLK,'0','0');
sr_counter_T(13) <= ((sr_counter(13) AND sr_counter(15) AND sr_counter(16))
	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
	sr_counter(12) AND NOT sr_counter(15) AND sr_counter(5) AND sr_counter(6) AND 
	sr_counter(7) AND sr_counter(8) AND sr_counter(9) AND sr_counter(1) AND 
	sr_counter(2) AND sr_counter(3) AND sr_counter(4))
	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
	sr_counter(12) AND sr_counter(5) AND sr_counter(6) AND sr_counter(7) AND 
	sr_counter(8) AND sr_counter(9) AND NOT sr_counter(16) AND sr_counter(1) AND 
	sr_counter(2) AND sr_counter(3) AND sr_counter(4)));

FTCPE_sr_counter14: FTCPE port map (sr_counter(14),sr_counter_T(14),iCLK,'0','0');
sr_counter_T(14) <= ((sr_counter(14) AND sr_counter(15) AND sr_counter(16))
	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
	sr_counter(12) AND sr_counter(13) AND NOT sr_counter(15) AND sr_counter(5) AND 
	sr_counter(6) AND sr_counter(7) AND sr_counter(8) AND sr_counter(9) AND 
	sr_counter(1) AND sr_counter(2) AND sr_counter(3) AND sr_counter(4))
	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
	sr_counter(12) AND sr_counter(13) AND sr_counter(5) AND sr_counter(6) AND 
	sr_counter(7) AND sr_counter(8) AND sr_counter(9) AND NOT sr_counter(16) AND 
	sr_counter(1) AND sr_counter(2) AND sr_counter(3) AND sr_counter(4)));

FTCPE_sr_counter15: FTCPE port map (sr_counter(15),sr_counter_T(15),iCLK,'0','0');
sr_counter_T(15) <= ((EXP6_.EXP)
	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
	sr_counter(12) AND sr_counter(13) AND sr_counter(14) AND sr_counter(5) AND 
	sr_counter(6) AND sr_counter(7) AND sr_counter(8) AND sr_counter(9) AND 
	sr_counter(1) AND sr_counter(2) AND sr_counter(3) AND sr_counter(4)));

FDCPE_sr_counter16: FDCPE port map (sr_counter(16),sr_counter_D(16),iCLK,'0','0');
sr_counter_D(16) <= ((sr_counter(11).EXP)
	OR (NOT sr_counter(15) AND sr_counter(16))
	OR (NOT sr_counter(11) AND NOT sr_counter(12) AND NOT sr_counter(13) AND 
	NOT sr_counter(14) AND NOT sr_counter(9) AND sr_counter(16)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9536XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 iCLK                             23 KPR                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 KPR                           
  9 TDI                              31 oLED<3>                       
 10 TMS                              32 oLED<2>                       
 11 TCK                              33 oLED<1>                       
 12 KPR                              34 oLED<0>                       
 13 KPR                              35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 KPR                              38 KPR                           
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 KPR                           
 20 KPR                              42 KPR                           
 21 KPR                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
