// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "07/13/2021 10:07:35"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Computer (
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	LEDR,
	LEDG,
	LCD_ON,
	LCD_BLON,
	LCD_RW,
	LCD_EN,
	LCD_RS,
	LCD_DATA,
	UART_RXD,
	UART_TXD);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[17:0] LEDR;
output 	[7:0] LEDG;
output 	LCD_ON;
output 	LCD_BLON;
output 	LCD_RW;
output 	LCD_EN;
output 	LCD_RS;
output 	[7:0] LCD_DATA;
input 	UART_RXD;
output 	UART_TXD;

// Design Ports Information
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LCD_ON~output_o ;
wire \LCD_BLON~output_o ;
wire \LCD_RW~output_o ;
wire \LCD_EN~output_o ;
wire \LCD_RS~output_o ;
wire \LCD_DATA[0]~output_o ;
wire \LCD_DATA[1]~output_o ;
wire \LCD_DATA[2]~output_o ;
wire \LCD_DATA[3]~output_o ;
wire \LCD_DATA[4]~output_o ;
wire \LCD_DATA[5]~output_o ;
wire \LCD_DATA[6]~output_o ;
wire \LCD_DATA[7]~output_o ;
wire \UART_TXD~output_o ;
wire \micro_instr|micro[1]~2_combout ;
wire \KEY[0]~input_o ;
wire \micro_instr|micro~1_combout ;
wire \micro_instr|micro~0_combout ;
wire \control_logic|control_mem|content~12_combout ;
wire \control_logic|control_mem|content~17_combout ;
wire \control_logic|control_mem|content~18_combout ;
wire \control_logic|control_mem|content~19_combout ;
wire \out_mux|Selector3~2_combout ;
wire \control_logic|control_mem|content~25_combout ;
wire \control_logic|control_mem|content~26_combout ;
wire \control_logic|control_mem|content~27_combout ;
wire \control_logic|control_mem|content~28_combout ;
wire \control_logic|control_mem|content~29_combout ;
wire \control_logic|control_mem|content~30_combout ;
wire \out_mux|Selector3~3_combout ;
wire \control_logic|control_mem|content~38_combout ;
wire \control_logic|control_mem|content~50_combout ;
wire \control_logic|control_mem|content~51_combout ;
wire \control_logic|control_mem|content~52_combout ;
wire \SW[5]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \clk_debounce|count[0]~57_combout ;
wire \clk_debounce|count[1]~19_combout ;
wire \clk_debounce|count[1]~20 ;
wire \clk_debounce|count[2]~21_combout ;
wire \clk_debounce|count[2]~22 ;
wire \clk_debounce|count[3]~23_combout ;
wire \clk_debounce|count[3]~24 ;
wire \clk_debounce|count[4]~25_combout ;
wire \clk_debounce|count[4]~26 ;
wire \clk_debounce|count[5]~27_combout ;
wire \clk_debounce|count[5]~28 ;
wire \clk_debounce|count[6]~29_combout ;
wire \clk_debounce|count[6]~30 ;
wire \clk_debounce|count[7]~31_combout ;
wire \clk_debounce|count[7]~32 ;
wire \clk_debounce|count[8]~33_combout ;
wire \clk_debounce|count[8]~34 ;
wire \clk_debounce|count[9]~35_combout ;
wire \clk_debounce|count[9]~36 ;
wire \clk_debounce|count[10]~37_combout ;
wire \clk_debounce|count[10]~38 ;
wire \clk_debounce|count[11]~39_combout ;
wire \clk_debounce|count[11]~40 ;
wire \clk_debounce|count[12]~41_combout ;
wire \clk_debounce|count[12]~42 ;
wire \clk_debounce|count[13]~43_combout ;
wire \clk_debounce|count[13]~44 ;
wire \clk_debounce|count[14]~45_combout ;
wire \clk_debounce|count[14]~46 ;
wire \clk_debounce|count[15]~47_combout ;
wire \clk_debounce|count[15]~48 ;
wire \clk_debounce|count[16]~49_combout ;
wire \clk_debounce|count[16]~50 ;
wire \clk_debounce|count[17]~51_combout ;
wire \clk_debounce|count[17]~52 ;
wire \clk_debounce|count[18]~53_combout ;
wire \clk_debounce|count[18]~54 ;
wire \clk_debounce|count[19]~55_combout ;
wire \KEY[1]~input_o ;
wire \clk_debounce|out~feeder_combout ;
wire \clk_debounce|out~q ;
wire \clk_module|CLK~0_combout ;
wire \clk_module|CLK~combout ;
wire \clk_module|CLK~clkctrl_outclk ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[0]~16_combout ;
wire \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~1_combout ;
wire \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~q ;
wire \uart_io|UART_RX_Inst|Selector0~0_combout ;
wire \UART_RXD~input_o ;
wire \uart_io|UART_RX_Inst|r_SM_Main~9_combout ;
wire \uart_io|UART_RX_Inst|r_SM_Main.CLEANUP~q ;
wire \uart_io|UART_RX_Inst|Equal0~3_combout ;
wire \uart_io|UART_RX_Inst|Equal0~2_combout ;
wire \uart_io|UART_RX_Inst|Equal0~0_combout ;
wire \uart_io|UART_RX_Inst|Equal0~1_combout ;
wire \uart_io|UART_RX_Inst|Equal0~4_combout ;
wire \uart_io|UART_RX_Inst|Selector21~0_combout ;
wire \uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[0]~48_combout ;
wire \uart_io|UART_RX_Inst|Selector20~0_combout ;
wire \uart_io|UART_RX_Inst|r_SM_Main.000~q ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[0]~17 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[1]~18_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[1]~19 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[2]~20_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[2]~21 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[3]~22_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[3]~23 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[4]~24_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[4]~25 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[5]~26_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[5]~27 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[6]~28_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[6]~29 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[7]~30_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[7]~31 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[8]~32_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[8]~33 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[9]~34_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[9]~35 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[10]~36_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[10]~37 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[11]~38_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[11]~39 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[12]~40_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[12]~41 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[13]~42_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[13]~43 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[14]~44_combout ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[14]~45 ;
wire \uart_io|UART_RX_Inst|r_Clock_Count[15]~46_combout ;
wire \uart_io|UART_RX_Inst|LessThan1~0_combout ;
wire \uart_io|UART_RX_Inst|LessThan1~1_combout ;
wire \uart_io|UART_RX_Inst|LessThan1~2_combout ;
wire \uart_io|UART_RX_Inst|LessThan1~3_combout ;
wire \uart_io|UART_RX_Inst|LessThan1~4_combout ;
wire \uart_io|UART_RX_Inst|Selector18~0_combout ;
wire \uart_io|UART_RX_Inst|Decoder0~0_combout ;
wire \uart_io|UART_RX_Inst|Selector18~1_combout ;
wire \uart_io|UART_RX_Inst|Selector17~0_combout ;
wire \uart_io|UART_RX_Inst|Selector17~1_combout ;
wire \uart_io|UART_RX_Inst|Selector17~2_combout ;
wire \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~0_combout ;
wire \uart_io|UART_RX_Inst|Selector22~0_combout ;
wire \uart_io|UART_RX_Inst|Selector22~1_combout ;
wire \uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q ;
wire \uart_io|UART_RX_Inst|Selector19~0_combout ;
wire \uart_io|UART_RX_Inst|Selector19~1_combout ;
wire \uart_io|UART_RX_Inst|Decoder0~3_combout ;
wire \uart_io|UART_RX_Inst|r_RX_Byte[5]~2_combout ;
wire \uart_io|UART_RX_Inst|Selector0~1_combout ;
wire \uart_io|UART_RX_Inst|r_RX_DV~q ;
wire \SW[11]~input_o ;
wire \memory|mux_val_serial|out[5]~13_combout ;
wire \memory|mux_val_serial|out[5]~14_combout ;
wire \memory|mem_array~53feeder_combout ;
wire \SW[17]~input_o ;
wire \out_mux|Selector3~6_combout ;
wire \control_logic|control_mem|content~35_combout ;
wire \control_logic|control_mem|content~36_combout ;
wire \control_logic|control_mem|content~33_combout ;
wire \control_logic|control_mem|content~34_combout ;
wire \control_logic|control_mem|content~37_combout ;
wire \out_mux|Selector5~12_combout ;
wire \uart_io|UART_RX_Inst|Decoder0~6_combout ;
wire \uart_io|UART_RX_Inst|r_RX_Byte[3]~5_combout ;
wire \SW[9]~input_o ;
wire \memory|mux_val_serial|out[3]~17_combout ;
wire \control_logic|control_mem|content~48_combout ;
wire \control_logic|control_mem|content~47_combout ;
wire \control_logic|control_mem|content~49_combout ;
wire \out_mux|Selector4~7_combout ;
wire \memory|mux_val_serial|out[3]~21_combout ;
wire \memory|mux_val_serial|out[3]~18_combout ;
wire \memory|mem_array~107feeder_combout ;
wire \ProgramCounter|PC[2]~feeder_combout ;
wire \SW[7]~input_o ;
wire \uart_io|UART_RX_Inst|Decoder0~7_combout ;
wire \uart_io|UART_RX_Inst|r_RX_Byte[1]~6_combout ;
wire \memory|mux_val_serial|out[1]~8_combout ;
wire \memory|mux_val_serial|out[1]~20_combout ;
wire \memory|mem_array~57feeder_combout ;
wire \uart_io|UART_RX_Inst|r_RX_DV~clkctrl_outclk ;
wire \uart_io|UART_RX_Inst|Decoder0~1_combout ;
wire \uart_io|UART_RX_Inst|r_RX_Byte[0]~0_combout ;
wire \uart_io|UART_RX_Inst|Decoder0~8_combout ;
wire \uart_io|UART_RX_Inst|r_RX_Byte[2]~7_combout ;
wire \uart_io|uart_pc|Equal0~1_combout ;
wire \uart_io|UART_RX_Inst|Decoder0~2_combout ;
wire \uart_io|UART_RX_Inst|r_RX_Byte[4]~1_combout ;
wire \uart_io|UART_RX_Inst|Decoder0~4_combout ;
wire \uart_io|UART_RX_Inst|r_RX_Byte[6]~3_combout ;
wire \uart_io|UART_RX_Inst|Decoder0~5_combout ;
wire \uart_io|UART_RX_Inst|r_RX_Byte[7]~4_combout ;
wire \uart_io|uart_pc|Equal0~0_combout ;
wire \uart_io|uart_pc|addr~4_combout ;
wire \SW[6]~input_o ;
wire \memory|mux_val_serial|out[0]~6_combout ;
wire \memory|mux_val_serial|out[0]~7_combout ;
wire \control_logic|control_mem|content~53_combout ;
wire \control_logic|control_mem|content~54_combout ;
wire \control_logic|control_mem|content~55_combout ;
wire \SW[15]~input_o ;
wire \memory|mux_addr_serial|out[1]~6_combout ;
wire \uart_io|uart_pc|addr~5_combout ;
wire \memory|mux_addr_serial|out[1]~7_combout ;
wire \memory|mem_array~223_combout ;
wire \memory|mux_write_serial|sel_WE~0_combout ;
wire \memory|mux_write_serial|sel_WE~1_combout ;
wire \memory|mem_array~224_combout ;
wire \memory|mem_array~64_q ;
wire \memory|mem_array~229_combout ;
wire \memory|mem_array~230_combout ;
wire \memory|mem_array~96_q ;
wire \memory|mem_array~227_combout ;
wire \memory|mem_array~228_combout ;
wire \memory|mem_array~0_q ;
wire \memory|mem_array~32feeder_combout ;
wire \memory|mem_array~225_combout ;
wire \memory|mem_array~226_combout ;
wire \memory|mem_array~32_q ;
wire \memory|mem_array~132_combout ;
wire \memory|mem_array~133_combout ;
wire \memory|mem_array~16feeder_combout ;
wire \memory|mem_array~219_combout ;
wire \memory|mem_array~220_combout ;
wire \memory|mem_array~16_q ;
wire \memory|mem_array~48_q ;
wire \memory|mem_array~130_combout ;
wire \memory|mem_array~112feeder_combout ;
wire \memory|mem_array~221_combout ;
wire \memory|mem_array~222_combout ;
wire \memory|mem_array~112_q ;
wire \memory|mem_array~80feeder_combout ;
wire \memory|mem_array~215_combout ;
wire \memory|mem_array~216_combout ;
wire \memory|mem_array~80_q ;
wire \memory|mem_array~131_combout ;
wire \memory|mem_array~134_combout ;
wire \memory|mem_array~88feeder_combout ;
wire \memory|mem_array~233_combout ;
wire \memory|mem_array~234_combout ;
wire \memory|mem_array~88_q ;
wire \memory|mem_array~235_combout ;
wire \memory|mem_array~236_combout ;
wire \memory|mem_array~24_q ;
wire \memory|mem_array~135_combout ;
wire \memory|mem_array~237_combout ;
wire \memory|mem_array~238_combout ;
wire \memory|mem_array~120_q ;
wire \memory|mem_array~56feeder_combout ;
wire \memory|mem_array~56_q ;
wire \memory|mem_array~136_combout ;
wire \out_mux|Selector7~4_combout ;
wire \control_logic|control_mem|content~56_combout ;
wire \control_logic|control_mem|content~57_combout ;
wire \out_mux|Selector7~1_combout ;
wire \out_mux|Selector3~5_combout ;
wire \ALU_Register|ALU|Add0~0_combout ;
wire \ALU_Register|ALU|Add0~2_cout ;
wire \ALU_Register|ALU|Add0~3_combout ;
wire \out_mux|Selector7~0_combout ;
wire \out_mux|Selector7~2_combout ;
wire \out_mux|Selector7~5_combout ;
wire \ProgramCounter|PC[0]~feeder_combout ;
wire \ProgramCounter|Add0~0_combout ;
wire \ProgramCounter|PC[3]~feeder_combout ;
wire \ProgramCounter|Add0~5 ;
wire \ProgramCounter|Add0~6_combout ;
wire \ALU_Register|ALU|Add0~12_combout ;
wire \ALU_Register|ALU|Add0~13_combout ;
wire \ALU_Register|ALU|Add0~5_combout ;
wire \ALU_Register|ALU|Add0~4 ;
wire \ALU_Register|ALU|Add0~7 ;
wire \ALU_Register|ALU|Add0~15 ;
wire \ALU_Register|ALU|Add0~16_combout ;
wire \ALU_Register|ALU|Add0~6_combout ;
wire \ALU_Register|ALU|Add0~14_combout ;
wire \ALU_Register|ALU|ZERO~1_combout ;
wire \ALU_Register|ALU|Add0~9_combout ;
wire \ALU_Register|ALU|Add0~10_combout ;
wire \ALU_Register|ALU|Add0~11_combout ;
wire \ALU_Register|ALU|Add0~17 ;
wire \ALU_Register|ALU|Add0~19 ;
wire \ALU_Register|ALU|Add0~21 ;
wire \ALU_Register|ALU|Add0~22_combout ;
wire \ALU_Register|ALU|Add0~18_combout ;
wire \ALU_Register|ALU|Add0~20_combout ;
wire \ALU_Register|ALU|ZERO~0_combout ;
wire \ALU_Register|ALU|Add0~8_combout ;
wire \ALU_Register|ALU|Add0~23 ;
wire \ALU_Register|ALU|Add0~24_combout ;
wire \ALU_Register|ALU|ZERO~combout ;
wire \flag_reg|FZ~q ;
wire \control_logic|control_mem|content~59_combout ;
wire \ALU_Register|ALU|Add0~25 ;
wire \ALU_Register|ALU|Add0~26_combout ;
wire \flag_reg|FC~q ;
wire \control_logic|control_mem|content~58_combout ;
wire \ProgramCounter|PC[5]~5_combout ;
wire \ProgramCounter|PC[5]~6_combout ;
wire \control_logic|control_mem|content~60_combout ;
wire \ProgramCounter|PC[5]~7_combout ;
wire \ProgramCounter|LessThan0~0_combout ;
wire \ProgramCounter|Add0~7 ;
wire \ProgramCounter|Add0~8_combout ;
wire \ProgramCounter|PC~11_combout ;
wire \ProgramCounter|Add0~9 ;
wire \ProgramCounter|Add0~10_combout ;
wire \ProgramCounter|PC~10_combout ;
wire \ProgramCounter|Add0~11 ;
wire \ProgramCounter|Add0~12_combout ;
wire \ProgramCounter|PC~9_combout ;
wire \ProgramCounter|Add0~13 ;
wire \ProgramCounter|Add0~14_combout ;
wire \ProgramCounter|PC~8_combout ;
wire \ProgramCounter|LessThan0~1_combout ;
wire \ProgramCounter|PC[0]~4_combout ;
wire \out_mux|Selector7~6_combout ;
wire \memory|mem_array~72feeder_combout ;
wire \memory|mem_array~209_combout ;
wire \memory|mem_array~210_combout ;
wire \memory|mem_array~72_q ;
wire \memory|mem_array~8feeder_combout ;
wire \memory|mem_array~211_combout ;
wire \memory|mem_array~212_combout ;
wire \memory|mem_array~8_q ;
wire \memory|mem_array~128_combout ;
wire \memory|mem_array~104feeder_combout ;
wire \memory|mem_array~104_q ;
wire \memory|mem_array~207_combout ;
wire \memory|mem_array~208_combout ;
wire \memory|mem_array~40_q ;
wire \memory|mem_array~129_combout ;
wire \out_mux|Selector7~3_combout ;
wire \out_mux|Selector7~7_combout ;
wire \out_mux|Selector7~8_combout ;
wire \ProgramCounter|PC[0]~3_combout ;
wire \SW[14]~input_o ;
wire \memory|mux_addr_serial|out[0]~4_combout ;
wire \memory|mux_addr_serial|out[0]~5_combout ;
wire \memory|mem_array~231_combout ;
wire \memory|mem_array~232_combout ;
wire \memory|mem_array~57_q ;
wire \memory|mem_array~49_q ;
wire \memory|mem_array~41_q ;
wire \memory|mem_array~33_q ;
wire \memory|mem_array~137_combout ;
wire \memory|mem_array~138_combout ;
wire \memory|mem_array~17_q ;
wire \memory|mem_array~1_q ;
wire \memory|mem_array~141_combout ;
wire \memory|mem_array~25_q ;
wire \memory|mem_array~9feeder_combout ;
wire \memory|mem_array~9_q ;
wire \memory|mem_array~142_combout ;
wire \memory|mem_array~81_q ;
wire \memory|mem_array~65_q ;
wire \memory|mem_array~139_combout ;
wire \memory|mem_array~89_q ;
wire \memory|mem_array~73_q ;
wire \memory|mem_array~140_combout ;
wire \memory|mem_array~143_combout ;
wire \memory|mem_array~97_q ;
wire \memory|mem_array~105feeder_combout ;
wire \memory|mem_array~105_q ;
wire \memory|mem_array~144_combout ;
wire \memory|mem_array~113feeder_combout ;
wire \memory|mem_array~113_q ;
wire \memory|mem_array~121_q ;
wire \memory|mem_array~145_combout ;
wire \memory|mem_array~146_combout ;
wire \out_mux|Selector6~2_combout ;
wire \out_mux|Selector6~3_combout ;
wire \out_mux|Selector6~8_combout ;
wire \out_mux|Selector6~4_combout ;
wire \out_mux|Selector6~5_combout ;
wire \out_mux|Selector6~6_combout ;
wire \out_mux|Selector6~7_combout ;
wire \ProgramCounter|PC[1]~2_combout ;
wire \ProgramCounter|PC[1]~feeder_combout ;
wire \ProgramCounter|Add0~1 ;
wire \ProgramCounter|Add0~2_combout ;
wire \ProgramCounter|Add0~3 ;
wire \ProgramCounter|Add0~4_combout ;
wire \SW[8]~input_o ;
wire \memory|mux_val_serial|out[2]~19_combout ;
wire \memory|mux_val_serial|out[2]~22_combout ;
wire \memory|mem_array~82feeder_combout ;
wire \memory|mem_array~82_q ;
wire \memory|mem_array~18_q ;
wire \memory|mem_array~197_combout ;
wire \memory|mem_array~50feeder_combout ;
wire \memory|mem_array~50_q ;
wire \memory|mem_array~114feeder_combout ;
wire \memory|mem_array~114_q ;
wire \memory|mem_array~198_combout ;
wire \memory|mem_array~58feeder_combout ;
wire \memory|mem_array~58_q ;
wire \memory|mem_array~26_q ;
wire \memory|mem_array~204_combout ;
wire \memory|mem_array~90feeder_combout ;
wire \memory|mem_array~90_q ;
wire \memory|mem_array~122_q ;
wire \memory|mem_array~205_combout ;
wire \memory|mem_array~34_q ;
wire \memory|mem_array~2_q ;
wire \memory|mem_array~66feeder_combout ;
wire \memory|mem_array~66_q ;
wire \memory|mem_array~201_combout ;
wire \memory|mem_array~98_q ;
wire \memory|mem_array~202_combout ;
wire \memory|mem_array~74feeder_combout ;
wire \memory|mem_array~74_q ;
wire \memory|mem_array~106_q ;
wire \memory|mem_array~42feeder_combout ;
wire \memory|mem_array~42_q ;
wire \memory|mem_array~10_q ;
wire \memory|mem_array~199_combout ;
wire \memory|mem_array~200_combout ;
wire \memory|mem_array~203_combout ;
wire \memory|mem_array~206_combout ;
wire \out_mux|Selector5~6_combout ;
wire \out_mux|Selector5~7_combout ;
wire \out_mux|Selector5~13_combout ;
wire \out_mux|Selector5~8_combout ;
wire \out_mux|Selector5~9_combout ;
wire \out_mux|Selector5~10_combout ;
wire \out_mux|Selector5~11_combout ;
wire \ProgramCounter|PC[2]~1_combout ;
wire \SW[16]~input_o ;
wire \memory|mux_addr_serial|out[2]~0_combout ;
wire \uart_io|uart_pc|addr~1_combout ;
wire \uart_io|uart_pc|addr~0_combout ;
wire \uart_io|uart_pc|addr~2_combout ;
wire \memory|mux_addr_serial|out[2]~1_combout ;
wire \memory|mem_array~213_combout ;
wire \memory|mem_array~214_combout ;
wire \memory|mem_array~107_q ;
wire \memory|mem_array~99feeder_combout ;
wire \memory|mem_array~99_q ;
wire \memory|mem_array~115feeder_combout ;
wire \memory|mem_array~115_q ;
wire \memory|mem_array~194_combout ;
wire \memory|mem_array~123_q ;
wire \memory|mem_array~195_combout ;
wire \memory|mem_array~11feeder_combout ;
wire \memory|mem_array~11_q ;
wire \memory|mem_array~3_q ;
wire \memory|mem_array~191_combout ;
wire \memory|mem_array~27_q ;
wire \memory|mem_array~19_q ;
wire \memory|mem_array~192_combout ;
wire \memory|mem_array~35feeder_combout ;
wire \memory|mem_array~35_q ;
wire \memory|mem_array~59feeder_combout ;
wire \memory|mem_array~59_q ;
wire \memory|mem_array~51feeder_combout ;
wire \memory|mem_array~51_q ;
wire \memory|mem_array~189_combout ;
wire \memory|mem_array~43feeder_combout ;
wire \memory|mem_array~43_q ;
wire \memory|mem_array~190_combout ;
wire \memory|mem_array~193_combout ;
wire \memory|mem_array~67feeder_combout ;
wire \memory|mem_array~67_q ;
wire \memory|mem_array~75feeder_combout ;
wire \memory|mem_array~75_q ;
wire \memory|mem_array~187_combout ;
wire \memory|mem_array~83feeder_combout ;
wire \memory|mem_array~83_q ;
wire \memory|mem_array~91_q ;
wire \memory|mem_array~188_combout ;
wire \memory|mem_array~196_combout ;
wire \out_mux|Selector4~2_combout ;
wire \out_mux|Selector4~3_combout ;
wire \out_mux|Selector4~8_combout ;
wire \out_mux|Selector4~4_combout ;
wire \out_mux|Selector4~5_combout ;
wire \out_mux|Selector4~6_combout ;
wire \ProgramCounter|PC[3]~0_combout ;
wire \memory|mux_addr_serial|out[3]~2_combout ;
wire \uart_io|uart_pc|Add0~0_combout ;
wire \uart_io|uart_pc|addr~3_combout ;
wire \memory|mux_addr_serial|out[3]~3_combout ;
wire \memory|mem_array~217_combout ;
wire \memory|mem_array~218_combout ;
wire \memory|mem_array~53_q ;
wire \memory|mem_array~85feeder_combout ;
wire \memory|mem_array~85_q ;
wire \memory|mem_array~21_q ;
wire \memory|mem_array~167_combout ;
wire \memory|mem_array~117feeder_combout ;
wire \memory|mem_array~117_q ;
wire \memory|mem_array~168_combout ;
wire \memory|mem_array~37feeder_combout ;
wire \memory|mem_array~37_q ;
wire \memory|mem_array~101_q ;
wire \memory|mem_array~69feeder_combout ;
wire \memory|mem_array~69_q ;
wire \memory|mem_array~5_q ;
wire \memory|mem_array~171_combout ;
wire \memory|mem_array~172_combout ;
wire \memory|mem_array~45feeder_combout ;
wire \memory|mem_array~45_q ;
wire \memory|mem_array~13_q ;
wire \memory|mem_array~169_combout ;
wire \memory|mem_array~109_q ;
wire \memory|mem_array~77feeder_combout ;
wire \memory|mem_array~77_q ;
wire \memory|mem_array~170_combout ;
wire \memory|mem_array~173_combout ;
wire \memory|mem_array~125_q ;
wire \memory|mem_array~93_q ;
wire \memory|mem_array~61feeder_combout ;
wire \memory|mem_array~61_q ;
wire \memory|mem_array~29_q ;
wire \memory|mem_array~174_combout ;
wire \memory|mem_array~175_combout ;
wire \memory|mem_array~176_combout ;
wire \out_mux|Selector2~3_combout ;
wire \out_mux|Selector2~4_combout ;
wire \out_mux|Selector2~8_combout ;
wire \out_mux|Selector2~5_combout ;
wire \out_mux|Selector2~6_combout ;
wire \out_mux|Selector2~2_combout ;
wire \out_mux|Selector2~7_combout ;
wire \control_logic|control_mem|content~23_combout ;
wire \control_logic|control_mem|content~24_combout ;
wire \control_logic|control_mem|content~31_combout ;
wire \control_logic|control_mem|content~32_combout ;
wire \out_mux|Selector3~4_combout ;
wire \out_mux|Selector1~6_combout ;
wire \SW[12]~input_o ;
wire \memory|mux_val_serial|out[6]~11_combout ;
wire \memory|mux_val_serial|out[6]~12_combout ;
wire \memory|mem_array~70_q ;
wire \memory|mem_array~86feeder_combout ;
wire \memory|mem_array~86_q ;
wire \memory|mem_array~159_combout ;
wire \memory|mem_array~94_q ;
wire \memory|mem_array~78feeder_combout ;
wire \memory|mem_array~78_q ;
wire \memory|mem_array~160_combout ;
wire \memory|mem_array~6_q ;
wire \memory|mem_array~22feeder_combout ;
wire \memory|mem_array~22_q ;
wire \memory|mem_array~161_combout ;
wire \memory|mem_array~14feeder_combout ;
wire \memory|mem_array~14_q ;
wire \memory|mem_array~30_q ;
wire \memory|mem_array~162_combout ;
wire \memory|mem_array~163_combout ;
wire \memory|mem_array~118feeder_combout ;
wire \memory|mem_array~118_q ;
wire \memory|mem_array~110feeder_combout ;
wire \memory|mem_array~110_q ;
wire \memory|mem_array~102feeder_combout ;
wire \memory|mem_array~102_q ;
wire \memory|mem_array~164_combout ;
wire \memory|mem_array~126_q ;
wire \memory|mem_array~165_combout ;
wire \memory|mem_array~38_q ;
wire \memory|mem_array~46feeder_combout ;
wire \memory|mem_array~46_q ;
wire \memory|mem_array~157_combout ;
wire \memory|mem_array~54_q ;
wire \memory|mem_array~62_q ;
wire \memory|mem_array~158_combout ;
wire \memory|mem_array~166_combout ;
wire \out_mux|Selector1~7_combout ;
wire \out_mux|Selector1~12_combout ;
wire \out_mux|Selector1~8_combout ;
wire \out_mux|Selector1~9_combout ;
wire \out_mux|Selector1~10_combout ;
wire \out_mux|Selector1~11_combout ;
wire \control_logic|control_mem|content~20_combout ;
wire \control_logic|control_mem|content~21_combout ;
wire \control_logic|control_mem|content~22_combout ;
wire \SW[10]~input_o ;
wire \memory|mux_val_serial|out[4]~15_combout ;
wire \memory|mux_val_serial|out[4]~16_combout ;
wire \memory|mem_array~28feeder_combout ;
wire \memory|mem_array~28_q ;
wire \memory|mem_array~20feeder_combout ;
wire \memory|mem_array~20_q ;
wire \memory|mem_array~12feeder_combout ;
wire \memory|mem_array~12_q ;
wire \memory|mem_array~4feeder_combout ;
wire \memory|mem_array~4_q ;
wire \memory|mem_array~181_combout ;
wire \memory|mem_array~182_combout ;
wire \memory|mem_array~44feeder_combout ;
wire \memory|mem_array~44_q ;
wire \memory|mem_array~52feeder_combout ;
wire \memory|mem_array~52_q ;
wire \memory|mem_array~36feeder_combout ;
wire \memory|mem_array~36_q ;
wire \memory|mem_array~179_combout ;
wire \memory|mem_array~60_q ;
wire \memory|mem_array~180_combout ;
wire \memory|mem_array~183_combout ;
wire \memory|mem_array~100feeder_combout ;
wire \memory|mem_array~100_q ;
wire \memory|mem_array~116_q ;
wire \memory|mem_array~184_combout ;
wire \memory|mem_array~108feeder_combout ;
wire \memory|mem_array~108_q ;
wire \memory|mem_array~124_q ;
wire \memory|mem_array~185_combout ;
wire \memory|mem_array~68feeder_combout ;
wire \memory|mem_array~68_q ;
wire \memory|mem_array~76feeder_combout ;
wire \memory|mem_array~76_q ;
wire \memory|mem_array~177_combout ;
wire \memory|mem_array~84_q ;
wire \memory|mem_array~92feeder_combout ;
wire \memory|mem_array~92_q ;
wire \memory|mem_array~178_combout ;
wire \memory|mem_array~186_combout ;
wire \out_mux|Selector3~8_combout ;
wire \out_mux|Selector3~9_combout ;
wire \out_mux|Selector3~13_combout ;
wire \out_mux|Selector3~10_combout ;
wire \out_mux|Selector3~11_combout ;
wire \out_mux|Selector3~7_combout ;
wire \out_mux|Selector3~12_combout ;
wire \control_logic|control_mem|content~43_combout ;
wire \control_logic|control_mem|content~40_combout ;
wire \control_logic|control_mem|content~39_combout ;
wire \control_logic|control_mem|content~41_combout ;
wire \control_logic|control_mem|content~42_combout ;
wire \control_logic|control_mem|content~44_combout ;
wire \out_mux|Selector0~4_combout ;
wire \SW[13]~input_o ;
wire \memory|mux_val_serial|out[7]~9_combout ;
wire \memory|mux_val_serial|out[7]~10_combout ;
wire \memory|mem_array~55feeder_combout ;
wire \memory|mem_array~55_q ;
wire \memory|mem_array~23_q ;
wire \memory|mem_array~149_combout ;
wire \memory|mem_array~119feeder_combout ;
wire \memory|mem_array~119_q ;
wire \memory|mem_array~87_q ;
wire \memory|mem_array~150_combout ;
wire \memory|mem_array~7_q ;
wire \memory|mem_array~39feeder_combout ;
wire \memory|mem_array~39_q ;
wire \memory|mem_array~151_combout ;
wire \memory|mem_array~103_q ;
wire \memory|mem_array~71feeder_combout ;
wire \memory|mem_array~71_q ;
wire \memory|mem_array~152_combout ;
wire \memory|mem_array~153_combout ;
wire \memory|mem_array~111feeder_combout ;
wire \memory|mem_array~111_q ;
wire \memory|mem_array~79feeder_combout ;
wire \memory|mem_array~79_q ;
wire \memory|mem_array~15_q ;
wire \memory|mem_array~147_combout ;
wire \memory|mem_array~47feeder_combout ;
wire \memory|mem_array~47_q ;
wire \memory|mem_array~148_combout ;
wire \memory|mem_array~63feeder_combout ;
wire \memory|mem_array~63_q ;
wire \memory|mem_array~127_q ;
wire \memory|mem_array~95_q ;
wire \memory|mem_array~31_q ;
wire \memory|mem_array~154_combout ;
wire \memory|mem_array~155_combout ;
wire \memory|mem_array~156_combout ;
wire \out_mux|Selector0~5_combout ;
wire \out_mux|Selector0~6_combout ;
wire \out_mux|Selector0~10_combout ;
wire \out_mux|Selector0~7_combout ;
wire \out_mux|Selector0~8_combout ;
wire \out_mux|Selector0~9_combout ;
wire \control_logic|control_mem|content~3_combout ;
wire \control_logic|control_mem|content~4_combout ;
wire \control_logic|control_mem|content~5_combout ;
wire \control_logic|control_mem|content~6_combout ;
wire \control_logic|control_mem|content~11_combout ;
wire \control_logic|control_mem|content~13_combout ;
wire \control_logic|control_mem|content~14_combout ;
wire \control_logic|control_mem|content~7_combout ;
wire \control_logic|control_mem|content~9_combout ;
wire \control_logic|control_mem|content~15_combout ;
wire \control_logic|control_mem|content~8_combout ;
wire \control_logic|control_mem|content~10_combout ;
wire \control_logic|control_mem|content~16_combout ;
wire \control_logic|control_mem|content~0_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \output_module|output_reg|data_out[3]~feeder_combout ;
wire \control_logic|control_mem|content~45_combout ;
wire \control_logic|control_mem|content~46_combout ;
wire \output_module|output_reg|data_out[5]~feeder_combout ;
wire \output_module|output_reg|data_out[7]~feeder_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \output_module|output_reg|data_out[4]~feeder_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \output_module|output_reg|data_out[2]~feeder_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ;
wire \output_module|output_reg|data_out[0]~feeder_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ;
wire \output_module|units|WideOr5~0_combout ;
wire \output_module|units|WideOr4~0_combout ;
wire \output_module|units|out[2]~0_combout ;
wire \output_module|units|WideOr3~0_combout ;
wire \output_module|units|WideOr2~0_combout ;
wire \output_module|units|WideOr1~0_combout ;
wire \output_module|units|WideOr0~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ;
wire \output_module|tens|WideOr5~0_combout ;
wire \output_module|tens|WideOr4~0_combout ;
wire \output_module|tens|out[2]~0_combout ;
wire \output_module|tens|WideOr3~0_combout ;
wire \output_module|tens|WideOr2~0_combout ;
wire \output_module|tens|WideOr1~0_combout ;
wire \output_module|tens|WideOr0~0_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \output_module|hundreds|WideOr5~0_combout ;
wire \output_module|hundreds|out[2]~0_combout ;
wire \output_module|hundreds|WideOr1~0_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[0]~16_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[0]~17 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[1]~19_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[1]~20 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[2]~21_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[2]~22 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[3]~23_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[3]~24 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[4]~25_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[4]~26 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[5]~27_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[5]~28 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[6]~29_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[6]~30 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[7]~31_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[7]~32 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[8]~33_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[8]~34 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[9]~35_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[9]~36 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[10]~37_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[10]~38 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[11]~39_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[11]~40 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[12]~41_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[12]~42 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[13]~43_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[13]~44 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[14]~45_combout ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[14]~46 ;
wire \uart_io|UART_TX_Inst|r_Clock_Count[15]~47_combout ;
wire \uart_io|UART_TX_Inst|LessThan1~0_combout ;
wire \uart_io|UART_TX_Inst|LessThan1~1_combout ;
wire \uart_io|UART_TX_Inst|LessThan1~2_combout ;
wire \uart_io|UART_TX_Inst|LessThan1~3_combout ;
wire \uart_io|UART_TX_Inst|LessThan1~4_combout ;
wire \uart_io|UART_TX_Inst|Selector21~0_combout ;
wire \uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ;
wire \uart_io|UART_TX_Inst|Selector22~0_combout ;
wire \uart_io|UART_TX_Inst|r_SM_Main.000~q ;
wire \uart_io|UART_TX_Inst|Selector23~3_combout ;
wire \uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT~q ;
wire \uart_io|UART_TX_Inst|Selector24~0_combout ;
wire \uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ;
wire \uart_io|UART_TX_Inst|Selector19~0_combout ;
wire \uart_io|UART_TX_Inst|Selector20~0_combout ;
wire \uart_io|UART_TX_Inst|Selector20~1_combout ;
wire \uart_io|UART_TX_Inst|Selector19~1_combout ;
wire \uart_io|UART_TX_Inst|Selector18~0_combout ;
wire \uart_io|UART_TX_Inst|Selector18~1_combout ;
wire \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0_combout ;
wire \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~1_combout ;
wire \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q ;
wire \uart_io|UART_TX_Inst|Selector1~0_combout ;
wire \uart_io|UART_TX_Inst|Selector1~1_combout ;
wire \uart_io|UART_TX_Inst|r_TX_Done~q ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[0]~20_combout ;
wire \output_module|comb_7|r0|Cont[0]~57_combout ;
wire \output_module|comb_7|r0|Cont[1]~19_combout ;
wire \output_module|comb_7|r0|Cont[1]~20 ;
wire \output_module|comb_7|r0|Cont[2]~21_combout ;
wire \output_module|comb_7|r0|Cont[2]~22 ;
wire \output_module|comb_7|r0|Cont[3]~23_combout ;
wire \output_module|comb_7|r0|Cont[3]~24 ;
wire \output_module|comb_7|r0|Cont[4]~25_combout ;
wire \output_module|comb_7|r0|Cont[4]~26 ;
wire \output_module|comb_7|r0|Cont[5]~27_combout ;
wire \output_module|comb_7|r0|Cont[5]~28 ;
wire \output_module|comb_7|r0|Cont[6]~29_combout ;
wire \output_module|comb_7|r0|Cont[6]~30 ;
wire \output_module|comb_7|r0|Cont[7]~31_combout ;
wire \output_module|comb_7|r0|Cont[7]~32 ;
wire \output_module|comb_7|r0|Cont[8]~33_combout ;
wire \output_module|comb_7|r0|Cont[8]~34 ;
wire \output_module|comb_7|r0|Cont[9]~35_combout ;
wire \output_module|comb_7|r0|Cont[9]~36 ;
wire \output_module|comb_7|r0|Cont[10]~37_combout ;
wire \output_module|comb_7|r0|Cont[10]~38 ;
wire \output_module|comb_7|r0|Cont[11]~39_combout ;
wire \output_module|comb_7|r0|Cont[11]~feeder_combout ;
wire \output_module|comb_7|r0|Equal0~4_combout ;
wire \output_module|comb_7|r0|Cont[11]~40 ;
wire \output_module|comb_7|r0|Cont[12]~41_combout ;
wire \output_module|comb_7|r0|Cont[12]~42 ;
wire \output_module|comb_7|r0|Cont[13]~43_combout ;
wire \output_module|comb_7|r0|Cont[13]~44 ;
wire \output_module|comb_7|r0|Cont[14]~45_combout ;
wire \output_module|comb_7|r0|Cont[14]~46 ;
wire \output_module|comb_7|r0|Cont[15]~47_combout ;
wire \output_module|comb_7|r0|Cont[15]~48 ;
wire \output_module|comb_7|r0|Cont[16]~49_combout ;
wire \output_module|comb_7|r0|Cont[16]~50 ;
wire \output_module|comb_7|r0|Cont[17]~51_combout ;
wire \output_module|comb_7|r0|Cont[17]~52 ;
wire \output_module|comb_7|r0|Cont[18]~53_combout ;
wire \output_module|comb_7|r0|Cont[18]~54 ;
wire \output_module|comb_7|r0|Cont[19]~55_combout ;
wire \output_module|comb_7|r0|Equal0~0_combout ;
wire \output_module|comb_7|r0|Equal0~1_combout ;
wire \output_module|comb_7|r0|Equal0~2_combout ;
wire \output_module|comb_7|r0|Equal0~3_combout ;
wire \output_module|comb_7|r0|Equal0~5_combout ;
wire \output_module|comb_7|r0|Equal0~6_combout ;
wire \output_module|comb_7|r0|oRESET~q ;
wire \output_module|comb_7|u1|LessThan0~3_combout ;
wire \output_module|comb_7|u1|LessThan0~1_combout ;
wire \output_module|comb_7|u1|LessThan0~0_combout ;
wire \output_module|comb_7|u1|LessThan0~2_combout ;
wire \output_module|comb_7|u1|LessThan0~5_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[0]~21 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[1]~22_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[1]~23 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[2]~24_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[2]~25 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[3]~26_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[3]~27 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[4]~28_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[4]~29 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[5]~30_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[5]~31 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[6]~32_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[6]~33 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[7]~34_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[7]~35 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[8]~36_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[8]~37 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[9]~38_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[9]~39 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[10]~40_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[10]~41 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[11]~42_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[11]~43 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[12]~44_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[12]~45 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[13]~46_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[13]~47 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[14]~48_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[14]~49 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[15]~50_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[15]~51 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[16]~52_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[16]~53 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[17]~54_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[17]~55 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[18]~56_combout ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[18]~57 ;
wire \output_module|comb_7|u1|CLK_COUNT_400HZ[19]~58_combout ;
wire \output_module|comb_7|u1|LessThan0~4_combout ;
wire \output_module|comb_7|u1|CLK_400HZ~0_combout ;
wire \output_module|comb_7|u1|CLK_400HZ~feeder_combout ;
wire \output_module|comb_7|u1|CLK_400HZ~q ;
wire \output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ;
wire \output_module|comb_7|u1|state.HOLD~q ;
wire \output_module|comb_7|u1|LCD_RS~0_combout ;
wire \output_module|comb_7|u1|state.DROP_LCD_E~q ;
wire \output_module|comb_7|u1|LCD_E~0_combout ;
wire \output_module|comb_7|u1|LCD_E~q ;
wire \output_module|comb_7|u1|state.RESET1~feeder_combout ;
wire \output_module|comb_7|u1|state.RESET1~q ;
wire \output_module|comb_7|u1|Selector16~0_combout ;
wire \output_module|comb_7|u1|next_command.RESET2~q ;
wire \output_module|comb_7|u1|state~38_combout ;
wire \output_module|comb_7|u1|state.RESET2~q ;
wire \output_module|comb_7|u1|Selector17~0_combout ;
wire \output_module|comb_7|u1|next_command.RESET3~q ;
wire \output_module|comb_7|u1|state~35_combout ;
wire \output_module|comb_7|u1|state.RESET3~q ;
wire \output_module|comb_7|u1|Selector10~0_combout ;
wire \output_module|comb_7|u1|next_command.FUNC_SET~q ;
wire \output_module|comb_7|u1|state~37_combout ;
wire \output_module|comb_7|u1|state.FUNC_SET~q ;
wire \output_module|comb_7|u1|Selector18~0_combout ;
wire \output_module|comb_7|u1|next_command.DISPLAY_OFF~q ;
wire \output_module|comb_7|u1|state~36_combout ;
wire \output_module|comb_7|u1|state.DISPLAY_OFF~q ;
wire \output_module|comb_7|u1|Selector19~0_combout ;
wire \output_module|comb_7|u1|next_command.DISPLAY_CLEAR~q ;
wire \output_module|comb_7|u1|state~32_combout ;
wire \output_module|comb_7|u1|state.DISPLAY_CLEAR~q ;
wire \output_module|comb_7|u1|Selector11~0_combout ;
wire \output_module|comb_7|u1|next_command.DISPLAY_ON~q ;
wire \output_module|comb_7|u1|state~34_combout ;
wire \output_module|comb_7|u1|state.DISPLAY_ON~q ;
wire \output_module|comb_7|u1|Selector12~0_combout ;
wire \output_module|comb_7|u1|next_command.MODE_SET~q ;
wire \output_module|comb_7|u1|state~33_combout ;
wire \output_module|comb_7|u1|state.MODE_SET~q ;
wire \output_module|comb_7|u1|Selector14~0_combout ;
wire \output_module|comb_7|u1|CHAR_COUNT[0]~5_combout ;
wire \output_module|comb_7|u1|Selector24~0_combout ;
wire \output_module|comb_7|u1|CHAR_COUNT[0]~6 ;
wire \output_module|comb_7|u1|CHAR_COUNT[1]~7_combout ;
wire \output_module|comb_7|u1|Selector23~0_combout ;
wire \output_module|comb_7|u1|CHAR_COUNT[1]~8 ;
wire \output_module|comb_7|u1|CHAR_COUNT[2]~9_combout ;
wire \output_module|comb_7|u1|Selector22~0_combout ;
wire \output_module|comb_7|u1|CHAR_COUNT[2]~10 ;
wire \output_module|comb_7|u1|CHAR_COUNT[3]~11_combout ;
wire \output_module|comb_7|u1|Selector21~0_combout ;
wire \output_module|comb_7|u1|CHAR_COUNT[3]~12 ;
wire \output_module|comb_7|u1|CHAR_COUNT[4]~13_combout ;
wire \output_module|comb_7|u1|Selector20~0_combout ;
wire \output_module|comb_7|u1|Equal2~0_combout ;
wire \output_module|comb_7|u1|Selector14~1_combout ;
wire \output_module|comb_7|u1|next_command.LINE2~q ;
wire \output_module|comb_7|u1|state~39_combout ;
wire \output_module|comb_7|u1|state.LINE2~q ;
wire \output_module|comb_7|u1|Selector13~0_combout ;
wire \output_module|comb_7|u1|Selector15~0_combout ;
wire \output_module|comb_7|u1|Selector15~1_combout ;
wire \output_module|comb_7|u1|next_command.RETURN_HOME~q ;
wire \output_module|comb_7|u1|state~40_combout ;
wire \output_module|comb_7|u1|state.RETURN_HOME~q ;
wire \output_module|comb_7|u1|Selector13~1_combout ;
wire \output_module|comb_7|u1|next_command.Print_String~q ;
wire \output_module|comb_7|u1|state~31_combout ;
wire \output_module|comb_7|u1|state.Print_String~q ;
wire \output_module|comb_7|u1|Selector1~0_combout ;
wire \output_module|comb_7|u1|LCD_RS~q ;
wire \output_module|lcd_rom|np_rom|Selector0~0_combout ;
wire \output_module|lcd_rom|np_rom|Selector0~1_combout ;
wire \output_module|lcd_rom|np_rom|Selector0~2_combout ;
wire \output_module|lcd_rom|sub_rom|Mux0~0_combout ;
wire \output_module|lcd_rom|sub_rom|Mux0~1_combout ;
wire \output_module|lcd_rom|sub_rom|Mux0~2_combout ;
wire \output_module|lcd_rom|sub_rom|Mux0~3_combout ;
wire \output_module|lcd_rom|Mux7~7_combout ;
wire \output_module|lcd_rom|lda_rom|Mux0~0_combout ;
wire \output_module|lcd_rom|Mux7~2_combout ;
wire \output_module|lcd_rom|Mux7~3_combout ;
wire \output_module|lcd_rom|Mux7~4_combout ;
wire \output_module|lcd_rom|Mux7~5_combout ;
wire \output_module|lcd_rom|np_rom|label[6]~0_combout ;
wire \output_module|lcd_rom|Mux7~0_combout ;
wire \output_module|lcd_rom|Mux7~1_combout ;
wire \output_module|lcd_rom|Mux7~6_combout ;
wire \output_module|lcd_rom|Mux7~8_combout ;
wire \output_module|comb_7|u1|Selector9~0_combout ;
wire \output_module|lcd_rom|Mux3~13_combout ;
wire \output_module|lcd_rom|Mux3~14_combout ;
wire \output_module|lcd_rom|Mux3~12_combout ;
wire \output_module|lcd_rom|Mux3~15_combout ;
wire \output_module|lcd_rom|Mux3~16_combout ;
wire \output_module|lcd_rom|Mux1~1_combout ;
wire \output_module|lcd_rom|lda_rom|WideOr0~0_combout ;
wire \output_module|lcd_rom|Mux1~2_combout ;
wire \output_module|lcd_rom|Mux2~0_combout ;
wire \output_module|lcd_rom|Mux2~1_combout ;
wire \output_module|lcd_rom|Mux2~2_combout ;
wire \output_module|comb_7|u1|DATA_BUS_VALUE~0_combout ;
wire \output_module|lcd_rom|Mux4~25_combout ;
wire \output_module|lcd_rom|lda_rom|Decoder0~0_combout ;
wire \output_module|lcd_rom|Mux1~0_combout ;
wire \output_module|lcd_rom|Mux4~23_combout ;
wire \output_module|lcd_rom|Mux4~24_combout ;
wire \output_module|lcd_rom|Mux6~0_combout ;
wire \output_module|lcd_rom|Mux6~1_combout ;
wire \output_module|lcd_rom|Mux4~19_combout ;
wire \output_module|lcd_rom|Mux4~14_combout ;
wire \output_module|lcd_rom|Mux4~26_combout ;
wire \output_module|lcd_rom|Mux4~20_combout ;
wire \output_module|lcd_rom|Mux4~21_combout ;
wire \output_module|lcd_rom|Mux4~22_combout ;
wire \output_module|lcd_rom|Mux5~10_combout ;
wire \output_module|lcd_rom|Mux5~9_combout ;
wire \output_module|lcd_rom|Mux5~7_combout ;
wire \output_module|lcd_rom|Mux5~6_combout ;
wire \output_module|lcd_rom|Mux5~15_combout ;
wire \output_module|lcd_rom|Mux5~16_combout ;
wire \output_module|lcd_rom|Mux5~17_combout ;
wire \output_module|comb_7|u1|DATA_BUS_VALUE~1_combout ;
wire \output_module|comb_7|u1|DATA_BUS_VALUE~2_combout ;
wire \output_module|comb_7|u1|Selector9~1_combout ;
wire \output_module|comb_7|u1|Selector8~0_combout ;
wire \output_module|lcd_rom|Mux3~11_combout ;
wire \output_module|comb_7|u1|Selector8~1_combout ;
wire \output_module|comb_7|u1|Selector8~2_combout ;
wire \output_module|comb_7|u1|Selector7~0_combout ;
wire \output_module|comb_7|u1|Selector7~1_combout ;
wire \output_module|comb_7|u1|Selector7~2_combout ;
wire \output_module|comb_7|u1|Selector6~2_combout ;
wire \output_module|comb_7|u1|Selector6~1_combout ;
wire \output_module|comb_7|u1|Add1~0_combout ;
wire \output_module|comb_7|u1|Selector6~0_combout ;
wire \output_module|comb_7|u1|Selector6~3_combout ;
wire \output_module|comb_7|u1|Selector5~0_combout ;
wire \output_module|comb_7|u1|Selector5~1_combout ;
wire \output_module|comb_7|u1|Selector5~2_combout ;
wire \output_module|comb_7|u1|Selector5~3_combout ;
wire \output_module|comb_7|u1|DATA_BUS_VALUE[5]~3_combout ;
wire \output_module|comb_7|u1|Selector4~0_combout ;
wire \output_module|comb_7|u1|Selector4~1_combout ;
wire \output_module|comb_7|u1|Selector4~2_combout ;
wire \output_module|comb_7|u1|Selector3~0_combout ;
wire \output_module|comb_7|u1|Selector3~1_combout ;
wire \output_module|comb_7|u1|Selector2~0_combout ;
wire \uart_io|UART_TX_Inst|r_TX_Active~2_combout ;
wire \uart_io|UART_TX_Inst|r_TX_Active~q ;
wire \uart_io|UART_TX_Inst|Selector0~1_combout ;
wire \uart_io|UART_TX_Inst|r_TX_Data[1]~feeder_combout ;
wire \uart_io|UART_TX_Inst|Selector23~2_combout ;
wire \uart_io|UART_TX_Inst|Mux0~2_combout ;
wire \uart_io|UART_TX_Inst|r_TX_Data[2]~feeder_combout ;
wire \uart_io|UART_TX_Inst|Mux0~3_combout ;
wire \uart_io|UART_TX_Inst|r_TX_Data[6]~feeder_combout ;
wire \uart_io|UART_TX_Inst|Mux0~0_combout ;
wire \uart_io|UART_TX_Inst|Mux0~1_combout ;
wire \uart_io|UART_TX_Inst|Selector0~0_combout ;
wire \uart_io|UART_TX_Inst|Selector0~2_combout ;
wire \uart_io|UART_TX_Inst|o_TX_Serial~q ;
wire \uart_io|UART_TXD~0_combout ;
wire [7:0] \ProgramCounter|PC ;
wire [19:0] \clk_debounce|count ;
wire [19:0] \output_module|comb_7|u1|CLK_COUNT_400HZ ;
wire [15:0] \uart_io|UART_TX_Inst|r_Clock_Count ;
wire [7:0] \output_module|output_reg|data_out ;
wire [4:0] \output_module|comb_7|u1|CHAR_COUNT ;
wire [19:0] \output_module|comb_7|r0|Cont ;
wire [15:0] \uart_io|UART_RX_Inst|r_Clock_Count ;
wire [2:0] \micro_instr|micro ;
wire [7:0] \InstructionReg|instr ;
wire [7:0] \output_module|comb_7|u1|DATA_BUS_VALUE ;
wire [7:0] \ALU_Register|register_array|registerA|data_reg ;
wire [3:0] \memory|address_reg|addr ;
wire [3:0] \uart_io|uart_pc|addr ;
wire [7:0] \ALU_Register|register_array|registerB|data_reg ;
wire [7:0] \uart_io|UART_TX_Inst|r_TX_Data ;
wire [2:0] \uart_io|UART_TX_Inst|r_Bit_Index ;
wire [7:0] \uart_io|UART_RX_Inst|r_RX_Byte ;
wire [2:0] \uart_io|UART_RX_Inst|r_Bit_Index ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\output_module|units|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\output_module|units|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\output_module|units|out[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\output_module|units|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\output_module|units|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\output_module|units|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\output_module|units|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\output_module|tens|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\output_module|tens|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\output_module|tens|out[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\output_module|tens|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\output_module|tens|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\output_module|tens|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\output_module|tens|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\output_module|hundreds|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\output_module|hundreds|out[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\output_module|hundreds|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\output_module|hundreds|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(!\KEY[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(!\clk_debounce|out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(!\control_logic|control_mem|content~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(!\KEY[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\SW[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\SW[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\SW[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\SW[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\SW[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\SW[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(\uart_io|UART_TX_Inst|r_TX_Done~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \LCD_ON~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_ON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \LCD_BLON~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_BLON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_BLON~output .bus_hold = "false";
defparam \LCD_BLON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RW~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \LCD_EN~output (
	.i(\output_module|comb_7|u1|LCD_E~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \LCD_RS~output (
	.i(\output_module|comb_7|u1|LCD_RS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RS~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \LCD_DATA[0]~output (
	.i(\output_module|comb_7|u1|DATA_BUS_VALUE [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \LCD_DATA[1]~output (
	.i(\output_module|comb_7|u1|DATA_BUS_VALUE [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \LCD_DATA[2]~output (
	.i(\output_module|comb_7|u1|DATA_BUS_VALUE [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \LCD_DATA[3]~output (
	.i(\output_module|comb_7|u1|DATA_BUS_VALUE [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \LCD_DATA[4]~output (
	.i(\output_module|comb_7|u1|DATA_BUS_VALUE [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \LCD_DATA[5]~output (
	.i(\output_module|comb_7|u1|DATA_BUS_VALUE [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \LCD_DATA[6]~output (
	.i(\output_module|comb_7|u1|DATA_BUS_VALUE [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \LCD_DATA[7]~output (
	.i(\output_module|comb_7|u1|DATA_BUS_VALUE [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TXD~output (
	.i(\uart_io|UART_TXD~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_TXD~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N6
cycloneive_lcell_comb \micro_instr|micro[1]~2 (
// Equation(s):
// \micro_instr|micro[1]~2_combout  = \micro_instr|micro [1] $ (\micro_instr|micro [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\micro_instr|micro[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro_instr|micro[1]~2 .lut_mask = 16'h0FF0;
defparam \micro_instr|micro[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X99_Y39_N25
dffeas \micro_instr|micro[1] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\micro_instr|micro[1]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_instr|micro [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_instr|micro[1] .is_wysiwyg = "true";
defparam \micro_instr|micro[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N4
cycloneive_lcell_comb \micro_instr|micro~1 (
// Equation(s):
// \micro_instr|micro~1_combout  = (!\micro_instr|micro [0] & ((\micro_instr|micro [1]) # (!\micro_instr|micro [2])))

	.dataa(\micro_instr|micro [0]),
	.datab(gnd),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [2]),
	.cin(gnd),
	.combout(\micro_instr|micro~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro_instr|micro~1 .lut_mask = 16'h5055;
defparam \micro_instr|micro~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y39_N7
dffeas \micro_instr|micro[0] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\micro_instr|micro~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_instr|micro [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_instr|micro[0] .is_wysiwyg = "true";
defparam \micro_instr|micro[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N26
cycloneive_lcell_comb \micro_instr|micro~0 (
// Equation(s):
// \micro_instr|micro~0_combout  = (\micro_instr|micro [0] & (\micro_instr|micro [1] $ (\micro_instr|micro [2]))) # (!\micro_instr|micro [0] & (\micro_instr|micro [1] & \micro_instr|micro [2]))

	.dataa(\micro_instr|micro [0]),
	.datab(gnd),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [2]),
	.cin(gnd),
	.combout(\micro_instr|micro~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro_instr|micro~0 .lut_mask = 16'h5AA0;
defparam \micro_instr|micro~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y39_N5
dffeas \micro_instr|micro[2] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\micro_instr|micro~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_instr|micro [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_instr|micro[2] .is_wysiwyg = "true";
defparam \micro_instr|micro[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N20
cycloneive_lcell_comb \control_logic|control_mem|content~12 (
// Equation(s):
// \control_logic|control_mem|content~12_combout  = (!\micro_instr|micro [0] & !\micro_instr|micro [1])

	.dataa(\micro_instr|micro [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~12_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~12 .lut_mask = 16'h0055;
defparam \control_logic|control_mem|content~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N16
cycloneive_lcell_comb \control_logic|control_mem|content~17 (
// Equation(s):
// \control_logic|control_mem|content~17_combout  = (\InstructionReg|instr [5] & (((!\InstructionReg|instr [6])))) # (!\InstructionReg|instr [5] & (\InstructionReg|instr [7] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [6]))))

	.dataa(\InstructionReg|instr [5]),
	.datab(\InstructionReg|instr [4]),
	.datac(\InstructionReg|instr [6]),
	.datad(\InstructionReg|instr [7]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~17_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~17 .lut_mask = 16'h5E0A;
defparam \control_logic|control_mem|content~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N14
cycloneive_lcell_comb \control_logic|control_mem|content~18 (
// Equation(s):
// \control_logic|control_mem|content~18_combout  = (\InstructionReg|instr [5] & (!\InstructionReg|instr [6])) # (!\InstructionReg|instr [5] & ((\InstructionReg|instr [6]) # (\InstructionReg|instr [4])))

	.dataa(\InstructionReg|instr [5]),
	.datab(gnd),
	.datac(\InstructionReg|instr [6]),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~18_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~18 .lut_mask = 16'h5F5A;
defparam \control_logic|control_mem|content~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N18
cycloneive_lcell_comb \control_logic|control_mem|content~19 (
// Equation(s):
// \control_logic|control_mem|content~19_combout  = (\control_logic|control_mem|content~18_combout  & (\InstructionReg|instr [7] & (!\micro_instr|micro [2] & \micro_instr|micro [1])))

	.dataa(\control_logic|control_mem|content~18_combout ),
	.datab(\InstructionReg|instr [7]),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~19_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~19 .lut_mask = 16'h0800;
defparam \control_logic|control_mem|content~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N4
cycloneive_lcell_comb \out_mux|Selector3~2 (
// Equation(s):
// \out_mux|Selector3~2_combout  = (!\control_logic|control_mem|content~19_combout  & (((!\control_logic|control_mem|content~17_combout  & \control_logic|control_mem|content~12_combout )) # (!\micro_instr|micro [2])))

	.dataa(\control_logic|control_mem|content~17_combout ),
	.datab(\control_logic|control_mem|content~19_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\control_logic|control_mem|content~12_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~2 .lut_mask = 16'h1303;
defparam \out_mux|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N8
cycloneive_lcell_comb \control_logic|control_mem|content~25 (
// Equation(s):
// \control_logic|control_mem|content~25_combout  = (!\micro_instr|micro [2] & \micro_instr|micro [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~25_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~25 .lut_mask = 16'h0F00;
defparam \control_logic|control_mem|content~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N10
cycloneive_lcell_comb \control_logic|control_mem|content~26 (
// Equation(s):
// \control_logic|control_mem|content~26_combout  = (\InstructionReg|instr [5] & (((!\InstructionReg|instr [4] & !\micro_instr|micro [0])) # (!\InstructionReg|instr [6]))) # (!\InstructionReg|instr [5] & ((\InstructionReg|instr [4]) # ((\InstructionReg|instr 
// [6]))))

	.dataa(\InstructionReg|instr [5]),
	.datab(\InstructionReg|instr [4]),
	.datac(\InstructionReg|instr [6]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~26_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~26 .lut_mask = 16'h5E7E;
defparam \control_logic|control_mem|content~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N14
cycloneive_lcell_comb \control_logic|control_mem|content~27 (
// Equation(s):
// \control_logic|control_mem|content~27_combout  = (\InstructionReg|instr [7] & \control_logic|control_mem|content~26_combout )

	.dataa(gnd),
	.datab(\InstructionReg|instr [7]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~26_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~27_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~27 .lut_mask = 16'hCC00;
defparam \control_logic|control_mem|content~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N12
cycloneive_lcell_comb \control_logic|control_mem|content~28 (
// Equation(s):
// \control_logic|control_mem|content~28_combout  = (!\InstructionReg|instr [5] & (\InstructionReg|instr [6] & (!\InstructionReg|instr [7] & \micro_instr|micro [0])))

	.dataa(\InstructionReg|instr [5]),
	.datab(\InstructionReg|instr [6]),
	.datac(\InstructionReg|instr [7]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~28_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~28 .lut_mask = 16'h0400;
defparam \control_logic|control_mem|content~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N16
cycloneive_lcell_comb \control_logic|control_mem|content~29 (
// Equation(s):
// \control_logic|control_mem|content~29_combout  = (!\InstructionReg|instr [4] & \control_logic|control_mem|content~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionReg|instr [4]),
	.datad(\control_logic|control_mem|content~28_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~29_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~29 .lut_mask = 16'h0F00;
defparam \control_logic|control_mem|content~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N30
cycloneive_lcell_comb \control_logic|control_mem|content~30 (
// Equation(s):
// \control_logic|control_mem|content~30_combout  = (\control_logic|control_mem|content~24_combout ) # ((\control_logic|control_mem|content~25_combout  & ((\control_logic|control_mem|content~27_combout ) # (\control_logic|control_mem|content~29_combout ))))

	.dataa(\control_logic|control_mem|content~24_combout ),
	.datab(\control_logic|control_mem|content~25_combout ),
	.datac(\control_logic|control_mem|content~27_combout ),
	.datad(\control_logic|control_mem|content~29_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~30_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~30 .lut_mask = 16'hEEEA;
defparam \control_logic|control_mem|content~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N20
cycloneive_lcell_comb \out_mux|Selector3~3 (
// Equation(s):
// \out_mux|Selector3~3_combout  = (!\control_logic|control_mem|content~32_combout  & (\out_mux|Selector3~2_combout  & ((\control_logic|control_mem|content~22_combout ) # (!\control_logic|control_mem|content~30_combout ))))

	.dataa(\control_logic|control_mem|content~32_combout ),
	.datab(\out_mux|Selector3~2_combout ),
	.datac(\control_logic|control_mem|content~22_combout ),
	.datad(\control_logic|control_mem|content~30_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~3 .lut_mask = 16'h4044;
defparam \out_mux|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N12
cycloneive_lcell_comb \control_logic|control_mem|content~38 (
// Equation(s):
// \control_logic|control_mem|content~38_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [5] & ((!\InstructionReg|instr [6]))) # (!\InstructionReg|instr [5] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [6])))))

	.dataa(\InstructionReg|instr [4]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [7]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~38_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~38 .lut_mask = 16'h30E0;
defparam \control_logic|control_mem|content~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N2
cycloneive_lcell_comb \control_logic|control_mem|content~50 (
// Equation(s):
// \control_logic|control_mem|content~50_combout  = (\InstructionReg|instr [4] & (!\InstructionReg|instr [5] & (\micro_instr|micro [0] $ (\InstructionReg|instr [6]))))

	.dataa(\micro_instr|micro [0]),
	.datab(\InstructionReg|instr [4]),
	.datac(\InstructionReg|instr [5]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~50_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~50 .lut_mask = 16'h0408;
defparam \control_logic|control_mem|content~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N22
cycloneive_lcell_comb \control_logic|control_mem|content~51 (
// Equation(s):
// \control_logic|control_mem|content~51_combout  = (\control_logic|control_mem|content~25_combout  & ((\control_logic|control_mem|content~38_combout ) # ((!\InstructionReg|instr [7] & \control_logic|control_mem|content~50_combout ))))

	.dataa(\control_logic|control_mem|content~38_combout ),
	.datab(\InstructionReg|instr [7]),
	.datac(\control_logic|control_mem|content~25_combout ),
	.datad(\control_logic|control_mem|content~50_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~51_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~51 .lut_mask = 16'hB0A0;
defparam \control_logic|control_mem|content~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N8
cycloneive_lcell_comb \control_logic|control_mem|content~52 (
// Equation(s):
// \control_logic|control_mem|content~52_combout  = (\control_logic|control_mem|content~51_combout ) # ((\micro_instr|micro [2] & ((\control_logic|control_mem|content~17_combout ) # (!\control_logic|control_mem|content~12_combout ))))

	.dataa(\micro_instr|micro [2]),
	.datab(\control_logic|control_mem|content~17_combout ),
	.datac(\control_logic|control_mem|content~51_combout ),
	.datad(\control_logic|control_mem|content~12_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~52_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~52 .lut_mask = 16'hF8FA;
defparam \control_logic|control_mem|content~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y39_N23
dffeas \ALU_Register|register_array|registerA|data_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\out_mux|Selector2~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[5] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N12
cycloneive_lcell_comb \clk_debounce|count[0]~57 (
// Equation(s):
// \clk_debounce|count[0]~57_combout  = !\clk_debounce|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_debounce|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_debounce|count[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \clk_debounce|count[0]~57 .lut_mask = 16'h0F0F;
defparam \clk_debounce|count[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N13
dffeas \clk_debounce|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[0] .is_wysiwyg = "true";
defparam \clk_debounce|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N14
cycloneive_lcell_comb \clk_debounce|count[1]~19 (
// Equation(s):
// \clk_debounce|count[1]~19_combout  = (\clk_debounce|count [0] & (\clk_debounce|count [1] $ (VCC))) # (!\clk_debounce|count [0] & (\clk_debounce|count [1] & VCC))
// \clk_debounce|count[1]~20  = CARRY((\clk_debounce|count [0] & \clk_debounce|count [1]))

	.dataa(\clk_debounce|count [0]),
	.datab(\clk_debounce|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk_debounce|count[1]~19_combout ),
	.cout(\clk_debounce|count[1]~20 ));
// synopsys translate_off
defparam \clk_debounce|count[1]~19 .lut_mask = 16'h6688;
defparam \clk_debounce|count[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N15
dffeas \clk_debounce|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[1] .is_wysiwyg = "true";
defparam \clk_debounce|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N16
cycloneive_lcell_comb \clk_debounce|count[2]~21 (
// Equation(s):
// \clk_debounce|count[2]~21_combout  = (\clk_debounce|count [2] & (!\clk_debounce|count[1]~20 )) # (!\clk_debounce|count [2] & ((\clk_debounce|count[1]~20 ) # (GND)))
// \clk_debounce|count[2]~22  = CARRY((!\clk_debounce|count[1]~20 ) # (!\clk_debounce|count [2]))

	.dataa(gnd),
	.datab(\clk_debounce|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[1]~20 ),
	.combout(\clk_debounce|count[2]~21_combout ),
	.cout(\clk_debounce|count[2]~22 ));
// synopsys translate_off
defparam \clk_debounce|count[2]~21 .lut_mask = 16'h3C3F;
defparam \clk_debounce|count[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N17
dffeas \clk_debounce|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[2] .is_wysiwyg = "true";
defparam \clk_debounce|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N18
cycloneive_lcell_comb \clk_debounce|count[3]~23 (
// Equation(s):
// \clk_debounce|count[3]~23_combout  = (\clk_debounce|count [3] & (\clk_debounce|count[2]~22  $ (GND))) # (!\clk_debounce|count [3] & (!\clk_debounce|count[2]~22  & VCC))
// \clk_debounce|count[3]~24  = CARRY((\clk_debounce|count [3] & !\clk_debounce|count[2]~22 ))

	.dataa(gnd),
	.datab(\clk_debounce|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[2]~22 ),
	.combout(\clk_debounce|count[3]~23_combout ),
	.cout(\clk_debounce|count[3]~24 ));
// synopsys translate_off
defparam \clk_debounce|count[3]~23 .lut_mask = 16'hC30C;
defparam \clk_debounce|count[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N19
dffeas \clk_debounce|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[3] .is_wysiwyg = "true";
defparam \clk_debounce|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N20
cycloneive_lcell_comb \clk_debounce|count[4]~25 (
// Equation(s):
// \clk_debounce|count[4]~25_combout  = (\clk_debounce|count [4] & (!\clk_debounce|count[3]~24 )) # (!\clk_debounce|count [4] & ((\clk_debounce|count[3]~24 ) # (GND)))
// \clk_debounce|count[4]~26  = CARRY((!\clk_debounce|count[3]~24 ) # (!\clk_debounce|count [4]))

	.dataa(gnd),
	.datab(\clk_debounce|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[3]~24 ),
	.combout(\clk_debounce|count[4]~25_combout ),
	.cout(\clk_debounce|count[4]~26 ));
// synopsys translate_off
defparam \clk_debounce|count[4]~25 .lut_mask = 16'h3C3F;
defparam \clk_debounce|count[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N21
dffeas \clk_debounce|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[4] .is_wysiwyg = "true";
defparam \clk_debounce|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N22
cycloneive_lcell_comb \clk_debounce|count[5]~27 (
// Equation(s):
// \clk_debounce|count[5]~27_combout  = (\clk_debounce|count [5] & (\clk_debounce|count[4]~26  $ (GND))) # (!\clk_debounce|count [5] & (!\clk_debounce|count[4]~26  & VCC))
// \clk_debounce|count[5]~28  = CARRY((\clk_debounce|count [5] & !\clk_debounce|count[4]~26 ))

	.dataa(\clk_debounce|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[4]~26 ),
	.combout(\clk_debounce|count[5]~27_combout ),
	.cout(\clk_debounce|count[5]~28 ));
// synopsys translate_off
defparam \clk_debounce|count[5]~27 .lut_mask = 16'hA50A;
defparam \clk_debounce|count[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N23
dffeas \clk_debounce|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[5] .is_wysiwyg = "true";
defparam \clk_debounce|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N24
cycloneive_lcell_comb \clk_debounce|count[6]~29 (
// Equation(s):
// \clk_debounce|count[6]~29_combout  = (\clk_debounce|count [6] & (!\clk_debounce|count[5]~28 )) # (!\clk_debounce|count [6] & ((\clk_debounce|count[5]~28 ) # (GND)))
// \clk_debounce|count[6]~30  = CARRY((!\clk_debounce|count[5]~28 ) # (!\clk_debounce|count [6]))

	.dataa(gnd),
	.datab(\clk_debounce|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[5]~28 ),
	.combout(\clk_debounce|count[6]~29_combout ),
	.cout(\clk_debounce|count[6]~30 ));
// synopsys translate_off
defparam \clk_debounce|count[6]~29 .lut_mask = 16'h3C3F;
defparam \clk_debounce|count[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N25
dffeas \clk_debounce|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[6] .is_wysiwyg = "true";
defparam \clk_debounce|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N26
cycloneive_lcell_comb \clk_debounce|count[7]~31 (
// Equation(s):
// \clk_debounce|count[7]~31_combout  = (\clk_debounce|count [7] & (\clk_debounce|count[6]~30  $ (GND))) # (!\clk_debounce|count [7] & (!\clk_debounce|count[6]~30  & VCC))
// \clk_debounce|count[7]~32  = CARRY((\clk_debounce|count [7] & !\clk_debounce|count[6]~30 ))

	.dataa(\clk_debounce|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[6]~30 ),
	.combout(\clk_debounce|count[7]~31_combout ),
	.cout(\clk_debounce|count[7]~32 ));
// synopsys translate_off
defparam \clk_debounce|count[7]~31 .lut_mask = 16'hA50A;
defparam \clk_debounce|count[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N27
dffeas \clk_debounce|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[7] .is_wysiwyg = "true";
defparam \clk_debounce|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N28
cycloneive_lcell_comb \clk_debounce|count[8]~33 (
// Equation(s):
// \clk_debounce|count[8]~33_combout  = (\clk_debounce|count [8] & (!\clk_debounce|count[7]~32 )) # (!\clk_debounce|count [8] & ((\clk_debounce|count[7]~32 ) # (GND)))
// \clk_debounce|count[8]~34  = CARRY((!\clk_debounce|count[7]~32 ) # (!\clk_debounce|count [8]))

	.dataa(gnd),
	.datab(\clk_debounce|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[7]~32 ),
	.combout(\clk_debounce|count[8]~33_combout ),
	.cout(\clk_debounce|count[8]~34 ));
// synopsys translate_off
defparam \clk_debounce|count[8]~33 .lut_mask = 16'h3C3F;
defparam \clk_debounce|count[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N29
dffeas \clk_debounce|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[8] .is_wysiwyg = "true";
defparam \clk_debounce|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N30
cycloneive_lcell_comb \clk_debounce|count[9]~35 (
// Equation(s):
// \clk_debounce|count[9]~35_combout  = (\clk_debounce|count [9] & (\clk_debounce|count[8]~34  $ (GND))) # (!\clk_debounce|count [9] & (!\clk_debounce|count[8]~34  & VCC))
// \clk_debounce|count[9]~36  = CARRY((\clk_debounce|count [9] & !\clk_debounce|count[8]~34 ))

	.dataa(\clk_debounce|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[8]~34 ),
	.combout(\clk_debounce|count[9]~35_combout ),
	.cout(\clk_debounce|count[9]~36 ));
// synopsys translate_off
defparam \clk_debounce|count[9]~35 .lut_mask = 16'hA50A;
defparam \clk_debounce|count[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y36_N31
dffeas \clk_debounce|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[9] .is_wysiwyg = "true";
defparam \clk_debounce|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N0
cycloneive_lcell_comb \clk_debounce|count[10]~37 (
// Equation(s):
// \clk_debounce|count[10]~37_combout  = (\clk_debounce|count [10] & (!\clk_debounce|count[9]~36 )) # (!\clk_debounce|count [10] & ((\clk_debounce|count[9]~36 ) # (GND)))
// \clk_debounce|count[10]~38  = CARRY((!\clk_debounce|count[9]~36 ) # (!\clk_debounce|count [10]))

	.dataa(gnd),
	.datab(\clk_debounce|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[9]~36 ),
	.combout(\clk_debounce|count[10]~37_combout ),
	.cout(\clk_debounce|count[10]~38 ));
// synopsys translate_off
defparam \clk_debounce|count[10]~37 .lut_mask = 16'h3C3F;
defparam \clk_debounce|count[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N1
dffeas \clk_debounce|count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[10] .is_wysiwyg = "true";
defparam \clk_debounce|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N2
cycloneive_lcell_comb \clk_debounce|count[11]~39 (
// Equation(s):
// \clk_debounce|count[11]~39_combout  = (\clk_debounce|count [11] & (\clk_debounce|count[10]~38  $ (GND))) # (!\clk_debounce|count [11] & (!\clk_debounce|count[10]~38  & VCC))
// \clk_debounce|count[11]~40  = CARRY((\clk_debounce|count [11] & !\clk_debounce|count[10]~38 ))

	.dataa(gnd),
	.datab(\clk_debounce|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[10]~38 ),
	.combout(\clk_debounce|count[11]~39_combout ),
	.cout(\clk_debounce|count[11]~40 ));
// synopsys translate_off
defparam \clk_debounce|count[11]~39 .lut_mask = 16'hC30C;
defparam \clk_debounce|count[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N3
dffeas \clk_debounce|count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[11] .is_wysiwyg = "true";
defparam \clk_debounce|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N4
cycloneive_lcell_comb \clk_debounce|count[12]~41 (
// Equation(s):
// \clk_debounce|count[12]~41_combout  = (\clk_debounce|count [12] & (!\clk_debounce|count[11]~40 )) # (!\clk_debounce|count [12] & ((\clk_debounce|count[11]~40 ) # (GND)))
// \clk_debounce|count[12]~42  = CARRY((!\clk_debounce|count[11]~40 ) # (!\clk_debounce|count [12]))

	.dataa(gnd),
	.datab(\clk_debounce|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[11]~40 ),
	.combout(\clk_debounce|count[12]~41_combout ),
	.cout(\clk_debounce|count[12]~42 ));
// synopsys translate_off
defparam \clk_debounce|count[12]~41 .lut_mask = 16'h3C3F;
defparam \clk_debounce|count[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N5
dffeas \clk_debounce|count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[12] .is_wysiwyg = "true";
defparam \clk_debounce|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N6
cycloneive_lcell_comb \clk_debounce|count[13]~43 (
// Equation(s):
// \clk_debounce|count[13]~43_combout  = (\clk_debounce|count [13] & (\clk_debounce|count[12]~42  $ (GND))) # (!\clk_debounce|count [13] & (!\clk_debounce|count[12]~42  & VCC))
// \clk_debounce|count[13]~44  = CARRY((\clk_debounce|count [13] & !\clk_debounce|count[12]~42 ))

	.dataa(\clk_debounce|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[12]~42 ),
	.combout(\clk_debounce|count[13]~43_combout ),
	.cout(\clk_debounce|count[13]~44 ));
// synopsys translate_off
defparam \clk_debounce|count[13]~43 .lut_mask = 16'hA50A;
defparam \clk_debounce|count[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N7
dffeas \clk_debounce|count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[13] .is_wysiwyg = "true";
defparam \clk_debounce|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N8
cycloneive_lcell_comb \clk_debounce|count[14]~45 (
// Equation(s):
// \clk_debounce|count[14]~45_combout  = (\clk_debounce|count [14] & (!\clk_debounce|count[13]~44 )) # (!\clk_debounce|count [14] & ((\clk_debounce|count[13]~44 ) # (GND)))
// \clk_debounce|count[14]~46  = CARRY((!\clk_debounce|count[13]~44 ) # (!\clk_debounce|count [14]))

	.dataa(gnd),
	.datab(\clk_debounce|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[13]~44 ),
	.combout(\clk_debounce|count[14]~45_combout ),
	.cout(\clk_debounce|count[14]~46 ));
// synopsys translate_off
defparam \clk_debounce|count[14]~45 .lut_mask = 16'h3C3F;
defparam \clk_debounce|count[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N9
dffeas \clk_debounce|count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[14] .is_wysiwyg = "true";
defparam \clk_debounce|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N10
cycloneive_lcell_comb \clk_debounce|count[15]~47 (
// Equation(s):
// \clk_debounce|count[15]~47_combout  = (\clk_debounce|count [15] & (\clk_debounce|count[14]~46  $ (GND))) # (!\clk_debounce|count [15] & (!\clk_debounce|count[14]~46  & VCC))
// \clk_debounce|count[15]~48  = CARRY((\clk_debounce|count [15] & !\clk_debounce|count[14]~46 ))

	.dataa(\clk_debounce|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[14]~46 ),
	.combout(\clk_debounce|count[15]~47_combout ),
	.cout(\clk_debounce|count[15]~48 ));
// synopsys translate_off
defparam \clk_debounce|count[15]~47 .lut_mask = 16'hA50A;
defparam \clk_debounce|count[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N11
dffeas \clk_debounce|count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[15] .is_wysiwyg = "true";
defparam \clk_debounce|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N12
cycloneive_lcell_comb \clk_debounce|count[16]~49 (
// Equation(s):
// \clk_debounce|count[16]~49_combout  = (\clk_debounce|count [16] & (!\clk_debounce|count[15]~48 )) # (!\clk_debounce|count [16] & ((\clk_debounce|count[15]~48 ) # (GND)))
// \clk_debounce|count[16]~50  = CARRY((!\clk_debounce|count[15]~48 ) # (!\clk_debounce|count [16]))

	.dataa(\clk_debounce|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[15]~48 ),
	.combout(\clk_debounce|count[16]~49_combout ),
	.cout(\clk_debounce|count[16]~50 ));
// synopsys translate_off
defparam \clk_debounce|count[16]~49 .lut_mask = 16'h5A5F;
defparam \clk_debounce|count[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N13
dffeas \clk_debounce|count[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[16] .is_wysiwyg = "true";
defparam \clk_debounce|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N14
cycloneive_lcell_comb \clk_debounce|count[17]~51 (
// Equation(s):
// \clk_debounce|count[17]~51_combout  = (\clk_debounce|count [17] & (\clk_debounce|count[16]~50  $ (GND))) # (!\clk_debounce|count [17] & (!\clk_debounce|count[16]~50  & VCC))
// \clk_debounce|count[17]~52  = CARRY((\clk_debounce|count [17] & !\clk_debounce|count[16]~50 ))

	.dataa(gnd),
	.datab(\clk_debounce|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[16]~50 ),
	.combout(\clk_debounce|count[17]~51_combout ),
	.cout(\clk_debounce|count[17]~52 ));
// synopsys translate_off
defparam \clk_debounce|count[17]~51 .lut_mask = 16'hC30C;
defparam \clk_debounce|count[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N15
dffeas \clk_debounce|count[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[17] .is_wysiwyg = "true";
defparam \clk_debounce|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N16
cycloneive_lcell_comb \clk_debounce|count[18]~53 (
// Equation(s):
// \clk_debounce|count[18]~53_combout  = (\clk_debounce|count [18] & (!\clk_debounce|count[17]~52 )) # (!\clk_debounce|count [18] & ((\clk_debounce|count[17]~52 ) # (GND)))
// \clk_debounce|count[18]~54  = CARRY((!\clk_debounce|count[17]~52 ) # (!\clk_debounce|count [18]))

	.dataa(gnd),
	.datab(\clk_debounce|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_debounce|count[17]~52 ),
	.combout(\clk_debounce|count[18]~53_combout ),
	.cout(\clk_debounce|count[18]~54 ));
// synopsys translate_off
defparam \clk_debounce|count[18]~53 .lut_mask = 16'h3C3F;
defparam \clk_debounce|count[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N17
dffeas \clk_debounce|count[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[18] .is_wysiwyg = "true";
defparam \clk_debounce|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N18
cycloneive_lcell_comb \clk_debounce|count[19]~55 (
// Equation(s):
// \clk_debounce|count[19]~55_combout  = \clk_debounce|count [19] $ (!\clk_debounce|count[18]~54 )

	.dataa(gnd),
	.datab(\clk_debounce|count [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\clk_debounce|count[18]~54 ),
	.combout(\clk_debounce|count[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \clk_debounce|count[19]~55 .lut_mask = 16'hC3C3;
defparam \clk_debounce|count[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y35_N19
dffeas \clk_debounce|count[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_debounce|count[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|count[19] .is_wysiwyg = "true";
defparam \clk_debounce|count[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N28
cycloneive_lcell_comb \clk_debounce|out~feeder (
// Equation(s):
// \clk_debounce|out~feeder_combout  = \KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\clk_debounce|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_debounce|out~feeder .lut_mask = 16'hFF00;
defparam \clk_debounce|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N29
dffeas \clk_debounce|out (
	.clk(\clk_debounce|count [19]),
	.d(\clk_debounce|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_debounce|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_debounce|out .is_wysiwyg = "true";
defparam \clk_debounce|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N24
cycloneive_lcell_comb \clk_module|CLK~0 (
// Equation(s):
// \clk_module|CLK~0_combout  = (\SW[0]~input_o  & ((\clk_debounce|out~q ))) # (!\SW[0]~input_o  & (!\CLOCK_50~input_o ))

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\CLOCK_50~input_o ),
	.datad(\clk_debounce|out~q ),
	.cin(gnd),
	.combout(\clk_module|CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_module|CLK~0 .lut_mask = 16'hCF03;
defparam \clk_module|CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N20
cycloneive_lcell_comb \clk_module|CLK (
// Equation(s):
// \clk_module|CLK~combout  = LCELL((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((!\clk_module|CLK~0_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\clk_module|CLK~0_combout ),
	.cin(gnd),
	.combout(\clk_module|CLK~combout ),
	.cout());
// synopsys translate_off
defparam \clk_module|CLK .lut_mask = 16'h0A5F;
defparam \clk_module|CLK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \clk_module|CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_module|CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_module|CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_module|CLK~clkctrl .clock_type = "global clock";
defparam \clk_module|CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N0
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[0]~16 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[0]~16_combout  = \uart_io|UART_RX_Inst|r_Clock_Count [0] $ (VCC)
// \uart_io|UART_RX_Inst|r_Clock_Count[0]~17  = CARRY(\uart_io|UART_RX_Inst|r_Clock_Count [0])

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[0]~16_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[0]~17 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[0]~16 .lut_mask = 16'h33CC;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N18
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~1 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~1_combout  = (\uart_io|UART_RX_Inst|LessThan1~4_combout  & (\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q  & ((\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~0_combout )))) # 
// (!\uart_io|UART_RX_Inst|LessThan1~4_combout  & (((\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~q ))))

	.dataa(\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q ),
	.datab(\uart_io|UART_RX_Inst|LessThan1~4_combout ),
	.datac(\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~q ),
	.datad(\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~1 .lut_mask = 16'hB830;
defparam \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N19
dffeas \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N20
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector0~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector0~0_combout  = (!\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q  & !\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~q )

	.dataa(\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector0~0 .lut_mask = 16'h0055;
defparam \uart_io|UART_RX_Inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N30
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_SM_Main~9 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_SM_Main~9_combout  = (\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~q  & \uart_io|UART_RX_Inst|LessThan1~4_combout )

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~q ),
	.datac(gnd),
	.datad(\uart_io|UART_RX_Inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_SM_Main~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_SM_Main~9 .lut_mask = 16'hCC00;
defparam \uart_io|UART_RX_Inst|r_SM_Main~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N25
dffeas \uart_io|UART_RX_Inst|r_SM_Main.CLEANUP (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_io|UART_RX_Inst|r_SM_Main~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_SM_Main.CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_SM_Main.CLEANUP .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_SM_Main.CLEANUP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N12
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Equal0~3 (
// Equation(s):
// \uart_io|UART_RX_Inst|Equal0~3_combout  = (!\uart_io|UART_RX_Inst|r_Clock_Count [15] & (!\uart_io|UART_RX_Inst|r_Clock_Count [12] & (!\uart_io|UART_RX_Inst|r_Clock_Count [10] & \uart_io|UART_RX_Inst|r_Clock_Count [11])))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [15]),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [12]),
	.datac(\uart_io|UART_RX_Inst|r_Clock_Count [10]),
	.datad(\uart_io|UART_RX_Inst|r_Clock_Count [11]),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Equal0~3 .lut_mask = 16'h0100;
defparam \uart_io|UART_RX_Inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N14
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Equal0~2 (
// Equation(s):
// \uart_io|UART_RX_Inst|Equal0~2_combout  = (!\uart_io|UART_RX_Inst|r_Clock_Count [6] & (\uart_io|UART_RX_Inst|r_Clock_Count [5] & (!\uart_io|UART_RX_Inst|r_Clock_Count [4] & \uart_io|UART_RX_Inst|r_Clock_Count [9])))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [6]),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [5]),
	.datac(\uart_io|UART_RX_Inst|r_Clock_Count [4]),
	.datad(\uart_io|UART_RX_Inst|r_Clock_Count [9]),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Equal0~2 .lut_mask = 16'h0400;
defparam \uart_io|UART_RX_Inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N22
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Equal0~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|Equal0~0_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [1] & (!\uart_io|UART_RX_Inst|r_Clock_Count [7] & (\uart_io|UART_RX_Inst|r_Clock_Count [0] & !\uart_io|UART_RX_Inst|r_Clock_Count [8])))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [1]),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [7]),
	.datac(\uart_io|UART_RX_Inst|r_Clock_Count [0]),
	.datad(\uart_io|UART_RX_Inst|r_Clock_Count [8]),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Equal0~0 .lut_mask = 16'h0020;
defparam \uart_io|UART_RX_Inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N24
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Equal0~1 (
// Equation(s):
// \uart_io|UART_RX_Inst|Equal0~1_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [3] & (!\uart_io|UART_RX_Inst|r_Clock_Count [14] & (!\uart_io|UART_RX_Inst|r_Clock_Count [13] & !\uart_io|UART_RX_Inst|r_Clock_Count [2])))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [3]),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [14]),
	.datac(\uart_io|UART_RX_Inst|r_Clock_Count [13]),
	.datad(\uart_io|UART_RX_Inst|r_Clock_Count [2]),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Equal0~1 .lut_mask = 16'h0002;
defparam \uart_io|UART_RX_Inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N26
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Equal0~4 (
// Equation(s):
// \uart_io|UART_RX_Inst|Equal0~4_combout  = (\uart_io|UART_RX_Inst|Equal0~3_combout  & (\uart_io|UART_RX_Inst|Equal0~2_combout  & (\uart_io|UART_RX_Inst|Equal0~0_combout  & \uart_io|UART_RX_Inst|Equal0~1_combout )))

	.dataa(\uart_io|UART_RX_Inst|Equal0~3_combout ),
	.datab(\uart_io|UART_RX_Inst|Equal0~2_combout ),
	.datac(\uart_io|UART_RX_Inst|Equal0~0_combout ),
	.datad(\uart_io|UART_RX_Inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Equal0~4 .lut_mask = 16'h8000;
defparam \uart_io|UART_RX_Inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N28
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector21~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector21~0_combout  = (\UART_RXD~input_o  & (!\uart_io|UART_RX_Inst|Equal0~4_combout  & (\uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q ))) # (!\UART_RXD~input_o  & (((!\uart_io|UART_RX_Inst|Equal0~4_combout  & 
// \uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q )) # (!\uart_io|UART_RX_Inst|r_SM_Main.000~q )))

	.dataa(\UART_RXD~input_o ),
	.datab(\uart_io|UART_RX_Inst|Equal0~4_combout ),
	.datac(\uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q ),
	.datad(\uart_io|UART_RX_Inst|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector21~0 .lut_mask = 16'h3075;
defparam \uart_io|UART_RX_Inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N29
dffeas \uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N20
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[0]~48 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[0]~48_combout  = (\uart_io|UART_RX_Inst|Equal0~4_combout  & \uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_io|UART_RX_Inst|Equal0~4_combout ),
	.datad(\uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[0]~48 .lut_mask = 16'hF000;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N4
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector20~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector20~0_combout  = (!\uart_io|UART_RX_Inst|r_SM_Main.CLEANUP~q  & (((\uart_io|UART_RX_Inst|r_SM_Main.000~q  & !\uart_io|UART_RX_Inst|r_Clock_Count[0]~48_combout )) # (!\UART_RXD~input_o )))

	.dataa(\UART_RXD~input_o ),
	.datab(\uart_io|UART_RX_Inst|r_SM_Main.CLEANUP~q ),
	.datac(\uart_io|UART_RX_Inst|r_SM_Main.000~q ),
	.datad(\uart_io|UART_RX_Inst|r_Clock_Count[0]~48_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector20~0 .lut_mask = 16'h1131;
defparam \uart_io|UART_RX_Inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N5
dffeas \uart_io|UART_RX_Inst|r_SM_Main.000 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_SM_Main.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_SM_Main.000 .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_SM_Main.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N12
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[0]~49 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout  = ((\uart_io|UART_RX_Inst|r_Clock_Count[0]~48_combout ) # ((!\uart_io|UART_RX_Inst|Selector0~0_combout  & \uart_io|UART_RX_Inst|LessThan1~4_combout ))) # (!\uart_io|UART_RX_Inst|r_SM_Main.000~q )

	.dataa(\uart_io|UART_RX_Inst|Selector0~0_combout ),
	.datab(\uart_io|UART_RX_Inst|r_SM_Main.000~q ),
	.datac(\uart_io|UART_RX_Inst|r_Clock_Count[0]~48_combout ),
	.datad(\uart_io|UART_RX_Inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[0]~49 .lut_mask = 16'hF7F3;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N24
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[0]~50 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout  = (!\uart_io|UART_RX_Inst|r_SM_Main.CLEANUP~q  & (((!\uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q ) # (!\uart_io|UART_RX_Inst|Equal0~4_combout )) # (!\UART_RXD~input_o )))

	.dataa(\UART_RXD~input_o ),
	.datab(\uart_io|UART_RX_Inst|Equal0~4_combout ),
	.datac(\uart_io|UART_RX_Inst|r_SM_Main.CLEANUP~q ),
	.datad(\uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[0]~50 .lut_mask = 16'h070F;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y40_N1
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N2
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[1]~18 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[1]~18_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [1] & (!\uart_io|UART_RX_Inst|r_Clock_Count[0]~17 )) # (!\uart_io|UART_RX_Inst|r_Clock_Count [1] & ((\uart_io|UART_RX_Inst|r_Clock_Count[0]~17 ) # (GND)))
// \uart_io|UART_RX_Inst|r_Clock_Count[1]~19  = CARRY((!\uart_io|UART_RX_Inst|r_Clock_Count[0]~17 ) # (!\uart_io|UART_RX_Inst|r_Clock_Count [1]))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[0]~17 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[1]~18_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[1]~19 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[1]~18 .lut_mask = 16'h3C3F;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N3
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N4
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[2]~20 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[2]~20_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [2] & (\uart_io|UART_RX_Inst|r_Clock_Count[1]~19  $ (GND))) # (!\uart_io|UART_RX_Inst|r_Clock_Count [2] & (!\uart_io|UART_RX_Inst|r_Clock_Count[1]~19  & VCC))
// \uart_io|UART_RX_Inst|r_Clock_Count[2]~21  = CARRY((\uart_io|UART_RX_Inst|r_Clock_Count [2] & !\uart_io|UART_RX_Inst|r_Clock_Count[1]~19 ))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[1]~19 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[2]~20_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[2]~21 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[2]~20 .lut_mask = 16'hC30C;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N5
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N6
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[3]~22 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[3]~22_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [3] & (!\uart_io|UART_RX_Inst|r_Clock_Count[2]~21 )) # (!\uart_io|UART_RX_Inst|r_Clock_Count [3] & ((\uart_io|UART_RX_Inst|r_Clock_Count[2]~21 ) # (GND)))
// \uart_io|UART_RX_Inst|r_Clock_Count[3]~23  = CARRY((!\uart_io|UART_RX_Inst|r_Clock_Count[2]~21 ) # (!\uart_io|UART_RX_Inst|r_Clock_Count [3]))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[2]~21 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[3]~22_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[3]~23 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[3]~22 .lut_mask = 16'h5A5F;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N7
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N8
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[4]~24 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[4]~24_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [4] & (\uart_io|UART_RX_Inst|r_Clock_Count[3]~23  $ (GND))) # (!\uart_io|UART_RX_Inst|r_Clock_Count [4] & (!\uart_io|UART_RX_Inst|r_Clock_Count[3]~23  & VCC))
// \uart_io|UART_RX_Inst|r_Clock_Count[4]~25  = CARRY((\uart_io|UART_RX_Inst|r_Clock_Count [4] & !\uart_io|UART_RX_Inst|r_Clock_Count[3]~23 ))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[3]~23 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[4]~24_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[4]~25 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[4]~24 .lut_mask = 16'hC30C;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N9
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N10
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[5]~26 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[5]~26_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [5] & (!\uart_io|UART_RX_Inst|r_Clock_Count[4]~25 )) # (!\uart_io|UART_RX_Inst|r_Clock_Count [5] & ((\uart_io|UART_RX_Inst|r_Clock_Count[4]~25 ) # (GND)))
// \uart_io|UART_RX_Inst|r_Clock_Count[5]~27  = CARRY((!\uart_io|UART_RX_Inst|r_Clock_Count[4]~25 ) # (!\uart_io|UART_RX_Inst|r_Clock_Count [5]))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[4]~25 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[5]~26_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[5]~27 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[5]~26 .lut_mask = 16'h5A5F;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N11
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N12
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[6]~28 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[6]~28_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [6] & (\uart_io|UART_RX_Inst|r_Clock_Count[5]~27  $ (GND))) # (!\uart_io|UART_RX_Inst|r_Clock_Count [6] & (!\uart_io|UART_RX_Inst|r_Clock_Count[5]~27  & VCC))
// \uart_io|UART_RX_Inst|r_Clock_Count[6]~29  = CARRY((\uart_io|UART_RX_Inst|r_Clock_Count [6] & !\uart_io|UART_RX_Inst|r_Clock_Count[5]~27 ))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[5]~27 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[6]~28_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[6]~29 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[6]~28 .lut_mask = 16'hA50A;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N13
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N14
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[7]~30 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[7]~30_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [7] & (!\uart_io|UART_RX_Inst|r_Clock_Count[6]~29 )) # (!\uart_io|UART_RX_Inst|r_Clock_Count [7] & ((\uart_io|UART_RX_Inst|r_Clock_Count[6]~29 ) # (GND)))
// \uart_io|UART_RX_Inst|r_Clock_Count[7]~31  = CARRY((!\uart_io|UART_RX_Inst|r_Clock_Count[6]~29 ) # (!\uart_io|UART_RX_Inst|r_Clock_Count [7]))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[6]~29 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[7]~30_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[7]~31 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[7]~30 .lut_mask = 16'h3C3F;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N15
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N16
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[8]~32 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[8]~32_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [8] & (\uart_io|UART_RX_Inst|r_Clock_Count[7]~31  $ (GND))) # (!\uart_io|UART_RX_Inst|r_Clock_Count [8] & (!\uart_io|UART_RX_Inst|r_Clock_Count[7]~31  & VCC))
// \uart_io|UART_RX_Inst|r_Clock_Count[8]~33  = CARRY((\uart_io|UART_RX_Inst|r_Clock_Count [8] & !\uart_io|UART_RX_Inst|r_Clock_Count[7]~31 ))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[7]~31 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[8]~32_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[8]~33 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[8]~32 .lut_mask = 16'hC30C;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N17
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[8] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N18
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[9]~34 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[9]~34_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [9] & (!\uart_io|UART_RX_Inst|r_Clock_Count[8]~33 )) # (!\uart_io|UART_RX_Inst|r_Clock_Count [9] & ((\uart_io|UART_RX_Inst|r_Clock_Count[8]~33 ) # (GND)))
// \uart_io|UART_RX_Inst|r_Clock_Count[9]~35  = CARRY((!\uart_io|UART_RX_Inst|r_Clock_Count[8]~33 ) # (!\uart_io|UART_RX_Inst|r_Clock_Count [9]))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[8]~33 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[9]~34_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[9]~35 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[9]~34 .lut_mask = 16'h3C3F;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N19
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[9] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N20
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[10]~36 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[10]~36_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [10] & (\uart_io|UART_RX_Inst|r_Clock_Count[9]~35  $ (GND))) # (!\uart_io|UART_RX_Inst|r_Clock_Count [10] & (!\uart_io|UART_RX_Inst|r_Clock_Count[9]~35  & VCC))
// \uart_io|UART_RX_Inst|r_Clock_Count[10]~37  = CARRY((\uart_io|UART_RX_Inst|r_Clock_Count [10] & !\uart_io|UART_RX_Inst|r_Clock_Count[9]~35 ))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[9]~35 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[10]~36_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[10]~37 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[10]~36 .lut_mask = 16'hC30C;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N21
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[10] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N22
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[11]~38 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[11]~38_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [11] & (!\uart_io|UART_RX_Inst|r_Clock_Count[10]~37 )) # (!\uart_io|UART_RX_Inst|r_Clock_Count [11] & ((\uart_io|UART_RX_Inst|r_Clock_Count[10]~37 ) # (GND)))
// \uart_io|UART_RX_Inst|r_Clock_Count[11]~39  = CARRY((!\uart_io|UART_RX_Inst|r_Clock_Count[10]~37 ) # (!\uart_io|UART_RX_Inst|r_Clock_Count [11]))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[10]~37 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[11]~38_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[11]~39 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[11]~38 .lut_mask = 16'h5A5F;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N23
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[11] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N24
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[12]~40 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[12]~40_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [12] & (\uart_io|UART_RX_Inst|r_Clock_Count[11]~39  $ (GND))) # (!\uart_io|UART_RX_Inst|r_Clock_Count [12] & (!\uart_io|UART_RX_Inst|r_Clock_Count[11]~39  & VCC))
// \uart_io|UART_RX_Inst|r_Clock_Count[12]~41  = CARRY((\uart_io|UART_RX_Inst|r_Clock_Count [12] & !\uart_io|UART_RX_Inst|r_Clock_Count[11]~39 ))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[11]~39 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[12]~40_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[12]~41 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[12]~40 .lut_mask = 16'hC30C;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N25
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[12] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N26
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[13]~42 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[13]~42_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [13] & (!\uart_io|UART_RX_Inst|r_Clock_Count[12]~41 )) # (!\uart_io|UART_RX_Inst|r_Clock_Count [13] & ((\uart_io|UART_RX_Inst|r_Clock_Count[12]~41 ) # (GND)))
// \uart_io|UART_RX_Inst|r_Clock_Count[13]~43  = CARRY((!\uart_io|UART_RX_Inst|r_Clock_Count[12]~41 ) # (!\uart_io|UART_RX_Inst|r_Clock_Count [13]))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[12]~41 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[13]~42_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[13]~43 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[13]~42 .lut_mask = 16'h5A5F;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N27
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[13] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N28
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[14]~44 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[14]~44_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [14] & (\uart_io|UART_RX_Inst|r_Clock_Count[13]~43  $ (GND))) # (!\uart_io|UART_RX_Inst|r_Clock_Count [14] & (!\uart_io|UART_RX_Inst|r_Clock_Count[13]~43  & VCC))
// \uart_io|UART_RX_Inst|r_Clock_Count[14]~45  = CARRY((\uart_io|UART_RX_Inst|r_Clock_Count [14] & !\uart_io|UART_RX_Inst|r_Clock_Count[13]~43 ))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[13]~43 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[14]~44_combout ),
	.cout(\uart_io|UART_RX_Inst|r_Clock_Count[14]~45 ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[14]~44 .lut_mask = 16'hC30C;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N29
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[14] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N30
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_Clock_Count[15]~46 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_Clock_Count[15]~46_combout  = \uart_io|UART_RX_Inst|r_Clock_Count [15] $ (\uart_io|UART_RX_Inst|r_Clock_Count[14]~45 )

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_io|UART_RX_Inst|r_Clock_Count[14]~45 ),
	.combout(\uart_io|UART_RX_Inst|r_Clock_Count[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[15]~46 .lut_mask = 16'h5A5A;
defparam \uart_io|UART_RX_Inst|r_Clock_Count[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y40_N31
dffeas \uart_io|UART_RX_Inst|r_Clock_Count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_Clock_Count[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_RX_Inst|r_Clock_Count[0]~49_combout ),
	.sload(gnd),
	.ena(\uart_io|UART_RX_Inst|r_Clock_Count[0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Clock_Count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Clock_Count[15] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Clock_Count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N0
cycloneive_lcell_comb \uart_io|UART_RX_Inst|LessThan1~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|LessThan1~0_combout  = (!\uart_io|UART_RX_Inst|r_Clock_Count [3] & (((!\uart_io|UART_RX_Inst|r_Clock_Count [1]) # (!\uart_io|UART_RX_Inst|r_Clock_Count [0])) # (!\uart_io|UART_RX_Inst|r_Clock_Count [2])))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [2]),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [0]),
	.datac(\uart_io|UART_RX_Inst|r_Clock_Count [3]),
	.datad(\uart_io|UART_RX_Inst|r_Clock_Count [1]),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|LessThan1~0 .lut_mask = 16'h070F;
defparam \uart_io|UART_RX_Inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N6
cycloneive_lcell_comb \uart_io|UART_RX_Inst|LessThan1~1 (
// Equation(s):
// \uart_io|UART_RX_Inst|LessThan1~1_combout  = ((!\uart_io|UART_RX_Inst|r_Clock_Count [5] & ((\uart_io|UART_RX_Inst|LessThan1~0_combout ) # (!\uart_io|UART_RX_Inst|r_Clock_Count [4])))) # (!\uart_io|UART_RX_Inst|r_Clock_Count [6])

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [6]),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [5]),
	.datac(\uart_io|UART_RX_Inst|r_Clock_Count [4]),
	.datad(\uart_io|UART_RX_Inst|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|LessThan1~1 .lut_mask = 16'h7757;
defparam \uart_io|UART_RX_Inst|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N4
cycloneive_lcell_comb \uart_io|UART_RX_Inst|LessThan1~2 (
// Equation(s):
// \uart_io|UART_RX_Inst|LessThan1~2_combout  = (\uart_io|UART_RX_Inst|LessThan1~1_combout  & (!\uart_io|UART_RX_Inst|r_Clock_Count [9] & (!\uart_io|UART_RX_Inst|r_Clock_Count [7] & !\uart_io|UART_RX_Inst|r_Clock_Count [8])))

	.dataa(\uart_io|UART_RX_Inst|LessThan1~1_combout ),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [9]),
	.datac(\uart_io|UART_RX_Inst|r_Clock_Count [7]),
	.datad(\uart_io|UART_RX_Inst|r_Clock_Count [8]),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|LessThan1~2 .lut_mask = 16'h0002;
defparam \uart_io|UART_RX_Inst|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N10
cycloneive_lcell_comb \uart_io|UART_RX_Inst|LessThan1~3 (
// Equation(s):
// \uart_io|UART_RX_Inst|LessThan1~3_combout  = ((!\uart_io|UART_RX_Inst|r_Clock_Count [11] & ((\uart_io|UART_RX_Inst|LessThan1~2_combout ) # (!\uart_io|UART_RX_Inst|r_Clock_Count [10])))) # (!\uart_io|UART_RX_Inst|r_Clock_Count [12])

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [10]),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [12]),
	.datac(\uart_io|UART_RX_Inst|LessThan1~2_combout ),
	.datad(\uart_io|UART_RX_Inst|r_Clock_Count [11]),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|LessThan1~3 .lut_mask = 16'h33F7;
defparam \uart_io|UART_RX_Inst|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N28
cycloneive_lcell_comb \uart_io|UART_RX_Inst|LessThan1~4 (
// Equation(s):
// \uart_io|UART_RX_Inst|LessThan1~4_combout  = (\uart_io|UART_RX_Inst|r_Clock_Count [15]) # ((\uart_io|UART_RX_Inst|r_Clock_Count [14]) # ((\uart_io|UART_RX_Inst|r_Clock_Count [13]) # (!\uart_io|UART_RX_Inst|LessThan1~3_combout )))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [15]),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [14]),
	.datac(\uart_io|UART_RX_Inst|r_Clock_Count [13]),
	.datad(\uart_io|UART_RX_Inst|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|LessThan1~4 .lut_mask = 16'hFEFF;
defparam \uart_io|UART_RX_Inst|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N2
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector18~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector18~0_combout  = (\uart_io|UART_RX_Inst|r_Bit_Index [1] & ((\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q  & (!\uart_io|UART_RX_Inst|LessThan1~4_combout )) # (!\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q  & 
// ((\uart_io|UART_RX_Inst|r_SM_Main.000~q )))))

	.dataa(\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q ),
	.datab(\uart_io|UART_RX_Inst|LessThan1~4_combout ),
	.datac(\uart_io|UART_RX_Inst|r_SM_Main.000~q ),
	.datad(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector18~0 .lut_mask = 16'h7200;
defparam \uart_io|UART_RX_Inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N28
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Decoder0~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|Decoder0~0_combout  = (\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q  & \uart_io|UART_RX_Inst|LessThan1~4_combout )

	.dataa(\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_io|UART_RX_Inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Decoder0~0 .lut_mask = 16'hAA00;
defparam \uart_io|UART_RX_Inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N24
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector18~1 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector18~1_combout  = (\uart_io|UART_RX_Inst|Selector18~0_combout ) # ((\uart_io|UART_RX_Inst|Decoder0~0_combout  & (\uart_io|UART_RX_Inst|r_Bit_Index [0] $ (\uart_io|UART_RX_Inst|r_Bit_Index [1]))))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datab(\uart_io|UART_RX_Inst|Selector18~0_combout ),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.datad(\uart_io|UART_RX_Inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector18~1 .lut_mask = 16'hDECC;
defparam \uart_io|UART_RX_Inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y38_N25
dffeas \uart_io|UART_RX_Inst|r_Bit_Index[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N12
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector17~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector17~0_combout  = (\uart_io|UART_RX_Inst|r_Bit_Index [0] & (\uart_io|UART_RX_Inst|r_Bit_Index [2] $ (\uart_io|UART_RX_Inst|r_Bit_Index [1])))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datab(gnd),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector17~0 .lut_mask = 16'h0AA0;
defparam \uart_io|UART_RX_Inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N18
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector17~1 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector17~1_combout  = (\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q  & (((!\uart_io|UART_RX_Inst|LessThan1~4_combout )) # (!\uart_io|UART_RX_Inst|r_Bit_Index [0]))) # (!\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q  & 
// (((\uart_io|UART_RX_Inst|r_SM_Main.000~q ))))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datab(\uart_io|UART_RX_Inst|LessThan1~4_combout ),
	.datac(\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q ),
	.datad(\uart_io|UART_RX_Inst|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector17~1 .lut_mask = 16'h7F70;
defparam \uart_io|UART_RX_Inst|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N30
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector17~2 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector17~2_combout  = (\uart_io|UART_RX_Inst|Selector17~0_combout  & ((\uart_io|UART_RX_Inst|Decoder0~0_combout ) # ((\uart_io|UART_RX_Inst|Selector17~1_combout  & \uart_io|UART_RX_Inst|r_Bit_Index [2])))) # 
// (!\uart_io|UART_RX_Inst|Selector17~0_combout  & (\uart_io|UART_RX_Inst|Selector17~1_combout  & (\uart_io|UART_RX_Inst|r_Bit_Index [2])))

	.dataa(\uart_io|UART_RX_Inst|Selector17~0_combout ),
	.datab(\uart_io|UART_RX_Inst|Selector17~1_combout ),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_RX_Inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector17~2 .lut_mask = 16'hEAC0;
defparam \uart_io|UART_RX_Inst|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y38_N31
dffeas \uart_io|UART_RX_Inst|r_Bit_Index[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|Selector17~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N4
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~0_combout  = (\uart_io|UART_RX_Inst|r_Bit_Index [2] & (\uart_io|UART_RX_Inst|r_Bit_Index [1] & \uart_io|UART_RX_Inst|r_Bit_Index [0]))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.datab(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.datac(gnd),
	.datad(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~0 .lut_mask = 16'h8800;
defparam \uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N2
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector22~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector22~0_combout  = (!\UART_RXD~input_o  & (\uart_io|UART_RX_Inst|Equal0~4_combout  & \uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q ))

	.dataa(\UART_RXD~input_o ),
	.datab(gnd),
	.datac(\uart_io|UART_RX_Inst|Equal0~4_combout ),
	.datad(\uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector22~0 .lut_mask = 16'h5000;
defparam \uart_io|UART_RX_Inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N12
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector22~1 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector22~1_combout  = (\uart_io|UART_RX_Inst|Selector22~0_combout ) # ((\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q  & ((!\uart_io|UART_RX_Inst|LessThan1~4_combout ) # (!\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~0_combout ))))

	.dataa(\uart_io|UART_RX_Inst|r_SM_Main.RX_STOP_BIT~0_combout ),
	.datab(\uart_io|UART_RX_Inst|LessThan1~4_combout ),
	.datac(\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q ),
	.datad(\uart_io|UART_RX_Inst|Selector22~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector22~1 .lut_mask = 16'hFF70;
defparam \uart_io|UART_RX_Inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N13
dffeas \uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N8
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector19~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector19~0_combout  = (!\uart_io|UART_RX_Inst|r_Clock_Count [15] & (!\uart_io|UART_RX_Inst|r_Clock_Count [14] & (!\uart_io|UART_RX_Inst|r_Clock_Count [13] & \uart_io|UART_RX_Inst|LessThan1~3_combout )))

	.dataa(\uart_io|UART_RX_Inst|r_Clock_Count [15]),
	.datab(\uart_io|UART_RX_Inst|r_Clock_Count [14]),
	.datac(\uart_io|UART_RX_Inst|r_Clock_Count [13]),
	.datad(\uart_io|UART_RX_Inst|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector19~0 .lut_mask = 16'h0100;
defparam \uart_io|UART_RX_Inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N10
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector19~1 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector19~1_combout  = (\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q  & ((\uart_io|UART_RX_Inst|r_Bit_Index [0] $ (!\uart_io|UART_RX_Inst|Selector19~0_combout )))) # (!\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q  & 
// (\uart_io|UART_RX_Inst|r_SM_Main.000~q  & (\uart_io|UART_RX_Inst|r_Bit_Index [0])))

	.dataa(\uart_io|UART_RX_Inst|r_SM_Main.RX_DATA_BITS~q ),
	.datab(\uart_io|UART_RX_Inst|r_SM_Main.000~q ),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datad(\uart_io|UART_RX_Inst|Selector19~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector19~1 .lut_mask = 16'hE04A;
defparam \uart_io|UART_RX_Inst|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y38_N11
dffeas \uart_io|UART_RX_Inst|r_Bit_Index[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N26
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Decoder0~3 (
// Equation(s):
// \uart_io|UART_RX_Inst|Decoder0~3_combout  = (\uart_io|UART_RX_Inst|r_Bit_Index [0] & (!\uart_io|UART_RX_Inst|r_Bit_Index [1] & (\uart_io|UART_RX_Inst|r_Bit_Index [2] & \uart_io|UART_RX_Inst|Decoder0~0_combout )))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datab(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_RX_Inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Decoder0~3 .lut_mask = 16'h2000;
defparam \uart_io|UART_RX_Inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N8
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_RX_Byte[5]~2 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_RX_Byte[5]~2_combout  = (\uart_io|UART_RX_Inst|Decoder0~3_combout  & ((\UART_RXD~input_o ))) # (!\uart_io|UART_RX_Inst|Decoder0~3_combout  & (\uart_io|UART_RX_Inst|r_RX_Byte [5]))

	.dataa(\uart_io|UART_RX_Inst|Decoder0~3_combout ),
	.datab(gnd),
	.datac(\uart_io|UART_RX_Inst|r_RX_Byte [5]),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_RX_Byte[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[5]~2 .lut_mask = 16'hFA50;
defparam \uart_io|UART_RX_Inst|r_RX_Byte[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N9
dffeas \uart_io|UART_RX_Inst|r_RX_Byte[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_RX_Byte[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_RX_Byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[5] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_RX_Byte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N12
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Selector0~1 (
// Equation(s):
// \uart_io|UART_RX_Inst|Selector0~1_combout  = (\uart_io|UART_RX_Inst|r_SM_Main~9_combout ) # ((\uart_io|UART_RX_Inst|r_RX_DV~q  & ((\uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q ) # (!\uart_io|UART_RX_Inst|Selector0~0_combout ))))

	.dataa(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datab(\uart_io|UART_RX_Inst|r_SM_Main.RX_START_BIT~q ),
	.datac(\uart_io|UART_RX_Inst|r_SM_Main~9_combout ),
	.datad(\uart_io|UART_RX_Inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Selector0~1 .lut_mask = 16'hF8FA;
defparam \uart_io|UART_RX_Inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N11
dffeas \uart_io|UART_RX_Inst|r_RX_DV (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_io|UART_RX_Inst|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_DV .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_RX_DV .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N24
cycloneive_lcell_comb \memory|mux_val_serial|out[5]~13 (
// Equation(s):
// \memory|mux_val_serial|out[5]~13_combout  = (!\uart_io|UART_RX_Inst|r_RX_DV~q  & ((\SW[5]~input_o  & (\SW[11]~input_o )) # (!\SW[5]~input_o  & ((\out_mux|Selector2~7_combout )))))

	.dataa(\SW[11]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datad(\out_mux|Selector2~7_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[5]~13 .lut_mask = 16'h0B08;
defparam \memory|mux_val_serial|out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N22
cycloneive_lcell_comb \memory|mux_val_serial|out[5]~14 (
// Equation(s):
// \memory|mux_val_serial|out[5]~14_combout  = (\memory|mux_val_serial|out[5]~13_combout ) # ((\uart_io|UART_RX_Inst|r_RX_Byte [5] & \uart_io|UART_RX_Inst|r_RX_DV~q ))

	.dataa(\uart_io|UART_RX_Inst|r_RX_Byte [5]),
	.datab(gnd),
	.datac(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datad(\memory|mux_val_serial|out[5]~13_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[5]~14 .lut_mask = 16'hFFA0;
defparam \memory|mux_val_serial|out[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N8
cycloneive_lcell_comb \memory|mem_array~53feeder (
// Equation(s):
// \memory|mem_array~53feeder_combout  = \memory|mux_val_serial|out[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[5]~14_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~53feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N0
cycloneive_lcell_comb \out_mux|Selector3~6 (
// Equation(s):
// \out_mux|Selector3~6_combout  = (!\control_logic|control_mem|content~30_combout  & \control_logic|control_mem|content~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~6 .lut_mask = 16'h0F00;
defparam \out_mux|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N0
cycloneive_lcell_comb \control_logic|control_mem|content~35 (
// Equation(s):
// \control_logic|control_mem|content~35_combout  = (\micro_instr|micro [1] & ((\InstructionReg|instr [6] & (!\InstructionReg|instr [5])) # (!\InstructionReg|instr [6] & ((\InstructionReg|instr [5]) # (\InstructionReg|instr [4])))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [4]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~35_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~35 .lut_mask = 16'h7600;
defparam \control_logic|control_mem|content~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N2
cycloneive_lcell_comb \control_logic|control_mem|content~36 (
// Equation(s):
// \control_logic|control_mem|content~36_combout  = (\micro_instr|micro [0] & (\InstructionReg|instr [7] & \control_logic|control_mem|content~35_combout ))

	.dataa(\micro_instr|micro [0]),
	.datab(\InstructionReg|instr [7]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~35_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~36_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~36 .lut_mask = 16'h8800;
defparam \control_logic|control_mem|content~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N4
cycloneive_lcell_comb \control_logic|control_mem|content~33 (
// Equation(s):
// \control_logic|control_mem|content~33_combout  = (\micro_instr|micro [1] & ((\InstructionReg|instr [6] & (\InstructionReg|instr [5])) # (!\InstructionReg|instr [6] & (!\InstructionReg|instr [5] & !\InstructionReg|instr [4]))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [4]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~33_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~33 .lut_mask = 16'h8900;
defparam \control_logic|control_mem|content~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N10
cycloneive_lcell_comb \control_logic|control_mem|content~34 (
// Equation(s):
// \control_logic|control_mem|content~34_combout  = (!\micro_instr|micro [0] & ((\InstructionReg|instr [7] & (!\control_logic|control_mem|content~33_combout )) # (!\InstructionReg|instr [7] & ((!\micro_instr|micro [1])))))

	.dataa(\micro_instr|micro [0]),
	.datab(\control_logic|control_mem|content~33_combout ),
	.datac(\InstructionReg|instr [7]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~34_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~34 .lut_mask = 16'h1015;
defparam \control_logic|control_mem|content~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N16
cycloneive_lcell_comb \control_logic|control_mem|content~37 (
// Equation(s):
// \control_logic|control_mem|content~37_combout  = (\control_logic|control_mem|content~24_combout ) # ((!\micro_instr|micro [2] & ((\control_logic|control_mem|content~36_combout ) # (\control_logic|control_mem|content~34_combout ))))

	.dataa(\control_logic|control_mem|content~24_combout ),
	.datab(\control_logic|control_mem|content~36_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\control_logic|control_mem|content~34_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~37_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~37 .lut_mask = 16'hAFAE;
defparam \control_logic|control_mem|content~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N18
cycloneive_lcell_comb \out_mux|Selector5~12 (
// Equation(s):
// \out_mux|Selector5~12_combout  = (!\control_logic|control_mem|content~32_combout  & (\out_mux|Selector3~2_combout  & (\out_mux|Selector3~6_combout  & \control_logic|control_mem|content~37_combout )))

	.dataa(\control_logic|control_mem|content~32_combout ),
	.datab(\out_mux|Selector3~2_combout ),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\control_logic|control_mem|content~37_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~12 .lut_mask = 16'h4000;
defparam \out_mux|Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N9
dffeas \ALU_Register|register_array|registerA|data_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[3] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N0
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Decoder0~6 (
// Equation(s):
// \uart_io|UART_RX_Inst|Decoder0~6_combout  = (\uart_io|UART_RX_Inst|r_Bit_Index [0] & (\uart_io|UART_RX_Inst|r_Bit_Index [1] & (!\uart_io|UART_RX_Inst|r_Bit_Index [2] & \uart_io|UART_RX_Inst|Decoder0~0_combout )))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datab(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_RX_Inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Decoder0~6 .lut_mask = 16'h0800;
defparam \uart_io|UART_RX_Inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N20
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_RX_Byte[3]~5 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_RX_Byte[3]~5_combout  = (\uart_io|UART_RX_Inst|Decoder0~6_combout  & ((\UART_RXD~input_o ))) # (!\uart_io|UART_RX_Inst|Decoder0~6_combout  & (\uart_io|UART_RX_Inst|r_RX_Byte [3]))

	.dataa(\uart_io|UART_RX_Inst|Decoder0~6_combout ),
	.datab(gnd),
	.datac(\uart_io|UART_RX_Inst|r_RX_Byte [3]),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_RX_Byte[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[3]~5 .lut_mask = 16'hFA50;
defparam \uart_io|UART_RX_Inst|r_RX_Byte[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N21
dffeas \uart_io|UART_RX_Inst|r_RX_Byte[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_RX_Byte[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_RX_Byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[3] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_RX_Byte[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N14
cycloneive_lcell_comb \memory|mux_val_serial|out[3]~17 (
// Equation(s):
// \memory|mux_val_serial|out[3]~17_combout  = (\uart_io|UART_RX_Inst|r_RX_DV~q  & (\uart_io|UART_RX_Inst|r_RX_Byte [3])) # (!\uart_io|UART_RX_Inst|r_RX_DV~q  & (((\SW[5]~input_o  & \SW[9]~input_o ))))

	.dataa(\uart_io|UART_RX_Inst|r_RX_Byte [3]),
	.datab(\SW[5]~input_o ),
	.datac(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[3]~17 .lut_mask = 16'hACA0;
defparam \memory|mux_val_serial|out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N10
cycloneive_lcell_comb \control_logic|control_mem|content~48 (
// Equation(s):
// \control_logic|control_mem|content~48_combout  = (\InstructionReg|instr [7] & ((\micro_instr|micro [0] & ((!\control_logic|control_mem|content~33_combout ))) # (!\micro_instr|micro [0] & (\control_logic|control_mem|content~35_combout ))))

	.dataa(\control_logic|control_mem|content~35_combout ),
	.datab(\control_logic|control_mem|content~33_combout ),
	.datac(\InstructionReg|instr [7]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~48_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~48 .lut_mask = 16'h30A0;
defparam \control_logic|control_mem|content~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N16
cycloneive_lcell_comb \control_logic|control_mem|content~47 (
// Equation(s):
// \control_logic|control_mem|content~47_combout  = (!\micro_instr|micro [1] & (!\InstructionReg|instr [7] & \micro_instr|micro [0]))

	.dataa(\micro_instr|micro [1]),
	.datab(gnd),
	.datac(\InstructionReg|instr [7]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~47_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~47 .lut_mask = 16'h0500;
defparam \control_logic|control_mem|content~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N24
cycloneive_lcell_comb \control_logic|control_mem|content~49 (
// Equation(s):
// \control_logic|control_mem|content~49_combout  = (\control_logic|control_mem|content~24_combout ) # ((!\micro_instr|micro [2] & ((\control_logic|control_mem|content~48_combout ) # (\control_logic|control_mem|content~47_combout ))))

	.dataa(\micro_instr|micro [2]),
	.datab(\control_logic|control_mem|content~48_combout ),
	.datac(\control_logic|control_mem|content~47_combout ),
	.datad(\control_logic|control_mem|content~24_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~49_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~49 .lut_mask = 16'hFF54;
defparam \control_logic|control_mem|content~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N11
dffeas \InstructionReg|instr[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC[3]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[3] .is_wysiwyg = "true";
defparam \InstructionReg|instr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N28
cycloneive_lcell_comb \out_mux|Selector4~7 (
// Equation(s):
// \out_mux|Selector4~7_combout  = (\out_mux|Selector3~4_combout  & (!\control_logic|control_mem|content~37_combout  & (\out_mux|Selector3~6_combout  & \InstructionReg|instr [3])))

	.dataa(\out_mux|Selector3~4_combout ),
	.datab(\control_logic|control_mem|content~37_combout ),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\InstructionReg|instr [3]),
	.cin(gnd),
	.combout(\out_mux|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~7 .lut_mask = 16'h2000;
defparam \out_mux|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N2
cycloneive_lcell_comb \memory|mux_val_serial|out[3]~21 (
// Equation(s):
// \memory|mux_val_serial|out[3]~21_combout  = (!\uart_io|UART_RX_Inst|r_RX_DV~q  & (!\SW[5]~input_o  & ((\out_mux|Selector4~7_combout ) # (!\control_logic|control_mem|content~44_combout ))))

	.dataa(\control_logic|control_mem|content~44_combout ),
	.datab(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datac(\SW[5]~input_o ),
	.datad(\out_mux|Selector4~7_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[3]~21 .lut_mask = 16'h0301;
defparam \memory|mux_val_serial|out[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N24
cycloneive_lcell_comb \memory|mux_val_serial|out[3]~18 (
// Equation(s):
// \memory|mux_val_serial|out[3]~18_combout  = (\memory|mux_val_serial|out[3]~17_combout ) # ((\memory|mux_val_serial|out[3]~21_combout  & ((\control_logic|control_mem|content~44_combout ) # (\out_mux|Selector4~6_combout ))))

	.dataa(\control_logic|control_mem|content~44_combout ),
	.datab(\memory|mux_val_serial|out[3]~17_combout ),
	.datac(\out_mux|Selector4~6_combout ),
	.datad(\memory|mux_val_serial|out[3]~21_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[3]~18 .lut_mask = 16'hFECC;
defparam \memory|mux_val_serial|out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N24
cycloneive_lcell_comb \memory|mem_array~107feeder (
// Equation(s):
// \memory|mem_array~107feeder_combout  = \memory|mux_val_serial|out[3]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[3]~18_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~107feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N16
cycloneive_lcell_comb \ProgramCounter|PC[2]~feeder (
// Equation(s):
// \ProgramCounter|PC[2]~feeder_combout  = \ProgramCounter|PC[2]~1_combout 

	.dataa(\ProgramCounter|PC[2]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ProgramCounter|PC[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[2]~feeder .lut_mask = 16'hAAAA;
defparam \ProgramCounter|PC[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N17
dffeas \ALU_Register|register_array|registerA|data_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[1] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N14
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Decoder0~7 (
// Equation(s):
// \uart_io|UART_RX_Inst|Decoder0~7_combout  = (\uart_io|UART_RX_Inst|r_Bit_Index [0] & (!\uart_io|UART_RX_Inst|r_Bit_Index [1] & (!\uart_io|UART_RX_Inst|r_Bit_Index [2] & \uart_io|UART_RX_Inst|Decoder0~0_combout )))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datab(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_RX_Inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Decoder0~7 .lut_mask = 16'h0200;
defparam \uart_io|UART_RX_Inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N12
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_RX_Byte[1]~6 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_RX_Byte[1]~6_combout  = (\uart_io|UART_RX_Inst|Decoder0~7_combout  & ((\UART_RXD~input_o ))) # (!\uart_io|UART_RX_Inst|Decoder0~7_combout  & (\uart_io|UART_RX_Inst|r_RX_Byte [1]))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|Decoder0~7_combout ),
	.datac(\uart_io|UART_RX_Inst|r_RX_Byte [1]),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_RX_Byte[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[1]~6 .lut_mask = 16'hFC30;
defparam \uart_io|UART_RX_Inst|r_RX_Byte[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N13
dffeas \uart_io|UART_RX_Inst|r_RX_Byte[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_RX_Byte[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_RX_Byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[1] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_RX_Byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N14
cycloneive_lcell_comb \memory|mux_val_serial|out[1]~8 (
// Equation(s):
// \memory|mux_val_serial|out[1]~8_combout  = (\uart_io|UART_RX_Inst|r_RX_DV~q  & (((\uart_io|UART_RX_Inst|r_RX_Byte [1])))) # (!\uart_io|UART_RX_Inst|r_RX_DV~q  & (\SW[7]~input_o  & (\SW[5]~input_o )))

	.dataa(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\uart_io|UART_RX_Inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[1]~8 .lut_mask = 16'hEA40;
defparam \memory|mux_val_serial|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N0
cycloneive_lcell_comb \memory|mux_val_serial|out[1]~20 (
// Equation(s):
// \memory|mux_val_serial|out[1]~20_combout  = (\memory|mux_val_serial|out[1]~8_combout ) # ((!\SW[5]~input_o  & (!\uart_io|UART_RX_Inst|r_RX_DV~q  & \ProgramCounter|PC[1]~2_combout )))

	.dataa(\SW[5]~input_o ),
	.datab(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datac(\memory|mux_val_serial|out[1]~8_combout ),
	.datad(\ProgramCounter|PC[1]~2_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[1]~20 .lut_mask = 16'hF1F0;
defparam \memory|mux_val_serial|out[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N6
cycloneive_lcell_comb \memory|mem_array~57feeder (
// Equation(s):
// \memory|mem_array~57feeder_combout  = \memory|mux_val_serial|out[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[1]~20_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~57feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \uart_io|UART_RX_Inst|r_RX_DV~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\uart_io|UART_RX_Inst|r_RX_DV~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uart_io|UART_RX_Inst|r_RX_DV~clkctrl_outclk ));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_DV~clkctrl .clock_type = "global clock";
defparam \uart_io|UART_RX_Inst|r_RX_DV~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N22
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Decoder0~1 (
// Equation(s):
// \uart_io|UART_RX_Inst|Decoder0~1_combout  = (!\uart_io|UART_RX_Inst|r_Bit_Index [0] & (!\uart_io|UART_RX_Inst|r_Bit_Index [1] & (!\uart_io|UART_RX_Inst|r_Bit_Index [2] & \uart_io|UART_RX_Inst|Decoder0~0_combout )))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datab(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_RX_Inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Decoder0~1 .lut_mask = 16'h0100;
defparam \uart_io|UART_RX_Inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N28
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_RX_Byte[0]~0 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_RX_Byte[0]~0_combout  = (\uart_io|UART_RX_Inst|Decoder0~1_combout  & ((\UART_RXD~input_o ))) # (!\uart_io|UART_RX_Inst|Decoder0~1_combout  & (\uart_io|UART_RX_Inst|r_RX_Byte [0]))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|Decoder0~1_combout ),
	.datac(\uart_io|UART_RX_Inst|r_RX_Byte [0]),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_RX_Byte[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[0]~0 .lut_mask = 16'hFC30;
defparam \uart_io|UART_RX_Inst|r_RX_Byte[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N29
dffeas \uart_io|UART_RX_Inst|r_RX_Byte[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_RX_Byte[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_RX_Byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[0] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_RX_Byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N20
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Decoder0~8 (
// Equation(s):
// \uart_io|UART_RX_Inst|Decoder0~8_combout  = (!\uart_io|UART_RX_Inst|r_Bit_Index [0] & (\uart_io|UART_RX_Inst|r_Bit_Index [1] & (!\uart_io|UART_RX_Inst|r_Bit_Index [2] & \uart_io|UART_RX_Inst|Decoder0~0_combout )))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datab(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_RX_Inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Decoder0~8 .lut_mask = 16'h0400;
defparam \uart_io|UART_RX_Inst|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N30
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_RX_Byte[2]~7 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_RX_Byte[2]~7_combout  = (\uart_io|UART_RX_Inst|Decoder0~8_combout  & ((\UART_RXD~input_o ))) # (!\uart_io|UART_RX_Inst|Decoder0~8_combout  & (\uart_io|UART_RX_Inst|r_RX_Byte [2]))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|Decoder0~8_combout ),
	.datac(\uart_io|UART_RX_Inst|r_RX_Byte [2]),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_RX_Byte[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[2]~7 .lut_mask = 16'hFC30;
defparam \uart_io|UART_RX_Inst|r_RX_Byte[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N31
dffeas \uart_io|UART_RX_Inst|r_RX_Byte[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_RX_Byte[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_RX_Byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[2] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_RX_Byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N14
cycloneive_lcell_comb \uart_io|uart_pc|Equal0~1 (
// Equation(s):
// \uart_io|uart_pc|Equal0~1_combout  = (!\uart_io|UART_RX_Inst|r_RX_Byte [0] & (!\uart_io|UART_RX_Inst|r_RX_Byte [1] & (!\uart_io|UART_RX_Inst|r_RX_Byte [2] & !\uart_io|UART_RX_Inst|r_RX_Byte [3])))

	.dataa(\uart_io|UART_RX_Inst|r_RX_Byte [0]),
	.datab(\uart_io|UART_RX_Inst|r_RX_Byte [1]),
	.datac(\uart_io|UART_RX_Inst|r_RX_Byte [2]),
	.datad(\uart_io|UART_RX_Inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\uart_io|uart_pc|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|uart_pc|Equal0~1 .lut_mask = 16'h0001;
defparam \uart_io|uart_pc|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N16
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Decoder0~2 (
// Equation(s):
// \uart_io|UART_RX_Inst|Decoder0~2_combout  = (!\uart_io|UART_RX_Inst|r_Bit_Index [0] & (!\uart_io|UART_RX_Inst|r_Bit_Index [1] & (\uart_io|UART_RX_Inst|r_Bit_Index [2] & \uart_io|UART_RX_Inst|Decoder0~0_combout )))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datab(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_RX_Inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Decoder0~2 .lut_mask = 16'h1000;
defparam \uart_io|UART_RX_Inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N18
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_RX_Byte[4]~1 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_RX_Byte[4]~1_combout  = (\uart_io|UART_RX_Inst|Decoder0~2_combout  & ((\UART_RXD~input_o ))) # (!\uart_io|UART_RX_Inst|Decoder0~2_combout  & (\uart_io|UART_RX_Inst|r_RX_Byte [4]))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|Decoder0~2_combout ),
	.datac(\uart_io|UART_RX_Inst|r_RX_Byte [4]),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_RX_Byte[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[4]~1 .lut_mask = 16'hFC30;
defparam \uart_io|UART_RX_Inst|r_RX_Byte[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N19
dffeas \uart_io|UART_RX_Inst|r_RX_Byte[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_RX_Byte[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_RX_Byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[4] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_RX_Byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N8
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Decoder0~4 (
// Equation(s):
// \uart_io|UART_RX_Inst|Decoder0~4_combout  = (!\uart_io|UART_RX_Inst|r_Bit_Index [0] & (\uart_io|UART_RX_Inst|r_Bit_Index [1] & (\uart_io|UART_RX_Inst|r_Bit_Index [2] & \uart_io|UART_RX_Inst|Decoder0~0_combout )))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datab(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_RX_Inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Decoder0~4 .lut_mask = 16'h4000;
defparam \uart_io|UART_RX_Inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N10
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_RX_Byte[6]~3 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_RX_Byte[6]~3_combout  = (\uart_io|UART_RX_Inst|Decoder0~4_combout  & (\UART_RXD~input_o )) # (!\uart_io|UART_RX_Inst|Decoder0~4_combout  & ((\uart_io|UART_RX_Inst|r_RX_Byte [6])))

	.dataa(\UART_RXD~input_o ),
	.datab(\uart_io|UART_RX_Inst|r_RX_Byte [6]),
	.datac(gnd),
	.datad(\uart_io|UART_RX_Inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_RX_Byte[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[6]~3 .lut_mask = 16'hAACC;
defparam \uart_io|UART_RX_Inst|r_RX_Byte[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N3
dffeas \uart_io|UART_RX_Inst|r_RX_Byte[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_io|UART_RX_Inst|r_RX_Byte[6]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_RX_Byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[6] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_RX_Byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N6
cycloneive_lcell_comb \uart_io|UART_RX_Inst|Decoder0~5 (
// Equation(s):
// \uart_io|UART_RX_Inst|Decoder0~5_combout  = (\uart_io|UART_RX_Inst|r_Bit_Index [0] & (\uart_io|UART_RX_Inst|r_Bit_Index [1] & (\uart_io|UART_RX_Inst|r_Bit_Index [2] & \uart_io|UART_RX_Inst|Decoder0~0_combout )))

	.dataa(\uart_io|UART_RX_Inst|r_Bit_Index [0]),
	.datab(\uart_io|UART_RX_Inst|r_Bit_Index [1]),
	.datac(\uart_io|UART_RX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_RX_Inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|Decoder0~5 .lut_mask = 16'h8000;
defparam \uart_io|UART_RX_Inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N16
cycloneive_lcell_comb \uart_io|UART_RX_Inst|r_RX_Byte[7]~4 (
// Equation(s):
// \uart_io|UART_RX_Inst|r_RX_Byte[7]~4_combout  = (\uart_io|UART_RX_Inst|Decoder0~5_combout  & ((\UART_RXD~input_o ))) # (!\uart_io|UART_RX_Inst|Decoder0~5_combout  & (\uart_io|UART_RX_Inst|r_RX_Byte [7]))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|Decoder0~5_combout ),
	.datac(\uart_io|UART_RX_Inst|r_RX_Byte [7]),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_io|UART_RX_Inst|r_RX_Byte[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[7]~4 .lut_mask = 16'hFC30;
defparam \uart_io|UART_RX_Inst|r_RX_Byte[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N17
dffeas \uart_io|UART_RX_Inst|r_RX_Byte[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_RX_Inst|r_RX_Byte[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_RX_Inst|r_RX_Byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_RX_Inst|r_RX_Byte[7] .is_wysiwyg = "true";
defparam \uart_io|UART_RX_Inst|r_RX_Byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N22
cycloneive_lcell_comb \uart_io|uart_pc|Equal0~0 (
// Equation(s):
// \uart_io|uart_pc|Equal0~0_combout  = (!\uart_io|UART_RX_Inst|r_RX_Byte [4] & (!\uart_io|UART_RX_Inst|r_RX_Byte [6] & (!\uart_io|UART_RX_Inst|r_RX_Byte [7] & !\uart_io|UART_RX_Inst|r_RX_Byte [5])))

	.dataa(\uart_io|UART_RX_Inst|r_RX_Byte [4]),
	.datab(\uart_io|UART_RX_Inst|r_RX_Byte [6]),
	.datac(\uart_io|UART_RX_Inst|r_RX_Byte [7]),
	.datad(\uart_io|UART_RX_Inst|r_RX_Byte [5]),
	.cin(gnd),
	.combout(\uart_io|uart_pc|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|uart_pc|Equal0~0 .lut_mask = 16'h0001;
defparam \uart_io|uart_pc|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N0
cycloneive_lcell_comb \uart_io|uart_pc|addr~4 (
// Equation(s):
// \uart_io|uart_pc|addr~4_combout  = ((\uart_io|uart_pc|Equal0~1_combout  & \uart_io|uart_pc|Equal0~0_combout )) # (!\uart_io|uart_pc|addr [0])

	.dataa(\uart_io|uart_pc|Equal0~1_combout ),
	.datab(gnd),
	.datac(\uart_io|uart_pc|addr [0]),
	.datad(\uart_io|uart_pc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|uart_pc|addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|uart_pc|addr~4 .lut_mask = 16'hAF0F;
defparam \uart_io|uart_pc|addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N1
dffeas \uart_io|uart_pc|addr[0] (
	.clk(\uart_io|UART_RX_Inst|r_RX_DV~clkctrl_outclk ),
	.d(\uart_io|uart_pc|addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|uart_pc|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|uart_pc|addr[0] .is_wysiwyg = "true";
defparam \uart_io|uart_pc|addr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N24
cycloneive_lcell_comb \memory|mux_val_serial|out[0]~6 (
// Equation(s):
// \memory|mux_val_serial|out[0]~6_combout  = (!\uart_io|UART_RX_Inst|r_RX_DV~q  & ((\SW[5]~input_o  & (\SW[6]~input_o )) # (!\SW[5]~input_o  & ((\ProgramCounter|PC[0]~3_combout )))))

	.dataa(\SW[5]~input_o ),
	.datab(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datac(\SW[6]~input_o ),
	.datad(\ProgramCounter|PC[0]~3_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[0]~6 .lut_mask = 16'h3120;
defparam \memory|mux_val_serial|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N20
cycloneive_lcell_comb \memory|mux_val_serial|out[0]~7 (
// Equation(s):
// \memory|mux_val_serial|out[0]~7_combout  = (\memory|mux_val_serial|out[0]~6_combout ) # ((\uart_io|UART_RX_Inst|r_RX_Byte [0] & \uart_io|UART_RX_Inst|r_RX_DV~q ))

	.dataa(\uart_io|UART_RX_Inst|r_RX_Byte [0]),
	.datab(gnd),
	.datac(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datad(\memory|mux_val_serial|out[0]~6_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[0]~7 .lut_mask = 16'hFFA0;
defparam \memory|mux_val_serial|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N8
cycloneive_lcell_comb \control_logic|control_mem|content~53 (
// Equation(s):
// \control_logic|control_mem|content~53_combout  = (\micro_instr|micro [1] & (\InstructionReg|instr [6] $ (((!\InstructionReg|instr [5] & !\InstructionReg|instr [4])))))

	.dataa(\micro_instr|micro [1]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [4]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~53_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~53 .lut_mask = 16'hA802;
defparam \control_logic|control_mem|content~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N18
cycloneive_lcell_comb \control_logic|control_mem|content~54 (
// Equation(s):
// \control_logic|control_mem|content~54_combout  = (!\micro_instr|micro [0] & ((\InstructionReg|instr [7] & (!\control_logic|control_mem|content~33_combout )) # (!\InstructionReg|instr [7] & ((!\control_logic|control_mem|content~53_combout )))))

	.dataa(\micro_instr|micro [0]),
	.datab(\control_logic|control_mem|content~33_combout ),
	.datac(\InstructionReg|instr [7]),
	.datad(\control_logic|control_mem|content~53_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~54_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~54 .lut_mask = 16'h1015;
defparam \control_logic|control_mem|content~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N14
cycloneive_lcell_comb \control_logic|control_mem|content~55 (
// Equation(s):
// \control_logic|control_mem|content~55_combout  = (\control_logic|control_mem|content~24_combout ) # ((!\micro_instr|micro [2] & ((\control_logic|control_mem|content~36_combout ) # (\control_logic|control_mem|content~54_combout ))))

	.dataa(\control_logic|control_mem|content~36_combout ),
	.datab(\control_logic|control_mem|content~24_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\control_logic|control_mem|content~54_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~55_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~55 .lut_mask = 16'hCFCE;
defparam \control_logic|control_mem|content~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N21
dffeas \memory|address_reg|addr[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[1] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N22
cycloneive_lcell_comb \memory|mux_addr_serial|out[1]~6 (
// Equation(s):
// \memory|mux_addr_serial|out[1]~6_combout  = (!\uart_io|UART_RX_Inst|r_RX_DV~q  & ((\SW[5]~input_o  & ((\SW[15]~input_o ))) # (!\SW[5]~input_o  & (\memory|address_reg|addr [1]))))

	.dataa(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datab(\memory|address_reg|addr [1]),
	.datac(\SW[5]~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\memory|mux_addr_serial|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr_serial|out[1]~6 .lut_mask = 16'h5404;
defparam \memory|mux_addr_serial|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N26
cycloneive_lcell_comb \uart_io|uart_pc|addr~5 (
// Equation(s):
// \uart_io|uart_pc|addr~5_combout  = (\uart_io|uart_pc|Equal0~1_combout  & ((\uart_io|uart_pc|Equal0~0_combout ) # (\uart_io|uart_pc|addr [0] $ (\uart_io|uart_pc|addr [1])))) # (!\uart_io|uart_pc|Equal0~1_combout  & (\uart_io|uart_pc|addr [0] $ 
// ((\uart_io|uart_pc|addr [1]))))

	.dataa(\uart_io|uart_pc|Equal0~1_combout ),
	.datab(\uart_io|uart_pc|addr [0]),
	.datac(\uart_io|uart_pc|addr [1]),
	.datad(\uart_io|uart_pc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|uart_pc|addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|uart_pc|addr~5 .lut_mask = 16'hBE3C;
defparam \uart_io|uart_pc|addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N27
dffeas \uart_io|uart_pc|addr[1] (
	.clk(\uart_io|UART_RX_Inst|r_RX_DV~clkctrl_outclk ),
	.d(\uart_io|uart_pc|addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|uart_pc|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|uart_pc|addr[1] .is_wysiwyg = "true";
defparam \uart_io|uart_pc|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N30
cycloneive_lcell_comb \memory|mux_addr_serial|out[1]~7 (
// Equation(s):
// \memory|mux_addr_serial|out[1]~7_combout  = (\memory|mux_addr_serial|out[1]~6_combout ) # ((\uart_io|UART_RX_Inst|r_RX_DV~q  & \uart_io|uart_pc|addr [1]))

	.dataa(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datab(gnd),
	.datac(\memory|mux_addr_serial|out[1]~6_combout ),
	.datad(\uart_io|uart_pc|addr [1]),
	.cin(gnd),
	.combout(\memory|mux_addr_serial|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr_serial|out[1]~7 .lut_mask = 16'hFAF0;
defparam \memory|mux_addr_serial|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N30
cycloneive_lcell_comb \memory|mem_array~223 (
// Equation(s):
// \memory|mem_array~223_combout  = (!\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mux_addr_serial|out[3]~3_combout  & (!\memory|mux_addr_serial|out[0]~5_combout  & !\memory|mux_addr_serial|out[2]~1_combout )))

	.dataa(\memory|mux_addr_serial|out[1]~7_combout ),
	.datab(\memory|mux_addr_serial|out[3]~3_combout ),
	.datac(\memory|mux_addr_serial|out[0]~5_combout ),
	.datad(\memory|mux_addr_serial|out[2]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~223_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~223 .lut_mask = 16'h0004;
defparam \memory|mem_array~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N10
cycloneive_lcell_comb \memory|mux_write_serial|sel_WE~0 (
// Equation(s):
// \memory|mux_write_serial|sel_WE~0_combout  = (\control_logic|control_mem|content~24_combout ) # ((\control_logic|control_mem|content~25_combout  & ((\control_logic|control_mem|content~38_combout ) # (\control_logic|control_mem|content~29_combout ))))

	.dataa(\control_logic|control_mem|content~38_combout ),
	.datab(\control_logic|control_mem|content~29_combout ),
	.datac(\control_logic|control_mem|content~25_combout ),
	.datad(\control_logic|control_mem|content~24_combout ),
	.cin(gnd),
	.combout(\memory|mux_write_serial|sel_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_write_serial|sel_WE~0 .lut_mask = 16'hFFE0;
defparam \memory|mux_write_serial|sel_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N20
cycloneive_lcell_comb \memory|mux_write_serial|sel_WE~1 (
// Equation(s):
// \memory|mux_write_serial|sel_WE~1_combout  = (\uart_io|UART_RX_Inst|r_RX_DV~q ) # ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write_serial|sel_WE~0_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\KEY[2]~input_o ),
	.datac(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datad(\memory|mux_write_serial|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mux_write_serial|sel_WE~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_write_serial|sel_WE~1 .lut_mask = 16'hF7F2;
defparam \memory|mux_write_serial|sel_WE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N12
cycloneive_lcell_comb \memory|mem_array~224 (
// Equation(s):
// \memory|mem_array~224_combout  = (\memory|mem_array~223_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(\memory|mem_array~223_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~224_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~224 .lut_mask = 16'hAA00;
defparam \memory|mem_array~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y42_N13
dffeas \memory|mem_array~64 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~64 .is_wysiwyg = "true";
defparam \memory|mem_array~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N6
cycloneive_lcell_comb \memory|mem_array~229 (
// Equation(s):
// \memory|mem_array~229_combout  = (!\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mux_addr_serial|out[2]~1_combout  & (!\memory|mux_addr_serial|out[1]~7_combout  & \memory|mux_addr_serial|out[3]~3_combout )))

	.dataa(\memory|mux_addr_serial|out[0]~5_combout ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~229_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~229 .lut_mask = 16'h0400;
defparam \memory|mem_array~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N24
cycloneive_lcell_comb \memory|mem_array~230 (
// Equation(s):
// \memory|mem_array~230_combout  = (\memory|mem_array~229_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_array~229_combout ),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~230_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~230 .lut_mask = 16'hF000;
defparam \memory|mem_array~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y41_N29
dffeas \memory|mem_array~96 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~96 .is_wysiwyg = "true";
defparam \memory|mem_array~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N24
cycloneive_lcell_comb \memory|mem_array~227 (
// Equation(s):
// \memory|mem_array~227_combout  = (!\memory|mux_addr_serial|out[3]~3_combout  & (!\memory|mux_addr_serial|out[0]~5_combout  & (!\memory|mux_addr_serial|out[1]~7_combout  & !\memory|mux_addr_serial|out[2]~1_combout )))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mux_addr_serial|out[2]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~227_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~227 .lut_mask = 16'h0001;
defparam \memory|mem_array~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N20
cycloneive_lcell_comb \memory|mem_array~228 (
// Equation(s):
// \memory|mem_array~228_combout  = (\memory|mem_array~227_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(\memory|mem_array~227_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~228_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~228 .lut_mask = 16'hAA00;
defparam \memory|mem_array~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y40_N31
dffeas \memory|mem_array~0 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~0 .is_wysiwyg = "true";
defparam \memory|mem_array~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N14
cycloneive_lcell_comb \memory|mem_array~32feeder (
// Equation(s):
// \memory|mem_array~32feeder_combout  = \memory|mux_val_serial|out[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[0]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~32feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N6
cycloneive_lcell_comb \memory|mem_array~225 (
// Equation(s):
// \memory|mem_array~225_combout  = (!\memory|mux_addr_serial|out[3]~3_combout  & (!\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mux_addr_serial|out[2]~1_combout  & !\memory|mux_addr_serial|out[0]~5_combout )))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[1]~7_combout ),
	.datac(\memory|mux_addr_serial|out[2]~1_combout ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~225_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~225 .lut_mask = 16'h0010;
defparam \memory|mem_array~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N22
cycloneive_lcell_comb \memory|mem_array~226 (
// Equation(s):
// \memory|mem_array~226_combout  = (\memory|mux_write_serial|sel_WE~1_combout  & \memory|mem_array~225_combout )

	.dataa(\memory|mux_write_serial|sel_WE~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem_array~225_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~226_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~226 .lut_mask = 16'hAA00;
defparam \memory|mem_array~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N15
dffeas \memory|mem_array~32 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~32 .is_wysiwyg = "true";
defparam \memory|mem_array~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N30
cycloneive_lcell_comb \memory|mem_array~132 (
// Equation(s):
// \memory|mem_array~132_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mux_addr_serial|out[2]~1_combout )) # (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~32_q ))) # 
// (!\memory|mux_addr_serial|out[2]~1_combout  & (\memory|mem_array~0_q ))))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~0_q ),
	.datad(\memory|mem_array~32_q ),
	.cin(gnd),
	.combout(\memory|mem_array~132_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~132 .lut_mask = 16'hDC98;
defparam \memory|mem_array~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N28
cycloneive_lcell_comb \memory|mem_array~133 (
// Equation(s):
// \memory|mem_array~133_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~132_combout  & ((\memory|mem_array~96_q ))) # (!\memory|mem_array~132_combout  & (\memory|mem_array~64_q )))) # (!\memory|mux_addr_serial|out[3]~3_combout  & 
// (((\memory|mem_array~132_combout ))))

	.dataa(\memory|mem_array~64_q ),
	.datab(\memory|mux_addr_serial|out[3]~3_combout ),
	.datac(\memory|mem_array~96_q ),
	.datad(\memory|mem_array~132_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~133_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~133 .lut_mask = 16'hF388;
defparam \memory|mem_array~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y41_N22
cycloneive_lcell_comb \memory|mem_array~16feeder (
// Equation(s):
// \memory|mem_array~16feeder_combout  = \memory|mux_val_serial|out[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[0]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~16feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N20
cycloneive_lcell_comb \memory|mem_array~219 (
// Equation(s):
// \memory|mem_array~219_combout  = (!\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mux_addr_serial|out[1]~7_combout  & (!\memory|mux_addr_serial|out[2]~1_combout  & !\memory|mux_addr_serial|out[0]~5_combout )))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[1]~7_combout ),
	.datac(\memory|mux_addr_serial|out[2]~1_combout ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~219_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~219 .lut_mask = 16'h0004;
defparam \memory|mem_array~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N22
cycloneive_lcell_comb \memory|mem_array~220 (
// Equation(s):
// \memory|mem_array~220_combout  = (\memory|mem_array~219_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(gnd),
	.datab(\memory|mem_array~219_combout ),
	.datac(gnd),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~220_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~220 .lut_mask = 16'hCC00;
defparam \memory|mem_array~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y41_N23
dffeas \memory|mem_array~16 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~16 .is_wysiwyg = "true";
defparam \memory|mem_array~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y37_N17
dffeas \memory|mem_array~48 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~48 .is_wysiwyg = "true";
defparam \memory|mem_array~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N12
cycloneive_lcell_comb \memory|mem_array~130 (
// Equation(s):
// \memory|mem_array~130_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mux_addr_serial|out[3]~3_combout ) # (\memory|mem_array~48_q )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & (\memory|mem_array~16_q  & 
// (!\memory|mux_addr_serial|out[3]~3_combout )))

	.dataa(\memory|mem_array~16_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mux_addr_serial|out[3]~3_combout ),
	.datad(\memory|mem_array~48_q ),
	.cin(gnd),
	.combout(\memory|mem_array~130_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~130 .lut_mask = 16'hCEC2;
defparam \memory|mem_array~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y41_N26
cycloneive_lcell_comb \memory|mem_array~112feeder (
// Equation(s):
// \memory|mem_array~112feeder_combout  = \memory|mux_val_serial|out[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[0]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~112feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~112feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~112feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N0
cycloneive_lcell_comb \memory|mem_array~221 (
// Equation(s):
// \memory|mem_array~221_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & (!\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mux_addr_serial|out[2]~1_combout  & \memory|mux_addr_serial|out[1]~7_combout )))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mux_addr_serial|out[2]~1_combout ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~221_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~221 .lut_mask = 16'h2000;
defparam \memory|mem_array~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N22
cycloneive_lcell_comb \memory|mem_array~222 (
// Equation(s):
// \memory|mem_array~222_combout  = (\memory|mux_write_serial|sel_WE~1_combout  & \memory|mem_array~221_combout )

	.dataa(gnd),
	.datab(\memory|mux_write_serial|sel_WE~1_combout ),
	.datac(gnd),
	.datad(\memory|mem_array~221_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~222_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~222 .lut_mask = 16'hCC00;
defparam \memory|mem_array~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y41_N27
dffeas \memory|mem_array~112 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~112 .is_wysiwyg = "true";
defparam \memory|mem_array~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y41_N16
cycloneive_lcell_comb \memory|mem_array~80feeder (
// Equation(s):
// \memory|mem_array~80feeder_combout  = \memory|mux_val_serial|out[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~80feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N20
cycloneive_lcell_comb \memory|mem_array~215 (
// Equation(s):
// \memory|mem_array~215_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & (!\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mux_addr_serial|out[3]~3_combout  & !\memory|mux_addr_serial|out[2]~1_combout )))

	.dataa(\memory|mux_addr_serial|out[1]~7_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mux_addr_serial|out[3]~3_combout ),
	.datad(\memory|mux_addr_serial|out[2]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~215_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~215 .lut_mask = 16'h0020;
defparam \memory|mem_array~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N18
cycloneive_lcell_comb \memory|mem_array~216 (
// Equation(s):
// \memory|mem_array~216_combout  = (\memory|mem_array~215_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(gnd),
	.datab(\memory|mem_array~215_combout ),
	.datac(gnd),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~216_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~216 .lut_mask = 16'hCC00;
defparam \memory|mem_array~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y41_N17
dffeas \memory|mem_array~80 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~80 .is_wysiwyg = "true";
defparam \memory|mem_array~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N14
cycloneive_lcell_comb \memory|mem_array~131 (
// Equation(s):
// \memory|mem_array~131_combout  = (\memory|mem_array~130_combout  & (((\memory|mem_array~112_q )) # (!\memory|mux_addr_serial|out[3]~3_combout ))) # (!\memory|mem_array~130_combout  & (\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~80_q 
// ))))

	.dataa(\memory|mem_array~130_combout ),
	.datab(\memory|mux_addr_serial|out[3]~3_combout ),
	.datac(\memory|mem_array~112_q ),
	.datad(\memory|mem_array~80_q ),
	.cin(gnd),
	.combout(\memory|mem_array~131_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~131 .lut_mask = 16'hE6A2;
defparam \memory|mem_array~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N30
cycloneive_lcell_comb \memory|mem_array~134 (
// Equation(s):
// \memory|mem_array~134_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & (((\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~131_combout 
// ))) # (!\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mem_array~133_combout ))))

	.dataa(\memory|mux_addr_serial|out[0]~5_combout ),
	.datab(\memory|mem_array~133_combout ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mem_array~131_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~134_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~134 .lut_mask = 16'hF4A4;
defparam \memory|mem_array~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N12
cycloneive_lcell_comb \memory|mem_array~88feeder (
// Equation(s):
// \memory|mem_array~88feeder_combout  = \memory|mux_val_serial|out[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[0]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~88feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N26
cycloneive_lcell_comb \memory|mem_array~233 (
// Equation(s):
// \memory|mem_array~233_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mux_addr_serial|out[0]~5_combout  & (!\memory|mux_addr_serial|out[2]~1_combout  & \memory|mux_addr_serial|out[3]~3_combout )))

	.dataa(\memory|mux_addr_serial|out[1]~7_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mux_addr_serial|out[2]~1_combout ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~233_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~233 .lut_mask = 16'h0800;
defparam \memory|mem_array~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N22
cycloneive_lcell_comb \memory|mem_array~234 (
// Equation(s):
// \memory|mem_array~234_combout  = (\memory|mux_write_serial|sel_WE~1_combout  & \memory|mem_array~233_combout )

	.dataa(\memory|mux_write_serial|sel_WE~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem_array~233_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~234_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~234 .lut_mask = 16'hAA00;
defparam \memory|mem_array~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y39_N13
dffeas \memory|mem_array~88 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~88 .is_wysiwyg = "true";
defparam \memory|mem_array~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N26
cycloneive_lcell_comb \memory|mem_array~235 (
// Equation(s):
// \memory|mem_array~235_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mux_addr_serial|out[0]~5_combout  & (!\memory|mux_addr_serial|out[2]~1_combout  & !\memory|mux_addr_serial|out[3]~3_combout )))

	.dataa(\memory|mux_addr_serial|out[1]~7_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mux_addr_serial|out[2]~1_combout ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~235_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~235 .lut_mask = 16'h0008;
defparam \memory|mem_array~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N12
cycloneive_lcell_comb \memory|mem_array~236 (
// Equation(s):
// \memory|mem_array~236_combout  = (\memory|mem_array~235_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(gnd),
	.datab(\memory|mem_array~235_combout ),
	.datac(gnd),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~236_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~236 .lut_mask = 16'hCC00;
defparam \memory|mem_array~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y40_N29
dffeas \memory|mem_array~24 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~24 .is_wysiwyg = "true";
defparam \memory|mem_array~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N28
cycloneive_lcell_comb \memory|mem_array~135 (
// Equation(s):
// \memory|mem_array~135_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mem_array~88_q )) # 
// (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~24_q )))))

	.dataa(\memory|mem_array~88_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~24_q ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~135_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~135 .lut_mask = 16'hEE30;
defparam \memory|mem_array~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N24
cycloneive_lcell_comb \memory|mem_array~237 (
// Equation(s):
// \memory|mem_array~237_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mux_addr_serial|out[2]~1_combout  & \memory|mux_addr_serial|out[0]~5_combout )))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[1]~7_combout ),
	.datac(\memory|mux_addr_serial|out[2]~1_combout ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~237_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~237 .lut_mask = 16'h8000;
defparam \memory|mem_array~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N28
cycloneive_lcell_comb \memory|mem_array~238 (
// Equation(s):
// \memory|mem_array~238_combout  = (\memory|mem_array~237_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(gnd),
	.datab(\memory|mem_array~237_combout ),
	.datac(gnd),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~238_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~238 .lut_mask = 16'hCC00;
defparam \memory|mem_array~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N13
dffeas \memory|mem_array~120 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~120 .is_wysiwyg = "true";
defparam \memory|mem_array~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N4
cycloneive_lcell_comb \memory|mem_array~56feeder (
// Equation(s):
// \memory|mem_array~56feeder_combout  = \memory|mux_val_serial|out[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[0]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~56feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y41_N5
dffeas \memory|mem_array~56 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~56 .is_wysiwyg = "true";
defparam \memory|mem_array~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N12
cycloneive_lcell_comb \memory|mem_array~136 (
// Equation(s):
// \memory|mem_array~136_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~135_combout  & (\memory|mem_array~120_q )) # (!\memory|mem_array~135_combout  & ((\memory|mem_array~56_q ))))) # (!\memory|mux_addr_serial|out[2]~1_combout  
// & (\memory|mem_array~135_combout ))

	.dataa(\memory|mux_addr_serial|out[2]~1_combout ),
	.datab(\memory|mem_array~135_combout ),
	.datac(\memory|mem_array~120_q ),
	.datad(\memory|mem_array~56_q ),
	.cin(gnd),
	.combout(\memory|mem_array~136_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~136 .lut_mask = 16'hE6C4;
defparam \memory|mem_array~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N2
cycloneive_lcell_comb \out_mux|Selector7~4 (
// Equation(s):
// \out_mux|Selector7~4_combout  = (!\control_logic|control_mem|content~22_combout  & ((\memory|mem_array~134_combout  & ((\memory|mem_array~136_combout ) # (!\memory|mux_addr_serial|out[0]~5_combout ))) # (!\memory|mem_array~134_combout  & 
// ((\memory|mux_addr_serial|out[0]~5_combout )))))

	.dataa(\memory|mem_array~134_combout ),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\memory|mem_array~136_combout ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~4 .lut_mask = 16'h3122;
defparam \out_mux|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N26
cycloneive_lcell_comb \control_logic|control_mem|content~56 (
// Equation(s):
// \control_logic|control_mem|content~56_combout  = (!\InstructionReg|instr [7] & (!\InstructionReg|instr [6] & (\InstructionReg|instr [5] & \micro_instr|micro [0])))

	.dataa(\InstructionReg|instr [7]),
	.datab(\InstructionReg|instr [6]),
	.datac(\InstructionReg|instr [5]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~56_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~56 .lut_mask = 16'h1000;
defparam \control_logic|control_mem|content~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N20
cycloneive_lcell_comb \control_logic|control_mem|content~57 (
// Equation(s):
// \control_logic|control_mem|content~57_combout  = (\control_logic|control_mem|content~24_combout ) # ((\control_logic|control_mem|content~25_combout  & ((\control_logic|control_mem|content~38_combout ) # (\control_logic|control_mem|content~56_combout ))))

	.dataa(\control_logic|control_mem|content~38_combout ),
	.datab(\control_logic|control_mem|content~25_combout ),
	.datac(\control_logic|control_mem|content~56_combout ),
	.datad(\control_logic|control_mem|content~24_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~57_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~57 .lut_mask = 16'hFFC8;
defparam \control_logic|control_mem|content~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N13
dffeas \ALU_Register|register_array|registerB|data_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[0] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N0
cycloneive_lcell_comb \out_mux|Selector7~1 (
// Equation(s):
// \out_mux|Selector7~1_combout  = (\ALU_Register|register_array|registerB|data_reg [0] & (!\control_logic|control_mem|content~30_combout  & \control_logic|control_mem|content~22_combout ))

	.dataa(\ALU_Register|register_array|registerB|data_reg [0]),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~1 .lut_mask = 16'h0A00;
defparam \out_mux|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N28
cycloneive_lcell_comb \out_mux|Selector3~5 (
// Equation(s):
// \out_mux|Selector3~5_combout  = ((!\control_logic|control_mem|content~32_combout  & \control_logic|control_mem|content~30_combout )) # (!\out_mux|Selector3~2_combout )

	.dataa(\control_logic|control_mem|content~32_combout ),
	.datab(\out_mux|Selector3~2_combout ),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~30_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~5 .lut_mask = 16'h7733;
defparam \out_mux|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y37_N13
dffeas \ALU_Register|register_array|registerA|data_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[0] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N0
cycloneive_lcell_comb \ALU_Register|ALU|Add0~0 (
// Equation(s):
// \ALU_Register|ALU|Add0~0_combout  = \ALU_Register|register_array|registerB|data_reg [0] $ (((\control_logic|control_mem|content~19_combout ) # (\control_logic|control_mem|content~24_combout )))

	.dataa(gnd),
	.datab(\ALU_Register|register_array|registerB|data_reg [0]),
	.datac(\control_logic|control_mem|content~19_combout ),
	.datad(\control_logic|control_mem|content~24_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~0 .lut_mask = 16'h333C;
defparam \ALU_Register|ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N10
cycloneive_lcell_comb \ALU_Register|ALU|Add0~2 (
// Equation(s):
// \ALU_Register|ALU|Add0~2_cout  = CARRY(\control_logic|control_mem|content~32_combout )

	.dataa(\control_logic|control_mem|content~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU_Register|ALU|Add0~2_cout ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~2 .lut_mask = 16'h00AA;
defparam \ALU_Register|ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N12
cycloneive_lcell_comb \ALU_Register|ALU|Add0~3 (
// Equation(s):
// \ALU_Register|ALU|Add0~3_combout  = (\ALU_Register|register_array|registerA|data_reg [0] & ((\ALU_Register|ALU|Add0~0_combout  & (\ALU_Register|ALU|Add0~2_cout  & VCC)) # (!\ALU_Register|ALU|Add0~0_combout  & (!\ALU_Register|ALU|Add0~2_cout )))) # 
// (!\ALU_Register|register_array|registerA|data_reg [0] & ((\ALU_Register|ALU|Add0~0_combout  & (!\ALU_Register|ALU|Add0~2_cout )) # (!\ALU_Register|ALU|Add0~0_combout  & ((\ALU_Register|ALU|Add0~2_cout ) # (GND)))))
// \ALU_Register|ALU|Add0~4  = CARRY((\ALU_Register|register_array|registerA|data_reg [0] & (!\ALU_Register|ALU|Add0~0_combout  & !\ALU_Register|ALU|Add0~2_cout )) # (!\ALU_Register|register_array|registerA|data_reg [0] & ((!\ALU_Register|ALU|Add0~2_cout ) # 
// (!\ALU_Register|ALU|Add0~0_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [0]),
	.datab(\ALU_Register|ALU|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~2_cout ),
	.combout(\ALU_Register|ALU|Add0~3_combout ),
	.cout(\ALU_Register|ALU|Add0~4 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~3 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N18
cycloneive_lcell_comb \out_mux|Selector7~0 (
// Equation(s):
// \out_mux|Selector7~0_combout  = (!\control_logic|control_mem|content~32_combout  & (\control_logic|control_mem|content~22_combout  & (!\control_logic|control_mem|content~30_combout  & \ALU_Register|ALU|Add0~3_combout )))

	.dataa(\control_logic|control_mem|content~32_combout ),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\ALU_Register|ALU|Add0~3_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~0 .lut_mask = 16'h0400;
defparam \out_mux|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N6
cycloneive_lcell_comb \out_mux|Selector7~2 (
// Equation(s):
// \out_mux|Selector7~2_combout  = (\out_mux|Selector3~4_combout  & (((!\out_mux|Selector3~5_combout )))) # (!\out_mux|Selector3~4_combout  & ((\out_mux|Selector3~5_combout  & ((\out_mux|Selector7~0_combout ))) # (!\out_mux|Selector3~5_combout  & 
// (\out_mux|Selector7~1_combout ))))

	.dataa(\out_mux|Selector3~4_combout ),
	.datab(\out_mux|Selector7~1_combout ),
	.datac(\out_mux|Selector3~5_combout ),
	.datad(\out_mux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~2 .lut_mask = 16'h5E0E;
defparam \out_mux|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N0
cycloneive_lcell_comb \out_mux|Selector7~5 (
// Equation(s):
// \out_mux|Selector7~5_combout  = (!\control_logic|control_mem|content~37_combout  & ((\out_mux|Selector3~3_combout  & ((\out_mux|Selector7~4_combout ) # (!\out_mux|Selector7~2_combout ))) # (!\out_mux|Selector3~3_combout  & ((\out_mux|Selector7~2_combout 
// )))))

	.dataa(\out_mux|Selector3~3_combout ),
	.datab(\control_logic|control_mem|content~37_combout ),
	.datac(\out_mux|Selector7~4_combout ),
	.datad(\out_mux|Selector7~2_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~5 .lut_mask = 16'h3122;
defparam \out_mux|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N24
cycloneive_lcell_comb \ProgramCounter|PC[0]~feeder (
// Equation(s):
// \ProgramCounter|PC[0]~feeder_combout  = \ProgramCounter|PC[0]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[0]~3_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[0]~feeder .lut_mask = 16'hFF00;
defparam \ProgramCounter|PC[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N4
cycloneive_lcell_comb \ProgramCounter|Add0~0 (
// Equation(s):
// \ProgramCounter|Add0~0_combout  = \ProgramCounter|PC [0] $ (VCC)
// \ProgramCounter|Add0~1  = CARRY(\ProgramCounter|PC [0])

	.dataa(gnd),
	.datab(\ProgramCounter|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ProgramCounter|Add0~0_combout ),
	.cout(\ProgramCounter|Add0~1 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~0 .lut_mask = 16'h33CC;
defparam \ProgramCounter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N10
cycloneive_lcell_comb \ProgramCounter|PC[3]~feeder (
// Equation(s):
// \ProgramCounter|PC[3]~feeder_combout  = \ProgramCounter|PC[3]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[3]~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~feeder .lut_mask = 16'hFF00;
defparam \ProgramCounter|PC[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N8
cycloneive_lcell_comb \ProgramCounter|Add0~4 (
// Equation(s):
// \ProgramCounter|Add0~4_combout  = (\ProgramCounter|PC [2] & (\ProgramCounter|Add0~3  $ (GND))) # (!\ProgramCounter|PC [2] & (!\ProgramCounter|Add0~3  & VCC))
// \ProgramCounter|Add0~5  = CARRY((\ProgramCounter|PC [2] & !\ProgramCounter|Add0~3 ))

	.dataa(\ProgramCounter|PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~3 ),
	.combout(\ProgramCounter|Add0~4_combout ),
	.cout(\ProgramCounter|Add0~5 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~4 .lut_mask = 16'hA50A;
defparam \ProgramCounter|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N10
cycloneive_lcell_comb \ProgramCounter|Add0~6 (
// Equation(s):
// \ProgramCounter|Add0~6_combout  = (\ProgramCounter|PC [3] & (!\ProgramCounter|Add0~5 )) # (!\ProgramCounter|PC [3] & ((\ProgramCounter|Add0~5 ) # (GND)))
// \ProgramCounter|Add0~7  = CARRY((!\ProgramCounter|Add0~5 ) # (!\ProgramCounter|PC [3]))

	.dataa(\ProgramCounter|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~5 ),
	.combout(\ProgramCounter|Add0~6_combout ),
	.cout(\ProgramCounter|Add0~7 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~6 .lut_mask = 16'h5A5F;
defparam \ProgramCounter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y37_N15
dffeas \ALU_Register|register_array|registerB|data_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[3] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N6
cycloneive_lcell_comb \ALU_Register|ALU|Add0~12 (
// Equation(s):
// \ALU_Register|ALU|Add0~12_combout  = \ALU_Register|register_array|registerB|data_reg [3] $ (((\control_logic|control_mem|content~19_combout ) # (\control_logic|control_mem|content~24_combout )))

	.dataa(gnd),
	.datab(\ALU_Register|register_array|registerB|data_reg [3]),
	.datac(\control_logic|control_mem|content~19_combout ),
	.datad(\control_logic|control_mem|content~24_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~12 .lut_mask = 16'h333C;
defparam \ALU_Register|ALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y37_N17
dffeas \ALU_Register|register_array|registerA|data_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[2] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y39_N9
dffeas \ALU_Register|register_array|registerB|data_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[2] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N4
cycloneive_lcell_comb \ALU_Register|ALU|Add0~13 (
// Equation(s):
// \ALU_Register|ALU|Add0~13_combout  = \ALU_Register|register_array|registerB|data_reg [2] $ (((\control_logic|control_mem|content~19_combout ) # (\control_logic|control_mem|content~24_combout )))

	.dataa(gnd),
	.datab(\ALU_Register|register_array|registerB|data_reg [2]),
	.datac(\control_logic|control_mem|content~19_combout ),
	.datad(\control_logic|control_mem|content~24_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~13 .lut_mask = 16'h333C;
defparam \ALU_Register|ALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N23
dffeas \ALU_Register|register_array|registerB|data_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[1] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N22
cycloneive_lcell_comb \ALU_Register|ALU|Add0~5 (
// Equation(s):
// \ALU_Register|ALU|Add0~5_combout  = \ALU_Register|register_array|registerB|data_reg [1] $ (((\control_logic|control_mem|content~24_combout ) # (\control_logic|control_mem|content~19_combout )))

	.dataa(\control_logic|control_mem|content~24_combout ),
	.datab(gnd),
	.datac(\ALU_Register|register_array|registerB|data_reg [1]),
	.datad(\control_logic|control_mem|content~19_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~5 .lut_mask = 16'h0F5A;
defparam \ALU_Register|ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N14
cycloneive_lcell_comb \ALU_Register|ALU|Add0~6 (
// Equation(s):
// \ALU_Register|ALU|Add0~6_combout  = ((\ALU_Register|register_array|registerA|data_reg [1] $ (\ALU_Register|ALU|Add0~5_combout  $ (!\ALU_Register|ALU|Add0~4 )))) # (GND)
// \ALU_Register|ALU|Add0~7  = CARRY((\ALU_Register|register_array|registerA|data_reg [1] & ((\ALU_Register|ALU|Add0~5_combout ) # (!\ALU_Register|ALU|Add0~4 ))) # (!\ALU_Register|register_array|registerA|data_reg [1] & (\ALU_Register|ALU|Add0~5_combout  & 
// !\ALU_Register|ALU|Add0~4 )))

	.dataa(\ALU_Register|register_array|registerA|data_reg [1]),
	.datab(\ALU_Register|ALU|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~4 ),
	.combout(\ALU_Register|ALU|Add0~6_combout ),
	.cout(\ALU_Register|ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~6 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N16
cycloneive_lcell_comb \ALU_Register|ALU|Add0~14 (
// Equation(s):
// \ALU_Register|ALU|Add0~14_combout  = (\ALU_Register|register_array|registerA|data_reg [2] & ((\ALU_Register|ALU|Add0~13_combout  & (\ALU_Register|ALU|Add0~7  & VCC)) # (!\ALU_Register|ALU|Add0~13_combout  & (!\ALU_Register|ALU|Add0~7 )))) # 
// (!\ALU_Register|register_array|registerA|data_reg [2] & ((\ALU_Register|ALU|Add0~13_combout  & (!\ALU_Register|ALU|Add0~7 )) # (!\ALU_Register|ALU|Add0~13_combout  & ((\ALU_Register|ALU|Add0~7 ) # (GND)))))
// \ALU_Register|ALU|Add0~15  = CARRY((\ALU_Register|register_array|registerA|data_reg [2] & (!\ALU_Register|ALU|Add0~13_combout  & !\ALU_Register|ALU|Add0~7 )) # (!\ALU_Register|register_array|registerA|data_reg [2] & ((!\ALU_Register|ALU|Add0~7 ) # 
// (!\ALU_Register|ALU|Add0~13_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [2]),
	.datab(\ALU_Register|ALU|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~7 ),
	.combout(\ALU_Register|ALU|Add0~14_combout ),
	.cout(\ALU_Register|ALU|Add0~15 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~14 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N18
cycloneive_lcell_comb \ALU_Register|ALU|Add0~16 (
// Equation(s):
// \ALU_Register|ALU|Add0~16_combout  = ((\ALU_Register|ALU|Add0~12_combout  $ (\ALU_Register|register_array|registerA|data_reg [3] $ (!\ALU_Register|ALU|Add0~15 )))) # (GND)
// \ALU_Register|ALU|Add0~17  = CARRY((\ALU_Register|ALU|Add0~12_combout  & ((\ALU_Register|register_array|registerA|data_reg [3]) # (!\ALU_Register|ALU|Add0~15 ))) # (!\ALU_Register|ALU|Add0~12_combout  & (\ALU_Register|register_array|registerA|data_reg [3] 
// & !\ALU_Register|ALU|Add0~15 )))

	.dataa(\ALU_Register|ALU|Add0~12_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~15 ),
	.combout(\ALU_Register|ALU|Add0~16_combout ),
	.cout(\ALU_Register|ALU|Add0~17 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~16 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N30
cycloneive_lcell_comb \ALU_Register|ALU|ZERO~1 (
// Equation(s):
// \ALU_Register|ALU|ZERO~1_combout  = (\ALU_Register|ALU|Add0~3_combout ) # ((\ALU_Register|ALU|Add0~16_combout ) # ((\ALU_Register|ALU|Add0~6_combout ) # (\ALU_Register|ALU|Add0~14_combout )))

	.dataa(\ALU_Register|ALU|Add0~3_combout ),
	.datab(\ALU_Register|ALU|Add0~16_combout ),
	.datac(\ALU_Register|ALU|Add0~6_combout ),
	.datad(\ALU_Register|ALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|ZERO~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|ZERO~1 .lut_mask = 16'hFFFE;
defparam \ALU_Register|ALU|ZERO~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N3
dffeas \ALU_Register|register_array|registerB|data_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector1~11_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[6] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N2
cycloneive_lcell_comb \ALU_Register|ALU|Add0~9 (
// Equation(s):
// \ALU_Register|ALU|Add0~9_combout  = \ALU_Register|register_array|registerB|data_reg [6] $ (((\control_logic|control_mem|content~24_combout ) # (\control_logic|control_mem|content~19_combout )))

	.dataa(\control_logic|control_mem|content~24_combout ),
	.datab(gnd),
	.datac(\ALU_Register|register_array|registerB|data_reg [6]),
	.datad(\control_logic|control_mem|content~19_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~9 .lut_mask = 16'h0F5A;
defparam \ALU_Register|ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N25
dffeas \ALU_Register|register_array|registerA|data_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\out_mux|Selector1~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[6] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y39_N29
dffeas \ALU_Register|register_array|registerB|data_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector2~7_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[5] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N8
cycloneive_lcell_comb \ALU_Register|ALU|Add0~10 (
// Equation(s):
// \ALU_Register|ALU|Add0~10_combout  = \ALU_Register|register_array|registerB|data_reg [5] $ (((\control_logic|control_mem|content~19_combout ) # (\control_logic|control_mem|content~24_combout )))

	.dataa(\ALU_Register|register_array|registerB|data_reg [5]),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~19_combout ),
	.datad(\control_logic|control_mem|content~24_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~10 .lut_mask = 16'h555A;
defparam \ALU_Register|ALU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y39_N19
dffeas \ALU_Register|register_array|registerA|data_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\out_mux|Selector3~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[4] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y39_N5
dffeas \ALU_Register|register_array|registerB|data_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector3~12_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[4] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N22
cycloneive_lcell_comb \ALU_Register|ALU|Add0~11 (
// Equation(s):
// \ALU_Register|ALU|Add0~11_combout  = \ALU_Register|register_array|registerB|data_reg [4] $ (((\control_logic|control_mem|content~24_combout ) # (\control_logic|control_mem|content~19_combout )))

	.dataa(\control_logic|control_mem|content~24_combout ),
	.datab(\ALU_Register|register_array|registerB|data_reg [4]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~19_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~11 .lut_mask = 16'h3366;
defparam \ALU_Register|ALU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N20
cycloneive_lcell_comb \ALU_Register|ALU|Add0~18 (
// Equation(s):
// \ALU_Register|ALU|Add0~18_combout  = (\ALU_Register|register_array|registerA|data_reg [4] & ((\ALU_Register|ALU|Add0~11_combout  & (\ALU_Register|ALU|Add0~17  & VCC)) # (!\ALU_Register|ALU|Add0~11_combout  & (!\ALU_Register|ALU|Add0~17 )))) # 
// (!\ALU_Register|register_array|registerA|data_reg [4] & ((\ALU_Register|ALU|Add0~11_combout  & (!\ALU_Register|ALU|Add0~17 )) # (!\ALU_Register|ALU|Add0~11_combout  & ((\ALU_Register|ALU|Add0~17 ) # (GND)))))
// \ALU_Register|ALU|Add0~19  = CARRY((\ALU_Register|register_array|registerA|data_reg [4] & (!\ALU_Register|ALU|Add0~11_combout  & !\ALU_Register|ALU|Add0~17 )) # (!\ALU_Register|register_array|registerA|data_reg [4] & ((!\ALU_Register|ALU|Add0~17 ) # 
// (!\ALU_Register|ALU|Add0~11_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [4]),
	.datab(\ALU_Register|ALU|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~17 ),
	.combout(\ALU_Register|ALU|Add0~18_combout ),
	.cout(\ALU_Register|ALU|Add0~19 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~18 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N22
cycloneive_lcell_comb \ALU_Register|ALU|Add0~20 (
// Equation(s):
// \ALU_Register|ALU|Add0~20_combout  = ((\ALU_Register|register_array|registerA|data_reg [5] $ (\ALU_Register|ALU|Add0~10_combout  $ (!\ALU_Register|ALU|Add0~19 )))) # (GND)
// \ALU_Register|ALU|Add0~21  = CARRY((\ALU_Register|register_array|registerA|data_reg [5] & ((\ALU_Register|ALU|Add0~10_combout ) # (!\ALU_Register|ALU|Add0~19 ))) # (!\ALU_Register|register_array|registerA|data_reg [5] & (\ALU_Register|ALU|Add0~10_combout  
// & !\ALU_Register|ALU|Add0~19 )))

	.dataa(\ALU_Register|register_array|registerA|data_reg [5]),
	.datab(\ALU_Register|ALU|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~19 ),
	.combout(\ALU_Register|ALU|Add0~20_combout ),
	.cout(\ALU_Register|ALU|Add0~21 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~20 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N24
cycloneive_lcell_comb \ALU_Register|ALU|Add0~22 (
// Equation(s):
// \ALU_Register|ALU|Add0~22_combout  = (\ALU_Register|ALU|Add0~9_combout  & ((\ALU_Register|register_array|registerA|data_reg [6] & (\ALU_Register|ALU|Add0~21  & VCC)) # (!\ALU_Register|register_array|registerA|data_reg [6] & (!\ALU_Register|ALU|Add0~21 
// )))) # (!\ALU_Register|ALU|Add0~9_combout  & ((\ALU_Register|register_array|registerA|data_reg [6] & (!\ALU_Register|ALU|Add0~21 )) # (!\ALU_Register|register_array|registerA|data_reg [6] & ((\ALU_Register|ALU|Add0~21 ) # (GND)))))
// \ALU_Register|ALU|Add0~23  = CARRY((\ALU_Register|ALU|Add0~9_combout  & (!\ALU_Register|register_array|registerA|data_reg [6] & !\ALU_Register|ALU|Add0~21 )) # (!\ALU_Register|ALU|Add0~9_combout  & ((!\ALU_Register|ALU|Add0~21 ) # 
// (!\ALU_Register|register_array|registerA|data_reg [6]))))

	.dataa(\ALU_Register|ALU|Add0~9_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~21 ),
	.combout(\ALU_Register|ALU|Add0~22_combout ),
	.cout(\ALU_Register|ALU|Add0~23 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~22 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N14
cycloneive_lcell_comb \ALU_Register|ALU|ZERO~0 (
// Equation(s):
// \ALU_Register|ALU|ZERO~0_combout  = (\ALU_Register|ALU|Add0~18_combout ) # (\ALU_Register|ALU|Add0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_Register|ALU|Add0~18_combout ),
	.datad(\ALU_Register|ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|ZERO~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|ZERO~0 .lut_mask = 16'hFFF0;
defparam \ALU_Register|ALU|ZERO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y37_N27
dffeas \ALU_Register|register_array|registerA|data_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector0~9_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[7] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y40_N21
dffeas \ALU_Register|register_array|registerB|data_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\out_mux|Selector0~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[7] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N12
cycloneive_lcell_comb \ALU_Register|ALU|Add0~8 (
// Equation(s):
// \ALU_Register|ALU|Add0~8_combout  = \ALU_Register|register_array|registerB|data_reg [7] $ (((\control_logic|control_mem|content~24_combout ) # (\control_logic|control_mem|content~19_combout )))

	.dataa(\control_logic|control_mem|content~24_combout ),
	.datab(\ALU_Register|register_array|registerB|data_reg [7]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~19_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~8 .lut_mask = 16'h3366;
defparam \ALU_Register|ALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N26
cycloneive_lcell_comb \ALU_Register|ALU|Add0~24 (
// Equation(s):
// \ALU_Register|ALU|Add0~24_combout  = ((\ALU_Register|register_array|registerA|data_reg [7] $ (\ALU_Register|ALU|Add0~8_combout  $ (!\ALU_Register|ALU|Add0~23 )))) # (GND)
// \ALU_Register|ALU|Add0~25  = CARRY((\ALU_Register|register_array|registerA|data_reg [7] & ((\ALU_Register|ALU|Add0~8_combout ) # (!\ALU_Register|ALU|Add0~23 ))) # (!\ALU_Register|register_array|registerA|data_reg [7] & (\ALU_Register|ALU|Add0~8_combout  & 
// !\ALU_Register|ALU|Add0~23 )))

	.dataa(\ALU_Register|register_array|registerA|data_reg [7]),
	.datab(\ALU_Register|ALU|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~23 ),
	.combout(\ALU_Register|ALU|Add0~24_combout ),
	.cout(\ALU_Register|ALU|Add0~25 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~24 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N2
cycloneive_lcell_comb \ALU_Register|ALU|ZERO (
// Equation(s):
// \ALU_Register|ALU|ZERO~combout  = (!\ALU_Register|ALU|ZERO~1_combout  & (!\ALU_Register|ALU|Add0~22_combout  & (!\ALU_Register|ALU|ZERO~0_combout  & !\ALU_Register|ALU|Add0~24_combout )))

	.dataa(\ALU_Register|ALU|ZERO~1_combout ),
	.datab(\ALU_Register|ALU|Add0~22_combout ),
	.datac(\ALU_Register|ALU|ZERO~0_combout ),
	.datad(\ALU_Register|ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|ZERO~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|ZERO .lut_mask = 16'h0001;
defparam \ALU_Register|ALU|ZERO .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y37_N3
dffeas \flag_reg|FZ (
	.clk(\clk~clkctrl_outclk ),
	.d(\ALU_Register|ALU|ZERO~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag_reg|FZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag_reg|FZ .is_wysiwyg = "true";
defparam \flag_reg|FZ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N28
cycloneive_lcell_comb \control_logic|control_mem|content~59 (
// Equation(s):
// \control_logic|control_mem|content~59_combout  = (\InstructionReg|instr [5] & (!\micro_instr|micro [0] & ((\flag_reg|FZ~q ) # (!\InstructionReg|instr [4]))))

	.dataa(\InstructionReg|instr [4]),
	.datab(\InstructionReg|instr [5]),
	.datac(\flag_reg|FZ~q ),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~59_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~59 .lut_mask = 16'h00C4;
defparam \control_logic|control_mem|content~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N28
cycloneive_lcell_comb \ALU_Register|ALU|Add0~26 (
// Equation(s):
// \ALU_Register|ALU|Add0~26_combout  = \ALU_Register|ALU|Add0~25  $ (\control_logic|control_mem|content~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~32_combout ),
	.cin(\ALU_Register|ALU|Add0~25 ),
	.combout(\ALU_Register|ALU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~26 .lut_mask = 16'h0FF0;
defparam \ALU_Register|ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y37_N29
dffeas \flag_reg|FC (
	.clk(\clk~clkctrl_outclk ),
	.d(\ALU_Register|ALU|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag_reg|FC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag_reg|FC .is_wysiwyg = "true";
defparam \flag_reg|FC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N24
cycloneive_lcell_comb \control_logic|control_mem|content~58 (
// Equation(s):
// \control_logic|control_mem|content~58_combout  = (\InstructionReg|instr [5]) # ((\InstructionReg|instr [4]) # ((!\micro_instr|micro [0] & \flag_reg|FC~q )))

	.dataa(\micro_instr|micro [0]),
	.datab(\flag_reg|FC~q ),
	.datac(\InstructionReg|instr [5]),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~58_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~58 .lut_mask = 16'hFFF4;
defparam \control_logic|control_mem|content~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N14
cycloneive_lcell_comb \ProgramCounter|PC[5]~5 (
// Equation(s):
// \ProgramCounter|PC[5]~5_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [6] & (\InstructionReg|instr [5])) # (!\InstructionReg|instr [6] & ((!\control_logic|control_mem|content~58_combout ))))) # (!\InstructionReg|instr [7] & 
// (((!\InstructionReg|instr [6]))))

	.dataa(\InstructionReg|instr [7]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [6]),
	.datad(\control_logic|control_mem|content~58_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[5]~5 .lut_mask = 16'h858F;
defparam \ProgramCounter|PC[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N14
cycloneive_lcell_comb \ProgramCounter|PC[5]~6 (
// Equation(s):
// \ProgramCounter|PC[5]~6_combout  = ((\ProgramCounter|PC[5]~5_combout ) # ((!\control_logic|control_mem|content~59_combout  & !\InstructionReg|instr [7]))) # (!\micro_instr|micro [1])

	.dataa(\micro_instr|micro [1]),
	.datab(\control_logic|control_mem|content~59_combout ),
	.datac(\InstructionReg|instr [7]),
	.datad(\ProgramCounter|PC[5]~5_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[5]~6 .lut_mask = 16'hFF57;
defparam \ProgramCounter|PC[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N4
cycloneive_lcell_comb \control_logic|control_mem|content~60 (
// Equation(s):
// \control_logic|control_mem|content~60_combout  = (\micro_instr|micro [0]) # ((\micro_instr|micro [1]) # (\control_logic|control_mem|content~43_combout ))

	.dataa(\micro_instr|micro [0]),
	.datab(gnd),
	.datac(\micro_instr|micro [1]),
	.datad(\control_logic|control_mem|content~43_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~60_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~60 .lut_mask = 16'hFFFA;
defparam \control_logic|control_mem|content~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N2
cycloneive_lcell_comb \ProgramCounter|PC[5]~7 (
// Equation(s):
// \ProgramCounter|PC[5]~7_combout  = (\control_logic|control_mem|content~49_combout ) # ((\control_logic|control_mem|content~60_combout  & ((\micro_instr|micro [2]) # (!\ProgramCounter|PC[5]~6_combout ))))

	.dataa(\micro_instr|micro [2]),
	.datab(\ProgramCounter|PC[5]~6_combout ),
	.datac(\control_logic|control_mem|content~60_combout ),
	.datad(\control_logic|control_mem|content~49_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[5]~7 .lut_mask = 16'hFFB0;
defparam \ProgramCounter|PC[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y41_N11
dffeas \ProgramCounter|PC[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC[3]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[0]~4_combout ),
	.sload(\control_logic|control_mem|content~49_combout ),
	.ena(\ProgramCounter|PC[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[3] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N22
cycloneive_lcell_comb \ProgramCounter|LessThan0~0 (
// Equation(s):
// \ProgramCounter|LessThan0~0_combout  = (\ProgramCounter|PC [3] & (\ProgramCounter|PC [0] & (\ProgramCounter|PC [2] & \ProgramCounter|PC [1])))

	.dataa(\ProgramCounter|PC [3]),
	.datab(\ProgramCounter|PC [0]),
	.datac(\ProgramCounter|PC [2]),
	.datad(\ProgramCounter|PC [1]),
	.cin(gnd),
	.combout(\ProgramCounter|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|LessThan0~0 .lut_mask = 16'h8000;
defparam \ProgramCounter|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N12
cycloneive_lcell_comb \ProgramCounter|Add0~8 (
// Equation(s):
// \ProgramCounter|Add0~8_combout  = (\ProgramCounter|PC [4] & (\ProgramCounter|Add0~7  $ (GND))) # (!\ProgramCounter|PC [4] & (!\ProgramCounter|Add0~7  & VCC))
// \ProgramCounter|Add0~9  = CARRY((\ProgramCounter|PC [4] & !\ProgramCounter|Add0~7 ))

	.dataa(gnd),
	.datab(\ProgramCounter|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~7 ),
	.combout(\ProgramCounter|Add0~8_combout ),
	.cout(\ProgramCounter|Add0~9 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~8 .lut_mask = 16'hC30C;
defparam \ProgramCounter|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N20
cycloneive_lcell_comb \ProgramCounter|PC~11 (
// Equation(s):
// \ProgramCounter|PC~11_combout  = (!\ProgramCounter|LessThan0~0_combout  & (!\ProgramCounter|LessThan0~1_combout  & (\control_logic|control_mem|content~49_combout  & \ProgramCounter|Add0~8_combout )))

	.dataa(\ProgramCounter|LessThan0~0_combout ),
	.datab(\ProgramCounter|LessThan0~1_combout ),
	.datac(\control_logic|control_mem|content~49_combout ),
	.datad(\ProgramCounter|Add0~8_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~11 .lut_mask = 16'h1000;
defparam \ProgramCounter|PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y41_N21
dffeas \ProgramCounter|PC[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[4] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N14
cycloneive_lcell_comb \ProgramCounter|Add0~10 (
// Equation(s):
// \ProgramCounter|Add0~10_combout  = (\ProgramCounter|PC [5] & (!\ProgramCounter|Add0~9 )) # (!\ProgramCounter|PC [5] & ((\ProgramCounter|Add0~9 ) # (GND)))
// \ProgramCounter|Add0~11  = CARRY((!\ProgramCounter|Add0~9 ) # (!\ProgramCounter|PC [5]))

	.dataa(\ProgramCounter|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~9 ),
	.combout(\ProgramCounter|Add0~10_combout ),
	.cout(\ProgramCounter|Add0~11 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~10 .lut_mask = 16'h5A5F;
defparam \ProgramCounter|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N2
cycloneive_lcell_comb \ProgramCounter|PC~10 (
// Equation(s):
// \ProgramCounter|PC~10_combout  = (!\ProgramCounter|LessThan0~0_combout  & (\ProgramCounter|Add0~10_combout  & (\control_logic|control_mem|content~49_combout  & !\ProgramCounter|LessThan0~1_combout )))

	.dataa(\ProgramCounter|LessThan0~0_combout ),
	.datab(\ProgramCounter|Add0~10_combout ),
	.datac(\control_logic|control_mem|content~49_combout ),
	.datad(\ProgramCounter|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~10 .lut_mask = 16'h0040;
defparam \ProgramCounter|PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y41_N3
dffeas \ProgramCounter|PC[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[5] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N16
cycloneive_lcell_comb \ProgramCounter|Add0~12 (
// Equation(s):
// \ProgramCounter|Add0~12_combout  = (\ProgramCounter|PC [6] & (\ProgramCounter|Add0~11  $ (GND))) # (!\ProgramCounter|PC [6] & (!\ProgramCounter|Add0~11  & VCC))
// \ProgramCounter|Add0~13  = CARRY((\ProgramCounter|PC [6] & !\ProgramCounter|Add0~11 ))

	.dataa(gnd),
	.datab(\ProgramCounter|PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~11 ),
	.combout(\ProgramCounter|Add0~12_combout ),
	.cout(\ProgramCounter|Add0~13 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~12 .lut_mask = 16'hC30C;
defparam \ProgramCounter|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N28
cycloneive_lcell_comb \ProgramCounter|PC~9 (
// Equation(s):
// \ProgramCounter|PC~9_combout  = (!\ProgramCounter|LessThan0~0_combout  & (!\ProgramCounter|LessThan0~1_combout  & (\control_logic|control_mem|content~49_combout  & \ProgramCounter|Add0~12_combout )))

	.dataa(\ProgramCounter|LessThan0~0_combout ),
	.datab(\ProgramCounter|LessThan0~1_combout ),
	.datac(\control_logic|control_mem|content~49_combout ),
	.datad(\ProgramCounter|Add0~12_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~9 .lut_mask = 16'h1000;
defparam \ProgramCounter|PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y41_N29
dffeas \ProgramCounter|PC[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[6] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N18
cycloneive_lcell_comb \ProgramCounter|Add0~14 (
// Equation(s):
// \ProgramCounter|Add0~14_combout  = \ProgramCounter|PC [7] $ (\ProgramCounter|Add0~13 )

	.dataa(\ProgramCounter|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ProgramCounter|Add0~13 ),
	.combout(\ProgramCounter|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|Add0~14 .lut_mask = 16'h5A5A;
defparam \ProgramCounter|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N30
cycloneive_lcell_comb \ProgramCounter|PC~8 (
// Equation(s):
// \ProgramCounter|PC~8_combout  = (!\ProgramCounter|LessThan0~0_combout  & (!\ProgramCounter|LessThan0~1_combout  & (\control_logic|control_mem|content~49_combout  & \ProgramCounter|Add0~14_combout )))

	.dataa(\ProgramCounter|LessThan0~0_combout ),
	.datab(\ProgramCounter|LessThan0~1_combout ),
	.datac(\control_logic|control_mem|content~49_combout ),
	.datad(\ProgramCounter|Add0~14_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~8 .lut_mask = 16'h1000;
defparam \ProgramCounter|PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y41_N31
dffeas \ProgramCounter|PC[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[7] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N0
cycloneive_lcell_comb \ProgramCounter|LessThan0~1 (
// Equation(s):
// \ProgramCounter|LessThan0~1_combout  = (\ProgramCounter|PC [5]) # ((\ProgramCounter|PC [6]) # ((\ProgramCounter|PC [7]) # (\ProgramCounter|PC [4])))

	.dataa(\ProgramCounter|PC [5]),
	.datab(\ProgramCounter|PC [6]),
	.datac(\ProgramCounter|PC [7]),
	.datad(\ProgramCounter|PC [4]),
	.cin(gnd),
	.combout(\ProgramCounter|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \ProgramCounter|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N26
cycloneive_lcell_comb \ProgramCounter|PC[0]~4 (
// Equation(s):
// \ProgramCounter|PC[0]~4_combout  = (\control_logic|control_mem|content~49_combout  & ((\ProgramCounter|LessThan0~0_combout ) # (\ProgramCounter|LessThan0~1_combout )))

	.dataa(\ProgramCounter|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~49_combout ),
	.datad(\ProgramCounter|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[0]~4 .lut_mask = 16'hF0A0;
defparam \ProgramCounter|PC[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y41_N25
dffeas \ProgramCounter|PC[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC[0]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[0]~4_combout ),
	.sload(\control_logic|control_mem|content~49_combout ),
	.ena(\ProgramCounter|PC[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[0] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N4
cycloneive_lcell_comb \out_mux|Selector7~6 (
// Equation(s):
// \out_mux|Selector7~6_combout  = (\ProgramCounter|PC [0] & \out_mux|Selector5~12_combout )

	.dataa(gnd),
	.datab(\ProgramCounter|PC [0]),
	.datac(gnd),
	.datad(\out_mux|Selector5~12_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~6 .lut_mask = 16'hCC00;
defparam \out_mux|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y42_N4
cycloneive_lcell_comb \memory|mem_array~72feeder (
// Equation(s):
// \memory|mem_array~72feeder_combout  = \memory|mux_val_serial|out[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[0]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~72feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~72feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~72feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N26
cycloneive_lcell_comb \memory|mem_array~209 (
// Equation(s):
// \memory|mem_array~209_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & (!\memory|mux_addr_serial|out[2]~1_combout  & (!\memory|mux_addr_serial|out[1]~7_combout  & \memory|mux_addr_serial|out[0]~5_combout )))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~209_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~209 .lut_mask = 16'h0200;
defparam \memory|mem_array~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y42_N20
cycloneive_lcell_comb \memory|mem_array~210 (
// Equation(s):
// \memory|mem_array~210_combout  = (\memory|mem_array~209_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(gnd),
	.datab(\memory|mem_array~209_combout ),
	.datac(gnd),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~210_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~210 .lut_mask = 16'hCC00;
defparam \memory|mem_array~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y42_N5
dffeas \memory|mem_array~72 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~72 .is_wysiwyg = "true";
defparam \memory|mem_array~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y41_N28
cycloneive_lcell_comb \memory|mem_array~8feeder (
// Equation(s):
// \memory|mem_array~8feeder_combout  = \memory|mux_val_serial|out[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[0]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~8feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N8
cycloneive_lcell_comb \memory|mem_array~211 (
// Equation(s):
// \memory|mem_array~211_combout  = (!\memory|mux_addr_serial|out[2]~1_combout  & (\memory|mux_addr_serial|out[0]~5_combout  & (!\memory|mux_addr_serial|out[1]~7_combout  & !\memory|mux_addr_serial|out[3]~3_combout )))

	.dataa(\memory|mux_addr_serial|out[2]~1_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~211_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~211 .lut_mask = 16'h0004;
defparam \memory|mem_array~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N2
cycloneive_lcell_comb \memory|mem_array~212 (
// Equation(s):
// \memory|mem_array~212_combout  = (\memory|mem_array~211_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(\memory|mem_array~211_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~212_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~212 .lut_mask = 16'hAA00;
defparam \memory|mem_array~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y41_N29
dffeas \memory|mem_array~8 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~8 .is_wysiwyg = "true";
defparam \memory|mem_array~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N10
cycloneive_lcell_comb \memory|mem_array~128 (
// Equation(s):
// \memory|mem_array~128_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mem_array~72_q )) # 
// (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~8_q )))))

	.dataa(\memory|mem_array~72_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mux_addr_serial|out[3]~3_combout ),
	.datad(\memory|mem_array~8_q ),
	.cin(gnd),
	.combout(\memory|mem_array~128_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~128 .lut_mask = 16'hE3E0;
defparam \memory|mem_array~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y42_N22
cycloneive_lcell_comb \memory|mem_array~104feeder (
// Equation(s):
// \memory|mem_array~104feeder_combout  = \memory|mux_val_serial|out[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[0]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~104feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y42_N23
dffeas \memory|mem_array~104 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~104 .is_wysiwyg = "true";
defparam \memory|mem_array~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N6
cycloneive_lcell_comb \memory|mem_array~207 (
// Equation(s):
// \memory|mem_array~207_combout  = (!\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mux_addr_serial|out[2]~1_combout  & !\memory|mux_addr_serial|out[1]~7_combout )))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mux_addr_serial|out[2]~1_combout ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~207_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~207 .lut_mask = 16'h0040;
defparam \memory|mem_array~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N30
cycloneive_lcell_comb \memory|mem_array~208 (
// Equation(s):
// \memory|mem_array~208_combout  = (\memory|mem_array~207_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(gnd),
	.datab(\memory|mem_array~207_combout ),
	.datac(gnd),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~208_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~208 .lut_mask = 16'hCC00;
defparam \memory|mem_array~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y41_N9
dffeas \memory|mem_array~40 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~40 .is_wysiwyg = "true";
defparam \memory|mem_array~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N8
cycloneive_lcell_comb \memory|mem_array~129 (
// Equation(s):
// \memory|mem_array~129_combout  = (\memory|mem_array~128_combout  & ((\memory|mem_array~104_q ) # ((!\memory|mux_addr_serial|out[2]~1_combout )))) # (!\memory|mem_array~128_combout  & (((\memory|mem_array~40_q  & \memory|mux_addr_serial|out[2]~1_combout 
// ))))

	.dataa(\memory|mem_array~128_combout ),
	.datab(\memory|mem_array~104_q ),
	.datac(\memory|mem_array~40_q ),
	.datad(\memory|mux_addr_serial|out[2]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~129_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~129 .lut_mask = 16'hD8AA;
defparam \memory|mem_array~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N16
cycloneive_lcell_comb \out_mux|Selector7~3 (
// Equation(s):
// \out_mux|Selector7~3_combout  = (\out_mux|Selector7~2_combout  & (((\memory|mem_array~129_combout ) # (\memory|mem_array~134_combout )))) # (!\out_mux|Selector7~2_combout  & (\ALU_Register|register_array|registerA|data_reg [0]))

	.dataa(\ALU_Register|register_array|registerA|data_reg [0]),
	.datab(\memory|mem_array~129_combout ),
	.datac(\memory|mem_array~134_combout ),
	.datad(\out_mux|Selector7~2_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~3 .lut_mask = 16'hFCAA;
defparam \out_mux|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N14
cycloneive_lcell_comb \out_mux|Selector7~7 (
// Equation(s):
// \out_mux|Selector7~7_combout  = (\out_mux|Selector7~6_combout ) # ((\out_mux|Selector7~5_combout  & ((\out_mux|Selector7~3_combout ) # (!\out_mux|Selector3~3_combout ))))

	.dataa(\out_mux|Selector7~5_combout ),
	.datab(\out_mux|Selector7~6_combout ),
	.datac(\out_mux|Selector7~3_combout ),
	.datad(\out_mux|Selector3~3_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~7 .lut_mask = 16'hECEE;
defparam \out_mux|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y41_N21
dffeas \InstructionReg|instr[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC[0]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[0] .is_wysiwyg = "true";
defparam \InstructionReg|instr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N0
cycloneive_lcell_comb \out_mux|Selector7~8 (
// Equation(s):
// \out_mux|Selector7~8_combout  = (\InstructionReg|instr [0] & (!\control_logic|control_mem|content~37_combout  & (\out_mux|Selector3~6_combout  & \out_mux|Selector3~4_combout )))

	.dataa(\InstructionReg|instr [0]),
	.datab(\control_logic|control_mem|content~37_combout ),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\out_mux|Selector3~4_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~8 .lut_mask = 16'h2000;
defparam \out_mux|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N20
cycloneive_lcell_comb \ProgramCounter|PC[0]~3 (
// Equation(s):
// \ProgramCounter|PC[0]~3_combout  = (\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector7~8_combout ))) # (!\control_logic|control_mem|content~44_combout  & (\out_mux|Selector7~7_combout ))

	.dataa(gnd),
	.datab(\out_mux|Selector7~7_combout ),
	.datac(\control_logic|control_mem|content~44_combout ),
	.datad(\out_mux|Selector7~8_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[0]~3 .lut_mask = 16'hFC0C;
defparam \ProgramCounter|PC[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N27
dffeas \memory|address_reg|addr[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[0] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N26
cycloneive_lcell_comb \memory|mux_addr_serial|out[0]~4 (
// Equation(s):
// \memory|mux_addr_serial|out[0]~4_combout  = (!\uart_io|UART_RX_Inst|r_RX_DV~q  & ((\SW[5]~input_o  & ((\SW[14]~input_o ))) # (!\SW[5]~input_o  & (\memory|address_reg|addr [0]))))

	.dataa(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datab(\SW[5]~input_o ),
	.datac(\memory|address_reg|addr [0]),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\memory|mux_addr_serial|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr_serial|out[0]~4 .lut_mask = 16'h5410;
defparam \memory|mux_addr_serial|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N0
cycloneive_lcell_comb \memory|mux_addr_serial|out[0]~5 (
// Equation(s):
// \memory|mux_addr_serial|out[0]~5_combout  = (\memory|mux_addr_serial|out[0]~4_combout ) # ((\uart_io|UART_RX_Inst|r_RX_DV~q  & \uart_io|uart_pc|addr [0]))

	.dataa(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datab(gnd),
	.datac(\uart_io|uart_pc|addr [0]),
	.datad(\memory|mux_addr_serial|out[0]~4_combout ),
	.cin(gnd),
	.combout(\memory|mux_addr_serial|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr_serial|out[0]~5 .lut_mask = 16'hFFA0;
defparam \memory|mux_addr_serial|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N30
cycloneive_lcell_comb \memory|mem_array~231 (
// Equation(s):
// \memory|mem_array~231_combout  = (!\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mux_addr_serial|out[2]~1_combout  & \memory|mux_addr_serial|out[1]~7_combout )))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mux_addr_serial|out[2]~1_combout ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~231_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~231 .lut_mask = 16'h4000;
defparam \memory|mem_array~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N22
cycloneive_lcell_comb \memory|mem_array~232 (
// Equation(s):
// \memory|mem_array~232_combout  = (\memory|mem_array~231_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(gnd),
	.datab(\memory|mem_array~231_combout ),
	.datac(gnd),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~232_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~232 .lut_mask = 16'hCC00;
defparam \memory|mem_array~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y41_N7
dffeas \memory|mem_array~57 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~57 .is_wysiwyg = "true";
defparam \memory|mem_array~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y37_N13
dffeas \memory|mem_array~49 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~49 .is_wysiwyg = "true";
defparam \memory|mem_array~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y40_N31
dffeas \memory|mem_array~41 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~41 .is_wysiwyg = "true";
defparam \memory|mem_array~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y37_N7
dffeas \memory|mem_array~33 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~33 .is_wysiwyg = "true";
defparam \memory|mem_array~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N6
cycloneive_lcell_comb \memory|mem_array~137 (
// Equation(s):
// \memory|mem_array~137_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & (((\memory|mux_addr_serial|out[0]~5_combout )))) # (!\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mem_array~41_q )) # 
// (!\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mem_array~33_q )))))

	.dataa(\memory|mux_addr_serial|out[1]~7_combout ),
	.datab(\memory|mem_array~41_q ),
	.datac(\memory|mem_array~33_q ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~137_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~137 .lut_mask = 16'hEE50;
defparam \memory|mem_array~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N12
cycloneive_lcell_comb \memory|mem_array~138 (
// Equation(s):
// \memory|mem_array~138_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~137_combout  & (\memory|mem_array~57_q )) # (!\memory|mem_array~137_combout  & ((\memory|mem_array~49_q ))))) # (!\memory|mux_addr_serial|out[1]~7_combout  & 
// (((\memory|mem_array~137_combout ))))

	.dataa(\memory|mem_array~57_q ),
	.datab(\memory|mux_addr_serial|out[1]~7_combout ),
	.datac(\memory|mem_array~49_q ),
	.datad(\memory|mem_array~137_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~138_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~138 .lut_mask = 16'hBBC0;
defparam \memory|mem_array~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y40_N23
dffeas \memory|mem_array~17 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~17 .is_wysiwyg = "true";
defparam \memory|mem_array~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y37_N13
dffeas \memory|mem_array~1 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~1 .is_wysiwyg = "true";
defparam \memory|mem_array~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N12
cycloneive_lcell_comb \memory|mem_array~141 (
// Equation(s):
// \memory|mem_array~141_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & (((\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mem_array~17_q )) # 
// (!\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~1_q )))))

	.dataa(\memory|mem_array~17_q ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mem_array~1_q ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~141_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~141 .lut_mask = 16'hEE30;
defparam \memory|mem_array~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N23
dffeas \memory|mem_array~25 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~25 .is_wysiwyg = "true";
defparam \memory|mem_array~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N20
cycloneive_lcell_comb \memory|mem_array~9feeder (
// Equation(s):
// \memory|mem_array~9feeder_combout  = \memory|mux_val_serial|out[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[1]~20_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~9feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y42_N21
dffeas \memory|mem_array~9 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~9 .is_wysiwyg = "true";
defparam \memory|mem_array~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N22
cycloneive_lcell_comb \memory|mem_array~142 (
// Equation(s):
// \memory|mem_array~142_combout  = (\memory|mem_array~141_combout  & (((\memory|mem_array~25_q )) # (!\memory|mux_addr_serial|out[0]~5_combout ))) # (!\memory|mem_array~141_combout  & (\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mem_array~9_q ))))

	.dataa(\memory|mem_array~141_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mem_array~25_q ),
	.datad(\memory|mem_array~9_q ),
	.cin(gnd),
	.combout(\memory|mem_array~142_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~142 .lut_mask = 16'hE6A2;
defparam \memory|mem_array~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y42_N19
dffeas \memory|mem_array~81 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~81 .is_wysiwyg = "true";
defparam \memory|mem_array~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y39_N7
dffeas \memory|mem_array~65 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~65 .is_wysiwyg = "true";
defparam \memory|mem_array~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N6
cycloneive_lcell_comb \memory|mem_array~139 (
// Equation(s):
// \memory|mem_array~139_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & (((\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mem_array~81_q )) # 
// (!\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~65_q )))))

	.dataa(\memory|mem_array~81_q ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mem_array~65_q ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~139_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~139 .lut_mask = 16'hEE30;
defparam \memory|mem_array~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N9
dffeas \memory|mem_array~89 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~89 .is_wysiwyg = "true";
defparam \memory|mem_array~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y42_N21
dffeas \memory|mem_array~73 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~73 .is_wysiwyg = "true";
defparam \memory|mem_array~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N8
cycloneive_lcell_comb \memory|mem_array~140 (
// Equation(s):
// \memory|mem_array~140_combout  = (\memory|mem_array~139_combout  & (((\memory|mem_array~89_q )) # (!\memory|mux_addr_serial|out[0]~5_combout ))) # (!\memory|mem_array~139_combout  & (\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mem_array~73_q 
// ))))

	.dataa(\memory|mem_array~139_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mem_array~89_q ),
	.datad(\memory|mem_array~73_q ),
	.cin(gnd),
	.combout(\memory|mem_array~140_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~140 .lut_mask = 16'hE6A2;
defparam \memory|mem_array~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N28
cycloneive_lcell_comb \memory|mem_array~143 (
// Equation(s):
// \memory|mem_array~143_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~140_combout 
// ))) # (!\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mem_array~142_combout ))))

	.dataa(\memory|mem_array~142_combout ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~140_combout ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~143_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~143 .lut_mask = 16'hFC22;
defparam \memory|mem_array~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y38_N11
dffeas \memory|mem_array~97 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~97 .is_wysiwyg = "true";
defparam \memory|mem_array~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N2
cycloneive_lcell_comb \memory|mem_array~105feeder (
// Equation(s):
// \memory|mem_array~105feeder_combout  = \memory|mux_val_serial|out[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[1]~20_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~105feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~105feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~105feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y42_N3
dffeas \memory|mem_array~105 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~105 .is_wysiwyg = "true";
defparam \memory|mem_array~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N10
cycloneive_lcell_comb \memory|mem_array~144 (
// Equation(s):
// \memory|mem_array~144_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mux_addr_serial|out[0]~5_combout )) # (!\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mem_array~105_q ))) # 
// (!\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mem_array~97_q ))))

	.dataa(\memory|mux_addr_serial|out[1]~7_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mem_array~97_q ),
	.datad(\memory|mem_array~105_q ),
	.cin(gnd),
	.combout(\memory|mem_array~144_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~144 .lut_mask = 16'hDC98;
defparam \memory|mem_array~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N20
cycloneive_lcell_comb \memory|mem_array~113feeder (
// Equation(s):
// \memory|mem_array~113feeder_combout  = \memory|mux_val_serial|out[1]~20_combout 

	.dataa(\memory|mux_val_serial|out[1]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~113feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~113feeder .lut_mask = 16'hAAAA;
defparam \memory|mem_array~113feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y38_N21
dffeas \memory|mem_array~113 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~113 .is_wysiwyg = "true";
defparam \memory|mem_array~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y37_N19
dffeas \memory|mem_array~121 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~121 .is_wysiwyg = "true";
defparam \memory|mem_array~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N8
cycloneive_lcell_comb \memory|mem_array~145 (
// Equation(s):
// \memory|mem_array~145_combout  = (\memory|mem_array~144_combout  & (((\memory|mem_array~121_q ) # (!\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mem_array~144_combout  & (\memory|mem_array~113_q  & ((\memory|mux_addr_serial|out[1]~7_combout 
// ))))

	.dataa(\memory|mem_array~144_combout ),
	.datab(\memory|mem_array~113_q ),
	.datac(\memory|mem_array~121_q ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~145_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~145 .lut_mask = 16'hE4AA;
defparam \memory|mem_array~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N2
cycloneive_lcell_comb \memory|mem_array~146 (
// Equation(s):
// \memory|mem_array~146_combout  = (\memory|mem_array~143_combout  & (((\memory|mem_array~145_combout ) # (!\memory|mux_addr_serial|out[2]~1_combout )))) # (!\memory|mem_array~143_combout  & (\memory|mem_array~138_combout  & 
// (\memory|mux_addr_serial|out[2]~1_combout )))

	.dataa(\memory|mem_array~138_combout ),
	.datab(\memory|mem_array~143_combout ),
	.datac(\memory|mux_addr_serial|out[2]~1_combout ),
	.datad(\memory|mem_array~145_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~146_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~146 .lut_mask = 16'hEC2C;
defparam \memory|mem_array~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N20
cycloneive_lcell_comb \out_mux|Selector6~2 (
// Equation(s):
// \out_mux|Selector6~2_combout  = (\memory|mem_array~146_combout  & !\control_logic|control_mem|content~22_combout )

	.dataa(gnd),
	.datab(\memory|mem_array~146_combout ),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~2 .lut_mask = 16'h00CC;
defparam \out_mux|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N4
cycloneive_lcell_comb \out_mux|Selector6~3 (
// Equation(s):
// \out_mux|Selector6~3_combout  = (\ALU_Register|register_array|registerB|data_reg [1] & (!\control_logic|control_mem|content~30_combout  & \control_logic|control_mem|content~22_combout ))

	.dataa(\ALU_Register|register_array|registerB|data_reg [1]),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~3 .lut_mask = 16'h0A00;
defparam \out_mux|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N28
cycloneive_lcell_comb \out_mux|Selector6~8 (
// Equation(s):
// \out_mux|Selector6~8_combout  = (!\control_logic|control_mem|content~32_combout  & (\control_logic|control_mem|content~22_combout  & (!\control_logic|control_mem|content~30_combout  & \ALU_Register|ALU|Add0~6_combout )))

	.dataa(\control_logic|control_mem|content~32_combout ),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\ALU_Register|ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~8 .lut_mask = 16'h0400;
defparam \out_mux|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N6
cycloneive_lcell_comb \out_mux|Selector6~4 (
// Equation(s):
// \out_mux|Selector6~4_combout  = (\out_mux|Selector3~5_combout  & (!\out_mux|Selector3~4_combout  & ((\out_mux|Selector6~8_combout )))) # (!\out_mux|Selector3~5_combout  & ((\out_mux|Selector3~4_combout ) # ((\out_mux|Selector6~3_combout ))))

	.dataa(\out_mux|Selector3~5_combout ),
	.datab(\out_mux|Selector3~4_combout ),
	.datac(\out_mux|Selector6~3_combout ),
	.datad(\out_mux|Selector6~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~4 .lut_mask = 16'h7654;
defparam \out_mux|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N4
cycloneive_lcell_comb \out_mux|Selector6~5 (
// Equation(s):
// \out_mux|Selector6~5_combout  = (\out_mux|Selector3~3_combout  & ((\out_mux|Selector6~4_combout  & ((\out_mux|Selector6~2_combout ))) # (!\out_mux|Selector6~4_combout  & (\ALU_Register|register_array|registerA|data_reg [1])))) # 
// (!\out_mux|Selector3~3_combout  & (((\out_mux|Selector6~4_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [1]),
	.datab(\out_mux|Selector6~2_combout ),
	.datac(\out_mux|Selector3~3_combout ),
	.datad(\out_mux|Selector6~4_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~5 .lut_mask = 16'hCFA0;
defparam \out_mux|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N6
cycloneive_lcell_comb \out_mux|Selector6~6 (
// Equation(s):
// \out_mux|Selector6~6_combout  = (\out_mux|Selector5~12_combout  & ((\ProgramCounter|PC [1]) # ((!\control_logic|control_mem|content~37_combout  & \out_mux|Selector6~5_combout )))) # (!\out_mux|Selector5~12_combout  & 
// (!\control_logic|control_mem|content~37_combout  & (\out_mux|Selector6~5_combout )))

	.dataa(\out_mux|Selector5~12_combout ),
	.datab(\control_logic|control_mem|content~37_combout ),
	.datac(\out_mux|Selector6~5_combout ),
	.datad(\ProgramCounter|PC [1]),
	.cin(gnd),
	.combout(\out_mux|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~6 .lut_mask = 16'hBA30;
defparam \out_mux|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N5
dffeas \InstructionReg|instr[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC[1]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[1] .is_wysiwyg = "true";
defparam \InstructionReg|instr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N16
cycloneive_lcell_comb \out_mux|Selector6~7 (
// Equation(s):
// \out_mux|Selector6~7_combout  = (\out_mux|Selector3~4_combout  & (\InstructionReg|instr [1] & (!\control_logic|control_mem|content~37_combout  & \out_mux|Selector3~6_combout )))

	.dataa(\out_mux|Selector3~4_combout ),
	.datab(\InstructionReg|instr [1]),
	.datac(\control_logic|control_mem|content~37_combout ),
	.datad(\out_mux|Selector3~6_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~7 .lut_mask = 16'h0800;
defparam \out_mux|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N4
cycloneive_lcell_comb \ProgramCounter|PC[1]~2 (
// Equation(s):
// \ProgramCounter|PC[1]~2_combout  = (\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector6~7_combout ))) # (!\control_logic|control_mem|content~44_combout  & (\out_mux|Selector6~6_combout ))

	.dataa(\out_mux|Selector6~6_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~44_combout ),
	.datad(\out_mux|Selector6~7_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[1]~2 .lut_mask = 16'hFA0A;
defparam \ProgramCounter|PC[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N24
cycloneive_lcell_comb \ProgramCounter|PC[1]~feeder (
// Equation(s):
// \ProgramCounter|PC[1]~feeder_combout  = \ProgramCounter|PC[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[1]~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[1]~feeder .lut_mask = 16'hFF00;
defparam \ProgramCounter|PC[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N6
cycloneive_lcell_comb \ProgramCounter|Add0~2 (
// Equation(s):
// \ProgramCounter|Add0~2_combout  = (\ProgramCounter|PC [1] & (!\ProgramCounter|Add0~1 )) # (!\ProgramCounter|PC [1] & ((\ProgramCounter|Add0~1 ) # (GND)))
// \ProgramCounter|Add0~3  = CARRY((!\ProgramCounter|Add0~1 ) # (!\ProgramCounter|PC [1]))

	.dataa(gnd),
	.datab(\ProgramCounter|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~1 ),
	.combout(\ProgramCounter|Add0~2_combout ),
	.cout(\ProgramCounter|Add0~3 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~2 .lut_mask = 16'h3C3F;
defparam \ProgramCounter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y41_N25
dffeas \ProgramCounter|PC[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC[1]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[0]~4_combout ),
	.sload(\control_logic|control_mem|content~49_combout ),
	.ena(\ProgramCounter|PC[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[1] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y41_N17
dffeas \ProgramCounter|PC[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC[2]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[0]~4_combout ),
	.sload(\control_logic|control_mem|content~49_combout ),
	.ena(\ProgramCounter|PC[5]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[2] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N22
cycloneive_lcell_comb \memory|mux_val_serial|out[2]~19 (
// Equation(s):
// \memory|mux_val_serial|out[2]~19_combout  = (\uart_io|UART_RX_Inst|r_RX_DV~q  & (((\uart_io|UART_RX_Inst|r_RX_Byte [2])))) # (!\uart_io|UART_RX_Inst|r_RX_DV~q  & (\SW[8]~input_o  & ((\SW[5]~input_o ))))

	.dataa(\SW[8]~input_o ),
	.datab(\uart_io|UART_RX_Inst|r_RX_Byte [2]),
	.datac(\SW[5]~input_o ),
	.datad(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[2]~19 .lut_mask = 16'hCCA0;
defparam \memory|mux_val_serial|out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N6
cycloneive_lcell_comb \memory|mux_val_serial|out[2]~22 (
// Equation(s):
// \memory|mux_val_serial|out[2]~22_combout  = (\memory|mux_val_serial|out[2]~19_combout ) # ((!\SW[5]~input_o  & (!\uart_io|UART_RX_Inst|r_RX_DV~q  & \ProgramCounter|PC[2]~1_combout )))

	.dataa(\SW[5]~input_o ),
	.datab(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datac(\ProgramCounter|PC[2]~1_combout ),
	.datad(\memory|mux_val_serial|out[2]~19_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[2]~22 .lut_mask = 16'hFF10;
defparam \memory|mux_val_serial|out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N28
cycloneive_lcell_comb \memory|mem_array~82feeder (
// Equation(s):
// \memory|mem_array~82feeder_combout  = \memory|mux_val_serial|out[2]~22_combout 

	.dataa(gnd),
	.datab(\memory|mux_val_serial|out[2]~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~82feeder .lut_mask = 16'hCCCC;
defparam \memory|mem_array~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y42_N29
dffeas \memory|mem_array~82 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~82 .is_wysiwyg = "true";
defparam \memory|mem_array~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y40_N3
dffeas \memory|mem_array~18 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~18 .is_wysiwyg = "true";
defparam \memory|mem_array~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N2
cycloneive_lcell_comb \memory|mem_array~197 (
// Equation(s):
// \memory|mem_array~197_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mem_array~82_q )) # 
// (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~18_q )))))

	.dataa(\memory|mem_array~82_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~18_q ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~197_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~197 .lut_mask = 16'hEE30;
defparam \memory|mem_array~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N20
cycloneive_lcell_comb \memory|mem_array~50feeder (
// Equation(s):
// \memory|mem_array~50feeder_combout  = \memory|mux_val_serial|out[2]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[2]~22_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~50feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N21
dffeas \memory|mem_array~50 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~50 .is_wysiwyg = "true";
defparam \memory|mem_array~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N28
cycloneive_lcell_comb \memory|mem_array~114feeder (
// Equation(s):
// \memory|mem_array~114feeder_combout  = \memory|mux_val_serial|out[2]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[2]~22_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~114feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y38_N29
dffeas \memory|mem_array~114 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~114 .is_wysiwyg = "true";
defparam \memory|mem_array~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N0
cycloneive_lcell_comb \memory|mem_array~198 (
// Equation(s):
// \memory|mem_array~198_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~197_combout  & ((\memory|mem_array~114_q ))) # (!\memory|mem_array~197_combout  & (\memory|mem_array~50_q )))) # (!\memory|mux_addr_serial|out[2]~1_combout  
// & (\memory|mem_array~197_combout ))

	.dataa(\memory|mux_addr_serial|out[2]~1_combout ),
	.datab(\memory|mem_array~197_combout ),
	.datac(\memory|mem_array~50_q ),
	.datad(\memory|mem_array~114_q ),
	.cin(gnd),
	.combout(\memory|mem_array~198_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~198 .lut_mask = 16'hEC64;
defparam \memory|mem_array~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N14
cycloneive_lcell_comb \memory|mem_array~58feeder (
// Equation(s):
// \memory|mem_array~58feeder_combout  = \memory|mux_val_serial|out[2]~22_combout 

	.dataa(\memory|mux_val_serial|out[2]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~58feeder .lut_mask = 16'hAAAA;
defparam \memory|mem_array~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y41_N15
dffeas \memory|mem_array~58 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~58 .is_wysiwyg = "true";
defparam \memory|mem_array~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y40_N15
dffeas \memory|mem_array~26 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~26 .is_wysiwyg = "true";
defparam \memory|mem_array~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N14
cycloneive_lcell_comb \memory|mem_array~204 (
// Equation(s):
// \memory|mem_array~204_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~58_q ) # ((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mem_array~26_q  & 
// !\memory|mux_addr_serial|out[3]~3_combout ))))

	.dataa(\memory|mem_array~58_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~26_q ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~204_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~204 .lut_mask = 16'hCCB8;
defparam \memory|mem_array~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N0
cycloneive_lcell_comb \memory|mem_array~90feeder (
// Equation(s):
// \memory|mem_array~90feeder_combout  = \memory|mux_val_serial|out[2]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[2]~22_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~90feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y39_N1
dffeas \memory|mem_array~90 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~90 .is_wysiwyg = "true";
defparam \memory|mem_array~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y40_N1
dffeas \memory|mem_array~122 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~122 .is_wysiwyg = "true";
defparam \memory|mem_array~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N0
cycloneive_lcell_comb \memory|mem_array~205 (
// Equation(s):
// \memory|mem_array~205_combout  = (\memory|mem_array~204_combout  & (((\memory|mem_array~122_q ) # (!\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mem_array~204_combout  & (\memory|mem_array~90_q  & ((\memory|mux_addr_serial|out[3]~3_combout 
// ))))

	.dataa(\memory|mem_array~204_combout ),
	.datab(\memory|mem_array~90_q ),
	.datac(\memory|mem_array~122_q ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~205_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~205 .lut_mask = 16'hE4AA;
defparam \memory|mem_array~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N23
dffeas \memory|mem_array~34 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~34 .is_wysiwyg = "true";
defparam \memory|mem_array~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y40_N7
dffeas \memory|mem_array~2 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~2 .is_wysiwyg = "true";
defparam \memory|mem_array~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N22
cycloneive_lcell_comb \memory|mem_array~66feeder (
// Equation(s):
// \memory|mem_array~66feeder_combout  = \memory|mux_val_serial|out[2]~22_combout 

	.dataa(gnd),
	.datab(\memory|mux_val_serial|out[2]~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~66feeder .lut_mask = 16'hCCCC;
defparam \memory|mem_array~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y42_N23
dffeas \memory|mem_array~66 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~66 .is_wysiwyg = "true";
defparam \memory|mem_array~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N6
cycloneive_lcell_comb \memory|mem_array~201 (
// Equation(s):
// \memory|mem_array~201_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mux_addr_serial|out[2]~1_combout ) # ((\memory|mem_array~66_q )))) # (!\memory|mux_addr_serial|out[3]~3_combout  & (!\memory|mux_addr_serial|out[2]~1_combout  & 
// (\memory|mem_array~2_q )))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~2_q ),
	.datad(\memory|mem_array~66_q ),
	.cin(gnd),
	.combout(\memory|mem_array~201_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~201 .lut_mask = 16'hBA98;
defparam \memory|mem_array~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y41_N11
dffeas \memory|mem_array~98 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~98 .is_wysiwyg = "true";
defparam \memory|mem_array~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N10
cycloneive_lcell_comb \memory|mem_array~202 (
// Equation(s):
// \memory|mem_array~202_combout  = (\memory|mem_array~201_combout  & (((\memory|mem_array~98_q ) # (!\memory|mux_addr_serial|out[2]~1_combout )))) # (!\memory|mem_array~201_combout  & (\memory|mem_array~34_q  & ((\memory|mux_addr_serial|out[2]~1_combout 
// ))))

	.dataa(\memory|mem_array~34_q ),
	.datab(\memory|mem_array~201_combout ),
	.datac(\memory|mem_array~98_q ),
	.datad(\memory|mux_addr_serial|out[2]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~202_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~202 .lut_mask = 16'hE2CC;
defparam \memory|mem_array~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y42_N28
cycloneive_lcell_comb \memory|mem_array~74feeder (
// Equation(s):
// \memory|mem_array~74feeder_combout  = \memory|mux_val_serial|out[2]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[2]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~74feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~74feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~74feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y42_N29
dffeas \memory|mem_array~74 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~74 .is_wysiwyg = "true";
defparam \memory|mem_array~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y42_N29
dffeas \memory|mem_array~106 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~106 .is_wysiwyg = "true";
defparam \memory|mem_array~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N26
cycloneive_lcell_comb \memory|mem_array~42feeder (
// Equation(s):
// \memory|mem_array~42feeder_combout  = \memory|mux_val_serial|out[2]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[2]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~42feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N27
dffeas \memory|mem_array~42 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~42 .is_wysiwyg = "true";
defparam \memory|mem_array~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y42_N31
dffeas \memory|mem_array~10 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~10 .is_wysiwyg = "true";
defparam \memory|mem_array~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N30
cycloneive_lcell_comb \memory|mem_array~199 (
// Equation(s):
// \memory|mem_array~199_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & (((\memory|mux_addr_serial|out[2]~1_combout )))) # (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mux_addr_serial|out[2]~1_combout  & (\memory|mem_array~42_q )) # 
// (!\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~10_q )))))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mem_array~42_q ),
	.datac(\memory|mem_array~10_q ),
	.datad(\memory|mux_addr_serial|out[2]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~199_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~199 .lut_mask = 16'hEE50;
defparam \memory|mem_array~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N28
cycloneive_lcell_comb \memory|mem_array~200 (
// Equation(s):
// \memory|mem_array~200_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~199_combout  & ((\memory|mem_array~106_q ))) # (!\memory|mem_array~199_combout  & (\memory|mem_array~74_q )))) # (!\memory|mux_addr_serial|out[3]~3_combout  
// & (((\memory|mem_array~199_combout ))))

	.dataa(\memory|mem_array~74_q ),
	.datab(\memory|mux_addr_serial|out[3]~3_combout ),
	.datac(\memory|mem_array~106_q ),
	.datad(\memory|mem_array~199_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~200_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~200 .lut_mask = 16'hF388;
defparam \memory|mem_array~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N8
cycloneive_lcell_comb \memory|mem_array~203 (
// Equation(s):
// \memory|mem_array~203_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & (((\memory|mem_array~200_combout ) # (\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mem_array~202_combout  & 
// ((!\memory|mux_addr_serial|out[1]~7_combout ))))

	.dataa(\memory|mem_array~202_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mem_array~200_combout ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~203_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~203 .lut_mask = 16'hCCE2;
defparam \memory|mem_array~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N22
cycloneive_lcell_comb \memory|mem_array~206 (
// Equation(s):
// \memory|mem_array~206_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~203_combout  & ((\memory|mem_array~205_combout ))) # (!\memory|mem_array~203_combout  & (\memory|mem_array~198_combout )))) # 
// (!\memory|mux_addr_serial|out[1]~7_combout  & (((\memory|mem_array~203_combout ))))

	.dataa(\memory|mem_array~198_combout ),
	.datab(\memory|mux_addr_serial|out[1]~7_combout ),
	.datac(\memory|mem_array~205_combout ),
	.datad(\memory|mem_array~203_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~206_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~206 .lut_mask = 16'hF388;
defparam \memory|mem_array~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N12
cycloneive_lcell_comb \out_mux|Selector5~6 (
// Equation(s):
// \out_mux|Selector5~6_combout  = (\memory|mem_array~206_combout  & !\control_logic|control_mem|content~22_combout )

	.dataa(\memory|mem_array~206_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~6 .lut_mask = 16'h00AA;
defparam \out_mux|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y41_N26
cycloneive_lcell_comb \out_mux|Selector5~7 (
// Equation(s):
// \out_mux|Selector5~7_combout  = (\ALU_Register|register_array|registerB|data_reg [2] & (!\control_logic|control_mem|content~30_combout  & \control_logic|control_mem|content~22_combout ))

	.dataa(\ALU_Register|register_array|registerB|data_reg [2]),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~7 .lut_mask = 16'h0A00;
defparam \out_mux|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N28
cycloneive_lcell_comb \out_mux|Selector5~13 (
// Equation(s):
// \out_mux|Selector5~13_combout  = (\control_logic|control_mem|content~22_combout  & (!\control_logic|control_mem|content~30_combout  & (!\control_logic|control_mem|content~32_combout  & \ALU_Register|ALU|Add0~14_combout )))

	.dataa(\control_logic|control_mem|content~22_combout ),
	.datab(\control_logic|control_mem|content~30_combout ),
	.datac(\control_logic|control_mem|content~32_combout ),
	.datad(\ALU_Register|ALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~13_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~13 .lut_mask = 16'h0200;
defparam \out_mux|Selector5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N2
cycloneive_lcell_comb \out_mux|Selector5~8 (
// Equation(s):
// \out_mux|Selector5~8_combout  = (\out_mux|Selector3~4_combout  & (!\out_mux|Selector3~5_combout )) # (!\out_mux|Selector3~4_combout  & ((\out_mux|Selector3~5_combout  & ((\out_mux|Selector5~13_combout ))) # (!\out_mux|Selector3~5_combout  & 
// (\out_mux|Selector5~7_combout ))))

	.dataa(\out_mux|Selector3~4_combout ),
	.datab(\out_mux|Selector3~5_combout ),
	.datac(\out_mux|Selector5~7_combout ),
	.datad(\out_mux|Selector5~13_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~8 .lut_mask = 16'h7632;
defparam \out_mux|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N16
cycloneive_lcell_comb \out_mux|Selector5~9 (
// Equation(s):
// \out_mux|Selector5~9_combout  = (\out_mux|Selector3~3_combout  & ((\out_mux|Selector5~8_combout  & (\out_mux|Selector5~6_combout )) # (!\out_mux|Selector5~8_combout  & ((\ALU_Register|register_array|registerA|data_reg [2]))))) # 
// (!\out_mux|Selector3~3_combout  & (((\out_mux|Selector5~8_combout ))))

	.dataa(\out_mux|Selector5~6_combout ),
	.datab(\out_mux|Selector3~3_combout ),
	.datac(\ALU_Register|register_array|registerA|data_reg [2]),
	.datad(\out_mux|Selector5~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~9 .lut_mask = 16'hBBC0;
defparam \out_mux|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N26
cycloneive_lcell_comb \out_mux|Selector5~10 (
// Equation(s):
// \out_mux|Selector5~10_combout  = (\ProgramCounter|PC [2] & ((\out_mux|Selector5~12_combout ) # ((\out_mux|Selector5~9_combout  & !\control_logic|control_mem|content~37_combout )))) # (!\ProgramCounter|PC [2] & (\out_mux|Selector5~9_combout  & 
// ((!\control_logic|control_mem|content~37_combout ))))

	.dataa(\ProgramCounter|PC [2]),
	.datab(\out_mux|Selector5~9_combout ),
	.datac(\out_mux|Selector5~12_combout ),
	.datad(\control_logic|control_mem|content~37_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~10 .lut_mask = 16'hA0EC;
defparam \out_mux|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y41_N31
dffeas \InstructionReg|instr[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\ProgramCounter|PC[2]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[2] .is_wysiwyg = "true";
defparam \InstructionReg|instr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N10
cycloneive_lcell_comb \out_mux|Selector5~11 (
// Equation(s):
// \out_mux|Selector5~11_combout  = (\out_mux|Selector3~4_combout  & (!\control_logic|control_mem|content~37_combout  & (\InstructionReg|instr [2] & \out_mux|Selector3~6_combout )))

	.dataa(\out_mux|Selector3~4_combout ),
	.datab(\control_logic|control_mem|content~37_combout ),
	.datac(\InstructionReg|instr [2]),
	.datad(\out_mux|Selector3~6_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~11 .lut_mask = 16'h2000;
defparam \out_mux|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y41_N30
cycloneive_lcell_comb \ProgramCounter|PC[2]~1 (
// Equation(s):
// \ProgramCounter|PC[2]~1_combout  = (\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector5~11_combout ))) # (!\control_logic|control_mem|content~44_combout  & (\out_mux|Selector5~10_combout ))

	.dataa(\out_mux|Selector5~10_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~44_combout ),
	.datad(\out_mux|Selector5~11_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[2]~1 .lut_mask = 16'hFA0A;
defparam \ProgramCounter|PC[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y40_N15
dffeas \memory|address_reg|addr[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[2] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N14
cycloneive_lcell_comb \memory|mux_addr_serial|out[2]~0 (
// Equation(s):
// \memory|mux_addr_serial|out[2]~0_combout  = (!\uart_io|UART_RX_Inst|r_RX_DV~q  & ((\SW[5]~input_o  & ((\SW[16]~input_o ))) # (!\SW[5]~input_o  & (\memory|address_reg|addr [2]))))

	.dataa(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datab(\SW[5]~input_o ),
	.datac(\memory|address_reg|addr [2]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\memory|mux_addr_serial|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr_serial|out[2]~0 .lut_mask = 16'h5410;
defparam \memory|mux_addr_serial|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N2
cycloneive_lcell_comb \uart_io|uart_pc|addr~1 (
// Equation(s):
// \uart_io|uart_pc|addr~1_combout  = (!\uart_io|UART_RX_Inst|r_RX_Byte [0] & (!\uart_io|UART_RX_Inst|r_RX_Byte [2] & !\uart_io|UART_RX_Inst|r_RX_Byte [1]))

	.dataa(\uart_io|UART_RX_Inst|r_RX_Byte [0]),
	.datab(\uart_io|UART_RX_Inst|r_RX_Byte [2]),
	.datac(gnd),
	.datad(\uart_io|UART_RX_Inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\uart_io|uart_pc|addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|uart_pc|addr~1 .lut_mask = 16'h0011;
defparam \uart_io|uart_pc|addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N6
cycloneive_lcell_comb \uart_io|uart_pc|addr~0 (
// Equation(s):
// \uart_io|uart_pc|addr~0_combout  = \uart_io|uart_pc|addr [2] $ (((\uart_io|uart_pc|addr [1] & \uart_io|uart_pc|addr [0])))

	.dataa(gnd),
	.datab(\uart_io|uart_pc|addr [2]),
	.datac(\uart_io|uart_pc|addr [1]),
	.datad(\uart_io|uart_pc|addr [0]),
	.cin(gnd),
	.combout(\uart_io|uart_pc|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|uart_pc|addr~0 .lut_mask = 16'h3CCC;
defparam \uart_io|uart_pc|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N4
cycloneive_lcell_comb \uart_io|uart_pc|addr~2 (
// Equation(s):
// \uart_io|uart_pc|addr~2_combout  = (\uart_io|uart_pc|addr~0_combout ) # ((!\uart_io|UART_RX_Inst|r_RX_Byte [3] & (\uart_io|uart_pc|Equal0~0_combout  & \uart_io|uart_pc|addr~1_combout )))

	.dataa(\uart_io|UART_RX_Inst|r_RX_Byte [3]),
	.datab(\uart_io|uart_pc|Equal0~0_combout ),
	.datac(\uart_io|uart_pc|addr~1_combout ),
	.datad(\uart_io|uart_pc|addr~0_combout ),
	.cin(gnd),
	.combout(\uart_io|uart_pc|addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|uart_pc|addr~2 .lut_mask = 16'hFF40;
defparam \uart_io|uart_pc|addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N5
dffeas \uart_io|uart_pc|addr[2] (
	.clk(\uart_io|UART_RX_Inst|r_RX_DV~clkctrl_outclk ),
	.d(\uart_io|uart_pc|addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|uart_pc|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|uart_pc|addr[2] .is_wysiwyg = "true";
defparam \uart_io|uart_pc|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N28
cycloneive_lcell_comb \memory|mux_addr_serial|out[2]~1 (
// Equation(s):
// \memory|mux_addr_serial|out[2]~1_combout  = (\memory|mux_addr_serial|out[2]~0_combout ) # ((\uart_io|UART_RX_Inst|r_RX_DV~q  & \uart_io|uart_pc|addr [2]))

	.dataa(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datab(gnd),
	.datac(\memory|mux_addr_serial|out[2]~0_combout ),
	.datad(\uart_io|uart_pc|addr [2]),
	.cin(gnd),
	.combout(\memory|mux_addr_serial|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr_serial|out[2]~1 .lut_mask = 16'hFAF0;
defparam \memory|mux_addr_serial|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N0
cycloneive_lcell_comb \memory|mem_array~213 (
// Equation(s):
// \memory|mem_array~213_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & (\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mux_addr_serial|out[3]~3_combout  & !\memory|mux_addr_serial|out[1]~7_combout )))

	.dataa(\memory|mux_addr_serial|out[2]~1_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mux_addr_serial|out[3]~3_combout ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~213_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~213 .lut_mask = 16'h0080;
defparam \memory|mem_array~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N26
cycloneive_lcell_comb \memory|mem_array~214 (
// Equation(s):
// \memory|mem_array~214_combout  = (\memory|mem_array~213_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_array~213_combout ),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~214_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~214 .lut_mask = 16'hF000;
defparam \memory|mem_array~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y42_N25
dffeas \memory|mem_array~107 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~107 .is_wysiwyg = "true";
defparam \memory|mem_array~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N30
cycloneive_lcell_comb \memory|mem_array~99feeder (
// Equation(s):
// \memory|mem_array~99feeder_combout  = \memory|mux_val_serial|out[3]~18_combout 

	.dataa(gnd),
	.datab(\memory|mux_val_serial|out[3]~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~99feeder .lut_mask = 16'hCCCC;
defparam \memory|mem_array~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y38_N31
dffeas \memory|mem_array~99 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~99 .is_wysiwyg = "true";
defparam \memory|mem_array~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N16
cycloneive_lcell_comb \memory|mem_array~115feeder (
// Equation(s):
// \memory|mem_array~115feeder_combout  = \memory|mux_val_serial|out[3]~18_combout 

	.dataa(gnd),
	.datab(\memory|mux_val_serial|out[3]~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~115feeder .lut_mask = 16'hCCCC;
defparam \memory|mem_array~115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y38_N17
dffeas \memory|mem_array~115 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~115 .is_wysiwyg = "true";
defparam \memory|mem_array~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N8
cycloneive_lcell_comb \memory|mem_array~194 (
// Equation(s):
// \memory|mem_array~194_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & (((\memory|mem_array~115_q ) # (\memory|mux_addr_serial|out[0]~5_combout )))) # (!\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mem_array~99_q  & 
// ((!\memory|mux_addr_serial|out[0]~5_combout ))))

	.dataa(\memory|mem_array~99_q ),
	.datab(\memory|mem_array~115_q ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~194_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~194 .lut_mask = 16'hF0CA;
defparam \memory|mem_array~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N23
dffeas \memory|mem_array~123 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[3]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~123 .is_wysiwyg = "true";
defparam \memory|mem_array~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N22
cycloneive_lcell_comb \memory|mem_array~195 (
// Equation(s):
// \memory|mem_array~195_combout  = (\memory|mem_array~194_combout  & (((\memory|mem_array~123_q ) # (!\memory|mux_addr_serial|out[0]~5_combout )))) # (!\memory|mem_array~194_combout  & (\memory|mem_array~107_q  & ((\memory|mux_addr_serial|out[0]~5_combout 
// ))))

	.dataa(\memory|mem_array~107_q ),
	.datab(\memory|mem_array~194_combout ),
	.datac(\memory|mem_array~123_q ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~195_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~195 .lut_mask = 16'hE2CC;
defparam \memory|mem_array~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N10
cycloneive_lcell_comb \memory|mem_array~11feeder (
// Equation(s):
// \memory|mem_array~11feeder_combout  = \memory|mux_val_serial|out[3]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[3]~18_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~11feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y42_N11
dffeas \memory|mem_array~11 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~11 .is_wysiwyg = "true";
defparam \memory|mem_array~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y37_N9
dffeas \memory|mem_array~3 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[3]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~3 .is_wysiwyg = "true";
defparam \memory|mem_array~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N8
cycloneive_lcell_comb \memory|mem_array~191 (
// Equation(s):
// \memory|mem_array~191_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mem_array~11_q ) # ((\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & (((\memory|mem_array~3_q  & 
// !\memory|mux_addr_serial|out[1]~7_combout ))))

	.dataa(\memory|mem_array~11_q ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mem_array~3_q ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~191_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~191 .lut_mask = 16'hCCB8;
defparam \memory|mem_array~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N31
dffeas \memory|mem_array~27 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[3]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~27 .is_wysiwyg = "true";
defparam \memory|mem_array~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y40_N13
dffeas \memory|mem_array~19 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[3]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~19 .is_wysiwyg = "true";
defparam \memory|mem_array~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N30
cycloneive_lcell_comb \memory|mem_array~192 (
// Equation(s):
// \memory|mem_array~192_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~191_combout  & (\memory|mem_array~27_q )) # (!\memory|mem_array~191_combout  & ((\memory|mem_array~19_q ))))) # (!\memory|mux_addr_serial|out[1]~7_combout  & 
// (\memory|mem_array~191_combout ))

	.dataa(\memory|mux_addr_serial|out[1]~7_combout ),
	.datab(\memory|mem_array~191_combout ),
	.datac(\memory|mem_array~27_q ),
	.datad(\memory|mem_array~19_q ),
	.cin(gnd),
	.combout(\memory|mem_array~192_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~192 .lut_mask = 16'hE6C4;
defparam \memory|mem_array~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N24
cycloneive_lcell_comb \memory|mem_array~35feeder (
// Equation(s):
// \memory|mem_array~35feeder_combout  = \memory|mux_val_serial|out[3]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[3]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~35feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N25
dffeas \memory|mem_array~35 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~35 .is_wysiwyg = "true";
defparam \memory|mem_array~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N0
cycloneive_lcell_comb \memory|mem_array~59feeder (
// Equation(s):
// \memory|mem_array~59feeder_combout  = \memory|mux_val_serial|out[3]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[3]~18_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~59feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y41_N1
dffeas \memory|mem_array~59 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~59 .is_wysiwyg = "true";
defparam \memory|mem_array~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N10
cycloneive_lcell_comb \memory|mem_array~51feeder (
// Equation(s):
// \memory|mem_array~51feeder_combout  = \memory|mux_val_serial|out[3]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[3]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~51feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N11
dffeas \memory|mem_array~51 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~51 .is_wysiwyg = "true";
defparam \memory|mem_array~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N0
cycloneive_lcell_comb \memory|mem_array~189 (
// Equation(s):
// \memory|mem_array~189_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mem_array~59_q )) # (!\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mem_array~51_q ))))) # 
// (!\memory|mux_addr_serial|out[1]~7_combout  & (((\memory|mux_addr_serial|out[0]~5_combout ))))

	.dataa(\memory|mem_array~59_q ),
	.datab(\memory|mux_addr_serial|out[1]~7_combout ),
	.datac(\memory|mem_array~51_q ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~189_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~189 .lut_mask = 16'hBBC0;
defparam \memory|mem_array~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N8
cycloneive_lcell_comb \memory|mem_array~43feeder (
// Equation(s):
// \memory|mem_array~43feeder_combout  = \memory|mux_val_serial|out[3]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[3]~18_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~43feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N9
dffeas \memory|mem_array~43 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~43 .is_wysiwyg = "true";
defparam \memory|mem_array~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N14
cycloneive_lcell_comb \memory|mem_array~190 (
// Equation(s):
// \memory|mem_array~190_combout  = (\memory|mem_array~189_combout  & (((\memory|mem_array~43_q ) # (\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mem_array~189_combout  & (\memory|mem_array~35_q  & ((!\memory|mux_addr_serial|out[1]~7_combout 
// ))))

	.dataa(\memory|mem_array~35_q ),
	.datab(\memory|mem_array~189_combout ),
	.datac(\memory|mem_array~43_q ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~190_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~190 .lut_mask = 16'hCCE2;
defparam \memory|mem_array~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N24
cycloneive_lcell_comb \memory|mem_array~193 (
// Equation(s):
// \memory|mem_array~193_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & (((\memory|mux_addr_serial|out[2]~1_combout )))) # (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~190_combout 
// ))) # (!\memory|mux_addr_serial|out[2]~1_combout  & (\memory|mem_array~192_combout ))))

	.dataa(\memory|mem_array~192_combout ),
	.datab(\memory|mem_array~190_combout ),
	.datac(\memory|mux_addr_serial|out[3]~3_combout ),
	.datad(\memory|mux_addr_serial|out[2]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~193_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~193 .lut_mask = 16'hFC0A;
defparam \memory|mem_array~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N14
cycloneive_lcell_comb \memory|mem_array~67feeder (
// Equation(s):
// \memory|mem_array~67feeder_combout  = \memory|mux_val_serial|out[3]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[3]~18_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~67feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y42_N15
dffeas \memory|mem_array~67 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~67 .is_wysiwyg = "true";
defparam \memory|mem_array~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y42_N24
cycloneive_lcell_comb \memory|mem_array~75feeder (
// Equation(s):
// \memory|mem_array~75feeder_combout  = \memory|mux_val_serial|out[3]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[3]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~75feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y42_N25
dffeas \memory|mem_array~75 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~75 .is_wysiwyg = "true";
defparam \memory|mem_array~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N8
cycloneive_lcell_comb \memory|mem_array~187 (
// Equation(s):
// \memory|mem_array~187_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mux_addr_serial|out[1]~7_combout ) # ((\memory|mem_array~75_q )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & (!\memory|mux_addr_serial|out[1]~7_combout  & 
// (\memory|mem_array~67_q )))

	.dataa(\memory|mux_addr_serial|out[0]~5_combout ),
	.datab(\memory|mux_addr_serial|out[1]~7_combout ),
	.datac(\memory|mem_array~67_q ),
	.datad(\memory|mem_array~75_q ),
	.cin(gnd),
	.combout(\memory|mem_array~187_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~187 .lut_mask = 16'hBA98;
defparam \memory|mem_array~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N8
cycloneive_lcell_comb \memory|mem_array~83feeder (
// Equation(s):
// \memory|mem_array~83feeder_combout  = \memory|mux_val_serial|out[3]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[3]~18_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~83feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y42_N9
dffeas \memory|mem_array~83 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~83 .is_wysiwyg = "true";
defparam \memory|mem_array~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y39_N3
dffeas \memory|mem_array~91 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[3]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~91 .is_wysiwyg = "true";
defparam \memory|mem_array~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N18
cycloneive_lcell_comb \memory|mem_array~188 (
// Equation(s):
// \memory|mem_array~188_combout  = (\memory|mem_array~187_combout  & (((\memory|mem_array~91_q ) # (!\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mem_array~187_combout  & (\memory|mem_array~83_q  & (\memory|mux_addr_serial|out[1]~7_combout )))

	.dataa(\memory|mem_array~187_combout ),
	.datab(\memory|mem_array~83_q ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mem_array~91_q ),
	.cin(gnd),
	.combout(\memory|mem_array~188_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~188 .lut_mask = 16'hEA4A;
defparam \memory|mem_array~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N26
cycloneive_lcell_comb \memory|mem_array~196 (
// Equation(s):
// \memory|mem_array~196_combout  = (\memory|mem_array~193_combout  & ((\memory|mem_array~195_combout ) # ((!\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mem_array~193_combout  & (((\memory|mem_array~188_combout  & 
// \memory|mux_addr_serial|out[3]~3_combout ))))

	.dataa(\memory|mem_array~195_combout ),
	.datab(\memory|mem_array~193_combout ),
	.datac(\memory|mem_array~188_combout ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~196_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~196 .lut_mask = 16'hB8CC;
defparam \memory|mem_array~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N16
cycloneive_lcell_comb \out_mux|Selector4~2 (
// Equation(s):
// \out_mux|Selector4~2_combout  = (\memory|mem_array~196_combout  & !\control_logic|control_mem|content~22_combout )

	.dataa(gnd),
	.datab(\memory|mem_array~196_combout ),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~2 .lut_mask = 16'h00CC;
defparam \out_mux|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N14
cycloneive_lcell_comb \out_mux|Selector4~3 (
// Equation(s):
// \out_mux|Selector4~3_combout  = (!\control_logic|control_mem|content~30_combout  & (\control_logic|control_mem|content~22_combout  & \ALU_Register|register_array|registerB|data_reg [3]))

	.dataa(\control_logic|control_mem|content~30_combout ),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\ALU_Register|register_array|registerB|data_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_mux|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~3 .lut_mask = 16'h4040;
defparam \out_mux|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N10
cycloneive_lcell_comb \out_mux|Selector4~8 (
// Equation(s):
// \out_mux|Selector4~8_combout  = (!\control_logic|control_mem|content~32_combout  & (\control_logic|control_mem|content~22_combout  & (!\control_logic|control_mem|content~30_combout  & \ALU_Register|ALU|Add0~16_combout )))

	.dataa(\control_logic|control_mem|content~32_combout ),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\ALU_Register|ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~8 .lut_mask = 16'h0400;
defparam \out_mux|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N20
cycloneive_lcell_comb \out_mux|Selector4~4 (
// Equation(s):
// \out_mux|Selector4~4_combout  = (\out_mux|Selector3~4_combout  & (((!\out_mux|Selector3~5_combout )))) # (!\out_mux|Selector3~4_combout  & ((\out_mux|Selector3~5_combout  & ((\out_mux|Selector4~8_combout ))) # (!\out_mux|Selector3~5_combout  & 
// (\out_mux|Selector4~3_combout ))))

	.dataa(\out_mux|Selector3~4_combout ),
	.datab(\out_mux|Selector4~3_combout ),
	.datac(\out_mux|Selector3~5_combout ),
	.datad(\out_mux|Selector4~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~4 .lut_mask = 16'h5E0E;
defparam \out_mux|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N30
cycloneive_lcell_comb \out_mux|Selector4~5 (
// Equation(s):
// \out_mux|Selector4~5_combout  = (\out_mux|Selector3~3_combout  & ((\out_mux|Selector4~4_combout  & ((\out_mux|Selector4~2_combout ))) # (!\out_mux|Selector4~4_combout  & (\ALU_Register|register_array|registerA|data_reg [3])))) # 
// (!\out_mux|Selector3~3_combout  & (((\out_mux|Selector4~4_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [3]),
	.datab(\out_mux|Selector4~2_combout ),
	.datac(\out_mux|Selector3~3_combout ),
	.datad(\out_mux|Selector4~4_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~5 .lut_mask = 16'hCFA0;
defparam \out_mux|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N26
cycloneive_lcell_comb \out_mux|Selector4~6 (
// Equation(s):
// \out_mux|Selector4~6_combout  = (\out_mux|Selector5~12_combout  & ((\ProgramCounter|PC [3]) # ((\out_mux|Selector4~5_combout  & !\control_logic|control_mem|content~37_combout )))) # (!\out_mux|Selector5~12_combout  & (\out_mux|Selector4~5_combout  & 
// (!\control_logic|control_mem|content~37_combout )))

	.dataa(\out_mux|Selector5~12_combout ),
	.datab(\out_mux|Selector4~5_combout ),
	.datac(\control_logic|control_mem|content~37_combout ),
	.datad(\ProgramCounter|PC [3]),
	.cin(gnd),
	.combout(\out_mux|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~6 .lut_mask = 16'hAE0C;
defparam \out_mux|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N10
cycloneive_lcell_comb \ProgramCounter|PC[3]~0 (
// Equation(s):
// \ProgramCounter|PC[3]~0_combout  = (\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector4~7_combout ))) # (!\control_logic|control_mem|content~44_combout  & (\out_mux|Selector4~6_combout ))

	.dataa(\out_mux|Selector4~6_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~44_combout ),
	.datad(\out_mux|Selector4~7_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~0 .lut_mask = 16'hFA0A;
defparam \ProgramCounter|PC[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N9
dffeas \memory|address_reg|addr[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[3] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N8
cycloneive_lcell_comb \memory|mux_addr_serial|out[3]~2 (
// Equation(s):
// \memory|mux_addr_serial|out[3]~2_combout  = (!\uart_io|UART_RX_Inst|r_RX_DV~q  & ((\SW[5]~input_o  & (\SW[17]~input_o )) # (!\SW[5]~input_o  & ((\memory|address_reg|addr [3])))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[17]~input_o ),
	.datac(\memory|address_reg|addr [3]),
	.datad(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.cin(gnd),
	.combout(\memory|mux_addr_serial|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr_serial|out[3]~2 .lut_mask = 16'h00D8;
defparam \memory|mux_addr_serial|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N24
cycloneive_lcell_comb \uart_io|uart_pc|Add0~0 (
// Equation(s):
// \uart_io|uart_pc|Add0~0_combout  = \uart_io|uart_pc|addr [3] $ (((\uart_io|uart_pc|addr [2] & (\uart_io|uart_pc|addr [1] & \uart_io|uart_pc|addr [0]))))

	.dataa(\uart_io|uart_pc|addr [3]),
	.datab(\uart_io|uart_pc|addr [2]),
	.datac(\uart_io|uart_pc|addr [1]),
	.datad(\uart_io|uart_pc|addr [0]),
	.cin(gnd),
	.combout(\uart_io|uart_pc|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|uart_pc|Add0~0 .lut_mask = 16'h6AAA;
defparam \uart_io|uart_pc|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N10
cycloneive_lcell_comb \uart_io|uart_pc|addr~3 (
// Equation(s):
// \uart_io|uart_pc|addr~3_combout  = (\uart_io|uart_pc|Add0~0_combout ) # ((\uart_io|uart_pc|Equal0~1_combout  & \uart_io|uart_pc|Equal0~0_combout ))

	.dataa(\uart_io|uart_pc|Equal0~1_combout ),
	.datab(\uart_io|uart_pc|Equal0~0_combout ),
	.datac(gnd),
	.datad(\uart_io|uart_pc|Add0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|uart_pc|addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|uart_pc|addr~3 .lut_mask = 16'hFF88;
defparam \uart_io|uart_pc|addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N11
dffeas \uart_io|uart_pc|addr[3] (
	.clk(\uart_io|UART_RX_Inst|r_RX_DV~clkctrl_outclk ),
	.d(\uart_io|uart_pc|addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|uart_pc|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|uart_pc|addr[3] .is_wysiwyg = "true";
defparam \uart_io|uart_pc|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N18
cycloneive_lcell_comb \memory|mux_addr_serial|out[3]~3 (
// Equation(s):
// \memory|mux_addr_serial|out[3]~3_combout  = (\memory|mux_addr_serial|out[3]~2_combout ) # ((\uart_io|UART_RX_Inst|r_RX_DV~q  & \uart_io|uart_pc|addr [3]))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datac(\memory|mux_addr_serial|out[3]~2_combout ),
	.datad(\uart_io|uart_pc|addr [3]),
	.cin(gnd),
	.combout(\memory|mux_addr_serial|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr_serial|out[3]~3 .lut_mask = 16'hFCF0;
defparam \memory|mux_addr_serial|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N14
cycloneive_lcell_comb \memory|mem_array~217 (
// Equation(s):
// \memory|mem_array~217_combout  = (!\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mux_addr_serial|out[2]~1_combout  & (\memory|mux_addr_serial|out[1]~7_combout  & !\memory|mux_addr_serial|out[0]~5_combout )))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~217_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~217 .lut_mask = 16'h0040;
defparam \memory|mem_array~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N16
cycloneive_lcell_comb \memory|mem_array~218 (
// Equation(s):
// \memory|mem_array~218_combout  = (\memory|mem_array~217_combout  & \memory|mux_write_serial|sel_WE~1_combout )

	.dataa(\memory|mem_array~217_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_write_serial|sel_WE~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~218_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~218 .lut_mask = 16'hAA00;
defparam \memory|mem_array~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N9
dffeas \memory|mem_array~53 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~53 .is_wysiwyg = "true";
defparam \memory|mem_array~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N16
cycloneive_lcell_comb \memory|mem_array~85feeder (
// Equation(s):
// \memory|mem_array~85feeder_combout  = \memory|mux_val_serial|out[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[5]~14_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~85feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y42_N17
dffeas \memory|mem_array~85 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~85 .is_wysiwyg = "true";
defparam \memory|mem_array~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y40_N11
dffeas \memory|mem_array~21 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~21 .is_wysiwyg = "true";
defparam \memory|mem_array~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N10
cycloneive_lcell_comb \memory|mem_array~167 (
// Equation(s):
// \memory|mem_array~167_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mem_array~85_q )) # 
// (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~21_q )))))

	.dataa(\memory|mem_array~85_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~21_q ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~167_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~167 .lut_mask = 16'hEE30;
defparam \memory|mem_array~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y40_N24
cycloneive_lcell_comb \memory|mem_array~117feeder (
// Equation(s):
// \memory|mem_array~117feeder_combout  = \memory|mux_val_serial|out[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[5]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~117feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y40_N25
dffeas \memory|mem_array~117 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~117 .is_wysiwyg = "true";
defparam \memory|mem_array~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N24
cycloneive_lcell_comb \memory|mem_array~168 (
// Equation(s):
// \memory|mem_array~168_combout  = (\memory|mem_array~167_combout  & (((\memory|mem_array~117_q ) # (!\memory|mux_addr_serial|out[2]~1_combout )))) # (!\memory|mem_array~167_combout  & (\memory|mem_array~53_q  & (\memory|mux_addr_serial|out[2]~1_combout )))

	.dataa(\memory|mem_array~53_q ),
	.datab(\memory|mem_array~167_combout ),
	.datac(\memory|mux_addr_serial|out[2]~1_combout ),
	.datad(\memory|mem_array~117_q ),
	.cin(gnd),
	.combout(\memory|mem_array~168_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~168 .lut_mask = 16'hEC2C;
defparam \memory|mem_array~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N26
cycloneive_lcell_comb \memory|mem_array~37feeder (
// Equation(s):
// \memory|mem_array~37feeder_combout  = \memory|mux_val_serial|out[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[5]~14_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~37feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N27
dffeas \memory|mem_array~37 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~37 .is_wysiwyg = "true";
defparam \memory|mem_array~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y40_N29
dffeas \memory|mem_array~101 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~101 .is_wysiwyg = "true";
defparam \memory|mem_array~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N6
cycloneive_lcell_comb \memory|mem_array~69feeder (
// Equation(s):
// \memory|mem_array~69feeder_combout  = \memory|mux_val_serial|out[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[5]~14_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~69feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y42_N7
dffeas \memory|mem_array~69 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~69 .is_wysiwyg = "true";
defparam \memory|mem_array~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y40_N5
dffeas \memory|mem_array~5 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~5 .is_wysiwyg = "true";
defparam \memory|mem_array~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N4
cycloneive_lcell_comb \memory|mem_array~171 (
// Equation(s):
// \memory|mem_array~171_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mem_array~69_q )) # 
// (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~5_q )))))

	.dataa(\memory|mem_array~69_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~5_q ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~171_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~171 .lut_mask = 16'hEE30;
defparam \memory|mem_array~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N28
cycloneive_lcell_comb \memory|mem_array~172 (
// Equation(s):
// \memory|mem_array~172_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~171_combout  & ((\memory|mem_array~101_q ))) # (!\memory|mem_array~171_combout  & (\memory|mem_array~37_q )))) # (!\memory|mux_addr_serial|out[2]~1_combout  
// & (((\memory|mem_array~171_combout ))))

	.dataa(\memory|mem_array~37_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~101_q ),
	.datad(\memory|mem_array~171_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~172_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~172 .lut_mask = 16'hF388;
defparam \memory|mem_array~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N10
cycloneive_lcell_comb \memory|mem_array~45feeder (
// Equation(s):
// \memory|mem_array~45feeder_combout  = \memory|mux_val_serial|out[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[5]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~45feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N11
dffeas \memory|mem_array~45 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~45 .is_wysiwyg = "true";
defparam \memory|mem_array~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y42_N1
dffeas \memory|mem_array~13 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~13 .is_wysiwyg = "true";
defparam \memory|mem_array~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N0
cycloneive_lcell_comb \memory|mem_array~169 (
// Equation(s):
// \memory|mem_array~169_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & (((\memory|mux_addr_serial|out[2]~1_combout )))) # (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mux_addr_serial|out[2]~1_combout  & (\memory|mem_array~45_q )) # 
// (!\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~13_q )))))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mem_array~45_q ),
	.datac(\memory|mem_array~13_q ),
	.datad(\memory|mux_addr_serial|out[2]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~169_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~169 .lut_mask = 16'hEE50;
defparam \memory|mem_array~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y42_N23
dffeas \memory|mem_array~109 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~109 .is_wysiwyg = "true";
defparam \memory|mem_array~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y42_N6
cycloneive_lcell_comb \memory|mem_array~77feeder (
// Equation(s):
// \memory|mem_array~77feeder_combout  = \memory|mux_val_serial|out[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[5]~14_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~77feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y42_N7
dffeas \memory|mem_array~77 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~77 .is_wysiwyg = "true";
defparam \memory|mem_array~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N22
cycloneive_lcell_comb \memory|mem_array~170 (
// Equation(s):
// \memory|mem_array~170_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~169_combout  & (\memory|mem_array~109_q )) # (!\memory|mem_array~169_combout  & ((\memory|mem_array~77_q ))))) # (!\memory|mux_addr_serial|out[3]~3_combout  
// & (\memory|mem_array~169_combout ))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mem_array~169_combout ),
	.datac(\memory|mem_array~109_q ),
	.datad(\memory|mem_array~77_q ),
	.cin(gnd),
	.combout(\memory|mem_array~170_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~170 .lut_mask = 16'hE6C4;
defparam \memory|mem_array~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N14
cycloneive_lcell_comb \memory|mem_array~173 (
// Equation(s):
// \memory|mem_array~173_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mux_addr_serial|out[1]~7_combout ) # ((\memory|mem_array~170_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & (!\memory|mux_addr_serial|out[1]~7_combout  & 
// (\memory|mem_array~172_combout )))

	.dataa(\memory|mux_addr_serial|out[0]~5_combout ),
	.datab(\memory|mux_addr_serial|out[1]~7_combout ),
	.datac(\memory|mem_array~172_combout ),
	.datad(\memory|mem_array~170_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~173_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~173 .lut_mask = 16'hBA98;
defparam \memory|mem_array~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N29
dffeas \memory|mem_array~125 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~125 .is_wysiwyg = "true";
defparam \memory|mem_array~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y39_N29
dffeas \memory|mem_array~93 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~93 .is_wysiwyg = "true";
defparam \memory|mem_array~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N26
cycloneive_lcell_comb \memory|mem_array~61feeder (
// Equation(s):
// \memory|mem_array~61feeder_combout  = \memory|mux_val_serial|out[5]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[5]~14_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~61feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y41_N27
dffeas \memory|mem_array~61 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~61 .is_wysiwyg = "true";
defparam \memory|mem_array~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y40_N5
dffeas \memory|mem_array~29 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~29 .is_wysiwyg = "true";
defparam \memory|mem_array~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N4
cycloneive_lcell_comb \memory|mem_array~174 (
// Equation(s):
// \memory|mem_array~174_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~61_q ) # ((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mem_array~29_q  & 
// !\memory|mux_addr_serial|out[3]~3_combout ))))

	.dataa(\memory|mem_array~61_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~29_q ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~174_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~174 .lut_mask = 16'hCCB8;
defparam \memory|mem_array~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N26
cycloneive_lcell_comb \memory|mem_array~175 (
// Equation(s):
// \memory|mem_array~175_combout  = (\memory|mem_array~174_combout  & ((\memory|mem_array~125_q ) # ((!\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mem_array~174_combout  & (((\memory|mem_array~93_q  & \memory|mux_addr_serial|out[3]~3_combout 
// ))))

	.dataa(\memory|mem_array~125_q ),
	.datab(\memory|mem_array~93_q ),
	.datac(\memory|mem_array~174_combout ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~175_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~175 .lut_mask = 16'hACF0;
defparam \memory|mem_array~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N20
cycloneive_lcell_comb \memory|mem_array~176 (
// Equation(s):
// \memory|mem_array~176_combout  = (\memory|mem_array~173_combout  & (((\memory|mem_array~175_combout ) # (!\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mem_array~173_combout  & (\memory|mem_array~168_combout  & 
// ((\memory|mux_addr_serial|out[1]~7_combout ))))

	.dataa(\memory|mem_array~168_combout ),
	.datab(\memory|mem_array~173_combout ),
	.datac(\memory|mem_array~175_combout ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~176_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~176 .lut_mask = 16'hE2CC;
defparam \memory|mem_array~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N28
cycloneive_lcell_comb \out_mux|Selector2~3 (
// Equation(s):
// \out_mux|Selector2~3_combout  = (\memory|mem_array~176_combout  & !\control_logic|control_mem|content~22_combout )

	.dataa(gnd),
	.datab(\memory|mem_array~176_combout ),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~3 .lut_mask = 16'h00CC;
defparam \out_mux|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N8
cycloneive_lcell_comb \out_mux|Selector2~4 (
// Equation(s):
// \out_mux|Selector2~4_combout  = (\ALU_Register|register_array|registerB|data_reg [5] & (!\control_logic|control_mem|content~30_combout  & \control_logic|control_mem|content~22_combout ))

	.dataa(\ALU_Register|register_array|registerB|data_reg [5]),
	.datab(\control_logic|control_mem|content~30_combout ),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~4 .lut_mask = 16'h2200;
defparam \out_mux|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N12
cycloneive_lcell_comb \out_mux|Selector2~8 (
// Equation(s):
// \out_mux|Selector2~8_combout  = (!\control_logic|control_mem|content~32_combout  & (!\control_logic|control_mem|content~30_combout  & (\control_logic|control_mem|content~22_combout  & \ALU_Register|ALU|Add0~20_combout )))

	.dataa(\control_logic|control_mem|content~32_combout ),
	.datab(\control_logic|control_mem|content~30_combout ),
	.datac(\control_logic|control_mem|content~22_combout ),
	.datad(\ALU_Register|ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~8 .lut_mask = 16'h1000;
defparam \out_mux|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N0
cycloneive_lcell_comb \out_mux|Selector2~5 (
// Equation(s):
// \out_mux|Selector2~5_combout  = (\out_mux|Selector3~5_combout  & (((!\out_mux|Selector3~4_combout  & \out_mux|Selector2~8_combout )))) # (!\out_mux|Selector3~5_combout  & ((\out_mux|Selector2~4_combout ) # ((\out_mux|Selector3~4_combout ))))

	.dataa(\out_mux|Selector2~4_combout ),
	.datab(\out_mux|Selector3~5_combout ),
	.datac(\out_mux|Selector3~4_combout ),
	.datad(\out_mux|Selector2~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~5 .lut_mask = 16'h3E32;
defparam \out_mux|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N30
cycloneive_lcell_comb \out_mux|Selector2~6 (
// Equation(s):
// \out_mux|Selector2~6_combout  = (\out_mux|Selector3~3_combout  & ((\out_mux|Selector2~5_combout  & ((\out_mux|Selector2~3_combout ))) # (!\out_mux|Selector2~5_combout  & (\ALU_Register|register_array|registerA|data_reg [5])))) # 
// (!\out_mux|Selector3~3_combout  & (((\out_mux|Selector2~5_combout ))))

	.dataa(\out_mux|Selector3~3_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [5]),
	.datac(\out_mux|Selector2~3_combout ),
	.datad(\out_mux|Selector2~5_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~6 .lut_mask = 16'hF588;
defparam \out_mux|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N26
cycloneive_lcell_comb \out_mux|Selector2~2 (
// Equation(s):
// \out_mux|Selector2~2_combout  = (\out_mux|Selector3~6_combout  & (\ProgramCounter|PC [5] & (\out_mux|Selector3~4_combout  & \control_logic|control_mem|content~37_combout )))

	.dataa(\out_mux|Selector3~6_combout ),
	.datab(\ProgramCounter|PC [5]),
	.datac(\out_mux|Selector3~4_combout ),
	.datad(\control_logic|control_mem|content~37_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~2 .lut_mask = 16'h8000;
defparam \out_mux|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N22
cycloneive_lcell_comb \out_mux|Selector2~7 (
// Equation(s):
// \out_mux|Selector2~7_combout  = (!\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector2~2_combout ) # ((\out_mux|Selector2~6_combout  & !\control_logic|control_mem|content~37_combout ))))

	.dataa(\out_mux|Selector2~6_combout ),
	.datab(\out_mux|Selector2~2_combout ),
	.datac(\control_logic|control_mem|content~44_combout ),
	.datad(\control_logic|control_mem|content~37_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~7 .lut_mask = 16'h0C0E;
defparam \out_mux|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y39_N21
dffeas \InstructionReg|instr[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector2~7_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[5] .is_wysiwyg = "true";
defparam \InstructionReg|instr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N12
cycloneive_lcell_comb \control_logic|control_mem|content~23 (
// Equation(s):
// \control_logic|control_mem|content~23_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [5] & (!\InstructionReg|instr [6])) # (!\InstructionReg|instr [5] & ((\InstructionReg|instr [6]) # (\InstructionReg|instr [4])))))

	.dataa(\InstructionReg|instr [5]),
	.datab(\InstructionReg|instr [6]),
	.datac(\InstructionReg|instr [7]),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~23_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~23 .lut_mask = 16'h7060;
defparam \control_logic|control_mem|content~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N26
cycloneive_lcell_comb \control_logic|control_mem|content~24 (
// Equation(s):
// \control_logic|control_mem|content~24_combout  = (\micro_instr|micro [2] & ((\micro_instr|micro [0]) # ((\control_logic|control_mem|content~23_combout ) # (\micro_instr|micro [1]))))

	.dataa(\micro_instr|micro [0]),
	.datab(\control_logic|control_mem|content~23_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~24_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~24 .lut_mask = 16'hF0E0;
defparam \control_logic|control_mem|content~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N28
cycloneive_lcell_comb \control_logic|control_mem|content~31 (
// Equation(s):
// \control_logic|control_mem|content~31_combout  = (\micro_instr|micro [1] & ((\InstructionReg|instr [6] & ((!\InstructionReg|instr [5]))) # (!\InstructionReg|instr [6] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [5])))))

	.dataa(\InstructionReg|instr [4]),
	.datab(\InstructionReg|instr [6]),
	.datac(\InstructionReg|instr [5]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~31_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~31 .lut_mask = 16'h3E00;
defparam \control_logic|control_mem|content~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N2
cycloneive_lcell_comb \control_logic|control_mem|content~32 (
// Equation(s):
// \control_logic|control_mem|content~32_combout  = (\control_logic|control_mem|content~24_combout ) # ((\InstructionReg|instr [7] & (!\micro_instr|micro [2] & \control_logic|control_mem|content~31_combout )))

	.dataa(\InstructionReg|instr [7]),
	.datab(\micro_instr|micro [2]),
	.datac(\control_logic|control_mem|content~24_combout ),
	.datad(\control_logic|control_mem|content~31_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~32_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~32 .lut_mask = 16'hF2F0;
defparam \control_logic|control_mem|content~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N6
cycloneive_lcell_comb \out_mux|Selector3~4 (
// Equation(s):
// \out_mux|Selector3~4_combout  = (!\control_logic|control_mem|content~32_combout  & \out_mux|Selector3~2_combout )

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~32_combout ),
	.datac(gnd),
	.datad(\out_mux|Selector3~2_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~4 .lut_mask = 16'h3300;
defparam \out_mux|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N26
cycloneive_lcell_comb \out_mux|Selector1~6 (
// Equation(s):
// \out_mux|Selector1~6_combout  = (\out_mux|Selector3~4_combout  & (\ProgramCounter|PC [6] & (\out_mux|Selector3~6_combout  & \control_logic|control_mem|content~37_combout )))

	.dataa(\out_mux|Selector3~4_combout ),
	.datab(\ProgramCounter|PC [6]),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\control_logic|control_mem|content~37_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~6 .lut_mask = 16'h8000;
defparam \out_mux|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N6
cycloneive_lcell_comb \memory|mux_val_serial|out[6]~11 (
// Equation(s):
// \memory|mux_val_serial|out[6]~11_combout  = (!\uart_io|UART_RX_Inst|r_RX_DV~q  & ((\SW[5]~input_o  & (\SW[12]~input_o )) # (!\SW[5]~input_o  & ((\out_mux|Selector1~11_combout )))))

	.dataa(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datab(\SW[12]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\out_mux|Selector1~11_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[6]~11 .lut_mask = 16'h4540;
defparam \memory|mux_val_serial|out[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N16
cycloneive_lcell_comb \memory|mux_val_serial|out[6]~12 (
// Equation(s):
// \memory|mux_val_serial|out[6]~12_combout  = (\memory|mux_val_serial|out[6]~11_combout ) # ((\uart_io|UART_RX_Inst|r_RX_DV~q  & \uart_io|UART_RX_Inst|r_RX_Byte [6]))

	.dataa(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datab(gnd),
	.datac(\uart_io|UART_RX_Inst|r_RX_Byte [6]),
	.datad(\memory|mux_val_serial|out[6]~11_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[6]~12 .lut_mask = 16'hFFA0;
defparam \memory|mux_val_serial|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N13
dffeas \memory|mem_array~70 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~70 .is_wysiwyg = "true";
defparam \memory|mem_array~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N10
cycloneive_lcell_comb \memory|mem_array~86feeder (
// Equation(s):
// \memory|mem_array~86feeder_combout  = \memory|mux_val_serial|out[6]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[6]~12_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~86feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y42_N11
dffeas \memory|mem_array~86 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~86 .is_wysiwyg = "true";
defparam \memory|mem_array~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N12
cycloneive_lcell_comb \memory|mem_array~159 (
// Equation(s):
// \memory|mem_array~159_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mux_addr_serial|out[0]~5_combout ) # ((\memory|mem_array~86_q )))) # (!\memory|mux_addr_serial|out[1]~7_combout  & (!\memory|mux_addr_serial|out[0]~5_combout  & 
// (\memory|mem_array~70_q )))

	.dataa(\memory|mux_addr_serial|out[1]~7_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mem_array~70_q ),
	.datad(\memory|mem_array~86_q ),
	.cin(gnd),
	.combout(\memory|mem_array~159_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~159 .lut_mask = 16'hBA98;
defparam \memory|mem_array~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N31
dffeas \memory|mem_array~94 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~94 .is_wysiwyg = "true";
defparam \memory|mem_array~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y42_N26
cycloneive_lcell_comb \memory|mem_array~78feeder (
// Equation(s):
// \memory|mem_array~78feeder_combout  = \memory|mux_val_serial|out[6]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[6]~12_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~78feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y42_N27
dffeas \memory|mem_array~78 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~78 .is_wysiwyg = "true";
defparam \memory|mem_array~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N30
cycloneive_lcell_comb \memory|mem_array~160 (
// Equation(s):
// \memory|mem_array~160_combout  = (\memory|mem_array~159_combout  & (((\memory|mem_array~94_q )) # (!\memory|mux_addr_serial|out[0]~5_combout ))) # (!\memory|mem_array~159_combout  & (\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mem_array~78_q 
// ))))

	.dataa(\memory|mem_array~159_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mem_array~94_q ),
	.datad(\memory|mem_array~78_q ),
	.cin(gnd),
	.combout(\memory|mem_array~160_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~160 .lut_mask = 16'hE6A2;
defparam \memory|mem_array~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y41_N21
dffeas \memory|mem_array~6 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~6 .is_wysiwyg = "true";
defparam \memory|mem_array~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N16
cycloneive_lcell_comb \memory|mem_array~22feeder (
// Equation(s):
// \memory|mem_array~22feeder_combout  = \memory|mux_val_serial|out[6]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[6]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~22feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y40_N17
dffeas \memory|mem_array~22 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~22 .is_wysiwyg = "true";
defparam \memory|mem_array~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N6
cycloneive_lcell_comb \memory|mem_array~161 (
// Equation(s):
// \memory|mem_array~161_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & (((\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~22_q ))) # 
// (!\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mem_array~6_q ))))

	.dataa(\memory|mem_array~6_q ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mem_array~22_q ),
	.cin(gnd),
	.combout(\memory|mem_array~161_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~161 .lut_mask = 16'hF2C2;
defparam \memory|mem_array~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N4
cycloneive_lcell_comb \memory|mem_array~14feeder (
// Equation(s):
// \memory|mem_array~14feeder_combout  = \memory|mux_val_serial|out[6]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[6]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~14feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y42_N5
dffeas \memory|mem_array~14 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~14 .is_wysiwyg = "true";
defparam \memory|mem_array~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y40_N25
dffeas \memory|mem_array~30 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~30 .is_wysiwyg = "true";
defparam \memory|mem_array~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N24
cycloneive_lcell_comb \memory|mem_array~162 (
// Equation(s):
// \memory|mem_array~162_combout  = (\memory|mem_array~161_combout  & (((\memory|mem_array~30_q ) # (!\memory|mux_addr_serial|out[0]~5_combout )))) # (!\memory|mem_array~161_combout  & (\memory|mem_array~14_q  & ((\memory|mux_addr_serial|out[0]~5_combout 
// ))))

	.dataa(\memory|mem_array~161_combout ),
	.datab(\memory|mem_array~14_q ),
	.datac(\memory|mem_array~30_q ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~162_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~162 .lut_mask = 16'hE4AA;
defparam \memory|mem_array~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N18
cycloneive_lcell_comb \memory|mem_array~163 (
// Equation(s):
// \memory|mem_array~163_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mem_array~160_combout )) 
// # (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~162_combout )))))

	.dataa(\memory|mem_array~160_combout ),
	.datab(\memory|mem_array~162_combout ),
	.datac(\memory|mux_addr_serial|out[2]~1_combout ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~163_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~163 .lut_mask = 16'hFA0C;
defparam \memory|mem_array~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N2
cycloneive_lcell_comb \memory|mem_array~118feeder (
// Equation(s):
// \memory|mem_array~118feeder_combout  = \memory|mux_val_serial|out[6]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[6]~12_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~118feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y38_N3
dffeas \memory|mem_array~118 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~118 .is_wysiwyg = "true";
defparam \memory|mem_array~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N18
cycloneive_lcell_comb \memory|mem_array~110feeder (
// Equation(s):
// \memory|mem_array~110feeder_combout  = \memory|mux_val_serial|out[6]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[6]~12_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~110feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~110feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~110feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y42_N19
dffeas \memory|mem_array~110 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~110 .is_wysiwyg = "true";
defparam \memory|mem_array~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N24
cycloneive_lcell_comb \memory|mem_array~102feeder (
// Equation(s):
// \memory|mem_array~102feeder_combout  = \memory|mux_val_serial|out[6]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[6]~12_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~102feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y38_N25
dffeas \memory|mem_array~102 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~102 .is_wysiwyg = "true";
defparam \memory|mem_array~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N18
cycloneive_lcell_comb \memory|mem_array~164 (
// Equation(s):
// \memory|mem_array~164_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mem_array~110_q ) # ((\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & (((!\memory|mux_addr_serial|out[1]~7_combout  & 
// \memory|mem_array~102_q ))))

	.dataa(\memory|mux_addr_serial|out[0]~5_combout ),
	.datab(\memory|mem_array~110_q ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mem_array~102_q ),
	.cin(gnd),
	.combout(\memory|mem_array~164_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~164 .lut_mask = 16'hADA8;
defparam \memory|mem_array~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N17
dffeas \memory|mem_array~126 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~126 .is_wysiwyg = "true";
defparam \memory|mem_array~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N16
cycloneive_lcell_comb \memory|mem_array~165 (
// Equation(s):
// \memory|mem_array~165_combout  = (\memory|mem_array~164_combout  & (((\memory|mem_array~126_q ) # (!\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mem_array~164_combout  & (\memory|mem_array~118_q  & ((\memory|mux_addr_serial|out[1]~7_combout 
// ))))

	.dataa(\memory|mem_array~118_q ),
	.datab(\memory|mem_array~164_combout ),
	.datac(\memory|mem_array~126_q ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~165_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~165 .lut_mask = 16'hE2CC;
defparam \memory|mem_array~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N3
dffeas \memory|mem_array~38 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~38 .is_wysiwyg = "true";
defparam \memory|mem_array~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N4
cycloneive_lcell_comb \memory|mem_array~46feeder (
// Equation(s):
// \memory|mem_array~46feeder_combout  = \memory|mux_val_serial|out[6]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[6]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~46feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N5
dffeas \memory|mem_array~46 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~46 .is_wysiwyg = "true";
defparam \memory|mem_array~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N2
cycloneive_lcell_comb \memory|mem_array~157 (
// Equation(s):
// \memory|mem_array~157_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mux_addr_serial|out[0]~5_combout )) # (!\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mem_array~46_q ))) # 
// (!\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mem_array~38_q ))))

	.dataa(\memory|mux_addr_serial|out[1]~7_combout ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mem_array~38_q ),
	.datad(\memory|mem_array~46_q ),
	.cin(gnd),
	.combout(\memory|mem_array~157_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~157 .lut_mask = 16'hDC98;
defparam \memory|mem_array~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N1
dffeas \memory|mem_array~54 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~54 .is_wysiwyg = "true";
defparam \memory|mem_array~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y41_N23
dffeas \memory|mem_array~62 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~62 .is_wysiwyg = "true";
defparam \memory|mem_array~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N0
cycloneive_lcell_comb \memory|mem_array~158 (
// Equation(s):
// \memory|mem_array~158_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~157_combout  & ((\memory|mem_array~62_q ))) # (!\memory|mem_array~157_combout  & (\memory|mem_array~54_q )))) # (!\memory|mux_addr_serial|out[1]~7_combout  & 
// (\memory|mem_array~157_combout ))

	.dataa(\memory|mux_addr_serial|out[1]~7_combout ),
	.datab(\memory|mem_array~157_combout ),
	.datac(\memory|mem_array~54_q ),
	.datad(\memory|mem_array~62_q ),
	.cin(gnd),
	.combout(\memory|mem_array~158_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~158 .lut_mask = 16'hEC64;
defparam \memory|mem_array~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N16
cycloneive_lcell_comb \memory|mem_array~166 (
// Equation(s):
// \memory|mem_array~166_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~163_combout  & (\memory|mem_array~165_combout )) # (!\memory|mem_array~163_combout  & ((\memory|mem_array~158_combout ))))) # 
// (!\memory|mux_addr_serial|out[2]~1_combout  & (\memory|mem_array~163_combout ))

	.dataa(\memory|mux_addr_serial|out[2]~1_combout ),
	.datab(\memory|mem_array~163_combout ),
	.datac(\memory|mem_array~165_combout ),
	.datad(\memory|mem_array~158_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~166_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~166 .lut_mask = 16'hE6C4;
defparam \memory|mem_array~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N2
cycloneive_lcell_comb \out_mux|Selector1~7 (
// Equation(s):
// \out_mux|Selector1~7_combout  = (\memory|mem_array~166_combout  & !\control_logic|control_mem|content~22_combout )

	.dataa(gnd),
	.datab(\memory|mem_array~166_combout ),
	.datac(\control_logic|control_mem|content~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_mux|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~7 .lut_mask = 16'h0C0C;
defparam \out_mux|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N26
cycloneive_lcell_comb \out_mux|Selector1~12 (
// Equation(s):
// \out_mux|Selector1~12_combout  = (!\control_logic|control_mem|content~30_combout  & (!\control_logic|control_mem|content~32_combout  & ((\out_mux|Selector3~2_combout ) # (\control_logic|control_mem|content~22_combout ))))

	.dataa(\out_mux|Selector3~2_combout ),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\control_logic|control_mem|content~32_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~12_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~12 .lut_mask = 16'h000E;
defparam \out_mux|Selector1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N8
cycloneive_lcell_comb \out_mux|Selector1~8 (
// Equation(s):
// \out_mux|Selector1~8_combout  = (!\control_logic|control_mem|content~30_combout  & (\ALU_Register|register_array|registerB|data_reg [6] & \control_logic|control_mem|content~22_combout ))

	.dataa(\control_logic|control_mem|content~30_combout ),
	.datab(\ALU_Register|register_array|registerB|data_reg [6]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~8 .lut_mask = 16'h4400;
defparam \out_mux|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N0
cycloneive_lcell_comb \out_mux|Selector1~9 (
// Equation(s):
// \out_mux|Selector1~9_combout  = (\out_mux|Selector1~12_combout  & (((\ALU_Register|ALU|Add0~22_combout )) # (!\out_mux|Selector3~5_combout ))) # (!\out_mux|Selector1~12_combout  & (!\out_mux|Selector3~5_combout  & (\out_mux|Selector1~8_combout )))

	.dataa(\out_mux|Selector1~12_combout ),
	.datab(\out_mux|Selector3~5_combout ),
	.datac(\out_mux|Selector1~8_combout ),
	.datad(\ALU_Register|ALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~9 .lut_mask = 16'hBA32;
defparam \out_mux|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N26
cycloneive_lcell_comb \out_mux|Selector1~10 (
// Equation(s):
// \out_mux|Selector1~10_combout  = (\out_mux|Selector3~3_combout  & ((\out_mux|Selector1~9_combout  & ((\out_mux|Selector1~7_combout ))) # (!\out_mux|Selector1~9_combout  & (\ALU_Register|register_array|registerA|data_reg [6])))) # 
// (!\out_mux|Selector3~3_combout  & (((\out_mux|Selector1~9_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [6]),
	.datab(\out_mux|Selector1~7_combout ),
	.datac(\out_mux|Selector3~3_combout ),
	.datad(\out_mux|Selector1~9_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~10 .lut_mask = 16'hCFA0;
defparam \out_mux|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N24
cycloneive_lcell_comb \out_mux|Selector1~11 (
// Equation(s):
// \out_mux|Selector1~11_combout  = (!\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector1~6_combout ) # ((\out_mux|Selector1~10_combout  & !\control_logic|control_mem|content~37_combout ))))

	.dataa(\out_mux|Selector1~6_combout ),
	.datab(\out_mux|Selector1~10_combout ),
	.datac(\control_logic|control_mem|content~44_combout ),
	.datad(\control_logic|control_mem|content~37_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~11 .lut_mask = 16'h0A0E;
defparam \out_mux|Selector1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y39_N11
dffeas \InstructionReg|instr[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector1~11_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[6] .is_wysiwyg = "true";
defparam \InstructionReg|instr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N4
cycloneive_lcell_comb \control_logic|control_mem|content~20 (
// Equation(s):
// \control_logic|control_mem|content~20_combout  = (\InstructionReg|instr [5]) # ((!\InstructionReg|instr [6] & \InstructionReg|instr [4]))

	.dataa(gnd),
	.datab(\InstructionReg|instr [6]),
	.datac(\InstructionReg|instr [5]),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~20_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~20 .lut_mask = 16'hF3F0;
defparam \control_logic|control_mem|content~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N0
cycloneive_lcell_comb \control_logic|control_mem|content~21 (
// Equation(s):
// \control_logic|control_mem|content~21_combout  = (\InstructionReg|instr [7] & ((\control_logic|control_mem|content~20_combout  $ (\InstructionReg|instr [6])))) # (!\InstructionReg|instr [7] & (\micro_instr|micro [0] & 
// (\control_logic|control_mem|content~20_combout  & !\InstructionReg|instr [6])))

	.dataa(\micro_instr|micro [0]),
	.datab(\InstructionReg|instr [7]),
	.datac(\control_logic|control_mem|content~20_combout ),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~21_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~21 .lut_mask = 16'h0CE0;
defparam \control_logic|control_mem|content~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y39_N24
cycloneive_lcell_comb \control_logic|control_mem|content~22 (
// Equation(s):
// \control_logic|control_mem|content~22_combout  = (\micro_instr|micro [1] & (((!\micro_instr|micro [2] & !\control_logic|control_mem|content~21_combout )))) # (!\micro_instr|micro [1] & (!\micro_instr|micro [0] & 
// ((!\control_logic|control_mem|content~21_combout ) # (!\micro_instr|micro [2]))))

	.dataa(\micro_instr|micro [0]),
	.datab(\micro_instr|micro [2]),
	.datac(\micro_instr|micro [1]),
	.datad(\control_logic|control_mem|content~21_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~22_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~22 .lut_mask = 16'h0135;
defparam \control_logic|control_mem|content~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N28
cycloneive_lcell_comb \memory|mux_val_serial|out[4]~15 (
// Equation(s):
// \memory|mux_val_serial|out[4]~15_combout  = (!\uart_io|UART_RX_Inst|r_RX_DV~q  & ((\SW[5]~input_o  & (\SW[10]~input_o )) # (!\SW[5]~input_o  & ((\out_mux|Selector3~12_combout )))))

	.dataa(\SW[5]~input_o ),
	.datab(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datac(\SW[10]~input_o ),
	.datad(\out_mux|Selector3~12_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[4]~15 .lut_mask = 16'h3120;
defparam \memory|mux_val_serial|out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N18
cycloneive_lcell_comb \memory|mux_val_serial|out[4]~16 (
// Equation(s):
// \memory|mux_val_serial|out[4]~16_combout  = (\memory|mux_val_serial|out[4]~15_combout ) # ((\uart_io|UART_RX_Inst|r_RX_Byte [4] & \uart_io|UART_RX_Inst|r_RX_DV~q ))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_RX_Byte [4]),
	.datac(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datad(\memory|mux_val_serial|out[4]~15_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[4]~16 .lut_mask = 16'hFFC0;
defparam \memory|mux_val_serial|out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N16
cycloneive_lcell_comb \memory|mem_array~28feeder (
// Equation(s):
// \memory|mem_array~28feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[4]~16_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~28feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~28feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~28feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N17
dffeas \memory|mem_array~28 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~28 .is_wysiwyg = "true";
defparam \memory|mem_array~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N18
cycloneive_lcell_comb \memory|mem_array~20feeder (
// Equation(s):
// \memory|mem_array~20feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[4]~16_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~20feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y40_N19
dffeas \memory|mem_array~20 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~20 .is_wysiwyg = "true";
defparam \memory|mem_array~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N6
cycloneive_lcell_comb \memory|mem_array~12feeder (
// Equation(s):
// \memory|mem_array~12feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(gnd),
	.datab(\memory|mux_val_serial|out[4]~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~12feeder .lut_mask = 16'hCCCC;
defparam \memory|mem_array~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y39_N7
dffeas \memory|mem_array~12 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~12 .is_wysiwyg = "true";
defparam \memory|mem_array~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N10
cycloneive_lcell_comb \memory|mem_array~4feeder (
// Equation(s):
// \memory|mem_array~4feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[4]~16_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~4feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N11
dffeas \memory|mem_array~4 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~4 .is_wysiwyg = "true";
defparam \memory|mem_array~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N22
cycloneive_lcell_comb \memory|mem_array~181 (
// Equation(s):
// \memory|mem_array~181_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mem_array~12_q ) # ((\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & (((\memory|mem_array~4_q  & 
// !\memory|mux_addr_serial|out[1]~7_combout ))))

	.dataa(\memory|mem_array~12_q ),
	.datab(\memory|mem_array~4_q ),
	.datac(\memory|mux_addr_serial|out[0]~5_combout ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~181_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~181 .lut_mask = 16'hF0AC;
defparam \memory|mem_array~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N12
cycloneive_lcell_comb \memory|mem_array~182 (
// Equation(s):
// \memory|mem_array~182_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~181_combout  & (\memory|mem_array~28_q )) # (!\memory|mem_array~181_combout  & ((\memory|mem_array~20_q ))))) # (!\memory|mux_addr_serial|out[1]~7_combout  & 
// (((\memory|mem_array~181_combout ))))

	.dataa(\memory|mem_array~28_q ),
	.datab(\memory|mem_array~20_q ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mem_array~181_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~182_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~182 .lut_mask = 16'hAFC0;
defparam \memory|mem_array~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N22
cycloneive_lcell_comb \memory|mem_array~44feeder (
// Equation(s):
// \memory|mem_array~44feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[4]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~44feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N23
dffeas \memory|mem_array~44 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~44 .is_wysiwyg = "true";
defparam \memory|mem_array~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N4
cycloneive_lcell_comb \memory|mem_array~52feeder (
// Equation(s):
// \memory|mem_array~52feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[4]~16_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~52feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N5
dffeas \memory|mem_array~52 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~52 .is_wysiwyg = "true";
defparam \memory|mem_array~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N18
cycloneive_lcell_comb \memory|mem_array~36feeder (
// Equation(s):
// \memory|mem_array~36feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[4]~16_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~36feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N19
dffeas \memory|mem_array~36 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~36 .is_wysiwyg = "true";
defparam \memory|mem_array~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N28
cycloneive_lcell_comb \memory|mem_array~179 (
// Equation(s):
// \memory|mem_array~179_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & (((\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mem_array~52_q )) # 
// (!\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~36_q )))))

	.dataa(\memory|mem_array~52_q ),
	.datab(\memory|mem_array~36_q ),
	.datac(\memory|mux_addr_serial|out[0]~5_combout ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~179_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~179 .lut_mask = 16'hFA0C;
defparam \memory|mem_array~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y41_N11
dffeas \memory|mem_array~60 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[4]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~60 .is_wysiwyg = "true";
defparam \memory|mem_array~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N10
cycloneive_lcell_comb \memory|mem_array~180 (
// Equation(s):
// \memory|mem_array~180_combout  = (\memory|mem_array~179_combout  & (((\memory|mem_array~60_q ) # (!\memory|mux_addr_serial|out[0]~5_combout )))) # (!\memory|mem_array~179_combout  & (\memory|mem_array~44_q  & ((\memory|mux_addr_serial|out[0]~5_combout 
// ))))

	.dataa(\memory|mem_array~44_q ),
	.datab(\memory|mem_array~179_combout ),
	.datac(\memory|mem_array~60_q ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~180_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~180 .lut_mask = 16'hE2CC;
defparam \memory|mem_array~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N18
cycloneive_lcell_comb \memory|mem_array~183 (
// Equation(s):
// \memory|mem_array~183_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & (((\memory|mux_addr_serial|out[2]~1_combout )))) # (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~180_combout 
// ))) # (!\memory|mux_addr_serial|out[2]~1_combout  & (\memory|mem_array~182_combout ))))

	.dataa(\memory|mem_array~182_combout ),
	.datab(\memory|mem_array~180_combout ),
	.datac(\memory|mux_addr_serial|out[3]~3_combout ),
	.datad(\memory|mux_addr_serial|out[2]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~183_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~183 .lut_mask = 16'hFC0A;
defparam \memory|mem_array~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N24
cycloneive_lcell_comb \memory|mem_array~100feeder (
// Equation(s):
// \memory|mem_array~100feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[4]~16_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~100feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N25
dffeas \memory|mem_array~100 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~100 .is_wysiwyg = "true";
defparam \memory|mem_array~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y38_N23
dffeas \memory|mem_array~116 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[4]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~116 .is_wysiwyg = "true";
defparam \memory|mem_array~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N8
cycloneive_lcell_comb \memory|mem_array~184 (
// Equation(s):
// \memory|mem_array~184_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & (((\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~116_q ))) # 
// (!\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mem_array~100_q ))))

	.dataa(\memory|mem_array~100_q ),
	.datab(\memory|mem_array~116_q ),
	.datac(\memory|mux_addr_serial|out[0]~5_combout ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~184_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~184 .lut_mask = 16'hFC0A;
defparam \memory|mem_array~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N12
cycloneive_lcell_comb \memory|mem_array~108feeder (
// Equation(s):
// \memory|mem_array~108feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[4]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~108feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~108feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~108feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y42_N13
dffeas \memory|mem_array~108 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~108 .is_wysiwyg = "true";
defparam \memory|mem_array~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y39_N23
dffeas \memory|mem_array~124 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[4]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~124 .is_wysiwyg = "true";
defparam \memory|mem_array~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N22
cycloneive_lcell_comb \memory|mem_array~185 (
// Equation(s):
// \memory|mem_array~185_combout  = (\memory|mem_array~184_combout  & (((\memory|mem_array~124_q ) # (!\memory|mux_addr_serial|out[0]~5_combout )))) # (!\memory|mem_array~184_combout  & (\memory|mem_array~108_q  & ((\memory|mux_addr_serial|out[0]~5_combout 
// ))))

	.dataa(\memory|mem_array~184_combout ),
	.datab(\memory|mem_array~108_q ),
	.datac(\memory|mem_array~124_q ),
	.datad(\memory|mux_addr_serial|out[0]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~185_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~185 .lut_mask = 16'hE4AA;
defparam \memory|mem_array~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y42_N30
cycloneive_lcell_comb \memory|mem_array~68feeder (
// Equation(s):
// \memory|mem_array~68feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[4]~16_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~68feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~68feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~68feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y42_N31
dffeas \memory|mem_array~68 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~68 .is_wysiwyg = "true";
defparam \memory|mem_array~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y42_N24
cycloneive_lcell_comb \memory|mem_array~76feeder (
// Equation(s):
// \memory|mem_array~76feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[4]~16_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~76feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y42_N25
dffeas \memory|mem_array~76 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~76 .is_wysiwyg = "true";
defparam \memory|mem_array~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N2
cycloneive_lcell_comb \memory|mem_array~177 (
// Equation(s):
// \memory|mem_array~177_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & (((\memory|mem_array~76_q ) # (\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mem_array~68_q  & 
// ((!\memory|mux_addr_serial|out[1]~7_combout ))))

	.dataa(\memory|mem_array~68_q ),
	.datab(\memory|mux_addr_serial|out[0]~5_combout ),
	.datac(\memory|mem_array~76_q ),
	.datad(\memory|mux_addr_serial|out[1]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~177_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~177 .lut_mask = 16'hCCE2;
defparam \memory|mem_array~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y42_N5
dffeas \memory|mem_array~84 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[4]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~84 .is_wysiwyg = "true";
defparam \memory|mem_array~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N14
cycloneive_lcell_comb \memory|mem_array~92feeder (
// Equation(s):
// \memory|mem_array~92feeder_combout  = \memory|mux_val_serial|out[4]~16_combout 

	.dataa(\memory|mux_val_serial|out[4]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~92feeder .lut_mask = 16'hAAAA;
defparam \memory|mem_array~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y39_N15
dffeas \memory|mem_array~92 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~92 .is_wysiwyg = "true";
defparam \memory|mem_array~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N4
cycloneive_lcell_comb \memory|mem_array~178 (
// Equation(s):
// \memory|mem_array~178_combout  = (\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~177_combout  & ((\memory|mem_array~92_q ))) # (!\memory|mem_array~177_combout  & (\memory|mem_array~84_q )))) # (!\memory|mux_addr_serial|out[1]~7_combout  & 
// (\memory|mem_array~177_combout ))

	.dataa(\memory|mux_addr_serial|out[1]~7_combout ),
	.datab(\memory|mem_array~177_combout ),
	.datac(\memory|mem_array~84_q ),
	.datad(\memory|mem_array~92_q ),
	.cin(gnd),
	.combout(\memory|mem_array~178_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~178 .lut_mask = 16'hEC64;
defparam \memory|mem_array~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N2
cycloneive_lcell_comb \memory|mem_array~186 (
// Equation(s):
// \memory|mem_array~186_combout  = (\memory|mem_array~183_combout  & ((\memory|mem_array~185_combout ) # ((!\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mem_array~183_combout  & (((\memory|mem_array~178_combout  & 
// \memory|mux_addr_serial|out[3]~3_combout ))))

	.dataa(\memory|mem_array~183_combout ),
	.datab(\memory|mem_array~185_combout ),
	.datac(\memory|mem_array~178_combout ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~186_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~186 .lut_mask = 16'hD8AA;
defparam \memory|mem_array~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N20
cycloneive_lcell_comb \out_mux|Selector3~8 (
// Equation(s):
// \out_mux|Selector3~8_combout  = (!\control_logic|control_mem|content~22_combout  & \memory|mem_array~186_combout )

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(gnd),
	.datad(\memory|mem_array~186_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~8 .lut_mask = 16'h3300;
defparam \out_mux|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N4
cycloneive_lcell_comb \out_mux|Selector3~9 (
// Equation(s):
// \out_mux|Selector3~9_combout  = (\control_logic|control_mem|content~22_combout  & (\ALU_Register|register_array|registerB|data_reg [4] & !\control_logic|control_mem|content~30_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\ALU_Register|register_array|registerB|data_reg [4]),
	.datad(\control_logic|control_mem|content~30_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~9 .lut_mask = 16'h00C0;
defparam \out_mux|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N10
cycloneive_lcell_comb \out_mux|Selector3~13 (
// Equation(s):
// \out_mux|Selector3~13_combout  = (!\control_logic|control_mem|content~32_combout  & (!\control_logic|control_mem|content~30_combout  & (\control_logic|control_mem|content~22_combout  & \ALU_Register|ALU|Add0~18_combout )))

	.dataa(\control_logic|control_mem|content~32_combout ),
	.datab(\control_logic|control_mem|content~30_combout ),
	.datac(\control_logic|control_mem|content~22_combout ),
	.datad(\ALU_Register|ALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~13_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~13 .lut_mask = 16'h1000;
defparam \out_mux|Selector3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N6
cycloneive_lcell_comb \out_mux|Selector3~10 (
// Equation(s):
// \out_mux|Selector3~10_combout  = (\out_mux|Selector3~4_combout  & (!\out_mux|Selector3~5_combout )) # (!\out_mux|Selector3~4_combout  & ((\out_mux|Selector3~5_combout  & ((\out_mux|Selector3~13_combout ))) # (!\out_mux|Selector3~5_combout  & 
// (\out_mux|Selector3~9_combout ))))

	.dataa(\out_mux|Selector3~4_combout ),
	.datab(\out_mux|Selector3~5_combout ),
	.datac(\out_mux|Selector3~9_combout ),
	.datad(\out_mux|Selector3~13_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~10 .lut_mask = 16'h7632;
defparam \out_mux|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N24
cycloneive_lcell_comb \out_mux|Selector3~11 (
// Equation(s):
// \out_mux|Selector3~11_combout  = (\out_mux|Selector3~3_combout  & ((\out_mux|Selector3~10_combout  & (\out_mux|Selector3~8_combout )) # (!\out_mux|Selector3~10_combout  & ((\ALU_Register|register_array|registerA|data_reg [4]))))) # 
// (!\out_mux|Selector3~3_combout  & (((\out_mux|Selector3~10_combout ))))

	.dataa(\out_mux|Selector3~8_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [4]),
	.datac(\out_mux|Selector3~3_combout ),
	.datad(\out_mux|Selector3~10_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~11 .lut_mask = 16'hAFC0;
defparam \out_mux|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N16
cycloneive_lcell_comb \out_mux|Selector3~7 (
// Equation(s):
// \out_mux|Selector3~7_combout  = (\ProgramCounter|PC [4] & (\out_mux|Selector3~4_combout  & (\out_mux|Selector3~6_combout  & \control_logic|control_mem|content~37_combout )))

	.dataa(\ProgramCounter|PC [4]),
	.datab(\out_mux|Selector3~4_combout ),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\control_logic|control_mem|content~37_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~7 .lut_mask = 16'h8000;
defparam \out_mux|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y39_N18
cycloneive_lcell_comb \out_mux|Selector3~12 (
// Equation(s):
// \out_mux|Selector3~12_combout  = (!\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector3~7_combout ) # ((\out_mux|Selector3~11_combout  & !\control_logic|control_mem|content~37_combout ))))

	.dataa(\out_mux|Selector3~11_combout ),
	.datab(\out_mux|Selector3~7_combout ),
	.datac(\control_logic|control_mem|content~44_combout ),
	.datad(\control_logic|control_mem|content~37_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~12 .lut_mask = 16'h0C0E;
defparam \out_mux|Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y39_N23
dffeas \InstructionReg|instr[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector3~12_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[4] .is_wysiwyg = "true";
defparam \InstructionReg|instr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N6
cycloneive_lcell_comb \control_logic|control_mem|content~43 (
// Equation(s):
// \control_logic|control_mem|content~43_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [5] & ((!\InstructionReg|instr [6]))) # (!\InstructionReg|instr [5] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [6])))))

	.dataa(\InstructionReg|instr [4]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [7]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~43_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~43 .lut_mask = 16'h30E0;
defparam \control_logic|control_mem|content~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N30
cycloneive_lcell_comb \control_logic|control_mem|content~40 (
// Equation(s):
// \control_logic|control_mem|content~40_combout  = (!\InstructionReg|instr [7] & (\InstructionReg|instr [6] & ((\flag_reg|FZ~q ) # (!\InstructionReg|instr [4]))))

	.dataa(\InstructionReg|instr [4]),
	.datab(\flag_reg|FZ~q ),
	.datac(\InstructionReg|instr [7]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~40_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~40 .lut_mask = 16'h0D00;
defparam \control_logic|control_mem|content~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N18
cycloneive_lcell_comb \control_logic|control_mem|content~39 (
// Equation(s):
// \control_logic|control_mem|content~39_combout  = (!\InstructionReg|instr [6] & ((\InstructionReg|instr [4]) # ((\InstructionReg|instr [7] & \flag_reg|FC~q ))))

	.dataa(\InstructionReg|instr [7]),
	.datab(\InstructionReg|instr [4]),
	.datac(\InstructionReg|instr [6]),
	.datad(\flag_reg|FC~q ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~39_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~39 .lut_mask = 16'h0E0C;
defparam \control_logic|control_mem|content~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N24
cycloneive_lcell_comb \control_logic|control_mem|content~41 (
// Equation(s):
// \control_logic|control_mem|content~41_combout  = (\control_logic|control_mem|content~40_combout ) # ((\control_logic|control_mem|content~39_combout ) # (\InstructionReg|instr [5] $ (\InstructionReg|instr [6])))

	.dataa(\control_logic|control_mem|content~40_combout ),
	.datab(\control_logic|control_mem|content~39_combout ),
	.datac(\InstructionReg|instr [5]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~41_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~41 .lut_mask = 16'hEFFE;
defparam \control_logic|control_mem|content~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N18
cycloneive_lcell_comb \control_logic|control_mem|content~42 (
// Equation(s):
// \control_logic|control_mem|content~42_combout  = (\micro_instr|micro [1] & ((\micro_instr|micro [0] & (\control_logic|control_mem|content~38_combout )) # (!\micro_instr|micro [0] & ((\control_logic|control_mem|content~41_combout )))))

	.dataa(\control_logic|control_mem|content~38_combout ),
	.datab(\control_logic|control_mem|content~41_combout ),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~42_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~42 .lut_mask = 16'hA0C0;
defparam \control_logic|control_mem|content~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N0
cycloneive_lcell_comb \control_logic|control_mem|content~44 (
// Equation(s):
// \control_logic|control_mem|content~44_combout  = (\control_logic|control_mem|content~42_combout ) # ((\micro_instr|micro [2] & ((\control_logic|control_mem|content~43_combout ) # (!\control_logic|control_mem|content~12_combout ))))

	.dataa(\micro_instr|micro [2]),
	.datab(\control_logic|control_mem|content~12_combout ),
	.datac(\control_logic|control_mem|content~43_combout ),
	.datad(\control_logic|control_mem|content~42_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~44_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~44 .lut_mask = 16'hFFA2;
defparam \control_logic|control_mem|content~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N22
cycloneive_lcell_comb \out_mux|Selector0~4 (
// Equation(s):
// \out_mux|Selector0~4_combout  = (\out_mux|Selector3~4_combout  & (\control_logic|control_mem|content~37_combout  & (\ProgramCounter|PC [7] & \out_mux|Selector3~6_combout )))

	.dataa(\out_mux|Selector3~4_combout ),
	.datab(\control_logic|control_mem|content~37_combout ),
	.datac(\ProgramCounter|PC [7]),
	.datad(\out_mux|Selector3~6_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~4 .lut_mask = 16'h8000;
defparam \out_mux|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N8
cycloneive_lcell_comb \memory|mux_val_serial|out[7]~9 (
// Equation(s):
// \memory|mux_val_serial|out[7]~9_combout  = (!\uart_io|UART_RX_Inst|r_RX_DV~q  & ((\SW[5]~input_o  & (\SW[13]~input_o )) # (!\SW[5]~input_o  & ((\out_mux|Selector0~9_combout )))))

	.dataa(\SW[13]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datad(\out_mux|Selector0~9_combout ),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[7]~9 .lut_mask = 16'h0B08;
defparam \memory|mux_val_serial|out[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N10
cycloneive_lcell_comb \memory|mux_val_serial|out[7]~10 (
// Equation(s):
// \memory|mux_val_serial|out[7]~10_combout  = (\memory|mux_val_serial|out[7]~9_combout ) # ((\uart_io|UART_RX_Inst|r_RX_DV~q  & \uart_io|UART_RX_Inst|r_RX_Byte [7]))

	.dataa(gnd),
	.datab(\uart_io|UART_RX_Inst|r_RX_DV~q ),
	.datac(\memory|mux_val_serial|out[7]~9_combout ),
	.datad(\uart_io|UART_RX_Inst|r_RX_Byte [7]),
	.cin(gnd),
	.combout(\memory|mux_val_serial|out[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val_serial|out[7]~10 .lut_mask = 16'hFCF0;
defparam \memory|mux_val_serial|out[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N28
cycloneive_lcell_comb \memory|mem_array~55feeder (
// Equation(s):
// \memory|mem_array~55feeder_combout  = \memory|mux_val_serial|out[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[7]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~55feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N29
dffeas \memory|mem_array~55 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~55 .is_wysiwyg = "true";
defparam \memory|mem_array~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y40_N9
dffeas \memory|mem_array~23 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~23 .is_wysiwyg = "true";
defparam \memory|mem_array~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N8
cycloneive_lcell_comb \memory|mem_array~149 (
// Equation(s):
// \memory|mem_array~149_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~55_q ) # ((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mem_array~23_q  & 
// !\memory|mux_addr_serial|out[3]~3_combout ))))

	.dataa(\memory|mem_array~55_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~23_q ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~149_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~149 .lut_mask = 16'hCCB8;
defparam \memory|mem_array~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y40_N6
cycloneive_lcell_comb \memory|mem_array~119feeder (
// Equation(s):
// \memory|mem_array~119feeder_combout  = \memory|mux_val_serial|out[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~119feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y40_N7
dffeas \memory|mem_array~119 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~119 .is_wysiwyg = "true";
defparam \memory|mem_array~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y40_N21
dffeas \memory|mem_array~87 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~87 .is_wysiwyg = "true";
defparam \memory|mem_array~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N18
cycloneive_lcell_comb \memory|mem_array~150 (
// Equation(s):
// \memory|mem_array~150_combout  = (\memory|mem_array~149_combout  & ((\memory|mem_array~119_q ) # ((!\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mem_array~149_combout  & (((\memory|mux_addr_serial|out[3]~3_combout  & \memory|mem_array~87_q 
// ))))

	.dataa(\memory|mem_array~149_combout ),
	.datab(\memory|mem_array~119_q ),
	.datac(\memory|mux_addr_serial|out[3]~3_combout ),
	.datad(\memory|mem_array~87_q ),
	.cin(gnd),
	.combout(\memory|mem_array~150_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~150 .lut_mask = 16'hDA8A;
defparam \memory|mem_array~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y40_N13
dffeas \memory|mem_array~7 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~7 .is_wysiwyg = "true";
defparam \memory|mem_array~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N30
cycloneive_lcell_comb \memory|mem_array~39feeder (
// Equation(s):
// \memory|mem_array~39feeder_combout  = \memory|mux_val_serial|out[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[7]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~39feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N31
dffeas \memory|mem_array~39 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~39 .is_wysiwyg = "true";
defparam \memory|mem_array~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y40_N12
cycloneive_lcell_comb \memory|mem_array~151 (
// Equation(s):
// \memory|mem_array~151_combout  = (\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mux_addr_serial|out[2]~1_combout )) # (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~39_q ))) # 
// (!\memory|mux_addr_serial|out[2]~1_combout  & (\memory|mem_array~7_q ))))

	.dataa(\memory|mux_addr_serial|out[3]~3_combout ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~7_q ),
	.datad(\memory|mem_array~39_q ),
	.cin(gnd),
	.combout(\memory|mem_array~151_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~151 .lut_mask = 16'hDC98;
defparam \memory|mem_array~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y40_N25
dffeas \memory|mem_array~103 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~103 .is_wysiwyg = "true";
defparam \memory|mem_array~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y42_N24
cycloneive_lcell_comb \memory|mem_array~71feeder (
// Equation(s):
// \memory|mem_array~71feeder_combout  = \memory|mux_val_serial|out[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[7]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~71feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y42_N25
dffeas \memory|mem_array~71 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~71 .is_wysiwyg = "true";
defparam \memory|mem_array~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N24
cycloneive_lcell_comb \memory|mem_array~152 (
// Equation(s):
// \memory|mem_array~152_combout  = (\memory|mem_array~151_combout  & (((\memory|mem_array~103_q )) # (!\memory|mux_addr_serial|out[3]~3_combout ))) # (!\memory|mem_array~151_combout  & (\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~71_q 
// ))))

	.dataa(\memory|mem_array~151_combout ),
	.datab(\memory|mux_addr_serial|out[3]~3_combout ),
	.datac(\memory|mem_array~103_q ),
	.datad(\memory|mem_array~71_q ),
	.cin(gnd),
	.combout(\memory|mem_array~152_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~152 .lut_mask = 16'hE6A2;
defparam \memory|mem_array~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N2
cycloneive_lcell_comb \memory|mem_array~153 (
// Equation(s):
// \memory|mem_array~153_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & (((\memory|mux_addr_serial|out[1]~7_combout )))) # (!\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mux_addr_serial|out[1]~7_combout  & (\memory|mem_array~150_combout )) 
// # (!\memory|mux_addr_serial|out[1]~7_combout  & ((\memory|mem_array~152_combout )))))

	.dataa(\memory|mux_addr_serial|out[0]~5_combout ),
	.datab(\memory|mem_array~150_combout ),
	.datac(\memory|mux_addr_serial|out[1]~7_combout ),
	.datad(\memory|mem_array~152_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~153_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~153 .lut_mask = 16'hE5E0;
defparam \memory|mem_array~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y42_N12
cycloneive_lcell_comb \memory|mem_array~111feeder (
// Equation(s):
// \memory|mem_array~111feeder_combout  = \memory|mux_val_serial|out[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[7]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~111feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y42_N13
dffeas \memory|mem_array~111 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~111 .is_wysiwyg = "true";
defparam \memory|mem_array~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N12
cycloneive_lcell_comb \memory|mem_array~79feeder (
// Equation(s):
// \memory|mem_array~79feeder_combout  = \memory|mux_val_serial|out[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[7]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~79feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y40_N13
dffeas \memory|mem_array~79 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~79 .is_wysiwyg = "true";
defparam \memory|mem_array~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y40_N11
dffeas \memory|mem_array~15 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~15 .is_wysiwyg = "true";
defparam \memory|mem_array~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N10
cycloneive_lcell_comb \memory|mem_array~147 (
// Equation(s):
// \memory|mem_array~147_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mem_array~79_q )) # 
// (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~15_q )))))

	.dataa(\memory|mem_array~79_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~15_q ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~147_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~147 .lut_mask = 16'hEE30;
defparam \memory|mem_array~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N20
cycloneive_lcell_comb \memory|mem_array~47feeder (
// Equation(s):
// \memory|mem_array~47feeder_combout  = \memory|mux_val_serial|out[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val_serial|out[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~47feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N21
dffeas \memory|mem_array~47 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~47 .is_wysiwyg = "true";
defparam \memory|mem_array~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N8
cycloneive_lcell_comb \memory|mem_array~148 (
// Equation(s):
// \memory|mem_array~148_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~147_combout  & (\memory|mem_array~111_q )) # (!\memory|mem_array~147_combout  & ((\memory|mem_array~47_q ))))) # (!\memory|mux_addr_serial|out[2]~1_combout  
// & (((\memory|mem_array~147_combout ))))

	.dataa(\memory|mem_array~111_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~147_combout ),
	.datad(\memory|mem_array~47_q ),
	.cin(gnd),
	.combout(\memory|mem_array~148_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~148 .lut_mask = 16'hBCB0;
defparam \memory|mem_array~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N16
cycloneive_lcell_comb \memory|mem_array~63feeder (
// Equation(s):
// \memory|mem_array~63feeder_combout  = \memory|mux_val_serial|out[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val_serial|out[7]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~63feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y41_N17
dffeas \memory|mem_array~63 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~63 .is_wysiwyg = "true";
defparam \memory|mem_array~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y40_N15
dffeas \memory|mem_array~127 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~127 .is_wysiwyg = "true";
defparam \memory|mem_array~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y39_N23
dffeas \memory|mem_array~95 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~95 .is_wysiwyg = "true";
defparam \memory|mem_array~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y40_N31
dffeas \memory|mem_array~31 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val_serial|out[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~31 .is_wysiwyg = "true";
defparam \memory|mem_array~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y40_N30
cycloneive_lcell_comb \memory|mem_array~154 (
// Equation(s):
// \memory|mem_array~154_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & (((\memory|mux_addr_serial|out[3]~3_combout )))) # (!\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mux_addr_serial|out[3]~3_combout  & (\memory|mem_array~95_q )) # 
// (!\memory|mux_addr_serial|out[3]~3_combout  & ((\memory|mem_array~31_q )))))

	.dataa(\memory|mem_array~95_q ),
	.datab(\memory|mux_addr_serial|out[2]~1_combout ),
	.datac(\memory|mem_array~31_q ),
	.datad(\memory|mux_addr_serial|out[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~154_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~154 .lut_mask = 16'hEE30;
defparam \memory|mem_array~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N14
cycloneive_lcell_comb \memory|mem_array~155 (
// Equation(s):
// \memory|mem_array~155_combout  = (\memory|mux_addr_serial|out[2]~1_combout  & ((\memory|mem_array~154_combout  & ((\memory|mem_array~127_q ))) # (!\memory|mem_array~154_combout  & (\memory|mem_array~63_q )))) # (!\memory|mux_addr_serial|out[2]~1_combout  
// & (((\memory|mem_array~154_combout ))))

	.dataa(\memory|mux_addr_serial|out[2]~1_combout ),
	.datab(\memory|mem_array~63_q ),
	.datac(\memory|mem_array~127_q ),
	.datad(\memory|mem_array~154_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~155_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~155 .lut_mask = 16'hF588;
defparam \memory|mem_array~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N16
cycloneive_lcell_comb \memory|mem_array~156 (
// Equation(s):
// \memory|mem_array~156_combout  = (\memory|mux_addr_serial|out[0]~5_combout  & ((\memory|mem_array~153_combout  & ((\memory|mem_array~155_combout ))) # (!\memory|mem_array~153_combout  & (\memory|mem_array~148_combout )))) # 
// (!\memory|mux_addr_serial|out[0]~5_combout  & (\memory|mem_array~153_combout ))

	.dataa(\memory|mux_addr_serial|out[0]~5_combout ),
	.datab(\memory|mem_array~153_combout ),
	.datac(\memory|mem_array~148_combout ),
	.datad(\memory|mem_array~155_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~156_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~156 .lut_mask = 16'hEC64;
defparam \memory|mem_array~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N6
cycloneive_lcell_comb \out_mux|Selector0~5 (
// Equation(s):
// \out_mux|Selector0~5_combout  = (!\control_logic|control_mem|content~22_combout  & \memory|mem_array~156_combout )

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(gnd),
	.datad(\memory|mem_array~156_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~5 .lut_mask = 16'h3300;
defparam \out_mux|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N30
cycloneive_lcell_comb \out_mux|Selector0~6 (
// Equation(s):
// \out_mux|Selector0~6_combout  = (\ALU_Register|register_array|registerB|data_reg [7] & (!\control_logic|control_mem|content~30_combout  & \control_logic|control_mem|content~22_combout ))

	.dataa(gnd),
	.datab(\ALU_Register|register_array|registerB|data_reg [7]),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~6 .lut_mask = 16'h0C00;
defparam \out_mux|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N4
cycloneive_lcell_comb \out_mux|Selector0~10 (
// Equation(s):
// \out_mux|Selector0~10_combout  = (\control_logic|control_mem|content~32_combout  & (\out_mux|Selector0~6_combout  & ((\out_mux|Selector3~2_combout )))) # (!\control_logic|control_mem|content~32_combout  & (((!\out_mux|Selector3~2_combout ) # 
// (!\control_logic|control_mem|content~30_combout ))))

	.dataa(\out_mux|Selector0~6_combout ),
	.datab(\control_logic|control_mem|content~32_combout ),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\out_mux|Selector3~2_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~10 .lut_mask = 16'h8B33;
defparam \out_mux|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N12
cycloneive_lcell_comb \out_mux|Selector0~7 (
// Equation(s):
// \out_mux|Selector0~7_combout  = (\out_mux|Selector0~10_combout  & (((\out_mux|Selector3~6_combout  & \ALU_Register|ALU|Add0~24_combout )) # (!\out_mux|Selector3~5_combout )))

	.dataa(\out_mux|Selector3~5_combout ),
	.datab(\out_mux|Selector3~6_combout ),
	.datac(\out_mux|Selector0~10_combout ),
	.datad(\ALU_Register|ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~7 .lut_mask = 16'hD050;
defparam \out_mux|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N14
cycloneive_lcell_comb \out_mux|Selector0~8 (
// Equation(s):
// \out_mux|Selector0~8_combout  = (\out_mux|Selector3~3_combout  & ((\out_mux|Selector0~7_combout  & ((\out_mux|Selector0~5_combout ))) # (!\out_mux|Selector0~7_combout  & (\ALU_Register|register_array|registerA|data_reg [7])))) # 
// (!\out_mux|Selector3~3_combout  & (((\out_mux|Selector0~7_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [7]),
	.datab(\out_mux|Selector0~5_combout ),
	.datac(\out_mux|Selector3~3_combout ),
	.datad(\out_mux|Selector0~7_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~8 .lut_mask = 16'hCFA0;
defparam \out_mux|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y40_N20
cycloneive_lcell_comb \out_mux|Selector0~9 (
// Equation(s):
// \out_mux|Selector0~9_combout  = (!\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector0~4_combout ) # ((!\control_logic|control_mem|content~37_combout  & \out_mux|Selector0~8_combout ))))

	.dataa(\control_logic|control_mem|content~44_combout ),
	.datab(\control_logic|control_mem|content~37_combout ),
	.datac(\out_mux|Selector0~4_combout ),
	.datad(\out_mux|Selector0~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~9 .lut_mask = 16'h5150;
defparam \out_mux|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y39_N13
dffeas \InstructionReg|instr[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector0~9_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[7] .is_wysiwyg = "true";
defparam \InstructionReg|instr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N20
cycloneive_lcell_comb \control_logic|control_mem|content~3 (
// Equation(s):
// \control_logic|control_mem|content~3_combout  = (\micro_instr|micro [2] & ((\micro_instr|micro [1]) # (\micro_instr|micro [0])))

	.dataa(\micro_instr|micro [1]),
	.datab(gnd),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~3 .lut_mask = 16'hF0A0;
defparam \control_logic|control_mem|content~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N12
cycloneive_lcell_comb \control_logic|control_mem|content~4 (
// Equation(s):
// \control_logic|control_mem|content~4_combout  = (\InstructionReg|instr [4] & (\control_logic|control_mem|content~3_combout )) # (!\InstructionReg|instr [4] & ((\control_logic|control_mem|content~3_combout )))

	.dataa(\control_logic|control_mem|content~3_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~3_combout ),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~4_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~4 .lut_mask = 16'hAAF0;
defparam \control_logic|control_mem|content~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N30
cycloneive_lcell_comb \control_logic|control_mem|content~5 (
// Equation(s):
// \control_logic|control_mem|content~5_combout  = (\InstructionReg|instr [5] & (!\control_logic|control_mem|content~4_combout )) # (!\InstructionReg|instr [5] & ((!\control_logic|control_mem|content~4_combout )))

	.dataa(\control_logic|control_mem|content~4_combout ),
	.datab(gnd),
	.datac(\InstructionReg|instr [5]),
	.datad(\control_logic|control_mem|content~4_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~5_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~5 .lut_mask = 16'h505F;
defparam \control_logic|control_mem|content~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N20
cycloneive_lcell_comb \control_logic|control_mem|content~6 (
// Equation(s):
// \control_logic|control_mem|content~6_combout  = (\InstructionReg|instr [6] & ((\control_logic|control_mem|content~5_combout ))) # (!\InstructionReg|instr [6] & (\control_logic|control_mem|content~5_combout ))

	.dataa(\control_logic|control_mem|content~5_combout ),
	.datab(\InstructionReg|instr [6]),
	.datac(\control_logic|control_mem|content~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~6_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~6 .lut_mask = 16'hE2E2;
defparam \control_logic|control_mem|content~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N0
cycloneive_lcell_comb \control_logic|control_mem|content~11 (
// Equation(s):
// \control_logic|control_mem|content~11_combout  = (\micro_instr|micro [0]) # (!\micro_instr|micro [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~11_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~11 .lut_mask = 16'hFF0F;
defparam \control_logic|control_mem|content~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N18
cycloneive_lcell_comb \control_logic|control_mem|content~13 (
// Equation(s):
// \control_logic|control_mem|content~13_combout  = (\micro_instr|micro [2] & (\control_logic|control_mem|content~12_combout )) # (!\micro_instr|micro [2] & ((\control_logic|control_mem|content~11_combout )))

	.dataa(\control_logic|control_mem|content~12_combout ),
	.datab(\control_logic|control_mem|content~11_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~13_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~13 .lut_mask = 16'hACAC;
defparam \control_logic|control_mem|content~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N16
cycloneive_lcell_comb \control_logic|control_mem|content~14 (
// Equation(s):
// \control_logic|control_mem|content~14_combout  = (\InstructionReg|instr [4] & ((!\control_logic|control_mem|content~13_combout ))) # (!\InstructionReg|instr [4] & (\control_logic|control_mem|content~3_combout ))

	.dataa(\control_logic|control_mem|content~3_combout ),
	.datab(\InstructionReg|instr [4]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~13_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~14_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~14 .lut_mask = 16'h22EE;
defparam \control_logic|control_mem|content~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N10
cycloneive_lcell_comb \control_logic|control_mem|content~7 (
// Equation(s):
// \control_logic|control_mem|content~7_combout  = (\micro_instr|micro [1]) # (\micro_instr|micro [2])

	.dataa(\micro_instr|micro [1]),
	.datab(gnd),
	.datac(\micro_instr|micro [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~7_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~7 .lut_mask = 16'hFAFA;
defparam \control_logic|control_mem|content~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N28
cycloneive_lcell_comb \control_logic|control_mem|content~9 (
// Equation(s):
// \control_logic|control_mem|content~9_combout  = (\InstructionReg|instr [4] & ((\control_logic|control_mem|content~7_combout ))) # (!\InstructionReg|instr [4] & (\control_logic|control_mem|content~7_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~7_combout ),
	.datac(\control_logic|control_mem|content~7_combout ),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~9_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~9 .lut_mask = 16'hF0CC;
defparam \control_logic|control_mem|content~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N10
cycloneive_lcell_comb \control_logic|control_mem|content~15 (
// Equation(s):
// \control_logic|control_mem|content~15_combout  = (\InstructionReg|instr [5] & (!\control_logic|control_mem|content~14_combout )) # (!\InstructionReg|instr [5] & ((!\control_logic|control_mem|content~9_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~14_combout ),
	.datac(\InstructionReg|instr [5]),
	.datad(\control_logic|control_mem|content~9_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~15_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~15 .lut_mask = 16'h303F;
defparam \control_logic|control_mem|content~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N22
cycloneive_lcell_comb \control_logic|control_mem|content~8 (
// Equation(s):
// \control_logic|control_mem|content~8_combout  = (\InstructionReg|instr [4] & (\control_logic|control_mem|content~7_combout )) # (!\InstructionReg|instr [4] & ((\control_logic|control_mem|content~3_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~7_combout ),
	.datac(\control_logic|control_mem|content~3_combout ),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~8_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~8 .lut_mask = 16'hCCF0;
defparam \control_logic|control_mem|content~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N26
cycloneive_lcell_comb \control_logic|control_mem|content~10 (
// Equation(s):
// \control_logic|control_mem|content~10_combout  = (\InstructionReg|instr [5] & ((!\control_logic|control_mem|content~9_combout ))) # (!\InstructionReg|instr [5] & (!\control_logic|control_mem|content~8_combout ))

	.dataa(\control_logic|control_mem|content~8_combout ),
	.datab(\control_logic|control_mem|content~9_combout ),
	.datac(\InstructionReg|instr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~10_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~10 .lut_mask = 16'h3535;
defparam \control_logic|control_mem|content~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N8
cycloneive_lcell_comb \control_logic|control_mem|content~16 (
// Equation(s):
// \control_logic|control_mem|content~16_combout  = (\InstructionReg|instr [6] & (\control_logic|control_mem|content~15_combout )) # (!\InstructionReg|instr [6] & ((\control_logic|control_mem|content~10_combout )))

	.dataa(\control_logic|control_mem|content~15_combout ),
	.datab(gnd),
	.datac(\InstructionReg|instr [6]),
	.datad(\control_logic|control_mem|content~10_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~16_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~16 .lut_mask = 16'hAFA0;
defparam \control_logic|control_mem|content~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y39_N6
cycloneive_lcell_comb \control_logic|control_mem|content~0 (
// Equation(s):
// \control_logic|control_mem|content~0_combout  = (\InstructionReg|instr [7] & ((!\control_logic|control_mem|content~16_combout ))) # (!\InstructionReg|instr [7] & (!\control_logic|control_mem|content~6_combout ))

	.dataa(\InstructionReg|instr [7]),
	.datab(\control_logic|control_mem|content~6_combout ),
	.datac(\control_logic|control_mem|content~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~0 .lut_mask = 16'h1B1B;
defparam \control_logic|control_mem|content~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N26
cycloneive_lcell_comb clk(
// Equation(s):
// \clk~combout  = LCELL((!\control_logic|control_mem|content~0_combout  & \clk_module|CLK~combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~0_combout ),
	.datad(\clk_module|CLK~combout ),
	.cin(gnd),
	.combout(\clk~combout ),
	.cout());
// synopsys translate_off
defparam clk.lut_mask = 16'h0F00;
defparam clk.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N16
cycloneive_lcell_comb \output_module|output_reg|data_out[3]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[3]~feeder_combout  = \ProgramCounter|PC[3]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[3]~0_combout ),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \output_module|output_reg|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N30
cycloneive_lcell_comb \control_logic|control_mem|content~45 (
// Equation(s):
// \control_logic|control_mem|content~45_combout  = (\InstructionReg|instr [5] & (((!\InstructionReg|instr [4] & !\micro_instr|micro [0])) # (!\InstructionReg|instr [6]))) # (!\InstructionReg|instr [5] & ((\InstructionReg|instr [4]) # ((\InstructionReg|instr 
// [6]))))

	.dataa(\InstructionReg|instr [5]),
	.datab(\InstructionReg|instr [4]),
	.datac(\InstructionReg|instr [6]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~45_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~45 .lut_mask = 16'h5E7E;
defparam \control_logic|control_mem|content~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N28
cycloneive_lcell_comb \control_logic|control_mem|content~46 (
// Equation(s):
// \control_logic|control_mem|content~46_combout  = (\control_logic|control_mem|content~24_combout ) # ((\control_logic|control_mem|content~45_combout  & (\InstructionReg|instr [7] & \control_logic|control_mem|content~25_combout )))

	.dataa(\control_logic|control_mem|content~45_combout ),
	.datab(\InstructionReg|instr [7]),
	.datac(\control_logic|control_mem|content~25_combout ),
	.datad(\control_logic|control_mem|content~24_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~46_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~46 .lut_mask = 16'hFF80;
defparam \control_logic|control_mem|content~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y39_N17
dffeas \output_module|output_reg|data_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[3] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N12
cycloneive_lcell_comb \output_module|output_reg|data_out[5]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[5]~feeder_combout  = \out_mux|Selector2~7_combout 

	.dataa(gnd),
	.datab(\out_mux|Selector2~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[5]~feeder .lut_mask = 16'hCCCC;
defparam \output_module|output_reg|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y39_N13
dffeas \output_module|output_reg|data_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[5] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N4
cycloneive_lcell_comb \output_module|output_reg|data_out[7]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[7]~feeder_combout  = \out_mux|Selector0~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_mux|Selector0~9_combout ),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \output_module|output_reg|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N5
dffeas \output_module|output_reg|data_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[7] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y37_N27
dffeas \output_module|output_reg|data_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector1~11_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[6] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \output_module|output_reg|data_out [5] $ (VCC)
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\output_module|output_reg|data_out [5])

	.dataa(\output_module|output_reg|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N18
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\output_module|output_reg|data_out [6] & (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\output_module|output_reg|data_out 
// [6] & (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\output_module|output_reg|data_out [6] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N20
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\output_module|output_reg|data_out [7] & (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\output_module|output_reg|data_out [7] & (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\output_module|output_reg|data_out [7] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\output_module|output_reg|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N22
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\output_module|output_reg|data_out [7] & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [7]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N6
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00CC;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N14
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\output_module|output_reg|data_out [6] & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hA0A0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N10
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h0F00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N24
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|output_reg|data_out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|output_reg|data_out [5]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N14
cycloneive_lcell_comb \output_module|output_reg|data_out[4]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[4]~feeder_combout  = \out_mux|Selector3~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_mux|Selector3~12_combout ),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \output_module|output_reg|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y39_N15
dffeas \output_module|output_reg|data_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[4] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N30
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|output_reg|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|output_reg|data_out [4]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0F00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N28
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|output_reg|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|output_reg|data_out [4]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N2
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N4
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N6
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N8
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & (\output_module|output_reg|data_out [5])) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\output_module|output_reg|data_out [5]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'h8C80;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|output_reg|data_out [4])

	.dataa(gnd),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\output_module|output_reg|data_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hC0C0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N30
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\output_module|output_reg|data_out [3] & \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [3]),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hA0A0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N6
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout  = (\output_module|output_reg|data_out [3] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [3]),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h0A0A;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N22
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N24
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & (\output_module|output_reg|data_out [6])) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'h8C80;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N28
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N30
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N10
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h0A0A;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N8
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'hC0E0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  
// & (\output_module|output_reg|data_out [4])) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\output_module|output_reg|data_out [4]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'hA280;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N4
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h0F00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N6
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h5050;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\output_module|output_reg|data_out [3] & \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [3]),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hA0A0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N6
cycloneive_lcell_comb \output_module|output_reg|data_out[2]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[2]~feeder_combout  = \ProgramCounter|PC[2]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[2]~1_combout ),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \output_module|output_reg|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y41_N7
dffeas \output_module|output_reg|data_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[2] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N4
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\output_module|output_reg|data_out [2] & \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hAA00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\output_module|output_reg|data_out [2] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00AA;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N14
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N18
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N20
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  
// & (\output_module|output_reg|data_out [3])) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\output_module|output_reg|data_out [3]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'h8C80;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N18
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h3030;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N20
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  = (\output_module|output_reg|data_out [2] & \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [2]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N14
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h3300;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y38_N5
dffeas \output_module|output_reg|data_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[1] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N30
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout  = (\output_module|output_reg|data_out [1] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [1]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N2
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout  = (\output_module|output_reg|data_out [1] & \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [1]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N4
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N6
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N8
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N2
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'hAE00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N28
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h3300;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N10
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// ((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (((\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64 .lut_mask = 16'hEEF0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N22
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63 .lut_mask = 16'hFCAA;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N24
cycloneive_lcell_comb \output_module|output_reg|data_out[0]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[0]~feeder_combout  = \ProgramCounter|PC[0]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[0]~3_combout ),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \output_module|output_reg|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y41_N25
dffeas \output_module|output_reg|data_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[0] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N24
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\output_module|output_reg|data_out [1])) # 
// (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [1]),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62 .lut_mask = 16'hCCF0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N24
cycloneive_lcell_comb \output_module|units|WideOr5~0 (
// Equation(s):
// \output_module|units|WideOr5~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ (\output_module|output_reg|data_out [0])))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ (\output_module|output_reg|data_out [0]))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|output_reg|data_out [0]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr5~0 .lut_mask = 16'h2814;
defparam \output_module|units|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N10
cycloneive_lcell_comb \output_module|units|WideOr4~0 (
// Equation(s):
// \output_module|units|WideOr4~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (\output_module|output_reg|data_out [0] & 
// \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (\output_module|output_reg|data_out [0] $ 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|output_reg|data_out [0]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr4~0 .lut_mask = 16'h8440;
defparam \output_module|units|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N0
cycloneive_lcell_comb \output_module|units|out[2]~0 (
// Equation(s):
// \output_module|units|out[2]~0_combout  = (!\output_module|output_reg|data_out [0] & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|output_reg|data_out [0]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\output_module|units|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|out[2]~0 .lut_mask = 16'h0108;
defparam \output_module|units|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N22
cycloneive_lcell_comb \output_module|units|WideOr3~0 (
// Equation(s):
// \output_module|units|WideOr3~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ (\output_module|output_reg|data_out [0])))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// ((\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|output_reg|data_out [0] $ (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))) # 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|output_reg|data_out [0] & !\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|output_reg|data_out [0]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr3~0 .lut_mask = 16'h6814;
defparam \output_module|units|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N12
cycloneive_lcell_comb \output_module|units|WideOr2~0 (
// Equation(s):
// \output_module|units|WideOr2~0_combout  = (\output_module|output_reg|data_out [0]) # ((\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  $ 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|output_reg|data_out [0]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr2~0 .lut_mask = 16'hF8F4;
defparam \output_module|units|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N14
cycloneive_lcell_comb \output_module|units|WideOr1~0 (
// Equation(s):
// \output_module|units|WideOr1~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// ((!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|output_reg|data_out [0] & 
// \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// (\output_module|output_reg|data_out [0] & \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\output_module|output_reg|data_out [0]) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|output_reg|data_out [0]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr1~0 .lut_mask = 16'h7198;
defparam \output_module|units|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N28
cycloneive_lcell_comb \output_module|units|WideOr0~0 (
// Equation(s):
// \output_module|units|WideOr0~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ) # 
// ((!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ) # (!\output_module|output_reg|data_out [0])))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  $ (((\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|output_reg|data_out [0]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr0~0 .lut_mask = 16'h9DEE;
defparam \output_module|units|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \output_module|output_reg|data_out [5] $ (VCC)
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\output_module|output_reg|data_out [5])

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\output_module|output_reg|data_out [6] & (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\output_module|output_reg|data_out 
// [6] & (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\output_module|output_reg|data_out [6] & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\output_module|output_reg|data_out [7] & (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\output_module|output_reg|data_out [7] & (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\output_module|output_reg|data_out [7] & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\output_module|output_reg|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N22
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N0
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\output_module|output_reg|data_out [7] & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [7]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N2
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N24
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00CC;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\output_module|output_reg|data_out [6] & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [6]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N30
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\output_module|output_reg|data_out [5] & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hCC00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h0F00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N6
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout  = (\output_module|output_reg|data_out [4] & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [4]),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00CC;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N28
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\output_module|output_reg|data_out [4] & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [4]),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hCC00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N12
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N28
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & (\output_module|output_reg|data_out [6])) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'h8C80;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N30
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N2
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & (\output_module|output_reg|data_out [5])) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hD080;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0A0A;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N28
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|output_reg|data_out [4])

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hA0A0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N22
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout  = (\output_module|output_reg|data_out [3] & !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [3]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N8
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\output_module|output_reg|data_out [3] & \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [3]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N12
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout )))))
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N6
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N8
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
// )) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N10
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
//  & VCC)) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
// ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N12
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N14
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N0
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 16'h0C0C;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N30
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0 .lut_mask = 16'h5050;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N24
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  = (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = 16'h0F00;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N20
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 16'h0F00;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N26
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 16'h0F00;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N18
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4 .lut_mask = 16'h0F00;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N26
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hF400;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N24
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N22
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  
// & (\output_module|output_reg|data_out [4])) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\output_module|output_reg|data_out [4]),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hD080;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h3300;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N0
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h3300;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N6
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\output_module|output_reg|data_out [3] & \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [3]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N12
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\output_module|output_reg|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h3030;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\output_module|output_reg|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hC0C0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N22
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N24
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N26
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N28
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N26
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N10
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout  = (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout )

	.dataa(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7 .lut_mask = 16'h5050;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N24
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 16'h0A0A;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N0
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (((\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ) # (\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout )))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ) # (\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N2
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  & 
// !\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'hE101;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N4
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N6
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout  = CARRY((!\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  & 
// !\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .lut_mask = 16'h0001;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N8
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N16
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// ((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & 
// (((\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11 .lut_mask = 16'hFCB8;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N30
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// ((\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & 
// (((\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10 .lut_mask = 16'hFCAC;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N12
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ) # 
// ((\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & 
// (((\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9 .lut_mask = 16'hFCAC;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h00CC;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N28
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hF200;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N2
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  
// & ((\output_module|output_reg|data_out [3]))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\output_module|output_reg|data_out [3]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hE200;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N6
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [2]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h00CC;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N30
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout  = (\output_module|output_reg|data_out [1] & \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [1]),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hCC00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|output_reg|data_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [1]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h0F00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N0
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N2
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout 
// ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N6
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N8
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N24
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = !\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h00FF;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N18
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (!\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 
// )) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8 .lut_mask = 16'h5F50;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N12
cycloneive_lcell_comb \output_module|tens|WideOr5~0 (
// Equation(s):
// \output_module|tens|WideOr5~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  $ (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  $ (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr5~0 .lut_mask = 16'h2184;
defparam \output_module|tens|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N6
cycloneive_lcell_comb \output_module|tens|WideOr4~0 (
// Equation(s):
// \output_module|tens|WideOr4~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr4~0 .lut_mask = 16'h8440;
defparam \output_module|tens|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N4
cycloneive_lcell_comb \output_module|tens|out[2]~0 (
// Equation(s):
// \output_module|tens|out[2]~0_combout  = (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & !\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout )) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|out[2]~0 .lut_mask = 16'h0018;
defparam \output_module|tens|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N26
cycloneive_lcell_comb \output_module|tens|WideOr3~0 (
// Equation(s):
// \output_module|tens|WideOr3~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  $ (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & 
// ((\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))) # 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr3~0 .lut_mask = 16'h6184;
defparam \output_module|tens|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N0
cycloneive_lcell_comb \output_module|tens|WideOr2~0 (
// Equation(s):
// \output_module|tens|WideOr2~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ) # ((\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr2~0 .lut_mask = 16'hFF84;
defparam \output_module|tens|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N10
cycloneive_lcell_comb \output_module|tens|WideOr1~0 (
// Equation(s):
// \output_module|tens|WideOr1~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout )) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// ((\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ) # (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr1~0 .lut_mask = 16'h7918;
defparam \output_module|tens|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N28
cycloneive_lcell_comb \output_module|tens|WideOr0~0 (
// Equation(s):
// \output_module|tens|WideOr0~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ) # 
// ((!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  $ ((\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr0~0 .lut_mask = 16'h9EDE;
defparam \output_module|tens|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N20
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \output_module|output_reg|data_out [3] $ (VCC)
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\output_module|output_reg|data_out [3])

	.dataa(\output_module|output_reg|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N22
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\output_module|output_reg|data_out [4] & (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\output_module|output_reg|data_out 
// [4] & (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\output_module|output_reg|data_out [4] & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(\output_module|output_reg|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hA505;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N24
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\output_module|output_reg|data_out [5] & ((GND) # (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # 
// (!\output_module|output_reg|data_out [5] & (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\output_module|output_reg|data_out [5]) # (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N26
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\output_module|output_reg|data_out [6] & (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\output_module|output_reg|data_out [6] 
// & ((\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\output_module|output_reg|data_out [6]))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N28
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\output_module|output_reg|data_out [7] & (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # 
// (!\output_module|output_reg|data_out [7] & (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\output_module|output_reg|data_out [7] & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(\output_module|output_reg|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hA50A;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N30
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N16
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout  = (\output_module|output_reg|data_out [7] & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\output_module|output_reg|data_out [7]),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = 16'hA0A0;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N18
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = 16'h3300;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N22
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = 16'h00F0;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N24
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout  = (\output_module|output_reg|data_out [6] & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [6]),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N14
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|output_reg|data_out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|output_reg|data_out [5]),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N20
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 16'h3300;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N30
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'h3300;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N4
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|output_reg|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|output_reg|data_out [4]),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N10
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|output_reg|data_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|output_reg|data_out [3]),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N28
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )

	.dataa(gnd),
	.datab(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'h3300;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N26
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\output_module|output_reg|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hC0C0;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N16
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\output_module|output_reg|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 16'h3030;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N0
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout  = CARRY((\output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ) # (\output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N2
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout  = CARRY((!\output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout  & (!\output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout  & 
// !\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout )))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .lut_mask = 16'h0001;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N4
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout  = CARRY((\output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ) # ((\output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ) # 
// (!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout )))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N6
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  = CARRY(((!\output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout  & !\output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout )) # 
// (!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .lut_mask = 16'h001F;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N8
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY((!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  & ((\output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ) 
// # (\output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ))))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h000E;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N10
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout  & (!\output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout  & 
// !\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout )))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N12
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N20
cycloneive_lcell_comb \output_module|hundreds|WideOr5~0 (
// Equation(s):
// \output_module|hundreds|WideOr5~0_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\output_module|hundreds|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|hundreds|WideOr5~0 .lut_mask = 16'h00F0;
defparam \output_module|hundreds|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N2
cycloneive_lcell_comb \output_module|hundreds|out[2]~0 (
// Equation(s):
// \output_module|hundreds|out[2]~0_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\output_module|hundreds|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|hundreds|out[2]~0 .lut_mask = 16'h0F00;
defparam \output_module|hundreds|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N0
cycloneive_lcell_comb \output_module|hundreds|WideOr1~0 (
// Equation(s):
// \output_module|hundreds|WideOr1~0_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ) # (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\output_module|hundreds|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|hundreds|WideOr1~0 .lut_mask = 16'h0FFF;
defparam \output_module|hundreds|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N0
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[0]~16 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[0]~16_combout  = \uart_io|UART_TX_Inst|r_Clock_Count [0] $ (VCC)
// \uart_io|UART_TX_Inst|r_Clock_Count[0]~17  = CARRY(\uart_io|UART_TX_Inst|r_Clock_Count [0])

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[0]~16_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[0]~17 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[0]~16 .lut_mask = 16'h33CC;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N20
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[14]~18 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout  = (!\uart_io|UART_TX_Inst|LessThan1~4_combout ) # (!\uart_io|UART_TX_Inst|r_SM_Main.000~q )

	.dataa(\uart_io|UART_TX_Inst|r_SM_Main.000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_io|UART_TX_Inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[14]~18 .lut_mask = 16'h55FF;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y34_N1
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N2
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[1]~19 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[1]~19_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [1] & (!\uart_io|UART_TX_Inst|r_Clock_Count[0]~17 )) # (!\uart_io|UART_TX_Inst|r_Clock_Count [1] & ((\uart_io|UART_TX_Inst|r_Clock_Count[0]~17 ) # (GND)))
// \uart_io|UART_TX_Inst|r_Clock_Count[1]~20  = CARRY((!\uart_io|UART_TX_Inst|r_Clock_Count[0]~17 ) # (!\uart_io|UART_TX_Inst|r_Clock_Count [1]))

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[0]~17 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[1]~19_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[1]~20 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[1]~19 .lut_mask = 16'h3C3F;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N3
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N4
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[2]~21 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[2]~21_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [2] & (\uart_io|UART_TX_Inst|r_Clock_Count[1]~20  $ (GND))) # (!\uart_io|UART_TX_Inst|r_Clock_Count [2] & (!\uart_io|UART_TX_Inst|r_Clock_Count[1]~20  & VCC))
// \uart_io|UART_TX_Inst|r_Clock_Count[2]~22  = CARRY((\uart_io|UART_TX_Inst|r_Clock_Count [2] & !\uart_io|UART_TX_Inst|r_Clock_Count[1]~20 ))

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[1]~20 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[2]~21_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[2]~22 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[2]~21 .lut_mask = 16'hC30C;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N5
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N6
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[3]~23 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[3]~23_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [3] & (!\uart_io|UART_TX_Inst|r_Clock_Count[2]~22 )) # (!\uart_io|UART_TX_Inst|r_Clock_Count [3] & ((\uart_io|UART_TX_Inst|r_Clock_Count[2]~22 ) # (GND)))
// \uart_io|UART_TX_Inst|r_Clock_Count[3]~24  = CARRY((!\uart_io|UART_TX_Inst|r_Clock_Count[2]~22 ) # (!\uart_io|UART_TX_Inst|r_Clock_Count [3]))

	.dataa(\uart_io|UART_TX_Inst|r_Clock_Count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[2]~22 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[3]~23_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[3]~24 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[3]~23 .lut_mask = 16'h5A5F;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N7
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N8
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[4]~25 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[4]~25_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [4] & (\uart_io|UART_TX_Inst|r_Clock_Count[3]~24  $ (GND))) # (!\uart_io|UART_TX_Inst|r_Clock_Count [4] & (!\uart_io|UART_TX_Inst|r_Clock_Count[3]~24  & VCC))
// \uart_io|UART_TX_Inst|r_Clock_Count[4]~26  = CARRY((\uart_io|UART_TX_Inst|r_Clock_Count [4] & !\uart_io|UART_TX_Inst|r_Clock_Count[3]~24 ))

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[3]~24 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[4]~25_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[4]~26 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[4]~25 .lut_mask = 16'hC30C;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N9
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N10
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[5]~27 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[5]~27_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [5] & (!\uart_io|UART_TX_Inst|r_Clock_Count[4]~26 )) # (!\uart_io|UART_TX_Inst|r_Clock_Count [5] & ((\uart_io|UART_TX_Inst|r_Clock_Count[4]~26 ) # (GND)))
// \uart_io|UART_TX_Inst|r_Clock_Count[5]~28  = CARRY((!\uart_io|UART_TX_Inst|r_Clock_Count[4]~26 ) # (!\uart_io|UART_TX_Inst|r_Clock_Count [5]))

	.dataa(\uart_io|UART_TX_Inst|r_Clock_Count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[4]~26 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[5]~27_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[5]~28 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[5]~27 .lut_mask = 16'h5A5F;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N11
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N12
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[6]~29 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[6]~29_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [6] & (\uart_io|UART_TX_Inst|r_Clock_Count[5]~28  $ (GND))) # (!\uart_io|UART_TX_Inst|r_Clock_Count [6] & (!\uart_io|UART_TX_Inst|r_Clock_Count[5]~28  & VCC))
// \uart_io|UART_TX_Inst|r_Clock_Count[6]~30  = CARRY((\uart_io|UART_TX_Inst|r_Clock_Count [6] & !\uart_io|UART_TX_Inst|r_Clock_Count[5]~28 ))

	.dataa(\uart_io|UART_TX_Inst|r_Clock_Count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[5]~28 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[6]~29_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[6]~30 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[6]~29 .lut_mask = 16'hA50A;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N13
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N14
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[7]~31 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[7]~31_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [7] & (!\uart_io|UART_TX_Inst|r_Clock_Count[6]~30 )) # (!\uart_io|UART_TX_Inst|r_Clock_Count [7] & ((\uart_io|UART_TX_Inst|r_Clock_Count[6]~30 ) # (GND)))
// \uart_io|UART_TX_Inst|r_Clock_Count[7]~32  = CARRY((!\uart_io|UART_TX_Inst|r_Clock_Count[6]~30 ) # (!\uart_io|UART_TX_Inst|r_Clock_Count [7]))

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[6]~30 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[7]~31_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[7]~32 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[7]~31 .lut_mask = 16'h3C3F;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N15
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N16
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[8]~33 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[8]~33_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [8] & (\uart_io|UART_TX_Inst|r_Clock_Count[7]~32  $ (GND))) # (!\uart_io|UART_TX_Inst|r_Clock_Count [8] & (!\uart_io|UART_TX_Inst|r_Clock_Count[7]~32  & VCC))
// \uart_io|UART_TX_Inst|r_Clock_Count[8]~34  = CARRY((\uart_io|UART_TX_Inst|r_Clock_Count [8] & !\uart_io|UART_TX_Inst|r_Clock_Count[7]~32 ))

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[7]~32 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[8]~33_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[8]~34 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[8]~33 .lut_mask = 16'hC30C;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N17
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[8] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N18
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[9]~35 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[9]~35_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [9] & (!\uart_io|UART_TX_Inst|r_Clock_Count[8]~34 )) # (!\uart_io|UART_TX_Inst|r_Clock_Count [9] & ((\uart_io|UART_TX_Inst|r_Clock_Count[8]~34 ) # (GND)))
// \uart_io|UART_TX_Inst|r_Clock_Count[9]~36  = CARRY((!\uart_io|UART_TX_Inst|r_Clock_Count[8]~34 ) # (!\uart_io|UART_TX_Inst|r_Clock_Count [9]))

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[8]~34 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[9]~35_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[9]~36 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[9]~35 .lut_mask = 16'h3C3F;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N19
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[9] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N20
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[10]~37 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[10]~37_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [10] & (\uart_io|UART_TX_Inst|r_Clock_Count[9]~36  $ (GND))) # (!\uart_io|UART_TX_Inst|r_Clock_Count [10] & (!\uart_io|UART_TX_Inst|r_Clock_Count[9]~36  & VCC))
// \uart_io|UART_TX_Inst|r_Clock_Count[10]~38  = CARRY((\uart_io|UART_TX_Inst|r_Clock_Count [10] & !\uart_io|UART_TX_Inst|r_Clock_Count[9]~36 ))

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[9]~36 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[10]~37_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[10]~38 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[10]~37 .lut_mask = 16'hC30C;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N21
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[10] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N22
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[11]~39 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[11]~39_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [11] & (!\uart_io|UART_TX_Inst|r_Clock_Count[10]~38 )) # (!\uart_io|UART_TX_Inst|r_Clock_Count [11] & ((\uart_io|UART_TX_Inst|r_Clock_Count[10]~38 ) # (GND)))
// \uart_io|UART_TX_Inst|r_Clock_Count[11]~40  = CARRY((!\uart_io|UART_TX_Inst|r_Clock_Count[10]~38 ) # (!\uart_io|UART_TX_Inst|r_Clock_Count [11]))

	.dataa(\uart_io|UART_TX_Inst|r_Clock_Count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[10]~38 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[11]~39_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[11]~40 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[11]~39 .lut_mask = 16'h5A5F;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N23
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[11] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N24
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[12]~41 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[12]~41_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [12] & (\uart_io|UART_TX_Inst|r_Clock_Count[11]~40  $ (GND))) # (!\uart_io|UART_TX_Inst|r_Clock_Count [12] & (!\uart_io|UART_TX_Inst|r_Clock_Count[11]~40  & VCC))
// \uart_io|UART_TX_Inst|r_Clock_Count[12]~42  = CARRY((\uart_io|UART_TX_Inst|r_Clock_Count [12] & !\uart_io|UART_TX_Inst|r_Clock_Count[11]~40 ))

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[11]~40 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[12]~41_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[12]~42 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[12]~41 .lut_mask = 16'hC30C;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N25
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[12] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N26
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[13]~43 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[13]~43_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [13] & (!\uart_io|UART_TX_Inst|r_Clock_Count[12]~42 )) # (!\uart_io|UART_TX_Inst|r_Clock_Count [13] & ((\uart_io|UART_TX_Inst|r_Clock_Count[12]~42 ) # (GND)))
// \uart_io|UART_TX_Inst|r_Clock_Count[13]~44  = CARRY((!\uart_io|UART_TX_Inst|r_Clock_Count[12]~42 ) # (!\uart_io|UART_TX_Inst|r_Clock_Count [13]))

	.dataa(\uart_io|UART_TX_Inst|r_Clock_Count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[12]~42 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[13]~43_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[13]~44 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[13]~43 .lut_mask = 16'h5A5F;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N27
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[13] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N28
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[14]~45 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[14]~45_combout  = (\uart_io|UART_TX_Inst|r_Clock_Count [14] & (\uart_io|UART_TX_Inst|r_Clock_Count[13]~44  $ (GND))) # (!\uart_io|UART_TX_Inst|r_Clock_Count [14] & (!\uart_io|UART_TX_Inst|r_Clock_Count[13]~44  & VCC))
// \uart_io|UART_TX_Inst|r_Clock_Count[14]~46  = CARRY((\uart_io|UART_TX_Inst|r_Clock_Count [14] & !\uart_io|UART_TX_Inst|r_Clock_Count[13]~44 ))

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[13]~44 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[14]~45_combout ),
	.cout(\uart_io|UART_TX_Inst|r_Clock_Count[14]~46 ));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[14]~45 .lut_mask = 16'hC30C;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N29
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[14] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y34_N30
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_Clock_Count[15]~47 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_Clock_Count[15]~47_combout  = \uart_io|UART_TX_Inst|r_Clock_Count [15] $ (\uart_io|UART_TX_Inst|r_Clock_Count[14]~46 )

	.dataa(\uart_io|UART_TX_Inst|r_Clock_Count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_io|UART_TX_Inst|r_Clock_Count[14]~46 ),
	.combout(\uart_io|UART_TX_Inst|r_Clock_Count[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[15]~47 .lut_mask = 16'h5A5A;
defparam \uart_io|UART_TX_Inst|r_Clock_Count[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y34_N31
dffeas \uart_io|UART_TX_Inst|r_Clock_Count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_Clock_Count[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_io|UART_TX_Inst|r_Clock_Count[14]~18_combout ),
	.sload(gnd),
	.ena(!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Clock_Count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Clock_Count[15] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Clock_Count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N4
cycloneive_lcell_comb \uart_io|UART_TX_Inst|LessThan1~0 (
// Equation(s):
// \uart_io|UART_TX_Inst|LessThan1~0_combout  = (!\uart_io|UART_TX_Inst|r_Clock_Count [3] & (((!\uart_io|UART_TX_Inst|r_Clock_Count [1]) # (!\uart_io|UART_TX_Inst|r_Clock_Count [2])) # (!\uart_io|UART_TX_Inst|r_Clock_Count [0])))

	.dataa(\uart_io|UART_TX_Inst|r_Clock_Count [0]),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [3]),
	.datac(\uart_io|UART_TX_Inst|r_Clock_Count [2]),
	.datad(\uart_io|UART_TX_Inst|r_Clock_Count [1]),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|LessThan1~0 .lut_mask = 16'h1333;
defparam \uart_io|UART_TX_Inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N10
cycloneive_lcell_comb \uart_io|UART_TX_Inst|LessThan1~1 (
// Equation(s):
// \uart_io|UART_TX_Inst|LessThan1~1_combout  = ((!\uart_io|UART_TX_Inst|r_Clock_Count [5] & ((\uart_io|UART_TX_Inst|LessThan1~0_combout ) # (!\uart_io|UART_TX_Inst|r_Clock_Count [4])))) # (!\uart_io|UART_TX_Inst|r_Clock_Count [6])

	.dataa(\uart_io|UART_TX_Inst|r_Clock_Count [5]),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [6]),
	.datac(\uart_io|UART_TX_Inst|LessThan1~0_combout ),
	.datad(\uart_io|UART_TX_Inst|r_Clock_Count [4]),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|LessThan1~1 .lut_mask = 16'h7377;
defparam \uart_io|UART_TX_Inst|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N12
cycloneive_lcell_comb \uart_io|UART_TX_Inst|LessThan1~2 (
// Equation(s):
// \uart_io|UART_TX_Inst|LessThan1~2_combout  = (!\uart_io|UART_TX_Inst|r_Clock_Count [7] & (!\uart_io|UART_TX_Inst|r_Clock_Count [9] & (!\uart_io|UART_TX_Inst|r_Clock_Count [8] & \uart_io|UART_TX_Inst|LessThan1~1_combout )))

	.dataa(\uart_io|UART_TX_Inst|r_Clock_Count [7]),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [9]),
	.datac(\uart_io|UART_TX_Inst|r_Clock_Count [8]),
	.datad(\uart_io|UART_TX_Inst|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|LessThan1~2 .lut_mask = 16'h0100;
defparam \uart_io|UART_TX_Inst|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N18
cycloneive_lcell_comb \uart_io|UART_TX_Inst|LessThan1~3 (
// Equation(s):
// \uart_io|UART_TX_Inst|LessThan1~3_combout  = ((!\uart_io|UART_TX_Inst|r_Clock_Count [11] & ((\uart_io|UART_TX_Inst|LessThan1~2_combout ) # (!\uart_io|UART_TX_Inst|r_Clock_Count [10])))) # (!\uart_io|UART_TX_Inst|r_Clock_Count [12])

	.dataa(\uart_io|UART_TX_Inst|LessThan1~2_combout ),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [11]),
	.datac(\uart_io|UART_TX_Inst|r_Clock_Count [12]),
	.datad(\uart_io|UART_TX_Inst|r_Clock_Count [10]),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|LessThan1~3 .lut_mask = 16'h2F3F;
defparam \uart_io|UART_TX_Inst|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N28
cycloneive_lcell_comb \uart_io|UART_TX_Inst|LessThan1~4 (
// Equation(s):
// \uart_io|UART_TX_Inst|LessThan1~4_combout  = (!\uart_io|UART_TX_Inst|r_Clock_Count [15] & (!\uart_io|UART_TX_Inst|r_Clock_Count [13] & (!\uart_io|UART_TX_Inst|r_Clock_Count [14] & \uart_io|UART_TX_Inst|LessThan1~3_combout )))

	.dataa(\uart_io|UART_TX_Inst|r_Clock_Count [15]),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [13]),
	.datac(\uart_io|UART_TX_Inst|r_Clock_Count [14]),
	.datad(\uart_io|UART_TX_Inst|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|LessThan1~4 .lut_mask = 16'h0100;
defparam \uart_io|UART_TX_Inst|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N8
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector21~0 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector21~0_combout  = (\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q  & !\uart_io|UART_TX_Inst|LessThan1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q ),
	.datad(\uart_io|UART_TX_Inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector21~0 .lut_mask = 16'h00F0;
defparam \uart_io|UART_TX_Inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N9
dffeas \uart_io|UART_TX_Inst|r_SM_Main.CLEANUP (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_SM_Main.CLEANUP .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_SM_Main.CLEANUP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N14
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector22~0 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector22~0_combout  = (!\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q  & ((\control_logic|control_mem|content~46_combout ) # (\uart_io|UART_TX_Inst|r_SM_Main.000~q )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~46_combout ),
	.datac(\uart_io|UART_TX_Inst|r_SM_Main.000~q ),
	.datad(\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector22~0 .lut_mask = 16'h00FC;
defparam \uart_io|UART_TX_Inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N15
dffeas \uart_io|UART_TX_Inst|r_SM_Main.000 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_SM_Main.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_SM_Main.000 .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_SM_Main.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N28
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector23~3 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector23~3_combout  = (\uart_io|UART_TX_Inst|LessThan1~4_combout  & ((\uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT~q ) # ((\control_logic|control_mem|content~46_combout  & !\uart_io|UART_TX_Inst|r_SM_Main.000~q )))) # 
// (!\uart_io|UART_TX_Inst|LessThan1~4_combout  & (\control_logic|control_mem|content~46_combout  & ((!\uart_io|UART_TX_Inst|r_SM_Main.000~q ))))

	.dataa(\uart_io|UART_TX_Inst|LessThan1~4_combout ),
	.datab(\control_logic|control_mem|content~46_combout ),
	.datac(\uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT~q ),
	.datad(\uart_io|UART_TX_Inst|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector23~3 .lut_mask = 16'hA0EC;
defparam \uart_io|UART_TX_Inst|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N29
dffeas \uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|Selector23~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N18
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector24~0 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector24~0_combout  = (\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0_combout  & (!\uart_io|UART_TX_Inst|LessThan1~4_combout  & ((\uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT~q )))) # 
// (!\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0_combout  & ((\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ) # ((!\uart_io|UART_TX_Inst|LessThan1~4_combout  & \uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT~q ))))

	.dataa(\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0_combout ),
	.datab(\uart_io|UART_TX_Inst|LessThan1~4_combout ),
	.datac(\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ),
	.datad(\uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT~q ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector24~0 .lut_mask = 16'h7350;
defparam \uart_io|UART_TX_Inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N19
dffeas \uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N12
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector19~0 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector19~0_combout  = (\uart_io|UART_TX_Inst|r_Bit_Index [1] & ((\uart_io|UART_TX_Inst|r_SM_Main.000~q ) # (\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q )))

	.dataa(\uart_io|UART_TX_Inst|r_SM_Main.000~q ),
	.datab(\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ),
	.datac(gnd),
	.datad(\uart_io|UART_TX_Inst|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector19~0 .lut_mask = 16'hEE00;
defparam \uart_io|UART_TX_Inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N18
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector20~0 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector20~0_combout  = (!\uart_io|UART_TX_Inst|r_Clock_Count [15] & (!\uart_io|UART_TX_Inst|r_Clock_Count [13] & (!\uart_io|UART_TX_Inst|r_Clock_Count [14] & \uart_io|UART_TX_Inst|LessThan1~3_combout )))

	.dataa(\uart_io|UART_TX_Inst|r_Clock_Count [15]),
	.datab(\uart_io|UART_TX_Inst|r_Clock_Count [13]),
	.datac(\uart_io|UART_TX_Inst|r_Clock_Count [14]),
	.datad(\uart_io|UART_TX_Inst|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector20~0 .lut_mask = 16'h0100;
defparam \uart_io|UART_TX_Inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N4
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector20~1 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector20~1_combout  = (\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q  & ((\uart_io|UART_TX_Inst|r_Bit_Index [0] $ (!\uart_io|UART_TX_Inst|Selector20~0_combout )))) # (!\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q  & 
// (\uart_io|UART_TX_Inst|r_SM_Main.000~q  & (\uart_io|UART_TX_Inst|r_Bit_Index [0])))

	.dataa(\uart_io|UART_TX_Inst|r_SM_Main.000~q ),
	.datab(\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ),
	.datac(\uart_io|UART_TX_Inst|r_Bit_Index [0]),
	.datad(\uart_io|UART_TX_Inst|Selector20~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector20~1 .lut_mask = 16'hE02C;
defparam \uart_io|UART_TX_Inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y38_N5
dffeas \uart_io|UART_TX_Inst|r_Bit_Index[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N30
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector19~1 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector19~1_combout  = \uart_io|UART_TX_Inst|Selector19~0_combout  $ (((\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q  & (\uart_io|UART_TX_Inst|r_Bit_Index [0] & !\uart_io|UART_TX_Inst|LessThan1~4_combout ))))

	.dataa(\uart_io|UART_TX_Inst|Selector19~0_combout ),
	.datab(\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ),
	.datac(\uart_io|UART_TX_Inst|r_Bit_Index [0]),
	.datad(\uart_io|UART_TX_Inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector19~1 .lut_mask = 16'hAA6A;
defparam \uart_io|UART_TX_Inst|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y38_N31
dffeas \uart_io|UART_TX_Inst|r_Bit_Index[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N20
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector18~0 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector18~0_combout  = (!\uart_io|UART_TX_Inst|LessThan1~4_combout  & (\uart_io|UART_TX_Inst|r_Bit_Index [1] & \uart_io|UART_TX_Inst|r_Bit_Index [0]))

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|LessThan1~4_combout ),
	.datac(\uart_io|UART_TX_Inst|r_Bit_Index [1]),
	.datad(\uart_io|UART_TX_Inst|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector18~0 .lut_mask = 16'h3000;
defparam \uart_io|UART_TX_Inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N22
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector18~1 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector18~1_combout  = (\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q  & (\uart_io|UART_TX_Inst|Selector18~0_combout  $ ((\uart_io|UART_TX_Inst|r_Bit_Index [2])))) # (!\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q  & 
// (((\uart_io|UART_TX_Inst|r_Bit_Index [2] & \uart_io|UART_TX_Inst|r_SM_Main.000~q ))))

	.dataa(\uart_io|UART_TX_Inst|Selector18~0_combout ),
	.datab(\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ),
	.datac(\uart_io|UART_TX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_TX_Inst|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector18~1 .lut_mask = 16'h7848;
defparam \uart_io|UART_TX_Inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N23
dffeas \uart_io|UART_TX_Inst|r_Bit_Index[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N10
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0_combout  = (\uart_io|UART_TX_Inst|r_Bit_Index [1] & (!\uart_io|UART_TX_Inst|LessThan1~4_combout  & (\uart_io|UART_TX_Inst|r_Bit_Index [2] & \uart_io|UART_TX_Inst|r_Bit_Index [0])))

	.dataa(\uart_io|UART_TX_Inst|r_Bit_Index [1]),
	.datab(\uart_io|UART_TX_Inst|LessThan1~4_combout ),
	.datac(\uart_io|UART_TX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_TX_Inst|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0 .lut_mask = 16'h2000;
defparam \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N26
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~1 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~1_combout  = (\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0_combout  & ((\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ) # ((\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q  & 
// \uart_io|UART_TX_Inst|LessThan1~4_combout )))) # (!\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0_combout  & (((\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q  & \uart_io|UART_TX_Inst|LessThan1~4_combout ))))

	.dataa(\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~0_combout ),
	.datab(\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ),
	.datac(\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q ),
	.datad(\uart_io|UART_TX_Inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~1 .lut_mask = 16'hF888;
defparam \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N27
dffeas \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N0
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector1~0 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector1~0_combout  = (\uart_io|UART_TX_Inst|r_TX_Done~q  & ((\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q ) # ((\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ) # (\uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT~q ))))

	.dataa(\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q ),
	.datab(\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ),
	.datac(\uart_io|UART_TX_Inst|r_TX_Done~q ),
	.datad(\uart_io|UART_TX_Inst|r_SM_Main.TX_START_BIT~q ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector1~0 .lut_mask = 16'hF0E0;
defparam \uart_io|UART_TX_Inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N4
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector1~1 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector1~1_combout  = (\uart_io|UART_TX_Inst|Selector1~0_combout ) # ((\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ) # ((\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q  & !\uart_io|UART_TX_Inst|LessThan1~4_combout )))

	.dataa(\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q ),
	.datab(\uart_io|UART_TX_Inst|Selector1~0_combout ),
	.datac(\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.datad(\uart_io|UART_TX_Inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector1~1 .lut_mask = 16'hFCFE;
defparam \uart_io|UART_TX_Inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N5
dffeas \uart_io|UART_TX_Inst|r_TX_Done (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_TX_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Done .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_TX_Done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N12
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[0]~20 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[0]~20_combout  = \output_module|comb_7|u1|CLK_COUNT_400HZ [0] $ (VCC)
// \output_module|comb_7|u1|CLK_COUNT_400HZ[0]~21  = CARRY(\output_module|comb_7|u1|CLK_COUNT_400HZ [0])

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[0]~20_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[0]~21 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[0]~20 .lut_mask = 16'h55AA;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N12
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[0]~57 (
// Equation(s):
// \output_module|comb_7|r0|Cont[0]~57_combout  = (\output_module|comb_7|r0|Equal0~6_combout ) # (!\output_module|comb_7|r0|Cont [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|comb_7|r0|Cont [0]),
	.datad(\output_module|comb_7|r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[0]~57 .lut_mask = 16'hFF0F;
defparam \output_module|comb_7|r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y16_N13
dffeas \output_module|comb_7|r0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[0] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N14
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[1]~19 (
// Equation(s):
// \output_module|comb_7|r0|Cont[1]~19_combout  = (\output_module|comb_7|r0|Cont [0] & (\output_module|comb_7|r0|Cont [1] $ (VCC))) # (!\output_module|comb_7|r0|Cont [0] & (\output_module|comb_7|r0|Cont [1] & VCC))
// \output_module|comb_7|r0|Cont[1]~20  = CARRY((\output_module|comb_7|r0|Cont [0] & \output_module|comb_7|r0|Cont [1]))

	.dataa(\output_module|comb_7|r0|Cont [0]),
	.datab(\output_module|comb_7|r0|Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|comb_7|r0|Cont[1]~19_combout ),
	.cout(\output_module|comb_7|r0|Cont[1]~20 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \output_module|comb_7|r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y16_N15
dffeas \output_module|comb_7|r0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[1] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N16
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[2]~21 (
// Equation(s):
// \output_module|comb_7|r0|Cont[2]~21_combout  = (\output_module|comb_7|r0|Cont [2] & (!\output_module|comb_7|r0|Cont[1]~20 )) # (!\output_module|comb_7|r0|Cont [2] & ((\output_module|comb_7|r0|Cont[1]~20 ) # (GND)))
// \output_module|comb_7|r0|Cont[2]~22  = CARRY((!\output_module|comb_7|r0|Cont[1]~20 ) # (!\output_module|comb_7|r0|Cont [2]))

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[1]~20 ),
	.combout(\output_module|comb_7|r0|Cont[2]~21_combout ),
	.cout(\output_module|comb_7|r0|Cont[2]~22 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y16_N17
dffeas \output_module|comb_7|r0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[2] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N18
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[3]~23 (
// Equation(s):
// \output_module|comb_7|r0|Cont[3]~23_combout  = (\output_module|comb_7|r0|Cont [3] & (\output_module|comb_7|r0|Cont[2]~22  $ (GND))) # (!\output_module|comb_7|r0|Cont [3] & (!\output_module|comb_7|r0|Cont[2]~22  & VCC))
// \output_module|comb_7|r0|Cont[3]~24  = CARRY((\output_module|comb_7|r0|Cont [3] & !\output_module|comb_7|r0|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[2]~22 ),
	.combout(\output_module|comb_7|r0|Cont[3]~23_combout ),
	.cout(\output_module|comb_7|r0|Cont[3]~24 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y16_N19
dffeas \output_module|comb_7|r0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[3] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N20
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[4]~25 (
// Equation(s):
// \output_module|comb_7|r0|Cont[4]~25_combout  = (\output_module|comb_7|r0|Cont [4] & (!\output_module|comb_7|r0|Cont[3]~24 )) # (!\output_module|comb_7|r0|Cont [4] & ((\output_module|comb_7|r0|Cont[3]~24 ) # (GND)))
// \output_module|comb_7|r0|Cont[4]~26  = CARRY((!\output_module|comb_7|r0|Cont[3]~24 ) # (!\output_module|comb_7|r0|Cont [4]))

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[3]~24 ),
	.combout(\output_module|comb_7|r0|Cont[4]~25_combout ),
	.cout(\output_module|comb_7|r0|Cont[4]~26 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y16_N21
dffeas \output_module|comb_7|r0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[4] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N22
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[5]~27 (
// Equation(s):
// \output_module|comb_7|r0|Cont[5]~27_combout  = (\output_module|comb_7|r0|Cont [5] & (\output_module|comb_7|r0|Cont[4]~26  $ (GND))) # (!\output_module|comb_7|r0|Cont [5] & (!\output_module|comb_7|r0|Cont[4]~26  & VCC))
// \output_module|comb_7|r0|Cont[5]~28  = CARRY((\output_module|comb_7|r0|Cont [5] & !\output_module|comb_7|r0|Cont[4]~26 ))

	.dataa(\output_module|comb_7|r0|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[4]~26 ),
	.combout(\output_module|comb_7|r0|Cont[5]~27_combout ),
	.cout(\output_module|comb_7|r0|Cont[5]~28 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \output_module|comb_7|r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y16_N23
dffeas \output_module|comb_7|r0|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[5] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N24
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[6]~29 (
// Equation(s):
// \output_module|comb_7|r0|Cont[6]~29_combout  = (\output_module|comb_7|r0|Cont [6] & (!\output_module|comb_7|r0|Cont[5]~28 )) # (!\output_module|comb_7|r0|Cont [6] & ((\output_module|comb_7|r0|Cont[5]~28 ) # (GND)))
// \output_module|comb_7|r0|Cont[6]~30  = CARRY((!\output_module|comb_7|r0|Cont[5]~28 ) # (!\output_module|comb_7|r0|Cont [6]))

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[5]~28 ),
	.combout(\output_module|comb_7|r0|Cont[6]~29_combout ),
	.cout(\output_module|comb_7|r0|Cont[6]~30 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y16_N25
dffeas \output_module|comb_7|r0|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[6] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N26
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[7]~31 (
// Equation(s):
// \output_module|comb_7|r0|Cont[7]~31_combout  = (\output_module|comb_7|r0|Cont [7] & (\output_module|comb_7|r0|Cont[6]~30  $ (GND))) # (!\output_module|comb_7|r0|Cont [7] & (!\output_module|comb_7|r0|Cont[6]~30  & VCC))
// \output_module|comb_7|r0|Cont[7]~32  = CARRY((\output_module|comb_7|r0|Cont [7] & !\output_module|comb_7|r0|Cont[6]~30 ))

	.dataa(\output_module|comb_7|r0|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[6]~30 ),
	.combout(\output_module|comb_7|r0|Cont[7]~31_combout ),
	.cout(\output_module|comb_7|r0|Cont[7]~32 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[7]~31 .lut_mask = 16'hA50A;
defparam \output_module|comb_7|r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y16_N27
dffeas \output_module|comb_7|r0|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[7] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N28
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[8]~33 (
// Equation(s):
// \output_module|comb_7|r0|Cont[8]~33_combout  = (\output_module|comb_7|r0|Cont [8] & (!\output_module|comb_7|r0|Cont[7]~32 )) # (!\output_module|comb_7|r0|Cont [8] & ((\output_module|comb_7|r0|Cont[7]~32 ) # (GND)))
// \output_module|comb_7|r0|Cont[8]~34  = CARRY((!\output_module|comb_7|r0|Cont[7]~32 ) # (!\output_module|comb_7|r0|Cont [8]))

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[7]~32 ),
	.combout(\output_module|comb_7|r0|Cont[8]~33_combout ),
	.cout(\output_module|comb_7|r0|Cont[8]~34 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y16_N29
dffeas \output_module|comb_7|r0|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[8] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N30
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[9]~35 (
// Equation(s):
// \output_module|comb_7|r0|Cont[9]~35_combout  = (\output_module|comb_7|r0|Cont [9] & (\output_module|comb_7|r0|Cont[8]~34  $ (GND))) # (!\output_module|comb_7|r0|Cont [9] & (!\output_module|comb_7|r0|Cont[8]~34  & VCC))
// \output_module|comb_7|r0|Cont[9]~36  = CARRY((\output_module|comb_7|r0|Cont [9] & !\output_module|comb_7|r0|Cont[8]~34 ))

	.dataa(\output_module|comb_7|r0|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[8]~34 ),
	.combout(\output_module|comb_7|r0|Cont[9]~35_combout ),
	.cout(\output_module|comb_7|r0|Cont[9]~36 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[9]~35 .lut_mask = 16'hA50A;
defparam \output_module|comb_7|r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y16_N31
dffeas \output_module|comb_7|r0|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[9] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N0
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[10]~37 (
// Equation(s):
// \output_module|comb_7|r0|Cont[10]~37_combout  = (\output_module|comb_7|r0|Cont [10] & (!\output_module|comb_7|r0|Cont[9]~36 )) # (!\output_module|comb_7|r0|Cont [10] & ((\output_module|comb_7|r0|Cont[9]~36 ) # (GND)))
// \output_module|comb_7|r0|Cont[10]~38  = CARRY((!\output_module|comb_7|r0|Cont[9]~36 ) # (!\output_module|comb_7|r0|Cont [10]))

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[9]~36 ),
	.combout(\output_module|comb_7|r0|Cont[10]~37_combout ),
	.cout(\output_module|comb_7|r0|Cont[10]~38 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y15_N1
dffeas \output_module|comb_7|r0|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[10] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N2
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[11]~39 (
// Equation(s):
// \output_module|comb_7|r0|Cont[11]~39_combout  = (\output_module|comb_7|r0|Cont [11] & (\output_module|comb_7|r0|Cont[10]~38  $ (GND))) # (!\output_module|comb_7|r0|Cont [11] & (!\output_module|comb_7|r0|Cont[10]~38  & VCC))
// \output_module|comb_7|r0|Cont[11]~40  = CARRY((\output_module|comb_7|r0|Cont [11] & !\output_module|comb_7|r0|Cont[10]~38 ))

	.dataa(\output_module|comb_7|r0|Cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[10]~38 ),
	.combout(\output_module|comb_7|r0|Cont[11]~39_combout ),
	.cout(\output_module|comb_7|r0|Cont[11]~40 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[11]~39 .lut_mask = 16'hA50A;
defparam \output_module|comb_7|r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N8
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[11]~feeder (
// Equation(s):
// \output_module|comb_7|r0|Cont[11]~feeder_combout  = \output_module|comb_7|r0|Cont[11]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|comb_7|r0|Cont[11]~39_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|r0|Cont[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[11]~feeder .lut_mask = 16'hFF00;
defparam \output_module|comb_7|r0|Cont[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y16_N9
dffeas \output_module|comb_7|r0|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[11] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N6
cycloneive_lcell_comb \output_module|comb_7|r0|Equal0~4 (
// Equation(s):
// \output_module|comb_7|r0|Equal0~4_combout  = (\output_module|comb_7|r0|Cont [9] & (\output_module|comb_7|r0|Cont [8] & (\output_module|comb_7|r0|Cont [11] & \output_module|comb_7|r0|Cont [10])))

	.dataa(\output_module|comb_7|r0|Cont [9]),
	.datab(\output_module|comb_7|r0|Cont [8]),
	.datac(\output_module|comb_7|r0|Cont [11]),
	.datad(\output_module|comb_7|r0|Cont [10]),
	.cin(gnd),
	.combout(\output_module|comb_7|r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|r0|Equal0~4 .lut_mask = 16'h8000;
defparam \output_module|comb_7|r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N4
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[12]~41 (
// Equation(s):
// \output_module|comb_7|r0|Cont[12]~41_combout  = (\output_module|comb_7|r0|Cont [12] & (!\output_module|comb_7|r0|Cont[11]~40 )) # (!\output_module|comb_7|r0|Cont [12] & ((\output_module|comb_7|r0|Cont[11]~40 ) # (GND)))
// \output_module|comb_7|r0|Cont[12]~42  = CARRY((!\output_module|comb_7|r0|Cont[11]~40 ) # (!\output_module|comb_7|r0|Cont [12]))

	.dataa(\output_module|comb_7|r0|Cont [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[11]~40 ),
	.combout(\output_module|comb_7|r0|Cont[12]~41_combout ),
	.cout(\output_module|comb_7|r0|Cont[12]~42 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[12]~41 .lut_mask = 16'h5A5F;
defparam \output_module|comb_7|r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y15_N5
dffeas \output_module|comb_7|r0|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[12] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N6
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[13]~43 (
// Equation(s):
// \output_module|comb_7|r0|Cont[13]~43_combout  = (\output_module|comb_7|r0|Cont [13] & (\output_module|comb_7|r0|Cont[12]~42  $ (GND))) # (!\output_module|comb_7|r0|Cont [13] & (!\output_module|comb_7|r0|Cont[12]~42  & VCC))
// \output_module|comb_7|r0|Cont[13]~44  = CARRY((\output_module|comb_7|r0|Cont [13] & !\output_module|comb_7|r0|Cont[12]~42 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[12]~42 ),
	.combout(\output_module|comb_7|r0|Cont[13]~43_combout ),
	.cout(\output_module|comb_7|r0|Cont[13]~44 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[13]~43 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y15_N7
dffeas \output_module|comb_7|r0|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[13] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N8
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[14]~45 (
// Equation(s):
// \output_module|comb_7|r0|Cont[14]~45_combout  = (\output_module|comb_7|r0|Cont [14] & (!\output_module|comb_7|r0|Cont[13]~44 )) # (!\output_module|comb_7|r0|Cont [14] & ((\output_module|comb_7|r0|Cont[13]~44 ) # (GND)))
// \output_module|comb_7|r0|Cont[14]~46  = CARRY((!\output_module|comb_7|r0|Cont[13]~44 ) # (!\output_module|comb_7|r0|Cont [14]))

	.dataa(\output_module|comb_7|r0|Cont [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[13]~44 ),
	.combout(\output_module|comb_7|r0|Cont[14]~45_combout ),
	.cout(\output_module|comb_7|r0|Cont[14]~46 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[14]~45 .lut_mask = 16'h5A5F;
defparam \output_module|comb_7|r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y15_N9
dffeas \output_module|comb_7|r0|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[14] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N10
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[15]~47 (
// Equation(s):
// \output_module|comb_7|r0|Cont[15]~47_combout  = (\output_module|comb_7|r0|Cont [15] & (\output_module|comb_7|r0|Cont[14]~46  $ (GND))) # (!\output_module|comb_7|r0|Cont [15] & (!\output_module|comb_7|r0|Cont[14]~46  & VCC))
// \output_module|comb_7|r0|Cont[15]~48  = CARRY((\output_module|comb_7|r0|Cont [15] & !\output_module|comb_7|r0|Cont[14]~46 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[14]~46 ),
	.combout(\output_module|comb_7|r0|Cont[15]~47_combout ),
	.cout(\output_module|comb_7|r0|Cont[15]~48 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[15]~47 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y15_N11
dffeas \output_module|comb_7|r0|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[15] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N12
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[16]~49 (
// Equation(s):
// \output_module|comb_7|r0|Cont[16]~49_combout  = (\output_module|comb_7|r0|Cont [16] & (!\output_module|comb_7|r0|Cont[15]~48 )) # (!\output_module|comb_7|r0|Cont [16] & ((\output_module|comb_7|r0|Cont[15]~48 ) # (GND)))
// \output_module|comb_7|r0|Cont[16]~50  = CARRY((!\output_module|comb_7|r0|Cont[15]~48 ) # (!\output_module|comb_7|r0|Cont [16]))

	.dataa(\output_module|comb_7|r0|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[15]~48 ),
	.combout(\output_module|comb_7|r0|Cont[16]~49_combout ),
	.cout(\output_module|comb_7|r0|Cont[16]~50 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \output_module|comb_7|r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y15_N13
dffeas \output_module|comb_7|r0|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[16] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N14
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[17]~51 (
// Equation(s):
// \output_module|comb_7|r0|Cont[17]~51_combout  = (\output_module|comb_7|r0|Cont [17] & (\output_module|comb_7|r0|Cont[16]~50  $ (GND))) # (!\output_module|comb_7|r0|Cont [17] & (!\output_module|comb_7|r0|Cont[16]~50  & VCC))
// \output_module|comb_7|r0|Cont[17]~52  = CARRY((\output_module|comb_7|r0|Cont [17] & !\output_module|comb_7|r0|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[16]~50 ),
	.combout(\output_module|comb_7|r0|Cont[17]~51_combout ),
	.cout(\output_module|comb_7|r0|Cont[17]~52 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y15_N15
dffeas \output_module|comb_7|r0|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[17] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N16
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[18]~53 (
// Equation(s):
// \output_module|comb_7|r0|Cont[18]~53_combout  = (\output_module|comb_7|r0|Cont [18] & (!\output_module|comb_7|r0|Cont[17]~52 )) # (!\output_module|comb_7|r0|Cont [18] & ((\output_module|comb_7|r0|Cont[17]~52 ) # (GND)))
// \output_module|comb_7|r0|Cont[18]~54  = CARRY((!\output_module|comb_7|r0|Cont[17]~52 ) # (!\output_module|comb_7|r0|Cont [18]))

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|r0|Cont[17]~52 ),
	.combout(\output_module|comb_7|r0|Cont[18]~53_combout ),
	.cout(\output_module|comb_7|r0|Cont[18]~54 ));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y15_N17
dffeas \output_module|comb_7|r0|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[18] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N18
cycloneive_lcell_comb \output_module|comb_7|r0|Cont[19]~55 (
// Equation(s):
// \output_module|comb_7|r0|Cont[19]~55_combout  = \output_module|comb_7|r0|Cont [19] $ (!\output_module|comb_7|r0|Cont[18]~54 )

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|comb_7|r0|Cont[18]~54 ),
	.combout(\output_module|comb_7|r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[19]~55 .lut_mask = 16'hC3C3;
defparam \output_module|comb_7|r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y15_N19
dffeas \output_module|comb_7|r0|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|r0|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_module|comb_7|r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|Cont[19] .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N28
cycloneive_lcell_comb \output_module|comb_7|r0|Equal0~0 (
// Equation(s):
// \output_module|comb_7|r0|Equal0~0_combout  = (\output_module|comb_7|r0|Cont [16] & (\output_module|comb_7|r0|Cont [18] & (\output_module|comb_7|r0|Cont [17] & \output_module|comb_7|r0|Cont [19])))

	.dataa(\output_module|comb_7|r0|Cont [16]),
	.datab(\output_module|comb_7|r0|Cont [18]),
	.datac(\output_module|comb_7|r0|Cont [17]),
	.datad(\output_module|comb_7|r0|Cont [19]),
	.cin(gnd),
	.combout(\output_module|comb_7|r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|r0|Equal0~0 .lut_mask = 16'h8000;
defparam \output_module|comb_7|r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N2
cycloneive_lcell_comb \output_module|comb_7|r0|Equal0~1 (
// Equation(s):
// \output_module|comb_7|r0|Equal0~1_combout  = (\output_module|comb_7|r0|Cont [1] & \output_module|comb_7|r0|Cont [0])

	.dataa(gnd),
	.datab(\output_module|comb_7|r0|Cont [1]),
	.datac(gnd),
	.datad(\output_module|comb_7|r0|Cont [0]),
	.cin(gnd),
	.combout(\output_module|comb_7|r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|r0|Equal0~1 .lut_mask = 16'hCC00;
defparam \output_module|comb_7|r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N10
cycloneive_lcell_comb \output_module|comb_7|r0|Equal0~2 (
// Equation(s):
// \output_module|comb_7|r0|Equal0~2_combout  = (\output_module|comb_7|r0|Cont [5] & (\output_module|comb_7|r0|Cont [4] & (\output_module|comb_7|r0|Cont [7] & \output_module|comb_7|r0|Cont [6])))

	.dataa(\output_module|comb_7|r0|Cont [5]),
	.datab(\output_module|comb_7|r0|Cont [4]),
	.datac(\output_module|comb_7|r0|Cont [7]),
	.datad(\output_module|comb_7|r0|Cont [6]),
	.cin(gnd),
	.combout(\output_module|comb_7|r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|r0|Equal0~2 .lut_mask = 16'h8000;
defparam \output_module|comb_7|r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N4
cycloneive_lcell_comb \output_module|comb_7|r0|Equal0~3 (
// Equation(s):
// \output_module|comb_7|r0|Equal0~3_combout  = (\output_module|comb_7|r0|Cont [3] & (\output_module|comb_7|r0|Equal0~1_combout  & (\output_module|comb_7|r0|Cont [2] & \output_module|comb_7|r0|Equal0~2_combout )))

	.dataa(\output_module|comb_7|r0|Cont [3]),
	.datab(\output_module|comb_7|r0|Equal0~1_combout ),
	.datac(\output_module|comb_7|r0|Cont [2]),
	.datad(\output_module|comb_7|r0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|r0|Equal0~3 .lut_mask = 16'h8000;
defparam \output_module|comb_7|r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N22
cycloneive_lcell_comb \output_module|comb_7|r0|Equal0~5 (
// Equation(s):
// \output_module|comb_7|r0|Equal0~5_combout  = (\output_module|comb_7|r0|Cont [13] & (\output_module|comb_7|r0|Cont [12] & (\output_module|comb_7|r0|Cont [14] & \output_module|comb_7|r0|Cont [15])))

	.dataa(\output_module|comb_7|r0|Cont [13]),
	.datab(\output_module|comb_7|r0|Cont [12]),
	.datac(\output_module|comb_7|r0|Cont [14]),
	.datad(\output_module|comb_7|r0|Cont [15]),
	.cin(gnd),
	.combout(\output_module|comb_7|r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|r0|Equal0~5 .lut_mask = 16'h8000;
defparam \output_module|comb_7|r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N0
cycloneive_lcell_comb \output_module|comb_7|r0|Equal0~6 (
// Equation(s):
// \output_module|comb_7|r0|Equal0~6_combout  = (\output_module|comb_7|r0|Equal0~4_combout  & (\output_module|comb_7|r0|Equal0~0_combout  & (\output_module|comb_7|r0|Equal0~3_combout  & \output_module|comb_7|r0|Equal0~5_combout )))

	.dataa(\output_module|comb_7|r0|Equal0~4_combout ),
	.datab(\output_module|comb_7|r0|Equal0~0_combout ),
	.datac(\output_module|comb_7|r0|Equal0~3_combout ),
	.datad(\output_module|comb_7|r0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|r0|Equal0~6 .lut_mask = 16'h8000;
defparam \output_module|comb_7|r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y16_N3
dffeas \output_module|comb_7|r0|oRESET (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\output_module|comb_7|r0|Equal0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|r0|oRESET .is_wysiwyg = "true";
defparam \output_module|comb_7|r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N22
cycloneive_lcell_comb \output_module|comb_7|u1|LessThan0~3 (
// Equation(s):
// \output_module|comb_7|u1|LessThan0~3_combout  = (((!\output_module|comb_7|u1|CLK_COUNT_400HZ [13]) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [12])) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [14])) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [15])

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [15]),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [14]),
	.datac(\output_module|comb_7|u1|CLK_COUNT_400HZ [12]),
	.datad(\output_module|comb_7|u1|CLK_COUNT_400HZ [13]),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \output_module|comb_7|u1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N10
cycloneive_lcell_comb \output_module|comb_7|u1|LessThan0~1 (
// Equation(s):
// \output_module|comb_7|u1|LessThan0~1_combout  = (!\output_module|comb_7|u1|CLK_COUNT_400HZ [7] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ [6] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ [9] & !\output_module|comb_7|u1|CLK_COUNT_400HZ [8])))

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [7]),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [6]),
	.datac(\output_module|comb_7|u1|CLK_COUNT_400HZ [9]),
	.datad(\output_module|comb_7|u1|CLK_COUNT_400HZ [8]),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|LessThan0~1 .lut_mask = 16'h0001;
defparam \output_module|comb_7|u1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N4
cycloneive_lcell_comb \output_module|comb_7|u1|LessThan0~0 (
// Equation(s):
// \output_module|comb_7|u1|LessThan0~0_combout  = ((!\output_module|comb_7|u1|CLK_COUNT_400HZ [2] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ [3] & !\output_module|comb_7|u1|CLK_COUNT_400HZ [4]))) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [5])

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [2]),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [3]),
	.datac(\output_module|comb_7|u1|CLK_COUNT_400HZ [5]),
	.datad(\output_module|comb_7|u1|CLK_COUNT_400HZ [4]),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|LessThan0~0 .lut_mask = 16'h0F1F;
defparam \output_module|comb_7|u1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N20
cycloneive_lcell_comb \output_module|comb_7|u1|LessThan0~2 (
// Equation(s):
// \output_module|comb_7|u1|LessThan0~2_combout  = (!\output_module|comb_7|u1|CLK_COUNT_400HZ [11] & (((\output_module|comb_7|u1|LessThan0~1_combout  & \output_module|comb_7|u1|LessThan0~0_combout )) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [10])))

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [11]),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [10]),
	.datac(\output_module|comb_7|u1|LessThan0~1_combout ),
	.datad(\output_module|comb_7|u1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|LessThan0~2 .lut_mask = 16'h5111;
defparam \output_module|comb_7|u1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N28
cycloneive_lcell_comb \output_module|comb_7|u1|LessThan0~5 (
// Equation(s):
// \output_module|comb_7|u1|LessThan0~5_combout  = ((!\output_module|comb_7|u1|LessThan0~3_combout  & !\output_module|comb_7|u1|LessThan0~2_combout )) # (!\output_module|comb_7|u1|LessThan0~4_combout )

	.dataa(\output_module|comb_7|u1|LessThan0~4_combout ),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|LessThan0~3_combout ),
	.datad(\output_module|comb_7|u1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|LessThan0~5 .lut_mask = 16'h555F;
defparam \output_module|comb_7|u1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y17_N13
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[0]~20_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[0] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N14
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[1]~22 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[1]~22_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [1] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ[0]~21 )) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [1] & 
// ((\output_module|comb_7|u1|CLK_COUNT_400HZ[0]~21 ) # (GND)))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[1]~23  = CARRY((!\output_module|comb_7|u1|CLK_COUNT_400HZ[0]~21 ) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [1]))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[0]~21 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[1]~22_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[1]~23 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[1]~22 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N15
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[1]~22_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[1] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N16
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[2]~24 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[2]~24_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [2] & (\output_module|comb_7|u1|CLK_COUNT_400HZ[1]~23  $ (GND))) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [2] & 
// (!\output_module|comb_7|u1|CLK_COUNT_400HZ[1]~23  & VCC))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[2]~25  = CARRY((\output_module|comb_7|u1|CLK_COUNT_400HZ [2] & !\output_module|comb_7|u1|CLK_COUNT_400HZ[1]~23 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[1]~23 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[2]~24_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[2]~25 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[2]~24 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N17
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[2]~24_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[2] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N18
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[3]~26 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[3]~26_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [3] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ[2]~25 )) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [3] & 
// ((\output_module|comb_7|u1|CLK_COUNT_400HZ[2]~25 ) # (GND)))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[3]~27  = CARRY((!\output_module|comb_7|u1|CLK_COUNT_400HZ[2]~25 ) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [3]))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[2]~25 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[3]~26_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[3]~27 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[3]~26 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N19
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[3]~26_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[3] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N20
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[4]~28 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[4]~28_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [4] & (\output_module|comb_7|u1|CLK_COUNT_400HZ[3]~27  $ (GND))) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [4] & 
// (!\output_module|comb_7|u1|CLK_COUNT_400HZ[3]~27  & VCC))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[4]~29  = CARRY((\output_module|comb_7|u1|CLK_COUNT_400HZ [4] & !\output_module|comb_7|u1|CLK_COUNT_400HZ[3]~27 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[3]~27 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[4]~28_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[4]~29 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[4]~28 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N21
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[4]~28_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[4] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N22
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[5]~30 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[5]~30_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [5] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ[4]~29 )) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [5] & 
// ((\output_module|comb_7|u1|CLK_COUNT_400HZ[4]~29 ) # (GND)))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[5]~31  = CARRY((!\output_module|comb_7|u1|CLK_COUNT_400HZ[4]~29 ) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [5]))

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[4]~29 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[5]~30_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[5]~31 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[5]~30 .lut_mask = 16'h5A5F;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N23
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[5]~30_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[5] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N24
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[6]~32 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[6]~32_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [6] & (\output_module|comb_7|u1|CLK_COUNT_400HZ[5]~31  $ (GND))) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [6] & 
// (!\output_module|comb_7|u1|CLK_COUNT_400HZ[5]~31  & VCC))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[6]~33  = CARRY((\output_module|comb_7|u1|CLK_COUNT_400HZ [6] & !\output_module|comb_7|u1|CLK_COUNT_400HZ[5]~31 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[5]~31 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[6]~32_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[6]~33 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[6]~32 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N25
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[6]~32_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[6] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N26
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[7]~34 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[7]~34_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [7] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ[6]~33 )) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [7] & 
// ((\output_module|comb_7|u1|CLK_COUNT_400HZ[6]~33 ) # (GND)))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[7]~35  = CARRY((!\output_module|comb_7|u1|CLK_COUNT_400HZ[6]~33 ) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [7]))

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[6]~33 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[7]~34_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[7]~35 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[7]~34 .lut_mask = 16'h5A5F;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N27
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[7]~34_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[7] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N28
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[8]~36 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[8]~36_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [8] & (\output_module|comb_7|u1|CLK_COUNT_400HZ[7]~35  $ (GND))) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [8] & 
// (!\output_module|comb_7|u1|CLK_COUNT_400HZ[7]~35  & VCC))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[8]~37  = CARRY((\output_module|comb_7|u1|CLK_COUNT_400HZ [8] & !\output_module|comb_7|u1|CLK_COUNT_400HZ[7]~35 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[7]~35 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[8]~36_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[8]~37 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[8]~36 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N29
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[8]~36_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[8] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y17_N30
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[9]~38 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[9]~38_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [9] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ[8]~37 )) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [9] & 
// ((\output_module|comb_7|u1|CLK_COUNT_400HZ[8]~37 ) # (GND)))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[9]~39  = CARRY((!\output_module|comb_7|u1|CLK_COUNT_400HZ[8]~37 ) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [9]))

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[8]~37 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[9]~38_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[9]~39 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[9]~38 .lut_mask = 16'h5A5F;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y17_N31
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[9]~38_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[9] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N0
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[10]~40 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[10]~40_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [10] & (\output_module|comb_7|u1|CLK_COUNT_400HZ[9]~39  $ (GND))) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [10] & 
// (!\output_module|comb_7|u1|CLK_COUNT_400HZ[9]~39  & VCC))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[10]~41  = CARRY((\output_module|comb_7|u1|CLK_COUNT_400HZ [10] & !\output_module|comb_7|u1|CLK_COUNT_400HZ[9]~39 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[9]~39 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[10]~40_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[10]~41 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[10]~40 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y16_N1
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[10]~40_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[10] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N2
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[11]~42 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[11]~42_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [11] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ[10]~41 )) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [11] & 
// ((\output_module|comb_7|u1|CLK_COUNT_400HZ[10]~41 ) # (GND)))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[11]~43  = CARRY((!\output_module|comb_7|u1|CLK_COUNT_400HZ[10]~41 ) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [11]))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[10]~41 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[11]~42_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[11]~43 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[11]~42 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y16_N3
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[11]~42_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[11] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N4
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[12]~44 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[12]~44_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [12] & (\output_module|comb_7|u1|CLK_COUNT_400HZ[11]~43  $ (GND))) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [12] & 
// (!\output_module|comb_7|u1|CLK_COUNT_400HZ[11]~43  & VCC))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[12]~45  = CARRY((\output_module|comb_7|u1|CLK_COUNT_400HZ [12] & !\output_module|comb_7|u1|CLK_COUNT_400HZ[11]~43 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[11]~43 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[12]~44_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[12]~45 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[12]~44 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y16_N5
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[12]~44_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[12] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N6
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[13]~46 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[13]~46_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [13] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ[12]~45 )) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [13] & 
// ((\output_module|comb_7|u1|CLK_COUNT_400HZ[12]~45 ) # (GND)))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[13]~47  = CARRY((!\output_module|comb_7|u1|CLK_COUNT_400HZ[12]~45 ) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [13]))

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[12]~45 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[13]~46_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[13]~47 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[13]~46 .lut_mask = 16'h5A5F;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y16_N7
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[13]~46_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[13] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N8
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[14]~48 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[14]~48_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [14] & (\output_module|comb_7|u1|CLK_COUNT_400HZ[13]~47  $ (GND))) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [14] & 
// (!\output_module|comb_7|u1|CLK_COUNT_400HZ[13]~47  & VCC))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[14]~49  = CARRY((\output_module|comb_7|u1|CLK_COUNT_400HZ [14] & !\output_module|comb_7|u1|CLK_COUNT_400HZ[13]~47 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[13]~47 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[14]~48_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[14]~49 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[14]~48 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y16_N9
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[14]~48_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [14]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[14] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N10
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[15]~50 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[15]~50_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [15] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ[14]~49 )) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [15] & 
// ((\output_module|comb_7|u1|CLK_COUNT_400HZ[14]~49 ) # (GND)))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[15]~51  = CARRY((!\output_module|comb_7|u1|CLK_COUNT_400HZ[14]~49 ) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [15]))

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[14]~49 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[15]~50_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[15]~51 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[15]~50 .lut_mask = 16'h5A5F;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y16_N11
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[15]~50_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [15]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[15] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N12
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[16]~52 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[16]~52_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [16] & (\output_module|comb_7|u1|CLK_COUNT_400HZ[15]~51  $ (GND))) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [16] & 
// (!\output_module|comb_7|u1|CLK_COUNT_400HZ[15]~51  & VCC))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[16]~53  = CARRY((\output_module|comb_7|u1|CLK_COUNT_400HZ [16] & !\output_module|comb_7|u1|CLK_COUNT_400HZ[15]~51 ))

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[15]~51 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[16]~52_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[16]~53 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[16]~52 .lut_mask = 16'hA50A;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y16_N13
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[16]~52_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [16]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[16] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N14
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[17]~54 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[17]~54_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [17] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ[16]~53 )) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [17] & 
// ((\output_module|comb_7|u1|CLK_COUNT_400HZ[16]~53 ) # (GND)))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[17]~55  = CARRY((!\output_module|comb_7|u1|CLK_COUNT_400HZ[16]~53 ) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [17]))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[16]~53 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[17]~54_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[17]~55 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[17]~54 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y16_N15
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[17]~54_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [17]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[17] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N16
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[18]~56 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[18]~56_combout  = (\output_module|comb_7|u1|CLK_COUNT_400HZ [18] & (\output_module|comb_7|u1|CLK_COUNT_400HZ[17]~55  $ (GND))) # (!\output_module|comb_7|u1|CLK_COUNT_400HZ [18] & 
// (!\output_module|comb_7|u1|CLK_COUNT_400HZ[17]~55  & VCC))
// \output_module|comb_7|u1|CLK_COUNT_400HZ[18]~57  = CARRY((\output_module|comb_7|u1|CLK_COUNT_400HZ [18] & !\output_module|comb_7|u1|CLK_COUNT_400HZ[17]~55 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[17]~55 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[18]~56_combout ),
	.cout(\output_module|comb_7|u1|CLK_COUNT_400HZ[18]~57 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[18]~56 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y16_N17
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[18]~56_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [18]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[18] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N18
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_COUNT_400HZ[19]~58 (
// Equation(s):
// \output_module|comb_7|u1|CLK_COUNT_400HZ[19]~58_combout  = \output_module|comb_7|u1|CLK_COUNT_400HZ [19] $ (\output_module|comb_7|u1|CLK_COUNT_400HZ[18]~57 )

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|comb_7|u1|CLK_COUNT_400HZ[18]~57 ),
	.combout(\output_module|comb_7|u1|CLK_COUNT_400HZ[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[19]~58 .lut_mask = 16'h3C3C;
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y16_N19
dffeas \output_module|comb_7|u1|CLK_COUNT_400HZ[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_COUNT_400HZ[19]~58_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(\output_module|comb_7|u1|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_COUNT_400HZ [19]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[19] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_COUNT_400HZ[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N26
cycloneive_lcell_comb \output_module|comb_7|u1|LessThan0~4 (
// Equation(s):
// \output_module|comb_7|u1|LessThan0~4_combout  = (!\output_module|comb_7|u1|CLK_COUNT_400HZ [16] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ [19] & (!\output_module|comb_7|u1|CLK_COUNT_400HZ [17] & !\output_module|comb_7|u1|CLK_COUNT_400HZ [18])))

	.dataa(\output_module|comb_7|u1|CLK_COUNT_400HZ [16]),
	.datab(\output_module|comb_7|u1|CLK_COUNT_400HZ [19]),
	.datac(\output_module|comb_7|u1|CLK_COUNT_400HZ [17]),
	.datad(\output_module|comb_7|u1|CLK_COUNT_400HZ [18]),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|LessThan0~4 .lut_mask = 16'h0001;
defparam \output_module|comb_7|u1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N30
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_400HZ~0 (
// Equation(s):
// \output_module|comb_7|u1|CLK_400HZ~0_combout  = \output_module|comb_7|u1|CLK_400HZ~q  $ ((((!\output_module|comb_7|u1|LessThan0~2_combout  & !\output_module|comb_7|u1|LessThan0~3_combout )) # (!\output_module|comb_7|u1|LessThan0~4_combout )))

	.dataa(\output_module|comb_7|u1|LessThan0~4_combout ),
	.datab(\output_module|comb_7|u1|LessThan0~2_combout ),
	.datac(\output_module|comb_7|u1|LessThan0~3_combout ),
	.datad(\output_module|comb_7|u1|CLK_400HZ~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|CLK_400HZ~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_400HZ~0 .lut_mask = 16'hA857;
defparam \output_module|comb_7|u1|CLK_400HZ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y16_N24
cycloneive_lcell_comb \output_module|comb_7|u1|CLK_400HZ~feeder (
// Equation(s):
// \output_module|comb_7|u1|CLK_400HZ~feeder_combout  = \output_module|comb_7|u1|CLK_400HZ~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|CLK_400HZ~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|CLK_400HZ~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_400HZ~feeder .lut_mask = 16'hF0F0;
defparam \output_module|comb_7|u1|CLK_400HZ~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y16_N25
dffeas \output_module|comb_7|u1|CLK_400HZ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\output_module|comb_7|u1|CLK_400HZ~feeder_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CLK_400HZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_400HZ .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CLK_400HZ .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \output_module|comb_7|u1|CLK_400HZ~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\output_module|comb_7|u1|CLK_400HZ~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CLK_400HZ~clkctrl .clock_type = "global clock";
defparam \output_module|comb_7|u1|CLK_400HZ~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X108_Y16_N27
dffeas \output_module|comb_7|u1|state.HOLD (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(gnd),
	.asdata(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.HOLD .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N14
cycloneive_lcell_comb \output_module|comb_7|u1|LCD_RS~0 (
// Equation(s):
// \output_module|comb_7|u1|LCD_RS~0_combout  = (!\output_module|comb_7|u1|state.HOLD~q  & !\output_module|comb_7|u1|state.DROP_LCD_E~q )

	.dataa(\output_module|comb_7|u1|state.HOLD~q ),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|LCD_RS~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|LCD_RS~0 .lut_mask = 16'h0505;
defparam \output_module|comb_7|u1|LCD_RS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N15
dffeas \output_module|comb_7|u1|state.DROP_LCD_E (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|LCD_RS~0_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.DROP_LCD_E .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.DROP_LCD_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N12
cycloneive_lcell_comb \output_module|comb_7|u1|LCD_E~0 (
// Equation(s):
// \output_module|comb_7|u1|LCD_E~0_combout  = (\output_module|comb_7|u1|state.HOLD~q  & (((\output_module|comb_7|u1|LCD_E~q )))) # (!\output_module|comb_7|u1|state.HOLD~q  & ((\output_module|comb_7|r0|oRESET~q  & 
// (!\output_module|comb_7|u1|state.DROP_LCD_E~q )) # (!\output_module|comb_7|r0|oRESET~q  & ((\output_module|comb_7|u1|LCD_E~q )))))

	.dataa(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datab(\output_module|comb_7|u1|state.HOLD~q ),
	.datac(\output_module|comb_7|u1|LCD_E~q ),
	.datad(\output_module|comb_7|r0|oRESET~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|LCD_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|LCD_E~0 .lut_mask = 16'hD1F0;
defparam \output_module|comb_7|u1|LCD_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N13
dffeas \output_module|comb_7|u1|LCD_E (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|LCD_E~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|LCD_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|LCD_E .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|LCD_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N10
cycloneive_lcell_comb \output_module|comb_7|u1|state.RESET1~feeder (
// Equation(s):
// \output_module|comb_7|u1|state.RESET1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|state.RESET1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|state.RESET1~feeder .lut_mask = 16'hFFFF;
defparam \output_module|comb_7|u1|state.RESET1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N11
dffeas \output_module|comb_7|u1|state.RESET1 (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|state.RESET1~feeder_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.RESET1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.RESET1 .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.RESET1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N4
cycloneive_lcell_comb \output_module|comb_7|u1|Selector16~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector16~0_combout  = ((\output_module|comb_7|u1|next_command.RESET2~q  & ((\output_module|comb_7|u1|state.DROP_LCD_E~q ) # (\output_module|comb_7|u1|state.HOLD~q )))) # (!\output_module|comb_7|u1|state.RESET1~q )

	.dataa(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datab(\output_module|comb_7|u1|state.RESET1~q ),
	.datac(\output_module|comb_7|u1|next_command.RESET2~q ),
	.datad(\output_module|comb_7|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector16~0 .lut_mask = 16'hF3B3;
defparam \output_module|comb_7|u1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N5
dffeas \output_module|comb_7|u1|next_command.RESET2 (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|next_command.RESET2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|next_command.RESET2 .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|next_command.RESET2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N2
cycloneive_lcell_comb \output_module|comb_7|u1|state~38 (
// Equation(s):
// \output_module|comb_7|u1|state~38_combout  = (\output_module|comb_7|u1|next_command.RESET2~q  & \output_module|comb_7|u1|state.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|next_command.RESET2~q ),
	.datad(\output_module|comb_7|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|state~38 .lut_mask = 16'hF000;
defparam \output_module|comb_7|u1|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N3
dffeas \output_module|comb_7|u1|state.RESET2 (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|state~38_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.RESET2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.RESET2 .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.RESET2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N24
cycloneive_lcell_comb \output_module|comb_7|u1|Selector17~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector17~0_combout  = (\output_module|comb_7|u1|state.RESET2~q ) # ((\output_module|comb_7|u1|next_command.RESET3~q  & ((\output_module|comb_7|u1|state.DROP_LCD_E~q ) # (\output_module|comb_7|u1|state.HOLD~q ))))

	.dataa(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datab(\output_module|comb_7|u1|state.HOLD~q ),
	.datac(\output_module|comb_7|u1|next_command.RESET3~q ),
	.datad(\output_module|comb_7|u1|state.RESET2~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector17~0 .lut_mask = 16'hFFE0;
defparam \output_module|comb_7|u1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N25
dffeas \output_module|comb_7|u1|next_command.RESET3 (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|next_command.RESET3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|next_command.RESET3 .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|next_command.RESET3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N0
cycloneive_lcell_comb \output_module|comb_7|u1|state~35 (
// Equation(s):
// \output_module|comb_7|u1|state~35_combout  = (\output_module|comb_7|u1|next_command.RESET3~q  & \output_module|comb_7|u1|state.HOLD~q )

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|next_command.RESET3~q ),
	.datac(\output_module|comb_7|u1|state.HOLD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|state~35 .lut_mask = 16'hC0C0;
defparam \output_module|comb_7|u1|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N1
dffeas \output_module|comb_7|u1|state.RESET3 (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|state~35_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.RESET3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.RESET3 .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.RESET3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N18
cycloneive_lcell_comb \output_module|comb_7|u1|Selector10~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector10~0_combout  = (!\output_module|comb_7|u1|state.RESET3~q  & ((\output_module|comb_7|u1|next_command.FUNC_SET~q ) # ((!\output_module|comb_7|u1|state.HOLD~q  & !\output_module|comb_7|u1|state.DROP_LCD_E~q ))))

	.dataa(\output_module|comb_7|u1|state.HOLD~q ),
	.datab(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datac(\output_module|comb_7|u1|next_command.FUNC_SET~q ),
	.datad(\output_module|comb_7|u1|state.RESET3~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector10~0 .lut_mask = 16'h00F1;
defparam \output_module|comb_7|u1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N19
dffeas \output_module|comb_7|u1|next_command.FUNC_SET (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|next_command.FUNC_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|next_command.FUNC_SET .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|next_command.FUNC_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N0
cycloneive_lcell_comb \output_module|comb_7|u1|state~37 (
// Equation(s):
// \output_module|comb_7|u1|state~37_combout  = (\output_module|comb_7|u1|state.HOLD~q  & !\output_module|comb_7|u1|next_command.FUNC_SET~q )

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|state.HOLD~q ),
	.datac(gnd),
	.datad(\output_module|comb_7|u1|next_command.FUNC_SET~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|state~37 .lut_mask = 16'h00CC;
defparam \output_module|comb_7|u1|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N23
dffeas \output_module|comb_7|u1|state.FUNC_SET (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(gnd),
	.asdata(\output_module|comb_7|u1|state~37_combout ),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.FUNC_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.FUNC_SET .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.FUNC_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N30
cycloneive_lcell_comb \output_module|comb_7|u1|Selector18~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector18~0_combout  = (\output_module|comb_7|u1|state.FUNC_SET~q ) # ((\output_module|comb_7|u1|next_command.DISPLAY_OFF~q  & ((\output_module|comb_7|u1|state.DROP_LCD_E~q ) # (\output_module|comb_7|u1|state.HOLD~q ))))

	.dataa(\output_module|comb_7|u1|state.FUNC_SET~q ),
	.datab(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datac(\output_module|comb_7|u1|next_command.DISPLAY_OFF~q ),
	.datad(\output_module|comb_7|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector18~0 .lut_mask = 16'hFAEA;
defparam \output_module|comb_7|u1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N31
dffeas \output_module|comb_7|u1|next_command.DISPLAY_OFF (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|next_command.DISPLAY_OFF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|next_command.DISPLAY_OFF .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|next_command.DISPLAY_OFF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N12
cycloneive_lcell_comb \output_module|comb_7|u1|state~36 (
// Equation(s):
// \output_module|comb_7|u1|state~36_combout  = (\output_module|comb_7|u1|next_command.DISPLAY_OFF~q  & \output_module|comb_7|u1|state.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|next_command.DISPLAY_OFF~q ),
	.datad(\output_module|comb_7|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|state~36 .lut_mask = 16'hF000;
defparam \output_module|comb_7|u1|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N13
dffeas \output_module|comb_7|u1|state.DISPLAY_OFF (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|state~36_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.DISPLAY_OFF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.DISPLAY_OFF .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.DISPLAY_OFF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N20
cycloneive_lcell_comb \output_module|comb_7|u1|Selector19~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector19~0_combout  = (\output_module|comb_7|u1|state.DISPLAY_OFF~q ) # ((\output_module|comb_7|u1|next_command.DISPLAY_CLEAR~q  & ((\output_module|comb_7|u1|state.HOLD~q ) # (\output_module|comb_7|u1|state.DROP_LCD_E~q ))))

	.dataa(\output_module|comb_7|u1|state.DISPLAY_OFF~q ),
	.datab(\output_module|comb_7|u1|state.HOLD~q ),
	.datac(\output_module|comb_7|u1|next_command.DISPLAY_CLEAR~q ),
	.datad(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector19~0 .lut_mask = 16'hFAEA;
defparam \output_module|comb_7|u1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N21
dffeas \output_module|comb_7|u1|next_command.DISPLAY_CLEAR (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|next_command.DISPLAY_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|next_command.DISPLAY_CLEAR .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|next_command.DISPLAY_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N16
cycloneive_lcell_comb \output_module|comb_7|u1|state~32 (
// Equation(s):
// \output_module|comb_7|u1|state~32_combout  = (\output_module|comb_7|u1|next_command.DISPLAY_CLEAR~q  & \output_module|comb_7|u1|state.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|next_command.DISPLAY_CLEAR~q ),
	.datad(\output_module|comb_7|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|state~32 .lut_mask = 16'hF000;
defparam \output_module|comb_7|u1|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N17
dffeas \output_module|comb_7|u1|state.DISPLAY_CLEAR (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|state~32_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.DISPLAY_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.DISPLAY_CLEAR .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.DISPLAY_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N8
cycloneive_lcell_comb \output_module|comb_7|u1|Selector11~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector11~0_combout  = (\output_module|comb_7|u1|state.DISPLAY_CLEAR~q ) # ((\output_module|comb_7|u1|next_command.DISPLAY_ON~q  & ((\output_module|comb_7|u1|state.DROP_LCD_E~q ) # (\output_module|comb_7|u1|state.HOLD~q ))))

	.dataa(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datab(\output_module|comb_7|u1|state.HOLD~q ),
	.datac(\output_module|comb_7|u1|next_command.DISPLAY_ON~q ),
	.datad(\output_module|comb_7|u1|state.DISPLAY_CLEAR~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector11~0 .lut_mask = 16'hFFE0;
defparam \output_module|comb_7|u1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N9
dffeas \output_module|comb_7|u1|next_command.DISPLAY_ON (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|next_command.DISPLAY_ON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|next_command.DISPLAY_ON .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|next_command.DISPLAY_ON .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N22
cycloneive_lcell_comb \output_module|comb_7|u1|state~34 (
// Equation(s):
// \output_module|comb_7|u1|state~34_combout  = (\output_module|comb_7|u1|next_command.DISPLAY_ON~q  & \output_module|comb_7|u1|state.HOLD~q )

	.dataa(\output_module|comb_7|u1|next_command.DISPLAY_ON~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|comb_7|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|state~34 .lut_mask = 16'hAA00;
defparam \output_module|comb_7|u1|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N7
dffeas \output_module|comb_7|u1|state.DISPLAY_ON (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(gnd),
	.asdata(\output_module|comb_7|u1|state~34_combout ),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.DISPLAY_ON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.DISPLAY_ON .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.DISPLAY_ON .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N2
cycloneive_lcell_comb \output_module|comb_7|u1|Selector12~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector12~0_combout  = (\output_module|comb_7|u1|state.DISPLAY_ON~q ) # ((\output_module|comb_7|u1|next_command.MODE_SET~q  & ((\output_module|comb_7|u1|state.HOLD~q ) # (\output_module|comb_7|u1|state.DROP_LCD_E~q ))))

	.dataa(\output_module|comb_7|u1|state.DISPLAY_ON~q ),
	.datab(\output_module|comb_7|u1|state.HOLD~q ),
	.datac(\output_module|comb_7|u1|next_command.MODE_SET~q ),
	.datad(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector12~0 .lut_mask = 16'hFAEA;
defparam \output_module|comb_7|u1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N3
dffeas \output_module|comb_7|u1|next_command.MODE_SET (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|next_command.MODE_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|next_command.MODE_SET .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|next_command.MODE_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N20
cycloneive_lcell_comb \output_module|comb_7|u1|state~33 (
// Equation(s):
// \output_module|comb_7|u1|state~33_combout  = (\output_module|comb_7|u1|next_command.MODE_SET~q  & \output_module|comb_7|u1|state.HOLD~q )

	.dataa(\output_module|comb_7|u1|next_command.MODE_SET~q ),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|state.HOLD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|state~33 .lut_mask = 16'hA0A0;
defparam \output_module|comb_7|u1|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N21
dffeas \output_module|comb_7|u1|state.MODE_SET (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|state~33_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.MODE_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.MODE_SET .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.MODE_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N8
cycloneive_lcell_comb \output_module|comb_7|u1|Selector14~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector14~0_combout  = (\output_module|comb_7|u1|next_command.LINE2~q  & ((\output_module|comb_7|u1|state.DROP_LCD_E~q ) # (\output_module|comb_7|u1|state.HOLD~q )))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|next_command.LINE2~q ),
	.datac(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datad(\output_module|comb_7|u1|state.HOLD~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector14~0 .lut_mask = 16'hCCC0;
defparam \output_module|comb_7|u1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N14
cycloneive_lcell_comb \output_module|comb_7|u1|CHAR_COUNT[0]~5 (
// Equation(s):
// \output_module|comb_7|u1|CHAR_COUNT[0]~5_combout  = \output_module|comb_7|u1|CHAR_COUNT [0] $ (VCC)
// \output_module|comb_7|u1|CHAR_COUNT[0]~6  = CARRY(\output_module|comb_7|u1|CHAR_COUNT [0])

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|CHAR_COUNT[0]~5_combout ),
	.cout(\output_module|comb_7|u1|CHAR_COUNT[0]~6 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CHAR_COUNT[0]~5 .lut_mask = 16'h55AA;
defparam \output_module|comb_7|u1|CHAR_COUNT[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N16
cycloneive_lcell_comb \output_module|comb_7|u1|Selector24~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector24~0_combout  = (\output_module|comb_7|u1|state.RESET1~q  & \output_module|comb_7|u1|CHAR_COUNT [0])

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|state.RESET1~q ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector24~0 .lut_mask = 16'hC0C0;
defparam \output_module|comb_7|u1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y12_N15
dffeas \output_module|comb_7|u1|CHAR_COUNT[0] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|CHAR_COUNT[0]~5_combout ),
	.asdata(\output_module|comb_7|u1|Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\output_module|comb_7|u1|state.Print_String~q ),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CHAR_COUNT[0] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CHAR_COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N16
cycloneive_lcell_comb \output_module|comb_7|u1|CHAR_COUNT[1]~7 (
// Equation(s):
// \output_module|comb_7|u1|CHAR_COUNT[1]~7_combout  = (\output_module|comb_7|u1|CHAR_COUNT [1] & (!\output_module|comb_7|u1|CHAR_COUNT[0]~6 )) # (!\output_module|comb_7|u1|CHAR_COUNT [1] & ((\output_module|comb_7|u1|CHAR_COUNT[0]~6 ) # (GND)))
// \output_module|comb_7|u1|CHAR_COUNT[1]~8  = CARRY((!\output_module|comb_7|u1|CHAR_COUNT[0]~6 ) # (!\output_module|comb_7|u1|CHAR_COUNT [1]))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CHAR_COUNT[0]~6 ),
	.combout(\output_module|comb_7|u1|CHAR_COUNT[1]~7_combout ),
	.cout(\output_module|comb_7|u1|CHAR_COUNT[1]~8 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CHAR_COUNT[1]~7 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|u1|CHAR_COUNT[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N6
cycloneive_lcell_comb \output_module|comb_7|u1|Selector23~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector23~0_combout  = (\output_module|comb_7|u1|CHAR_COUNT [1] & \output_module|comb_7|u1|state.RESET1~q )

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datac(\output_module|comb_7|u1|state.RESET1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector23~0 .lut_mask = 16'hC0C0;
defparam \output_module|comb_7|u1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y12_N17
dffeas \output_module|comb_7|u1|CHAR_COUNT[1] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|CHAR_COUNT[1]~7_combout ),
	.asdata(\output_module|comb_7|u1|Selector23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\output_module|comb_7|u1|state.Print_String~q ),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CHAR_COUNT[1] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CHAR_COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N18
cycloneive_lcell_comb \output_module|comb_7|u1|CHAR_COUNT[2]~9 (
// Equation(s):
// \output_module|comb_7|u1|CHAR_COUNT[2]~9_combout  = (\output_module|comb_7|u1|CHAR_COUNT [2] & (\output_module|comb_7|u1|CHAR_COUNT[1]~8  $ (GND))) # (!\output_module|comb_7|u1|CHAR_COUNT [2] & (!\output_module|comb_7|u1|CHAR_COUNT[1]~8  & VCC))
// \output_module|comb_7|u1|CHAR_COUNT[2]~10  = CARRY((\output_module|comb_7|u1|CHAR_COUNT [2] & !\output_module|comb_7|u1|CHAR_COUNT[1]~8 ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CHAR_COUNT[1]~8 ),
	.combout(\output_module|comb_7|u1|CHAR_COUNT[2]~9_combout ),
	.cout(\output_module|comb_7|u1|CHAR_COUNT[2]~10 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CHAR_COUNT[2]~9 .lut_mask = 16'hC30C;
defparam \output_module|comb_7|u1|CHAR_COUNT[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N8
cycloneive_lcell_comb \output_module|comb_7|u1|Selector22~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector22~0_combout  = (\output_module|comb_7|u1|CHAR_COUNT [2] & \output_module|comb_7|u1|state.RESET1~q )

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.datac(\output_module|comb_7|u1|state.RESET1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector22~0 .lut_mask = 16'hC0C0;
defparam \output_module|comb_7|u1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y12_N19
dffeas \output_module|comb_7|u1|CHAR_COUNT[2] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|CHAR_COUNT[2]~9_combout ),
	.asdata(\output_module|comb_7|u1|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\output_module|comb_7|u1|state.Print_String~q ),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CHAR_COUNT[2] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CHAR_COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N20
cycloneive_lcell_comb \output_module|comb_7|u1|CHAR_COUNT[3]~11 (
// Equation(s):
// \output_module|comb_7|u1|CHAR_COUNT[3]~11_combout  = (\output_module|comb_7|u1|CHAR_COUNT [3] & (!\output_module|comb_7|u1|CHAR_COUNT[2]~10 )) # (!\output_module|comb_7|u1|CHAR_COUNT [3] & ((\output_module|comb_7|u1|CHAR_COUNT[2]~10 ) # (GND)))
// \output_module|comb_7|u1|CHAR_COUNT[3]~12  = CARRY((!\output_module|comb_7|u1|CHAR_COUNT[2]~10 ) # (!\output_module|comb_7|u1|CHAR_COUNT [3]))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|comb_7|u1|CHAR_COUNT[2]~10 ),
	.combout(\output_module|comb_7|u1|CHAR_COUNT[3]~11_combout ),
	.cout(\output_module|comb_7|u1|CHAR_COUNT[3]~12 ));
// synopsys translate_off
defparam \output_module|comb_7|u1|CHAR_COUNT[3]~11 .lut_mask = 16'h3C3F;
defparam \output_module|comb_7|u1|CHAR_COUNT[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N0
cycloneive_lcell_comb \output_module|comb_7|u1|Selector21~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector21~0_combout  = (\output_module|comb_7|u1|state.RESET1~q  & \output_module|comb_7|u1|CHAR_COUNT [3])

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|state.RESET1~q ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector21~0 .lut_mask = 16'hC0C0;
defparam \output_module|comb_7|u1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y12_N21
dffeas \output_module|comb_7|u1|CHAR_COUNT[3] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|CHAR_COUNT[3]~11_combout ),
	.asdata(\output_module|comb_7|u1|Selector21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\output_module|comb_7|u1|state.Print_String~q ),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CHAR_COUNT[3] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CHAR_COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N22
cycloneive_lcell_comb \output_module|comb_7|u1|CHAR_COUNT[4]~13 (
// Equation(s):
// \output_module|comb_7|u1|CHAR_COUNT[4]~13_combout  = \output_module|comb_7|u1|CHAR_COUNT [4] $ (!\output_module|comb_7|u1|CHAR_COUNT[3]~12 )

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|comb_7|u1|CHAR_COUNT[3]~12 ),
	.combout(\output_module|comb_7|u1|CHAR_COUNT[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|CHAR_COUNT[4]~13 .lut_mask = 16'hA5A5;
defparam \output_module|comb_7|u1|CHAR_COUNT[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N26
cycloneive_lcell_comb \output_module|comb_7|u1|Selector20~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector20~0_combout  = (\output_module|comb_7|u1|CHAR_COUNT [4] & \output_module|comb_7|u1|state.RESET1~q )

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.datac(\output_module|comb_7|u1|state.RESET1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector20~0 .lut_mask = 16'hC0C0;
defparam \output_module|comb_7|u1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y12_N23
dffeas \output_module|comb_7|u1|CHAR_COUNT[4] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|CHAR_COUNT[4]~13_combout ),
	.asdata(\output_module|comb_7|u1|Selector20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\output_module|comb_7|u1|state.Print_String~q ),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|CHAR_COUNT[4] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|CHAR_COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N22
cycloneive_lcell_comb \output_module|comb_7|u1|Equal2~0 (
// Equation(s):
// \output_module|comb_7|u1|Equal2~0_combout  = (\output_module|comb_7|u1|CHAR_COUNT [3] & (\output_module|comb_7|u1|CHAR_COUNT [0] & (\output_module|comb_7|u1|CHAR_COUNT [1] & \output_module|comb_7|u1|CHAR_COUNT [2])))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Equal2~0 .lut_mask = 16'h8000;
defparam \output_module|comb_7|u1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N26
cycloneive_lcell_comb \output_module|comb_7|u1|Selector14~1 (
// Equation(s):
// \output_module|comb_7|u1|Selector14~1_combout  = (\output_module|comb_7|u1|Selector14~0_combout ) # ((\output_module|comb_7|u1|state.Print_String~q  & (!\output_module|comb_7|u1|CHAR_COUNT [4] & \output_module|comb_7|u1|Equal2~0_combout )))

	.dataa(\output_module|comb_7|u1|state.Print_String~q ),
	.datab(\output_module|comb_7|u1|Selector14~0_combout ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.datad(\output_module|comb_7|u1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector14~1 .lut_mask = 16'hCECC;
defparam \output_module|comb_7|u1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N27
dffeas \output_module|comb_7|u1|next_command.LINE2 (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|next_command.LINE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|next_command.LINE2 .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|next_command.LINE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N16
cycloneive_lcell_comb \output_module|comb_7|u1|state~39 (
// Equation(s):
// \output_module|comb_7|u1|state~39_combout  = (\output_module|comb_7|u1|state.HOLD~q  & \output_module|comb_7|u1|next_command.LINE2~q )

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|state.HOLD~q ),
	.datac(\output_module|comb_7|u1|next_command.LINE2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|state~39_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|state~39 .lut_mask = 16'hC0C0;
defparam \output_module|comb_7|u1|state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N29
dffeas \output_module|comb_7|u1|state.LINE2 (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(gnd),
	.asdata(\output_module|comb_7|u1|state~39_combout ),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.LINE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.LINE2 .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.LINE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N0
cycloneive_lcell_comb \output_module|comb_7|u1|Selector13~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector13~0_combout  = (\output_module|comb_7|u1|state.MODE_SET~q ) # ((\output_module|comb_7|u1|state.LINE2~q ) # ((\output_module|comb_7|u1|next_command.Print_String~q  & !\output_module|comb_7|u1|LCD_RS~0_combout )))

	.dataa(\output_module|comb_7|u1|next_command.Print_String~q ),
	.datab(\output_module|comb_7|u1|state.MODE_SET~q ),
	.datac(\output_module|comb_7|u1|LCD_RS~0_combout ),
	.datad(\output_module|comb_7|u1|state.LINE2~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector13~0 .lut_mask = 16'hFFCE;
defparam \output_module|comb_7|u1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N10
cycloneive_lcell_comb \output_module|comb_7|u1|Selector15~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector15~0_combout  = (\output_module|comb_7|u1|next_command.RETURN_HOME~q  & ((\output_module|comb_7|u1|state.DROP_LCD_E~q ) # (\output_module|comb_7|u1|state.HOLD~q )))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datac(\output_module|comb_7|u1|state.HOLD~q ),
	.datad(\output_module|comb_7|u1|next_command.RETURN_HOME~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector15~0 .lut_mask = 16'hFC00;
defparam \output_module|comb_7|u1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N14
cycloneive_lcell_comb \output_module|comb_7|u1|Selector15~1 (
// Equation(s):
// \output_module|comb_7|u1|Selector15~1_combout  = (\output_module|comb_7|u1|Selector15~0_combout ) # ((\output_module|comb_7|u1|state.Print_String~q  & (\output_module|comb_7|u1|CHAR_COUNT [4] & \output_module|comb_7|u1|Equal2~0_combout )))

	.dataa(\output_module|comb_7|u1|state.Print_String~q ),
	.datab(\output_module|comb_7|u1|Selector15~0_combout ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.datad(\output_module|comb_7|u1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector15~1 .lut_mask = 16'hECCC;
defparam \output_module|comb_7|u1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N15
dffeas \output_module|comb_7|u1|next_command.RETURN_HOME (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|next_command.RETURN_HOME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|next_command.RETURN_HOME .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|next_command.RETURN_HOME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N24
cycloneive_lcell_comb \output_module|comb_7|u1|state~40 (
// Equation(s):
// \output_module|comb_7|u1|state~40_combout  = (\output_module|comb_7|u1|next_command.RETURN_HOME~q  & \output_module|comb_7|u1|state.HOLD~q )

	.dataa(\output_module|comb_7|u1|next_command.RETURN_HOME~q ),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|state.HOLD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|state~40_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|state~40 .lut_mask = 16'hA0A0;
defparam \output_module|comb_7|u1|state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N25
dffeas \output_module|comb_7|u1|state.RETURN_HOME (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|state~40_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.RETURN_HOME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.RETURN_HOME .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.RETURN_HOME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N22
cycloneive_lcell_comb \output_module|comb_7|u1|Selector13~1 (
// Equation(s):
// \output_module|comb_7|u1|Selector13~1_combout  = (\output_module|comb_7|u1|Selector13~0_combout ) # ((\output_module|comb_7|u1|state.RETURN_HOME~q ) # ((\output_module|comb_7|u1|state.Print_String~q  & !\output_module|comb_7|u1|Equal2~0_combout )))

	.dataa(\output_module|comb_7|u1|state.Print_String~q ),
	.datab(\output_module|comb_7|u1|Selector13~0_combout ),
	.datac(\output_module|comb_7|u1|state.RETURN_HOME~q ),
	.datad(\output_module|comb_7|u1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector13~1 .lut_mask = 16'hFCFE;
defparam \output_module|comb_7|u1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N23
dffeas \output_module|comb_7|u1|next_command.Print_String (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|next_command.Print_String~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|next_command.Print_String .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|next_command.Print_String .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N18
cycloneive_lcell_comb \output_module|comb_7|u1|state~31 (
// Equation(s):
// \output_module|comb_7|u1|state~31_combout  = (\output_module|comb_7|u1|next_command.Print_String~q  & \output_module|comb_7|u1|state.HOLD~q )

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|next_command.Print_String~q ),
	.datac(\output_module|comb_7|u1|state.HOLD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|state~31 .lut_mask = 16'hC0C0;
defparam \output_module|comb_7|u1|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N19
dffeas \output_module|comb_7|u1|state.Print_String (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|state~31_combout ),
	.asdata(vcc),
	.clrn(\output_module|comb_7|r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|state.Print_String~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|state.Print_String .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|state.Print_String .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N4
cycloneive_lcell_comb \output_module|comb_7|u1|Selector1~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector1~0_combout  = (\output_module|comb_7|u1|state.Print_String~q ) # ((\output_module|comb_7|u1|LCD_RS~q  & ((\output_module|comb_7|u1|state.HOLD~q ) # (\output_module|comb_7|u1|state.DROP_LCD_E~q ))))

	.dataa(\output_module|comb_7|u1|state.HOLD~q ),
	.datab(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datac(\output_module|comb_7|u1|LCD_RS~q ),
	.datad(\output_module|comb_7|u1|state.Print_String~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector1~0 .lut_mask = 16'hFFE0;
defparam \output_module|comb_7|u1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N5
dffeas \output_module|comb_7|u1|LCD_RS (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|LCD_RS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|LCD_RS .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|LCD_RS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N20
cycloneive_lcell_comb \output_module|lcd_rom|np_rom|Selector0~0 (
// Equation(s):
// \output_module|lcd_rom|np_rom|Selector0~0_combout  = (\output_module|comb_7|u1|CHAR_COUNT [0] & ((\SW[6]~input_o ) # ((!\output_module|comb_7|u1|CHAR_COUNT [1])))) # (!\output_module|comb_7|u1|CHAR_COUNT [0] & (((\SW[7]~input_o  & 
// \output_module|comb_7|u1|CHAR_COUNT [1]))))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|np_rom|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|np_rom|Selector0~0 .lut_mask = 16'hACF0;
defparam \output_module|lcd_rom|np_rom|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N2
cycloneive_lcell_comb \output_module|lcd_rom|np_rom|Selector0~1 (
// Equation(s):
// \output_module|lcd_rom|np_rom|Selector0~1_combout  = (\output_module|comb_7|u1|CHAR_COUNT [1] & (((\output_module|lcd_rom|np_rom|Selector0~0_combout )))) # (!\output_module|comb_7|u1|CHAR_COUNT [1] & ((\output_module|lcd_rom|np_rom|Selector0~0_combout  & 
// ((\SW[8]~input_o ))) # (!\output_module|lcd_rom|np_rom|Selector0~0_combout  & (\SW[9]~input_o ))))

	.dataa(\SW[9]~input_o ),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datac(\SW[8]~input_o ),
	.datad(\output_module|lcd_rom|np_rom|Selector0~0_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|np_rom|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|np_rom|Selector0~1 .lut_mask = 16'hFC22;
defparam \output_module|lcd_rom|np_rom|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N24
cycloneive_lcell_comb \output_module|lcd_rom|np_rom|Selector0~2 (
// Equation(s):
// \output_module|lcd_rom|np_rom|Selector0~2_combout  = (!\output_module|comb_7|u1|CHAR_COUNT [4] & (\output_module|comb_7|u1|CHAR_COUNT [2] & (!\output_module|comb_7|u1|CHAR_COUNT [3] & \output_module|lcd_rom|np_rom|Selector0~1_combout )))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datad(\output_module|lcd_rom|np_rom|Selector0~1_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|np_rom|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|np_rom|Selector0~2 .lut_mask = 16'h0400;
defparam \output_module|lcd_rom|np_rom|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N14
cycloneive_lcell_comb \output_module|lcd_rom|sub_rom|Mux0~0 (
// Equation(s):
// \output_module|lcd_rom|sub_rom|Mux0~0_combout  = (\output_module|comb_7|u1|CHAR_COUNT [3]) # (\output_module|comb_7|u1|CHAR_COUNT [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|sub_rom|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|sub_rom|Mux0~0 .lut_mask = 16'hFFF0;
defparam \output_module|lcd_rom|sub_rom|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N18
cycloneive_lcell_comb \output_module|lcd_rom|sub_rom|Mux0~1 (
// Equation(s):
// \output_module|lcd_rom|sub_rom|Mux0~1_combout  = (\output_module|comb_7|u1|CHAR_COUNT [1] & ((\output_module|comb_7|u1|CHAR_COUNT [0] & (\SW[6]~input_o )) # (!\output_module|comb_7|u1|CHAR_COUNT [0] & ((\SW[7]~input_o ))))) # 
// (!\output_module|comb_7|u1|CHAR_COUNT [1] & (((\output_module|comb_7|u1|CHAR_COUNT [0]))))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|sub_rom|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|sub_rom|Mux0~1 .lut_mask = 16'hAFC0;
defparam \output_module|lcd_rom|sub_rom|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N20
cycloneive_lcell_comb \output_module|lcd_rom|sub_rom|Mux0~2 (
// Equation(s):
// \output_module|lcd_rom|sub_rom|Mux0~2_combout  = (\output_module|comb_7|u1|CHAR_COUNT [1] & (((\output_module|lcd_rom|sub_rom|Mux0~1_combout )))) # (!\output_module|comb_7|u1|CHAR_COUNT [1] & ((\output_module|lcd_rom|sub_rom|Mux0~1_combout  & 
// ((\SW[8]~input_o ))) # (!\output_module|lcd_rom|sub_rom|Mux0~1_combout  & (\SW[9]~input_o ))))

	.dataa(\SW[9]~input_o ),
	.datab(\SW[8]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datad(\output_module|lcd_rom|sub_rom|Mux0~1_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|sub_rom|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|sub_rom|Mux0~2 .lut_mask = 16'hFC0A;
defparam \output_module|lcd_rom|sub_rom|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N26
cycloneive_lcell_comb \output_module|lcd_rom|sub_rom|Mux0~3 (
// Equation(s):
// \output_module|lcd_rom|sub_rom|Mux0~3_combout  = (!\output_module|lcd_rom|sub_rom|Mux0~0_combout  & ((\output_module|comb_7|u1|CHAR_COUNT [2] & ((\output_module|lcd_rom|sub_rom|Mux0~2_combout ))) # (!\output_module|comb_7|u1|CHAR_COUNT [2] & 
// (!\output_module|comb_7|u1|CHAR_COUNT [1]))))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datac(\output_module|lcd_rom|sub_rom|Mux0~0_combout ),
	.datad(\output_module|lcd_rom|sub_rom|Mux0~2_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|sub_rom|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|sub_rom|Mux0~3 .lut_mask = 16'h0B01;
defparam \output_module|lcd_rom|sub_rom|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N4
cycloneive_lcell_comb \output_module|lcd_rom|Mux7~7 (
// Equation(s):
// \output_module|lcd_rom|Mux7~7_combout  = (\SW[12]~input_o  & ((\SW[10]~input_o  & ((\output_module|lcd_rom|np_rom|Selector0~2_combout ))) # (!\SW[10]~input_o  & (\output_module|lcd_rom|sub_rom|Mux0~3_combout )))) # (!\SW[12]~input_o  & 
// (((\output_module|lcd_rom|np_rom|Selector0~2_combout ))))

	.dataa(\SW[12]~input_o ),
	.datab(\SW[10]~input_o ),
	.datac(\output_module|lcd_rom|sub_rom|Mux0~3_combout ),
	.datad(\output_module|lcd_rom|np_rom|Selector0~2_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux7~7 .lut_mask = 16'hFD20;
defparam \output_module|lcd_rom|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N18
cycloneive_lcell_comb \output_module|lcd_rom|lda_rom|Mux0~0 (
// Equation(s):
// \output_module|lcd_rom|lda_rom|Mux0~0_combout  = (!\output_module|comb_7|u1|CHAR_COUNT [3] & !\output_module|comb_7|u1|CHAR_COUNT [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|lda_rom|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|lda_rom|Mux0~0 .lut_mask = 16'h000F;
defparam \output_module|lcd_rom|lda_rom|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N14
cycloneive_lcell_comb \output_module|lcd_rom|Mux7~2 (
// Equation(s):
// \output_module|lcd_rom|Mux7~2_combout  = (\output_module|comb_7|u1|CHAR_COUNT [1] & ((\SW[6]~input_o ) # ((!\output_module|comb_7|u1|CHAR_COUNT [0])))) # (!\output_module|comb_7|u1|CHAR_COUNT [1] & (((\SW[8]~input_o  & \output_module|comb_7|u1|CHAR_COUNT 
// [0]))))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[8]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux7~2 .lut_mask = 16'hACF0;
defparam \output_module|lcd_rom|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N16
cycloneive_lcell_comb \output_module|lcd_rom|Mux7~3 (
// Equation(s):
// \output_module|lcd_rom|Mux7~3_combout  = (\SW[10]~input_o  & (((\output_module|lcd_rom|Mux7~2_combout )))) # (!\SW[10]~input_o  & ((\output_module|comb_7|u1|CHAR_COUNT [2] & ((\output_module|lcd_rom|Mux7~2_combout ))) # 
// (!\output_module|comb_7|u1|CHAR_COUNT [2] & (\SW[12]~input_o ))))

	.dataa(\SW[12]~input_o ),
	.datab(\SW[10]~input_o ),
	.datac(\output_module|lcd_rom|Mux7~2_combout ),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux7~3 .lut_mask = 16'hF0E2;
defparam \output_module|lcd_rom|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N30
cycloneive_lcell_comb \output_module|lcd_rom|Mux7~4 (
// Equation(s):
// \output_module|lcd_rom|Mux7~4_combout  = (\output_module|comb_7|u1|CHAR_COUNT [2] & (!\output_module|comb_7|u1|CHAR_COUNT [0] & ((!\output_module|lcd_rom|Mux7~3_combout ) # (!\SW[7]~input_o )))) # (!\output_module|comb_7|u1|CHAR_COUNT [2] & 
// (((\output_module|comb_7|u1|CHAR_COUNT [0] & \output_module|lcd_rom|Mux7~3_combout ))))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.datab(\SW[7]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|lcd_rom|Mux7~3_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux7~4 .lut_mask = 16'h520A;
defparam \output_module|lcd_rom|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N8
cycloneive_lcell_comb \output_module|lcd_rom|Mux7~5 (
// Equation(s):
// \output_module|lcd_rom|Mux7~5_combout  = (\output_module|lcd_rom|lda_rom|Mux0~0_combout  & ((\output_module|lcd_rom|Mux7~4_combout  & (\SW[9]~input_o  & !\output_module|lcd_rom|Mux7~3_combout )) # (!\output_module|lcd_rom|Mux7~4_combout  & 
// ((\output_module|lcd_rom|Mux7~3_combout )))))

	.dataa(\SW[9]~input_o ),
	.datab(\output_module|lcd_rom|lda_rom|Mux0~0_combout ),
	.datac(\output_module|lcd_rom|Mux7~4_combout ),
	.datad(\output_module|lcd_rom|Mux7~3_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux7~5 .lut_mask = 16'h0C80;
defparam \output_module|lcd_rom|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N28
cycloneive_lcell_comb \output_module|lcd_rom|np_rom|label[6]~0 (
// Equation(s):
// \output_module|lcd_rom|np_rom|label[6]~0_combout  = (!\output_module|comb_7|u1|CHAR_COUNT [4] & (!\output_module|comb_7|u1|CHAR_COUNT [1] & (!\output_module|comb_7|u1|CHAR_COUNT [3] & !\output_module|comb_7|u1|CHAR_COUNT [2])))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|np_rom|label[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|np_rom|label[6]~0 .lut_mask = 16'h0001;
defparam \output_module|lcd_rom|np_rom|label[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N28
cycloneive_lcell_comb \output_module|lcd_rom|Mux7~0 (
// Equation(s):
// \output_module|lcd_rom|Mux7~0_combout  = (\output_module|lcd_rom|np_rom|Selector0~2_combout ) # ((\output_module|lcd_rom|np_rom|label[6]~0_combout  & (\SW[12]~input_o  $ (!\output_module|comb_7|u1|CHAR_COUNT [0]))))

	.dataa(\SW[12]~input_o ),
	.datab(\output_module|lcd_rom|np_rom|label[6]~0_combout ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|lcd_rom|np_rom|Selector0~2_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux7~0 .lut_mask = 16'hFF84;
defparam \output_module|lcd_rom|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N24
cycloneive_lcell_comb \output_module|lcd_rom|Mux7~1 (
// Equation(s):
// \output_module|lcd_rom|Mux7~1_combout  = (\SW[12]~input_o  & (((\output_module|lcd_rom|Mux7~0_combout )))) # (!\SW[12]~input_o  & ((\SW[10]~input_o  & (\output_module|lcd_rom|sub_rom|Mux0~3_combout )) # (!\SW[10]~input_o  & 
// ((\output_module|lcd_rom|Mux7~0_combout )))))

	.dataa(\SW[12]~input_o ),
	.datab(\SW[10]~input_o ),
	.datac(\output_module|lcd_rom|sub_rom|Mux0~3_combout ),
	.datad(\output_module|lcd_rom|Mux7~0_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux7~1 .lut_mask = 16'hFB40;
defparam \output_module|lcd_rom|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N10
cycloneive_lcell_comb \output_module|lcd_rom|Mux7~6 (
// Equation(s):
// \output_module|lcd_rom|Mux7~6_combout  = (\SW[11]~input_o  & ((\SW[13]~input_o ) # ((\output_module|lcd_rom|Mux7~1_combout )))) # (!\SW[11]~input_o  & (!\SW[13]~input_o  & (\output_module|lcd_rom|Mux7~5_combout )))

	.dataa(\SW[11]~input_o ),
	.datab(\SW[13]~input_o ),
	.datac(\output_module|lcd_rom|Mux7~5_combout ),
	.datad(\output_module|lcd_rom|Mux7~1_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux7~6 .lut_mask = 16'hBA98;
defparam \output_module|lcd_rom|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N6
cycloneive_lcell_comb \output_module|lcd_rom|Mux7~8 (
// Equation(s):
// \output_module|lcd_rom|Mux7~8_combout  = (\SW[13]~input_o  & ((\output_module|lcd_rom|Mux7~6_combout  & ((\output_module|lcd_rom|Mux7~7_combout ))) # (!\output_module|lcd_rom|Mux7~6_combout  & (\output_module|lcd_rom|np_rom|Selector0~2_combout )))) # 
// (!\SW[13]~input_o  & (((\output_module|lcd_rom|Mux7~6_combout ))))

	.dataa(\SW[13]~input_o ),
	.datab(\output_module|lcd_rom|np_rom|Selector0~2_combout ),
	.datac(\output_module|lcd_rom|Mux7~7_combout ),
	.datad(\output_module|lcd_rom|Mux7~6_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux7~8 .lut_mask = 16'hF588;
defparam \output_module|lcd_rom|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N4
cycloneive_lcell_comb \output_module|comb_7|u1|Selector9~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector9~0_combout  = (\output_module|comb_7|u1|state.DISPLAY_CLEAR~q ) # ((\output_module|comb_7|u1|DATA_BUS_VALUE [0] & ((\output_module|comb_7|u1|state.DROP_LCD_E~q ) # (\output_module|comb_7|u1|state.HOLD~q ))))

	.dataa(\output_module|comb_7|u1|DATA_BUS_VALUE [0]),
	.datab(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datac(\output_module|comb_7|u1|state.HOLD~q ),
	.datad(\output_module|comb_7|u1|state.DISPLAY_CLEAR~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector9~0 .lut_mask = 16'hFFA8;
defparam \output_module|comb_7|u1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N12
cycloneive_lcell_comb \output_module|lcd_rom|Mux3~13 (
// Equation(s):
// \output_module|lcd_rom|Mux3~13_combout  = (\SW[10]~input_o  & (\SW[13]~input_o  & (\output_module|comb_7|u1|CHAR_COUNT [1] $ (!\SW[11]~input_o )))) # (!\SW[10]~input_o  & ((\output_module|comb_7|u1|CHAR_COUNT [1] & (\SW[11]~input_o )) # 
// (!\output_module|comb_7|u1|CHAR_COUNT [1] & ((\SW[13]~input_o ) # (!\SW[11]~input_o )))))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datab(\SW[11]~input_o ),
	.datac(\SW[10]~input_o ),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux3~13 .lut_mask = 16'h9D09;
defparam \output_module|lcd_rom|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N30
cycloneive_lcell_comb \output_module|lcd_rom|Mux3~14 (
// Equation(s):
// \output_module|lcd_rom|Mux3~14_combout  = (\output_module|lcd_rom|Mux3~13_combout  & ((\output_module|comb_7|u1|CHAR_COUNT [0] & ((!\output_module|comb_7|u1|CHAR_COUNT [1]))) # (!\output_module|comb_7|u1|CHAR_COUNT [0] & 
// ((\output_module|comb_7|u1|CHAR_COUNT [1]) # (!\SW[13]~input_o )))))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datab(\SW[13]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datad(\output_module|lcd_rom|Mux3~13_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux3~14 .lut_mask = 16'h5B00;
defparam \output_module|lcd_rom|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N28
cycloneive_lcell_comb \output_module|lcd_rom|Mux3~12 (
// Equation(s):
// \output_module|lcd_rom|Mux3~12_combout  = (!\output_module|comb_7|u1|CHAR_COUNT [4] & (!\output_module|comb_7|u1|CHAR_COUNT [3] & (\output_module|lcd_rom|Mux3~14_combout  & !\output_module|comb_7|u1|CHAR_COUNT [2])))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datac(\output_module|lcd_rom|Mux3~14_combout ),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux3~12 .lut_mask = 16'h0010;
defparam \output_module|lcd_rom|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N16
cycloneive_lcell_comb \output_module|lcd_rom|Mux3~15 (
// Equation(s):
// \output_module|lcd_rom|Mux3~15_combout  = (\SW[13]~input_o  & (((\output_module|comb_7|u1|CHAR_COUNT [0])))) # (!\SW[13]~input_o  & ((\SW[11]~input_o  & (\SW[10]~input_o )) # (!\SW[11]~input_o  & (!\SW[10]~input_o  & \output_module|comb_7|u1|CHAR_COUNT 
// [0]))))

	.dataa(\SW[13]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\SW[10]~input_o ),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux3~15 .lut_mask = 16'hEB40;
defparam \output_module|lcd_rom|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N26
cycloneive_lcell_comb \output_module|lcd_rom|Mux3~16 (
// Equation(s):
// \output_module|lcd_rom|Mux3~16_combout  = (\output_module|lcd_rom|Mux3~15_combout  & (\output_module|lcd_rom|np_rom|label[6]~0_combout  & ((\output_module|comb_7|u1|CHAR_COUNT [0]) # (!\SW[13]~input_o ))))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datab(\output_module|lcd_rom|Mux3~15_combout ),
	.datac(\SW[13]~input_o ),
	.datad(\output_module|lcd_rom|np_rom|label[6]~0_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux3~16 .lut_mask = 16'h8C00;
defparam \output_module|lcd_rom|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N22
cycloneive_lcell_comb \output_module|lcd_rom|Mux1~1 (
// Equation(s):
// \output_module|lcd_rom|Mux1~1_combout  = (\SW[12]~input_o  & ((\SW[11]~input_o  & ((\SW[13]~input_o ) # (!\SW[10]~input_o ))) # (!\SW[11]~input_o  & ((!\SW[13]~input_o ))))) # (!\SW[12]~input_o  & (!\SW[13]~input_o  & ((\SW[11]~input_o ) # 
// (\SW[10]~input_o ))))

	.dataa(\SW[12]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\SW[10]~input_o ),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux1~1 .lut_mask = 16'h887E;
defparam \output_module|lcd_rom|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N4
cycloneive_lcell_comb \output_module|lcd_rom|lda_rom|WideOr0~0 (
// Equation(s):
// \output_module|lcd_rom|lda_rom|WideOr0~0_combout  = (\output_module|comb_7|u1|CHAR_COUNT [3]) # ((\output_module|comb_7|u1|CHAR_COUNT [2]) # ((\output_module|comb_7|u1|CHAR_COUNT [0] & \output_module|comb_7|u1|CHAR_COUNT [1])))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|lda_rom|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|lda_rom|WideOr0~0 .lut_mask = 16'hFFEC;
defparam \output_module|lcd_rom|lda_rom|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N20
cycloneive_lcell_comb \output_module|lcd_rom|Mux1~2 (
// Equation(s):
// \output_module|lcd_rom|Mux1~2_combout  = (\output_module|lcd_rom|Mux1~1_combout  & (!\output_module|comb_7|u1|CHAR_COUNT [4] & (!\output_module|lcd_rom|lda_rom|WideOr0~0_combout ))) # (!\output_module|lcd_rom|Mux1~1_combout  & 
// (((\output_module|lcd_rom|np_rom|label[6]~0_combout ))))

	.dataa(\output_module|lcd_rom|Mux1~1_combout ),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.datac(\output_module|lcd_rom|lda_rom|WideOr0~0_combout ),
	.datad(\output_module|lcd_rom|np_rom|label[6]~0_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux1~2 .lut_mask = 16'h5702;
defparam \output_module|lcd_rom|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N18
cycloneive_lcell_comb \output_module|lcd_rom|Mux2~0 (
// Equation(s):
// \output_module|lcd_rom|Mux2~0_combout  = (\SW[12]~input_o  & ((\SW[11]~input_o  & ((\SW[13]~input_o ) # (!\SW[10]~input_o ))) # (!\SW[11]~input_o  & ((!\SW[13]~input_o ))))) # (!\SW[12]~input_o  & (!\SW[13]~input_o  & ((\SW[11]~input_o ) # 
// (\SW[10]~input_o ))))

	.dataa(\SW[12]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\SW[10]~input_o ),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux2~0 .lut_mask = 16'h887E;
defparam \output_module|lcd_rom|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N26
cycloneive_lcell_comb \output_module|lcd_rom|Mux2~1 (
// Equation(s):
// \output_module|lcd_rom|Mux2~1_combout  = (\output_module|comb_7|u1|CHAR_COUNT [2]) # ((\output_module|lcd_rom|Mux2~0_combout  & !\output_module|comb_7|u1|CHAR_COUNT [0]))

	.dataa(gnd),
	.datab(\output_module|lcd_rom|Mux2~0_combout ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux2~1 .lut_mask = 16'hFF0C;
defparam \output_module|lcd_rom|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N24
cycloneive_lcell_comb \output_module|lcd_rom|Mux2~2 (
// Equation(s):
// \output_module|lcd_rom|Mux2~2_combout  = (\output_module|comb_7|u1|CHAR_COUNT [4]) # ((\output_module|comb_7|u1|CHAR_COUNT [3]) # ((\output_module|comb_7|u1|CHAR_COUNT [1] & !\output_module|lcd_rom|Mux2~1_combout )))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datac(\output_module|lcd_rom|Mux2~1_combout ),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux2~2 .lut_mask = 16'hFFAE;
defparam \output_module|lcd_rom|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N10
cycloneive_lcell_comb \output_module|comb_7|u1|DATA_BUS_VALUE~0 (
// Equation(s):
// \output_module|comb_7|u1|DATA_BUS_VALUE~0_combout  = (!\output_module|lcd_rom|Mux1~2_combout  & !\output_module|lcd_rom|Mux2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|lcd_rom|Mux1~2_combout ),
	.datad(\output_module|lcd_rom|Mux2~2_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|DATA_BUS_VALUE~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE~0 .lut_mask = 16'h000F;
defparam \output_module|comb_7|u1|DATA_BUS_VALUE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N12
cycloneive_lcell_comb \output_module|lcd_rom|Mux4~25 (
// Equation(s):
// \output_module|lcd_rom|Mux4~25_combout  = (\output_module|lcd_rom|np_rom|label[6]~0_combout  & ((\SW[13]~input_o  & (!\SW[11]~input_o  & !\output_module|comb_7|u1|CHAR_COUNT [0])) # (!\SW[13]~input_o  & (\SW[11]~input_o ))))

	.dataa(\SW[13]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|lcd_rom|np_rom|label[6]~0_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux4~25_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux4~25 .lut_mask = 16'h4600;
defparam \output_module|lcd_rom|Mux4~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N8
cycloneive_lcell_comb \output_module|lcd_rom|lda_rom|Decoder0~0 (
// Equation(s):
// \output_module|lcd_rom|lda_rom|Decoder0~0_combout  = (!\output_module|comb_7|u1|CHAR_COUNT [0] & \output_module|lcd_rom|np_rom|label[6]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|lcd_rom|np_rom|label[6]~0_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|lda_rom|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|lda_rom|Decoder0~0 .lut_mask = 16'h0F00;
defparam \output_module|lcd_rom|lda_rom|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N2
cycloneive_lcell_comb \output_module|lcd_rom|Mux1~0 (
// Equation(s):
// \output_module|lcd_rom|Mux1~0_combout  = (!\output_module|comb_7|u1|CHAR_COUNT [4] & (!\output_module|comb_7|u1|CHAR_COUNT [3] & (!\output_module|comb_7|u1|CHAR_COUNT [0] & !\output_module|comb_7|u1|CHAR_COUNT [2])))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux1~0 .lut_mask = 16'h0001;
defparam \output_module|lcd_rom|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N4
cycloneive_lcell_comb \output_module|lcd_rom|Mux4~23 (
// Equation(s):
// \output_module|lcd_rom|Mux4~23_combout  = (\SW[13]~input_o  & (((\output_module|lcd_rom|lda_rom|Decoder0~0_combout )))) # (!\SW[13]~input_o  & (\SW[11]~input_o  & ((\output_module|lcd_rom|Mux1~0_combout ))))

	.dataa(\SW[13]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\output_module|lcd_rom|lda_rom|Decoder0~0_combout ),
	.datad(\output_module|lcd_rom|Mux1~0_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux4~23_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux4~23 .lut_mask = 16'hE4A0;
defparam \output_module|lcd_rom|Mux4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N10
cycloneive_lcell_comb \output_module|lcd_rom|Mux4~24 (
// Equation(s):
// \output_module|lcd_rom|Mux4~24_combout  = (\output_module|lcd_rom|np_rom|label[6]~0_combout  & ((\SW[13]~input_o  & ((!\output_module|comb_7|u1|CHAR_COUNT [0]) # (!\SW[11]~input_o ))) # (!\SW[13]~input_o  & (!\SW[11]~input_o  & 
// !\output_module|comb_7|u1|CHAR_COUNT [0]))))

	.dataa(\SW[13]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|lcd_rom|np_rom|label[6]~0_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux4~24_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux4~24 .lut_mask = 16'h2B00;
defparam \output_module|lcd_rom|Mux4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N12
cycloneive_lcell_comb \output_module|lcd_rom|Mux6~0 (
// Equation(s):
// \output_module|lcd_rom|Mux6~0_combout  = (\SW[12]~input_o  & ((\SW[10]~input_o ) # ((\output_module|lcd_rom|lda_rom|Decoder0~0_combout )))) # (!\SW[12]~input_o  & (!\SW[10]~input_o  & ((\output_module|lcd_rom|Mux4~24_combout ))))

	.dataa(\SW[12]~input_o ),
	.datab(\SW[10]~input_o ),
	.datac(\output_module|lcd_rom|lda_rom|Decoder0~0_combout ),
	.datad(\output_module|lcd_rom|Mux4~24_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux6~0 .lut_mask = 16'hB9A8;
defparam \output_module|lcd_rom|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N14
cycloneive_lcell_comb \output_module|lcd_rom|Mux6~1 (
// Equation(s):
// \output_module|lcd_rom|Mux6~1_combout  = (\SW[10]~input_o  & ((\output_module|lcd_rom|Mux6~0_combout  & (\output_module|lcd_rom|Mux4~25_combout )) # (!\output_module|lcd_rom|Mux6~0_combout  & ((\output_module|lcd_rom|Mux4~23_combout ))))) # 
// (!\SW[10]~input_o  & (((\output_module|lcd_rom|Mux6~0_combout ))))

	.dataa(\SW[10]~input_o ),
	.datab(\output_module|lcd_rom|Mux4~25_combout ),
	.datac(\output_module|lcd_rom|Mux4~23_combout ),
	.datad(\output_module|lcd_rom|Mux6~0_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux6~1 .lut_mask = 16'hDDA0;
defparam \output_module|lcd_rom|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N30
cycloneive_lcell_comb \output_module|lcd_rom|Mux4~19 (
// Equation(s):
// \output_module|lcd_rom|Mux4~19_combout  = (\output_module|lcd_rom|np_rom|label[6]~0_combout  & ((\SW[13]~input_o  & ((!\output_module|comb_7|u1|CHAR_COUNT [0]))) # (!\SW[13]~input_o  & (\SW[11]~input_o ))))

	.dataa(\SW[13]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|lcd_rom|np_rom|label[6]~0_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux4~19 .lut_mask = 16'h4E00;
defparam \output_module|lcd_rom|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N22
cycloneive_lcell_comb \output_module|lcd_rom|Mux4~14 (
// Equation(s):
// \output_module|lcd_rom|Mux4~14_combout  = (\SW[11]~input_o  & (!\output_module|comb_7|u1|CHAR_COUNT [1] & ((\SW[13]~input_o ) # (!\output_module|comb_7|u1|CHAR_COUNT [0])))) # (!\SW[11]~input_o  & (!\output_module|comb_7|u1|CHAR_COUNT [0] & 
// ((!\output_module|comb_7|u1|CHAR_COUNT [1]) # (!\SW[13]~input_o ))))

	.dataa(\SW[11]~input_o ),
	.datab(\SW[13]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux4~14 .lut_mask = 16'h018F;
defparam \output_module|lcd_rom|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N12
cycloneive_lcell_comb \output_module|lcd_rom|Mux4~26 (
// Equation(s):
// \output_module|lcd_rom|Mux4~26_combout  = (!\output_module|comb_7|u1|CHAR_COUNT [3] & (!\output_module|comb_7|u1|CHAR_COUNT [2] & (\output_module|lcd_rom|Mux4~14_combout  & !\output_module|comb_7|u1|CHAR_COUNT [4])))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.datac(\output_module|lcd_rom|Mux4~14_combout ),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux4~26_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux4~26 .lut_mask = 16'h0010;
defparam \output_module|lcd_rom|Mux4~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N0
cycloneive_lcell_comb \output_module|lcd_rom|Mux4~20 (
// Equation(s):
// \output_module|lcd_rom|Mux4~20_combout  = (!\output_module|comb_7|u1|CHAR_COUNT [0] & (\output_module|lcd_rom|np_rom|label[6]~0_combout  & ((\SW[13]~input_o ) # (!\SW[11]~input_o ))))

	.dataa(\SW[13]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|lcd_rom|np_rom|label[6]~0_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux4~20 .lut_mask = 16'h0B00;
defparam \output_module|lcd_rom|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N18
cycloneive_lcell_comb \output_module|lcd_rom|Mux4~21 (
// Equation(s):
// \output_module|lcd_rom|Mux4~21_combout  = (\SW[12]~input_o  & (\SW[10]~input_o )) # (!\SW[12]~input_o  & ((\SW[10]~input_o  & (\output_module|lcd_rom|Mux4~20_combout )) # (!\SW[10]~input_o  & ((\output_module|lcd_rom|Mux4~24_combout )))))

	.dataa(\SW[12]~input_o ),
	.datab(\SW[10]~input_o ),
	.datac(\output_module|lcd_rom|Mux4~20_combout ),
	.datad(\output_module|lcd_rom|Mux4~24_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux4~21_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux4~21 .lut_mask = 16'hD9C8;
defparam \output_module|lcd_rom|Mux4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N8
cycloneive_lcell_comb \output_module|lcd_rom|Mux4~22 (
// Equation(s):
// \output_module|lcd_rom|Mux4~22_combout  = (\SW[12]~input_o  & ((\output_module|lcd_rom|Mux4~21_combout  & ((\output_module|lcd_rom|Mux4~26_combout ))) # (!\output_module|lcd_rom|Mux4~21_combout  & (\output_module|lcd_rom|Mux4~19_combout )))) # 
// (!\SW[12]~input_o  & (((\output_module|lcd_rom|Mux4~21_combout ))))

	.dataa(\SW[12]~input_o ),
	.datab(\output_module|lcd_rom|Mux4~19_combout ),
	.datac(\output_module|lcd_rom|Mux4~26_combout ),
	.datad(\output_module|lcd_rom|Mux4~21_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux4~22_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux4~22 .lut_mask = 16'hF588;
defparam \output_module|lcd_rom|Mux4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N4
cycloneive_lcell_comb \output_module|lcd_rom|Mux5~10 (
// Equation(s):
// \output_module|lcd_rom|Mux5~10_combout  = (\SW[11]~input_o  & (\SW[13]~input_o  & (\output_module|comb_7|u1|CHAR_COUNT [0] $ (\output_module|comb_7|u1|CHAR_COUNT [1])))) # (!\SW[11]~input_o  & (!\output_module|comb_7|u1|CHAR_COUNT [1] & 
// ((!\output_module|comb_7|u1|CHAR_COUNT [0]) # (!\SW[13]~input_o ))))

	.dataa(\SW[11]~input_o ),
	.datab(\SW[13]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux5~10 .lut_mask = 16'h0895;
defparam \output_module|lcd_rom|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N10
cycloneive_lcell_comb \output_module|lcd_rom|Mux5~9 (
// Equation(s):
// \output_module|lcd_rom|Mux5~9_combout  = (!\output_module|comb_7|u1|CHAR_COUNT [1] & ((\SW[13]~input_o  & ((!\output_module|comb_7|u1|CHAR_COUNT [0]))) # (!\SW[13]~input_o  & ((\output_module|comb_7|u1|CHAR_COUNT [0]) # (!\SW[11]~input_o )))))

	.dataa(\SW[11]~input_o ),
	.datab(\SW[13]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux5~9 .lut_mask = 16'h003D;
defparam \output_module|lcd_rom|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N6
cycloneive_lcell_comb \output_module|lcd_rom|Mux5~7 (
// Equation(s):
// \output_module|lcd_rom|Mux5~7_combout  = (\SW[11]~input_o  & ((\output_module|comb_7|u1|CHAR_COUNT [0] & ((!\output_module|comb_7|u1|CHAR_COUNT [1]))) # (!\output_module|comb_7|u1|CHAR_COUNT [0] & (\SW[13]~input_o )))) # (!\SW[11]~input_o  & 
// (!\output_module|comb_7|u1|CHAR_COUNT [1] & (\SW[13]~input_o  $ (\output_module|comb_7|u1|CHAR_COUNT [0]))))

	.dataa(\SW[13]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux5~7 .lut_mask = 16'h08DA;
defparam \output_module|lcd_rom|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N2
cycloneive_lcell_comb \output_module|lcd_rom|Mux5~6 (
// Equation(s):
// \output_module|lcd_rom|Mux5~6_combout  = (\SW[13]~input_o  & (\SW[11]~input_o  & (!\output_module|comb_7|u1|CHAR_COUNT [1] & !\output_module|comb_7|u1|CHAR_COUNT [0]))) # (!\SW[13]~input_o  & ((\SW[11]~input_o  & (\output_module|comb_7|u1|CHAR_COUNT [1] $ 
// (\output_module|comb_7|u1|CHAR_COUNT [0]))) # (!\SW[11]~input_o  & (!\output_module|comb_7|u1|CHAR_COUNT [1] & !\output_module|comb_7|u1|CHAR_COUNT [0]))))

	.dataa(\SW[13]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [1]),
	.datad(\output_module|comb_7|u1|CHAR_COUNT [0]),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux5~6 .lut_mask = 16'h0449;
defparam \output_module|lcd_rom|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N14
cycloneive_lcell_comb \output_module|lcd_rom|Mux5~15 (
// Equation(s):
// \output_module|lcd_rom|Mux5~15_combout  = (\SW[12]~input_o  & ((\SW[10]~input_o ) # ((\output_module|lcd_rom|Mux5~7_combout )))) # (!\SW[12]~input_o  & (!\SW[10]~input_o  & ((\output_module|lcd_rom|Mux5~6_combout ))))

	.dataa(\SW[12]~input_o ),
	.datab(\SW[10]~input_o ),
	.datac(\output_module|lcd_rom|Mux5~7_combout ),
	.datad(\output_module|lcd_rom|Mux5~6_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux5~15 .lut_mask = 16'hB9A8;
defparam \output_module|lcd_rom|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N2
cycloneive_lcell_comb \output_module|lcd_rom|Mux5~16 (
// Equation(s):
// \output_module|lcd_rom|Mux5~16_combout  = (\SW[10]~input_o  & ((\output_module|lcd_rom|Mux5~15_combout  & (\output_module|lcd_rom|Mux5~10_combout )) # (!\output_module|lcd_rom|Mux5~15_combout  & ((\output_module|lcd_rom|Mux5~9_combout ))))) # 
// (!\SW[10]~input_o  & (((\output_module|lcd_rom|Mux5~15_combout ))))

	.dataa(\output_module|lcd_rom|Mux5~10_combout ),
	.datab(\SW[10]~input_o ),
	.datac(\output_module|lcd_rom|Mux5~9_combout ),
	.datad(\output_module|lcd_rom|Mux5~15_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux5~16 .lut_mask = 16'hBBC0;
defparam \output_module|lcd_rom|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N28
cycloneive_lcell_comb \output_module|lcd_rom|Mux5~17 (
// Equation(s):
// \output_module|lcd_rom|Mux5~17_combout  = (!\output_module|comb_7|u1|CHAR_COUNT [2] & (!\output_module|comb_7|u1|CHAR_COUNT [4] & (!\output_module|comb_7|u1|CHAR_COUNT [3] & \output_module|lcd_rom|Mux5~16_combout )))

	.dataa(\output_module|comb_7|u1|CHAR_COUNT [2]),
	.datab(\output_module|comb_7|u1|CHAR_COUNT [4]),
	.datac(\output_module|comb_7|u1|CHAR_COUNT [3]),
	.datad(\output_module|lcd_rom|Mux5~16_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux5~17 .lut_mask = 16'h0100;
defparam \output_module|lcd_rom|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N20
cycloneive_lcell_comb \output_module|comb_7|u1|DATA_BUS_VALUE~1 (
// Equation(s):
// \output_module|comb_7|u1|DATA_BUS_VALUE~1_combout  = (\output_module|comb_7|u1|DATA_BUS_VALUE~0_combout  & (\output_module|lcd_rom|Mux4~22_combout  & ((\output_module|lcd_rom|Mux6~1_combout ) # (\output_module|lcd_rom|Mux5~17_combout ))))

	.dataa(\output_module|comb_7|u1|DATA_BUS_VALUE~0_combout ),
	.datab(\output_module|lcd_rom|Mux6~1_combout ),
	.datac(\output_module|lcd_rom|Mux4~22_combout ),
	.datad(\output_module|lcd_rom|Mux5~17_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|DATA_BUS_VALUE~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE~1 .lut_mask = 16'hA080;
defparam \output_module|comb_7|u1|DATA_BUS_VALUE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N2
cycloneive_lcell_comb \output_module|comb_7|u1|DATA_BUS_VALUE~2 (
// Equation(s):
// \output_module|comb_7|u1|DATA_BUS_VALUE~2_combout  = (\output_module|comb_7|u1|DATA_BUS_VALUE~1_combout  & ((\SW[12]~input_o  & (!\output_module|lcd_rom|Mux3~12_combout )) # (!\SW[12]~input_o  & ((!\output_module|lcd_rom|Mux3~16_combout )))))

	.dataa(\SW[12]~input_o ),
	.datab(\output_module|lcd_rom|Mux3~12_combout ),
	.datac(\output_module|lcd_rom|Mux3~16_combout ),
	.datad(\output_module|comb_7|u1|DATA_BUS_VALUE~1_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|DATA_BUS_VALUE~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE~2 .lut_mask = 16'h2700;
defparam \output_module|comb_7|u1|DATA_BUS_VALUE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N28
cycloneive_lcell_comb \output_module|comb_7|u1|Selector9~1 (
// Equation(s):
// \output_module|comb_7|u1|Selector9~1_combout  = (\output_module|comb_7|u1|Selector9~0_combout ) # ((\output_module|comb_7|u1|state.Print_String~q  & (\output_module|lcd_rom|Mux7~8_combout  $ (\output_module|comb_7|u1|DATA_BUS_VALUE~2_combout ))))

	.dataa(\output_module|lcd_rom|Mux7~8_combout ),
	.datab(\output_module|comb_7|u1|Selector9~0_combout ),
	.datac(\output_module|comb_7|u1|state.Print_String~q ),
	.datad(\output_module|comb_7|u1|DATA_BUS_VALUE~2_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector9~1 .lut_mask = 16'hDCEC;
defparam \output_module|comb_7|u1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y12_N29
dffeas \output_module|comb_7|u1|DATA_BUS_VALUE[0] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|DATA_BUS_VALUE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[0] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N18
cycloneive_lcell_comb \output_module|comb_7|u1|Selector8~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector8~0_combout  = (\output_module|comb_7|u1|state.MODE_SET~q ) # ((\output_module|comb_7|u1|DATA_BUS_VALUE [1] & ((\output_module|comb_7|u1|state.DROP_LCD_E~q ) # (\output_module|comb_7|u1|state.HOLD~q ))))

	.dataa(\output_module|comb_7|u1|DATA_BUS_VALUE [1]),
	.datab(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datac(\output_module|comb_7|u1|state.HOLD~q ),
	.datad(\output_module|comb_7|u1|state.MODE_SET~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector8~0 .lut_mask = 16'hFFA8;
defparam \output_module|comb_7|u1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N8
cycloneive_lcell_comb \output_module|lcd_rom|Mux3~11 (
// Equation(s):
// \output_module|lcd_rom|Mux3~11_combout  = (\SW[12]~input_o  & ((\output_module|lcd_rom|Mux3~12_combout ))) # (!\SW[12]~input_o  & (\output_module|lcd_rom|Mux3~16_combout ))

	.dataa(\SW[12]~input_o ),
	.datab(gnd),
	.datac(\output_module|lcd_rom|Mux3~16_combout ),
	.datad(\output_module|lcd_rom|Mux3~12_combout ),
	.cin(gnd),
	.combout(\output_module|lcd_rom|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|lcd_rom|Mux3~11 .lut_mask = 16'hFA50;
defparam \output_module|lcd_rom|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N0
cycloneive_lcell_comb \output_module|comb_7|u1|Selector8~1 (
// Equation(s):
// \output_module|comb_7|u1|Selector8~1_combout  = \output_module|lcd_rom|Mux6~1_combout  $ (((!\output_module|lcd_rom|Mux3~11_combout  & (\output_module|comb_7|u1|DATA_BUS_VALUE~1_combout  & !\output_module|lcd_rom|Mux7~8_combout ))))

	.dataa(\output_module|lcd_rom|Mux3~11_combout ),
	.datab(\output_module|lcd_rom|Mux6~1_combout ),
	.datac(\output_module|comb_7|u1|DATA_BUS_VALUE~1_combout ),
	.datad(\output_module|lcd_rom|Mux7~8_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector8~1 .lut_mask = 16'hCC9C;
defparam \output_module|comb_7|u1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N26
cycloneive_lcell_comb \output_module|comb_7|u1|Selector8~2 (
// Equation(s):
// \output_module|comb_7|u1|Selector8~2_combout  = (\output_module|comb_7|u1|Selector8~0_combout ) # ((\output_module|comb_7|u1|state.Print_String~q  & \output_module|comb_7|u1|Selector8~1_combout ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|Selector8~0_combout ),
	.datac(\output_module|comb_7|u1|state.Print_String~q ),
	.datad(\output_module|comb_7|u1|Selector8~1_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector8~2 .lut_mask = 16'hFCCC;
defparam \output_module|comb_7|u1|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y12_N27
dffeas \output_module|comb_7|u1|DATA_BUS_VALUE[1] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|DATA_BUS_VALUE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[1] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N8
cycloneive_lcell_comb \output_module|comb_7|u1|Selector7~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector7~0_combout  = (\output_module|comb_7|u1|state.DISPLAY_ON~q ) # ((\output_module|comb_7|u1|state.MODE_SET~q ) # ((!\output_module|comb_7|u1|LCD_RS~0_combout  & \output_module|comb_7|u1|DATA_BUS_VALUE [2])))

	.dataa(\output_module|comb_7|u1|state.DISPLAY_ON~q ),
	.datab(\output_module|comb_7|u1|state.MODE_SET~q ),
	.datac(\output_module|comb_7|u1|LCD_RS~0_combout ),
	.datad(\output_module|comb_7|u1|DATA_BUS_VALUE [2]),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector7~0 .lut_mask = 16'hEFEE;
defparam \output_module|comb_7|u1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N6
cycloneive_lcell_comb \output_module|comb_7|u1|Selector7~1 (
// Equation(s):
// \output_module|comb_7|u1|Selector7~1_combout  = \output_module|lcd_rom|Mux5~17_combout  $ (((!\output_module|lcd_rom|Mux7~8_combout  & (!\output_module|lcd_rom|Mux6~1_combout  & \output_module|comb_7|u1|DATA_BUS_VALUE~2_combout ))))

	.dataa(\output_module|lcd_rom|Mux7~8_combout ),
	.datab(\output_module|lcd_rom|Mux5~17_combout ),
	.datac(\output_module|lcd_rom|Mux6~1_combout ),
	.datad(\output_module|comb_7|u1|DATA_BUS_VALUE~2_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector7~1 .lut_mask = 16'hC9CC;
defparam \output_module|comb_7|u1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N4
cycloneive_lcell_comb \output_module|comb_7|u1|Selector7~2 (
// Equation(s):
// \output_module|comb_7|u1|Selector7~2_combout  = (\output_module|comb_7|u1|Selector7~0_combout ) # ((\output_module|comb_7|u1|state.Print_String~q  & \output_module|comb_7|u1|Selector7~1_combout ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|Selector7~0_combout ),
	.datac(\output_module|comb_7|u1|state.Print_String~q ),
	.datad(\output_module|comb_7|u1|Selector7~1_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector7~2 .lut_mask = 16'hFCCC;
defparam \output_module|comb_7|u1|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y12_N5
dffeas \output_module|comb_7|u1|DATA_BUS_VALUE[2] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|DATA_BUS_VALUE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[2] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N30
cycloneive_lcell_comb \output_module|comb_7|u1|Selector6~2 (
// Equation(s):
// \output_module|comb_7|u1|Selector6~2_combout  = (\output_module|comb_7|u1|state.DISPLAY_ON~q ) # ((\output_module|comb_7|u1|state.FUNC_SET~q ) # ((\output_module|comb_7|u1|state.DISPLAY_OFF~q ) # (\output_module|comb_7|u1|state.RESET2~q )))

	.dataa(\output_module|comb_7|u1|state.DISPLAY_ON~q ),
	.datab(\output_module|comb_7|u1|state.FUNC_SET~q ),
	.datac(\output_module|comb_7|u1|state.DISPLAY_OFF~q ),
	.datad(\output_module|comb_7|u1|state.RESET2~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector6~2 .lut_mask = 16'hFFFE;
defparam \output_module|comb_7|u1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N18
cycloneive_lcell_comb \output_module|comb_7|u1|Selector6~1 (
// Equation(s):
// \output_module|comb_7|u1|Selector6~1_combout  = ((\output_module|comb_7|u1|DATA_BUS_VALUE [3] & ((\output_module|comb_7|u1|state.DROP_LCD_E~q ) # (\output_module|comb_7|u1|state.HOLD~q )))) # (!\output_module|comb_7|u1|state.RESET1~q )

	.dataa(\output_module|comb_7|u1|state.RESET1~q ),
	.datab(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datac(\output_module|comb_7|u1|state.HOLD~q ),
	.datad(\output_module|comb_7|u1|DATA_BUS_VALUE [3]),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector6~1 .lut_mask = 16'hFD55;
defparam \output_module|comb_7|u1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N10
cycloneive_lcell_comb \output_module|comb_7|u1|Add1~0 (
// Equation(s):
// \output_module|comb_7|u1|Add1~0_combout  = \output_module|lcd_rom|Mux4~22_combout  $ (((\output_module|lcd_rom|Mux6~1_combout ) # ((\output_module|lcd_rom|Mux5~17_combout ) # (\output_module|lcd_rom|Mux7~8_combout ))))

	.dataa(\output_module|lcd_rom|Mux6~1_combout ),
	.datab(\output_module|lcd_rom|Mux5~17_combout ),
	.datac(\output_module|lcd_rom|Mux4~22_combout ),
	.datad(\output_module|lcd_rom|Mux7~8_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Add1~0 .lut_mask = 16'h0F1E;
defparam \output_module|comb_7|u1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N24
cycloneive_lcell_comb \output_module|comb_7|u1|Selector6~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector6~0_combout  = (\output_module|comb_7|u1|state.Print_String~q  & ((\output_module|comb_7|u1|DATA_BUS_VALUE~2_combout  & ((\output_module|comb_7|u1|Add1~0_combout ))) # (!\output_module|comb_7|u1|DATA_BUS_VALUE~2_combout  & 
// (\output_module|lcd_rom|Mux4~22_combout ))))

	.dataa(\output_module|comb_7|u1|state.Print_String~q ),
	.datab(\output_module|lcd_rom|Mux4~22_combout ),
	.datac(\output_module|comb_7|u1|DATA_BUS_VALUE~2_combout ),
	.datad(\output_module|comb_7|u1|Add1~0_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector6~0 .lut_mask = 16'hA808;
defparam \output_module|comb_7|u1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N12
cycloneive_lcell_comb \output_module|comb_7|u1|Selector6~3 (
// Equation(s):
// \output_module|comb_7|u1|Selector6~3_combout  = (\output_module|comb_7|u1|Selector6~2_combout ) # ((\output_module|comb_7|u1|Selector6~1_combout ) # ((\output_module|comb_7|u1|state.RESET3~q ) # (\output_module|comb_7|u1|Selector6~0_combout )))

	.dataa(\output_module|comb_7|u1|Selector6~2_combout ),
	.datab(\output_module|comb_7|u1|Selector6~1_combout ),
	.datac(\output_module|comb_7|u1|state.RESET3~q ),
	.datad(\output_module|comb_7|u1|Selector6~0_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector6~3 .lut_mask = 16'hFFFE;
defparam \output_module|comb_7|u1|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N13
dffeas \output_module|comb_7|u1|DATA_BUS_VALUE[3] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|DATA_BUS_VALUE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[3] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N28
cycloneive_lcell_comb \output_module|comb_7|u1|Selector5~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector5~0_combout  = (!\output_module|comb_7|u1|state.Print_String~q  & (!\output_module|comb_7|u1|state.RETURN_HOME~q  & (!\output_module|comb_7|u1|state.LINE2~q  & !\output_module|comb_7|u1|state.MODE_SET~q )))

	.dataa(\output_module|comb_7|u1|state.Print_String~q ),
	.datab(\output_module|comb_7|u1|state.RETURN_HOME~q ),
	.datac(\output_module|comb_7|u1|state.LINE2~q ),
	.datad(\output_module|comb_7|u1|state.MODE_SET~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector5~0 .lut_mask = 16'h0001;
defparam \output_module|comb_7|u1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N6
cycloneive_lcell_comb \output_module|comb_7|u1|Selector5~1 (
// Equation(s):
// \output_module|comb_7|u1|Selector5~1_combout  = (!\output_module|comb_7|u1|state.DISPLAY_OFF~q  & (!\output_module|comb_7|u1|state.DISPLAY_CLEAR~q  & (!\output_module|comb_7|u1|state.DISPLAY_ON~q  & \output_module|comb_7|u1|Selector5~0_combout )))

	.dataa(\output_module|comb_7|u1|state.DISPLAY_OFF~q ),
	.datab(\output_module|comb_7|u1|state.DISPLAY_CLEAR~q ),
	.datac(\output_module|comb_7|u1|state.DISPLAY_ON~q ),
	.datad(\output_module|comb_7|u1|Selector5~0_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector5~1 .lut_mask = 16'h0100;
defparam \output_module|comb_7|u1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N0
cycloneive_lcell_comb \output_module|comb_7|u1|Selector5~2 (
// Equation(s):
// \output_module|comb_7|u1|Selector5~2_combout  = (\output_module|comb_7|u1|DATA_BUS_VALUE~0_combout  & (((!\output_module|lcd_rom|Mux5~17_combout  & !\output_module|lcd_rom|Mux6~1_combout )) # (!\output_module|lcd_rom|Mux4~22_combout )))

	.dataa(\output_module|lcd_rom|Mux4~22_combout ),
	.datab(\output_module|lcd_rom|Mux5~17_combout ),
	.datac(\output_module|comb_7|u1|DATA_BUS_VALUE~0_combout ),
	.datad(\output_module|lcd_rom|Mux6~1_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector5~2 .lut_mask = 16'h5070;
defparam \output_module|comb_7|u1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N12
cycloneive_lcell_comb \output_module|comb_7|u1|Selector5~3 (
// Equation(s):
// \output_module|comb_7|u1|Selector5~3_combout  = (\output_module|comb_7|u1|Selector5~1_combout ) # ((\output_module|comb_7|u1|state.Print_String~q  & ((\output_module|lcd_rom|Mux3~11_combout ) # (\output_module|comb_7|u1|Selector5~2_combout ))))

	.dataa(\output_module|comb_7|u1|state.Print_String~q ),
	.datab(\output_module|lcd_rom|Mux3~11_combout ),
	.datac(\output_module|comb_7|u1|Selector5~1_combout ),
	.datad(\output_module|comb_7|u1|Selector5~2_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector5~3 .lut_mask = 16'hFAF8;
defparam \output_module|comb_7|u1|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N26
cycloneive_lcell_comb \output_module|comb_7|u1|DATA_BUS_VALUE[5]~3 (
// Equation(s):
// \output_module|comb_7|u1|DATA_BUS_VALUE[5]~3_combout  = (!\output_module|comb_7|u1|state.DROP_LCD_E~q  & (!\output_module|comb_7|u1|state.HOLD~q  & \output_module|comb_7|r0|oRESET~q ))

	.dataa(gnd),
	.datab(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datac(\output_module|comb_7|u1|state.HOLD~q ),
	.datad(\output_module|comb_7|r0|oRESET~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|DATA_BUS_VALUE[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[5]~3 .lut_mask = 16'h0300;
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N13
dffeas \output_module|comb_7|u1|DATA_BUS_VALUE[4] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|u1|DATA_BUS_VALUE[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|DATA_BUS_VALUE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[4] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N24
cycloneive_lcell_comb \output_module|comb_7|u1|Selector4~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector4~0_combout  = (!\output_module|lcd_rom|Mux1~2_combout  & (((!\output_module|lcd_rom|Mux6~1_combout  & !\output_module|lcd_rom|Mux5~17_combout )) # (!\output_module|lcd_rom|Mux4~22_combout )))

	.dataa(\output_module|lcd_rom|Mux1~2_combout ),
	.datab(\output_module|lcd_rom|Mux6~1_combout ),
	.datac(\output_module|lcd_rom|Mux4~22_combout ),
	.datad(\output_module|lcd_rom|Mux5~17_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector4~0 .lut_mask = 16'h0515;
defparam \output_module|comb_7|u1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N30
cycloneive_lcell_comb \output_module|comb_7|u1|Selector4~1 (
// Equation(s):
// \output_module|comb_7|u1|Selector4~1_combout  = (\output_module|comb_7|u1|state.Print_String~q  & ((\output_module|lcd_rom|Mux2~2_combout ) # ((!\output_module|lcd_rom|Mux3~11_combout  & \output_module|comb_7|u1|Selector4~0_combout ))))

	.dataa(\output_module|lcd_rom|Mux3~11_combout ),
	.datab(\output_module|lcd_rom|Mux2~2_combout ),
	.datac(\output_module|comb_7|u1|state.Print_String~q ),
	.datad(\output_module|comb_7|u1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector4~1 .lut_mask = 16'hD0C0;
defparam \output_module|comb_7|u1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N22
cycloneive_lcell_comb \output_module|comb_7|u1|Selector4~2 (
// Equation(s):
// \output_module|comb_7|u1|Selector4~2_combout  = (\output_module|comb_7|u1|Selector4~1_combout ) # (\output_module|comb_7|u1|Selector5~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|comb_7|u1|Selector4~1_combout ),
	.datad(\output_module|comb_7|u1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector4~2 .lut_mask = 16'hFFF0;
defparam \output_module|comb_7|u1|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y12_N23
dffeas \output_module|comb_7|u1|DATA_BUS_VALUE[5] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|u1|DATA_BUS_VALUE[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|DATA_BUS_VALUE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[5] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N28
cycloneive_lcell_comb \output_module|comb_7|u1|Selector3~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector3~0_combout  = (\output_module|comb_7|u1|state.LINE2~q ) # ((\output_module|comb_7|u1|DATA_BUS_VALUE [6] & ((\output_module|comb_7|u1|state.DROP_LCD_E~q ) # (\output_module|comb_7|u1|state.HOLD~q ))))

	.dataa(\output_module|comb_7|u1|DATA_BUS_VALUE [6]),
	.datab(\output_module|comb_7|u1|state.DROP_LCD_E~q ),
	.datac(\output_module|comb_7|u1|state.HOLD~q ),
	.datad(\output_module|comb_7|u1|state.LINE2~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector3~0 .lut_mask = 16'hFFA8;
defparam \output_module|comb_7|u1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N16
cycloneive_lcell_comb \output_module|comb_7|u1|Selector3~1 (
// Equation(s):
// \output_module|comb_7|u1|Selector3~1_combout  = (\output_module|comb_7|u1|Selector3~0_combout ) # ((\output_module|comb_7|u1|state.Print_String~q  & ((\output_module|lcd_rom|Mux1~2_combout ) # (\output_module|comb_7|u1|DATA_BUS_VALUE~2_combout ))))

	.dataa(\output_module|comb_7|u1|Selector3~0_combout ),
	.datab(\output_module|comb_7|u1|state.Print_String~q ),
	.datac(\output_module|lcd_rom|Mux1~2_combout ),
	.datad(\output_module|comb_7|u1|DATA_BUS_VALUE~2_combout ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector3~1 .lut_mask = 16'hEEEA;
defparam \output_module|comb_7|u1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y12_N17
dffeas \output_module|comb_7|u1|DATA_BUS_VALUE[6] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|DATA_BUS_VALUE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[6] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N6
cycloneive_lcell_comb \output_module|comb_7|u1|Selector2~0 (
// Equation(s):
// \output_module|comb_7|u1|Selector2~0_combout  = (\output_module|comb_7|u1|state.RETURN_HOME~q ) # ((\output_module|comb_7|u1|state.LINE2~q ) # ((!\output_module|comb_7|u1|LCD_RS~0_combout  & \output_module|comb_7|u1|DATA_BUS_VALUE [7])))

	.dataa(\output_module|comb_7|u1|state.RETURN_HOME~q ),
	.datab(\output_module|comb_7|u1|LCD_RS~0_combout ),
	.datac(\output_module|comb_7|u1|DATA_BUS_VALUE [7]),
	.datad(\output_module|comb_7|u1|state.LINE2~q ),
	.cin(gnd),
	.combout(\output_module|comb_7|u1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|comb_7|u1|Selector2~0 .lut_mask = 16'hFFBA;
defparam \output_module|comb_7|u1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N7
dffeas \output_module|comb_7|u1|DATA_BUS_VALUE[7] (
	.clk(\output_module|comb_7|u1|CLK_400HZ~clkctrl_outclk ),
	.d(\output_module|comb_7|u1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_module|comb_7|r0|oRESET~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|comb_7|u1|DATA_BUS_VALUE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[7] .is_wysiwyg = "true";
defparam \output_module|comb_7|u1|DATA_BUS_VALUE[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N12
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_TX_Active~2 (
// Equation(s):
// \uart_io|UART_TX_Inst|r_TX_Active~2_combout  = (\uart_io|UART_TX_Inst|r_TX_Active~q  & (((!\uart_io|UART_TX_Inst|r_SM_Main.000~q )) # (!\uart_io|UART_TX_Inst|Selector21~0_combout ))) # (!\uart_io|UART_TX_Inst|r_TX_Active~q  & 
// (((\control_logic|control_mem|content~46_combout  & !\uart_io|UART_TX_Inst|r_SM_Main.000~q ))))

	.dataa(\uart_io|UART_TX_Inst|Selector21~0_combout ),
	.datab(\control_logic|control_mem|content~46_combout ),
	.datac(\uart_io|UART_TX_Inst|r_TX_Active~q ),
	.datad(\uart_io|UART_TX_Inst|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|r_TX_Active~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Active~2 .lut_mask = 16'h50FC;
defparam \uart_io|UART_TX_Inst|r_TX_Active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N13
dffeas \uart_io|UART_TX_Inst|r_TX_Active (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_TX_Active~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_TX_Active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Active .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_TX_Active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N16
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector0~1 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector0~1_combout  = (\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q ) # (((\uart_io|UART_TX_Inst|o_TX_Serial~q  & \uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q )) # (!\uart_io|UART_TX_Inst|r_SM_Main.000~q ))

	.dataa(\uart_io|UART_TX_Inst|o_TX_Serial~q ),
	.datab(\uart_io|UART_TX_Inst|r_SM_Main.CLEANUP~q ),
	.datac(\uart_io|UART_TX_Inst|r_SM_Main.TX_STOP_BIT~q ),
	.datad(\uart_io|UART_TX_Inst|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector0~1 .lut_mask = 16'hF8FF;
defparam \uart_io|UART_TX_Inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N6
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_TX_Data[1]~feeder (
// Equation(s):
// \uart_io|UART_TX_Inst|r_TX_Data[1]~feeder_combout  = \ProgramCounter|PC[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[1]~2_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|r_TX_Data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Data[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_io|UART_TX_Inst|r_TX_Data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N10
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector23~2 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector23~2_combout  = (!\uart_io|UART_TX_Inst|r_SM_Main.000~q  & \control_logic|control_mem|content~46_combout )

	.dataa(\uart_io|UART_TX_Inst|r_SM_Main.000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~46_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector23~2 .lut_mask = 16'h5500;
defparam \uart_io|UART_TX_Inst|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y38_N7
dffeas \uart_io|UART_TX_Inst|r_TX_Data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_TX_Data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_io|UART_TX_Inst|Selector23~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_TX_Data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Data[1] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_TX_Data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y38_N17
dffeas \uart_io|UART_TX_Inst|r_TX_Data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_io|UART_TX_Inst|Selector23~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_TX_Data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Data[0] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_TX_Data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N16
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Mux0~2 (
// Equation(s):
// \uart_io|UART_TX_Inst|Mux0~2_combout  = (\uart_io|UART_TX_Inst|r_Bit_Index [0] & ((\uart_io|UART_TX_Inst|r_TX_Data [1]) # ((\uart_io|UART_TX_Inst|r_Bit_Index [1])))) # (!\uart_io|UART_TX_Inst|r_Bit_Index [0] & (((\uart_io|UART_TX_Inst|r_TX_Data [0] & 
// !\uart_io|UART_TX_Inst|r_Bit_Index [1]))))

	.dataa(\uart_io|UART_TX_Inst|r_TX_Data [1]),
	.datab(\uart_io|UART_TX_Inst|r_Bit_Index [0]),
	.datac(\uart_io|UART_TX_Inst|r_TX_Data [0]),
	.datad(\uart_io|UART_TX_Inst|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Mux0~2 .lut_mask = 16'hCCB8;
defparam \uart_io|UART_TX_Inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y38_N3
dffeas \uart_io|UART_TX_Inst|r_TX_Data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_io|UART_TX_Inst|Selector23~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_TX_Data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Data[3] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_TX_Data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N24
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_TX_Data[2]~feeder (
// Equation(s):
// \uart_io|UART_TX_Inst|r_TX_Data[2]~feeder_combout  = \ProgramCounter|PC[2]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[2]~1_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|r_TX_Data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Data[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_io|UART_TX_Inst|r_TX_Data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y38_N25
dffeas \uart_io|UART_TX_Inst|r_TX_Data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_TX_Data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_io|UART_TX_Inst|Selector23~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_TX_Data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Data[2] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_TX_Data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N2
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Mux0~3 (
// Equation(s):
// \uart_io|UART_TX_Inst|Mux0~3_combout  = (\uart_io|UART_TX_Inst|r_Bit_Index [1] & ((\uart_io|UART_TX_Inst|Mux0~2_combout  & (\uart_io|UART_TX_Inst|r_TX_Data [3])) # (!\uart_io|UART_TX_Inst|Mux0~2_combout  & ((\uart_io|UART_TX_Inst|r_TX_Data [2]))))) # 
// (!\uart_io|UART_TX_Inst|r_Bit_Index [1] & (\uart_io|UART_TX_Inst|Mux0~2_combout ))

	.dataa(\uart_io|UART_TX_Inst|r_Bit_Index [1]),
	.datab(\uart_io|UART_TX_Inst|Mux0~2_combout ),
	.datac(\uart_io|UART_TX_Inst|r_TX_Data [3]),
	.datad(\uart_io|UART_TX_Inst|r_TX_Data [2]),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Mux0~3 .lut_mask = 16'hE6C4;
defparam \uart_io|UART_TX_Inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y38_N11
dffeas \uart_io|UART_TX_Inst|r_TX_Data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_io|UART_TX_Inst|Selector23~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_TX_Data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Data[7] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_TX_Data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y38_N23
dffeas \uart_io|UART_TX_Inst|r_TX_Data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_io|UART_TX_Inst|Selector23~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_TX_Data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Data[5] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_TX_Data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N24
cycloneive_lcell_comb \uart_io|UART_TX_Inst|r_TX_Data[6]~feeder (
// Equation(s):
// \uart_io|UART_TX_Inst|r_TX_Data[6]~feeder_combout  = \out_mux|Selector1~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_mux|Selector1~11_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|r_TX_Data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Data[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_io|UART_TX_Inst|r_TX_Data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y37_N25
dffeas \uart_io|UART_TX_Inst|r_TX_Data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|r_TX_Data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_io|UART_TX_Inst|Selector23~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_TX_Data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Data[6] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_TX_Data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y38_N1
dffeas \uart_io|UART_TX_Inst|r_TX_Data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_io|UART_TX_Inst|Selector23~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|r_TX_Data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|r_TX_Data[4] .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|r_TX_Data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N0
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Mux0~0 (
// Equation(s):
// \uart_io|UART_TX_Inst|Mux0~0_combout  = (\uart_io|UART_TX_Inst|r_Bit_Index [0] & (((\uart_io|UART_TX_Inst|r_Bit_Index [1])))) # (!\uart_io|UART_TX_Inst|r_Bit_Index [0] & ((\uart_io|UART_TX_Inst|r_Bit_Index [1] & (\uart_io|UART_TX_Inst|r_TX_Data [6])) # 
// (!\uart_io|UART_TX_Inst|r_Bit_Index [1] & ((\uart_io|UART_TX_Inst|r_TX_Data [4])))))

	.dataa(\uart_io|UART_TX_Inst|r_TX_Data [6]),
	.datab(\uart_io|UART_TX_Inst|r_Bit_Index [0]),
	.datac(\uart_io|UART_TX_Inst|r_TX_Data [4]),
	.datad(\uart_io|UART_TX_Inst|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Mux0~0 .lut_mask = 16'hEE30;
defparam \uart_io|UART_TX_Inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N22
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Mux0~1 (
// Equation(s):
// \uart_io|UART_TX_Inst|Mux0~1_combout  = (\uart_io|UART_TX_Inst|r_Bit_Index [0] & ((\uart_io|UART_TX_Inst|Mux0~0_combout  & (\uart_io|UART_TX_Inst|r_TX_Data [7])) # (!\uart_io|UART_TX_Inst|Mux0~0_combout  & ((\uart_io|UART_TX_Inst|r_TX_Data [5]))))) # 
// (!\uart_io|UART_TX_Inst|r_Bit_Index [0] & (((\uart_io|UART_TX_Inst|Mux0~0_combout ))))

	.dataa(\uart_io|UART_TX_Inst|r_TX_Data [7]),
	.datab(\uart_io|UART_TX_Inst|r_Bit_Index [0]),
	.datac(\uart_io|UART_TX_Inst|r_TX_Data [5]),
	.datad(\uart_io|UART_TX_Inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Mux0~1 .lut_mask = 16'hBBC0;
defparam \uart_io|UART_TX_Inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N24
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector0~0 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector0~0_combout  = (\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q  & ((\uart_io|UART_TX_Inst|r_Bit_Index [2] & ((\uart_io|UART_TX_Inst|Mux0~1_combout ))) # (!\uart_io|UART_TX_Inst|r_Bit_Index [2] & 
// (\uart_io|UART_TX_Inst|Mux0~3_combout ))))

	.dataa(\uart_io|UART_TX_Inst|Mux0~3_combout ),
	.datab(\uart_io|UART_TX_Inst|r_SM_Main.TX_DATA_BITS~q ),
	.datac(\uart_io|UART_TX_Inst|r_Bit_Index [2]),
	.datad(\uart_io|UART_TX_Inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector0~0 .lut_mask = 16'hC808;
defparam \uart_io|UART_TX_Inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N30
cycloneive_lcell_comb \uart_io|UART_TX_Inst|Selector0~2 (
// Equation(s):
// \uart_io|UART_TX_Inst|Selector0~2_combout  = (\uart_io|UART_TX_Inst|Selector0~1_combout ) # (\uart_io|UART_TX_Inst|Selector0~0_combout )

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|Selector0~1_combout ),
	.datac(gnd),
	.datad(\uart_io|UART_TX_Inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\uart_io|UART_TX_Inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|Selector0~2 .lut_mask = 16'hFFCC;
defparam \uart_io|UART_TX_Inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N31
dffeas \uart_io|UART_TX_Inst|o_TX_Serial (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_io|UART_TX_Inst|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_io|UART_TX_Inst|o_TX_Serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_io|UART_TX_Inst|o_TX_Serial .is_wysiwyg = "true";
defparam \uart_io|UART_TX_Inst|o_TX_Serial .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N2
cycloneive_lcell_comb \uart_io|UART_TXD~0 (
// Equation(s):
// \uart_io|UART_TXD~0_combout  = (\uart_io|UART_TX_Inst|o_TX_Serial~q ) # (!\uart_io|UART_TX_Inst|r_TX_Active~q )

	.dataa(gnd),
	.datab(\uart_io|UART_TX_Inst|r_TX_Active~q ),
	.datac(\uart_io|UART_TX_Inst|o_TX_Serial~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_io|UART_TXD~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_io|UART_TXD~0 .lut_mask = 16'hF3F3;
defparam \uart_io|UART_TXD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LCD_ON = \LCD_ON~output_o ;

assign LCD_BLON = \LCD_BLON~output_o ;

assign LCD_RW = \LCD_RW~output_o ;

assign LCD_EN = \LCD_EN~output_o ;

assign LCD_RS = \LCD_RS~output_o ;

assign LCD_DATA[0] = \LCD_DATA[0]~output_o ;

assign LCD_DATA[1] = \LCD_DATA[1]~output_o ;

assign LCD_DATA[2] = \LCD_DATA[2]~output_o ;

assign LCD_DATA[3] = \LCD_DATA[3]~output_o ;

assign LCD_DATA[4] = \LCD_DATA[4]~output_o ;

assign LCD_DATA[5] = \LCD_DATA[5]~output_o ;

assign LCD_DATA[6] = \LCD_DATA[6]~output_o ;

assign LCD_DATA[7] = \LCD_DATA[7]~output_o ;

assign UART_TXD = \UART_TXD~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
