<BaliSimProject version="1.3" path="." stage="0" language="-1" name="test_logiana" simType="Active-HDL">
    <Source worklib="work" path="cy7c1019dv33_vhdl_10/package_timing.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="cy7c1019dv33_vhdl_10/package_utility.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="logiana.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="uart.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="pll.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="top.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="cy7c1019dv33_vhdl_10/async_128Kx8.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="test_uart.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="test_logiana.v" type="VERILOG" include="none"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="top"/>
</BaliSimProject>
