// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module AraShuttleUnit(	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
  input          clock,	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
  input          reset,	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
  input          auto_atl_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_atl_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_atl_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_atl_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [5:0]   auto_atl_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0]  auto_atl_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [15:0]  auto_atl_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [127:0] auto_atl_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_atl_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_atl_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]   auto_atl_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]   auto_atl_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_atl_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [5:0]   auto_atl_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_atl_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_atl_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [127:0] auto_atl_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_atl_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          io_ex_valid,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [31:0]  io_ex_uop_inst,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [63:0]  io_ex_uop_rs1_data,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [63:0]  io_ex_uop_rs2_data,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [2:0]   io_ex_vconfig_vtype_vsew,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_ex_fire,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_mem_kill,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [63:0]  io_mem_frs1,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_wb_store_pending,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [2:0]   io_wb_frm,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_wb_scalar_check_ready,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_wb_scalar_check_bits_store,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_wb_block_all,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_resp_ready,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_resp_valid,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_resp_bits_fp,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [1:0]   io_resp_bits_size,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [4:0]   io_resp_bits_rd,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [63:0]  io_resp_bits_data,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_set_vstart_valid,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_set_fflags_valid,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [4:0]   io_set_fflags_bits,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_backend_busy	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
);

  wire            _io_wb_block_all_output;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:293:33]
  wire            _iss_q_io_enq_valid_T_2;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:144:65]
  wire            _resp_q_io_enq_ready;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22]
  wire            _resp_q_io_deq_valid;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22]
  wire [31:0]     _resp_q_io_deq_bits_result;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22]
  wire [2:0]      _resp_q_io_deq_bits_trans_id;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22]
  wire            _iss_q_io_enq_ready;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
  wire            _iss_q_io_deq_valid;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
  wire [31:0]     _iss_q_io_deq_bits_insn;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
  wire [63:0]     _iss_q_io_deq_bits_rs1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
  wire [63:0]     _iss_q_io_deq_bits_rs2;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
  wire [1:0]      _iss_q_io_deq_bits_frm;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
  wire [2:0]      _iss_q_io_deq_bits_trans_id;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
  wire            _wb_dec_io_legal;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:88:22]
  wire            _wb_dec_io_write_rd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:88:22]
  wire            _wb_dec_io_write_frd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:88:22]
  wire            _ara_axi_req_o_aw_valid;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [3:0]      _ara_axi_req_o_aw_bits_id;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [63:0]     _ara_axi_req_o_aw_bits_addr;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [7:0]      _ara_axi_req_o_aw_bits_len;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [2:0]      _ara_axi_req_o_aw_bits_size;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [1:0]      _ara_axi_req_o_aw_bits_burst;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_axi_req_o_aw_bits_lock;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [3:0]      _ara_axi_req_o_aw_bits_cache;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [2:0]      _ara_axi_req_o_aw_bits_prot;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [3:0]      _ara_axi_req_o_aw_bits_qos;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [3:0]      _ara_axi_req_o_aw_bits_region;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [5:0]      _ara_axi_req_o_aw_bits_atop;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_axi_req_o_aw_bits_user;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_axi_req_o_w_valid;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [255:0]    _ara_axi_req_o_w_bits_data;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [31:0]     _ara_axi_req_o_w_bits_strb;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_axi_req_o_w_bits_last;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_axi_req_o_w_bits_user;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_axi_req_o_ar_valid;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [3:0]      _ara_axi_req_o_ar_bits_id;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [63:0]     _ara_axi_req_o_ar_bits_addr;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [7:0]      _ara_axi_req_o_ar_bits_len;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [2:0]      _ara_axi_req_o_ar_bits_size;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [1:0]      _ara_axi_req_o_ar_bits_burst;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_axi_req_o_ar_bits_lock;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [3:0]      _ara_axi_req_o_ar_bits_cache;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [2:0]      _ara_axi_req_o_ar_bits_prot;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [3:0]      _ara_axi_req_o_ar_bits_qos;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [3:0]      _ara_axi_req_o_ar_bits_region;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_axi_req_o_ar_bits_user;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_axi_req_o_b_ready;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_axi_req_o_r_ready;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_resp_req_ready;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_resp_resp_valid;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [63:0]     _ara_resp_result;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire [2:0]      _ara_resp_trans_id;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _ara_resp_store_pending;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
  wire            _axi4frag_auto_in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_in_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]      _axi4frag_auto_in_b_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [1:0]      _axi4frag_auto_in_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_in_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_in_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]      _axi4frag_auto_in_r_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [255:0]    _axi4frag_auto_in_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [1:0]      _axi4frag_auto_in_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_in_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_out_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]      _axi4frag_auto_out_aw_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [31:0]     _axi4frag_auto_out_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [7:0]      _axi4frag_auto_out_aw_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]      _axi4frag_auto_out_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [1:0]      _axi4frag_auto_out_aw_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_out_aw_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]      _axi4frag_auto_out_aw_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]      _axi4frag_auto_out_aw_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]      _axi4frag_auto_out_aw_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_out_aw_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_out_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [255:0]    _axi4frag_auto_out_w_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [31:0]     _axi4frag_auto_out_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_out_w_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_out_ar_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]      _axi4frag_auto_out_ar_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [31:0]     _axi4frag_auto_out_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [7:0]      _axi4frag_auto_out_ar_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]      _axi4frag_auto_out_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [1:0]      _axi4frag_auto_out_ar_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_out_ar_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]      _axi4frag_auto_out_ar_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]      _axi4frag_auto_out_ar_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]      _axi4frag_auto_out_ar_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_out_ar_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4frag_auto_out_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire            _axi4yank_auto_in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_in_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]      _axi4yank_auto_in_b_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [1:0]      _axi4yank_auto_in_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_in_b_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_in_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_in_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]      _axi4yank_auto_in_r_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [255:0]    _axi4yank_auto_in_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [1:0]      _axi4yank_auto_in_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_in_r_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_in_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_out_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]      _axi4yank_auto_out_aw_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [31:0]     _axi4yank_auto_out_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [7:0]      _axi4yank_auto_out_aw_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]      _axi4yank_auto_out_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [1:0]      _axi4yank_auto_out_aw_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_out_aw_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]      _axi4yank_auto_out_aw_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]      _axi4yank_auto_out_aw_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]      _axi4yank_auto_out_aw_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_out_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [255:0]    _axi4yank_auto_out_w_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [31:0]     _axi4yank_auto_out_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_out_w_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_out_ar_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]      _axi4yank_auto_out_ar_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [31:0]     _axi4yank_auto_out_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [7:0]      _axi4yank_auto_out_ar_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]      _axi4yank_auto_out_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [1:0]      _axi4yank_auto_out_ar_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_out_ar_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]      _axi4yank_auto_out_ar_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]      _axi4yank_auto_out_ar_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]      _axi4yank_auto_out_ar_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4yank_auto_out_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire            _axi4buf_auto_in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi4buf_auto_in_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi4buf_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [3:0]      _axi4buf_auto_in_b_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [1:0]      _axi4buf_auto_in_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi4buf_auto_in_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi4buf_auto_in_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [3:0]      _axi4buf_auto_in_r_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [255:0]    _axi4buf_auto_in_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [1:0]      _axi4buf_auto_in_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi4buf_auto_in_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi4buf_auto_out_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [3:0]      _axi4buf_auto_out_aw_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [31:0]     _axi4buf_auto_out_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [7:0]      _axi4buf_auto_out_aw_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [2:0]      _axi4buf_auto_out_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [1:0]      _axi4buf_auto_out_aw_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi4buf_auto_out_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [255:0]    _axi4buf_auto_out_w_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [31:0]     _axi4buf_auto_out_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi4buf_auto_out_w_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi4buf_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi4buf_auto_out_ar_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [3:0]      _axi4buf_auto_out_ar_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [31:0]     _axi4buf_auto_out_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [7:0]      _axi4buf_auto_out_ar_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [2:0]      _axi4buf_auto_out_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [1:0]      _axi4buf_auto_out_ar_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi4buf_auto_out_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire            _axi42tl_auto_in_aw_ready;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire            _axi42tl_auto_in_w_ready;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire            _axi42tl_auto_in_b_valid;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire [3:0]      _axi42tl_auto_in_b_bits_id;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire [1:0]      _axi42tl_auto_in_b_bits_resp;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire            _axi42tl_auto_in_ar_ready;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire            _axi42tl_auto_in_r_valid;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire [3:0]      _axi42tl_auto_in_r_bits_id;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire [255:0]    _axi42tl_auto_in_r_bits_data;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire [1:0]      _axi42tl_auto_in_r_bits_resp;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire            _axi42tl_auto_in_r_bits_last;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire            _axi42tl_auto_out_a_valid;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire [2:0]      _axi42tl_auto_out_a_bits_opcode;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire [3:0]      _axi42tl_auto_out_a_bits_size;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire [5:0]      _axi42tl_auto_out_a_bits_source;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire [31:0]     _axi42tl_auto_out_a_bits_address;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire [31:0]     _axi42tl_auto_out_a_bits_mask;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire [255:0]    _axi42tl_auto_out_a_bits_data;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire            _axi42tl_auto_out_d_ready;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  wire            _widget_auto_anon_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire            _widget_auto_anon_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [2:0]      _widget_auto_anon_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [3:0]      _widget_auto_anon_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [5:0]      _widget_auto_anon_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire            _widget_auto_anon_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire [255:0]    _widget_auto_anon_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  wire            _widget_auto_anon_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  reg             mem_valid_REG;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:73:26]
  reg  [31:0]     mem_inst;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:74:27]
  reg  [2:0]      mem_vconfig_vtype_vsew;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:75:30]
  reg  [63:0]     mem_rs1_r;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:78:14]
  reg  [63:0]     mem_rs2;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:79:26]
  reg             wb_valid;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:82:25]
  reg  [31:0]     wb_inst;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26]
  reg  [2:0]      wb_vconfig_vtype_vsew;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:84:29]
  reg  [63:0]     wb_rs1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:85:25]
  reg  [63:0]     wb_rs2;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:86:25]
  wire [10:0]     _GEN = {wb_inst[31], wb_inst[14:12], wb_inst[6:0]};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :92:92]
  wire [11:0]     _GEN_0 = {wb_inst[31:30], wb_inst[14:12], wb_inst[6:0]};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :92:92]
  wire [16:0]     _GEN_1 = {wb_inst[31:25], wb_inst[14:12], wb_inst[6:0]};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :92:92]
  wire            wb_set = _GEN == 11'h3D7 | _GEN_0 == 12'hFD7 | _GEN_1 == 17'h103D7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:92:92, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  reg             xact_valids_0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28]
  reg             xact_valids_1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28]
  reg             xact_valids_2;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28]
  reg             xact_valids_3;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28]
  reg             xact_valids_4;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28]
  reg             xact_valids_5;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28]
  reg             xact_valids_6;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28]
  reg             xact_valids_7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28]
  reg             xacts_0_wfd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_0_wxd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [1:0]      xacts_0_size;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [4:0]      xacts_0_rd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_0_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_0_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_0_vset;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_1_wfd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_1_wxd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [1:0]      xacts_1_size;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [4:0]      xacts_1_rd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_1_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_1_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_1_vset;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_2_wfd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_2_wxd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [1:0]      xacts_2_size;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [4:0]      xacts_2_rd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_2_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_2_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_2_vset;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_3_wfd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_3_wxd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [1:0]      xacts_3_size;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [4:0]      xacts_3_rd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_3_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_3_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_3_vset;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_4_wfd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_4_wxd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [1:0]      xacts_4_size;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [4:0]      xacts_4_rd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_4_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_4_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_4_vset;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_5_wfd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_5_wxd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [1:0]      xacts_5_size;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [4:0]      xacts_5_rd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_5_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_5_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_5_vset;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_6_wfd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_6_wxd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [1:0]      xacts_6_size;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [4:0]      xacts_6_rd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_6_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_6_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_6_vset;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_7_wfd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_7_wxd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [1:0]      xacts_7_size;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg  [4:0]      xacts_7_rd;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_7_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_7_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  reg             xacts_7_vset;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18]
  wire            wb_store = wb_inst[6:0] == 7'h27;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :123:{25,31}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire            wb_load = wb_inst[6:0] == 7'h7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :123:25, :124:30, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire            wb_ready = ~(xact_valids_0 & xact_valids_1 & xact_valids_2 & xact_valids_3 & xact_valids_4 & xact_valids_5 & xact_valids_6 & xact_valids_7) & ~(io_wb_store_pending & (wb_load | wb_store));	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :123:31, :124:30, :125:{18,38,41,60,72}, generators/rocket-chip/src/main/scala/util/package.scala:80:59]
  wire [2:0]      next_xact_id = xact_valids_0 ? (xact_valids_1 ? (xact_valids_2 ? (xact_valids_3 ? (xact_valids_4 ? (xact_valids_5 ? {2'h3, xact_valids_6} : 3'h5) : 3'h4) : 3'h3) : 3'h2) : 3'h1) : 3'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :130:31, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire            _io_set_vstart_valid_T = _iss_q_io_enq_ready & _iss_q_io_enq_valid_T_2;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21, :144:65, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign _iss_q_io_enq_valid_T_2 = wb_valid & (_wb_dec_io_legal | wb_set) & wb_ready;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:82:25, :88:22, :125:38, :144:{54,65}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire [7:0]      _GEN_2 = {{xact_valids_7}, {xact_valids_6}, {xact_valids_5}, {xact_valids_4}, {xact_valids_3}, {xact_valids_2}, {xact_valids_1}, {xact_valids_0}};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :158:40]
  wire [7:0]      _GEN_3 = {{xacts_7_wfd}, {xacts_6_wfd}, {xacts_5_wfd}, {xacts_4_wfd}, {xacts_3_wfd}, {xacts_2_wfd}, {xacts_1_wfd}, {xacts_0_wfd}};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:115:22, :119:18]
  wire            _GEN_4 = _GEN_3[_resp_q_io_deq_bits_trans_id];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :115:22]
  wire [7:0]      _GEN_5 = {{xacts_7_wxd}, {xacts_6_wxd}, {xacts_5_wxd}, {xacts_4_wxd}, {xacts_3_wxd}, {xacts_2_wxd}, {xacts_1_wxd}, {xacts_0_wxd}};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:115:22, :119:18]
  wire [7:0][1:0] _GEN_6 = {{xacts_7_size}, {xacts_6_size}, {xacts_5_size}, {xacts_4_size}, {xacts_3_size}, {xacts_2_size}, {xacts_1_size}, {xacts_0_size}};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:115:22, :119:18]
  wire [7:0][4:0] _GEN_7 = {{xacts_7_rd}, {xacts_6_rd}, {xacts_5_rd}, {xacts_4_rd}, {xacts_3_rd}, {xacts_2_rd}, {xacts_1_rd}, {xacts_0_rd}};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:115:22, :119:18]
  wire [7:0]      _GEN_8 = {{xacts_7_vset}, {xacts_6_vset}, {xacts_5_vset}, {xacts_4_vset}, {xacts_3_vset}, {xacts_2_vset}, {xacts_1_vset}, {xacts_0_vset}};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:115:22, :119:18]
  wire            _GEN_9 = _GEN_8[_resp_q_io_deq_bits_trans_id];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :115:22]
  wire            _resp_q_io_deq_ready_T = io_resp_ready | _GEN_9;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:115:22, :163:37]
  `ifndef SYNTHESIS	// @[generators/ara/src/main/scala/AraVectorUnit.scala:192:11]
    always @(posedge clock) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:192:11]
      if (~reset & (|_ara_axi_req_o_aw_bits_region)) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19, :192:{11,44}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:192:11]
          $error("Assertion failed\n    at AraVectorUnit.scala:192 assert(ara.io.axi_req_o_aw_bits_region === 0.U)\n");	// @[generators/ara/src/main/scala/AraVectorUnit.scala:192:11]
        if (`STOP_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:192:11]
          $fatal;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:192:11]
      end
      if (~reset & (|_ara_axi_req_o_aw_bits_atop)) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19, :192:11, :193:{11,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:193:11]
          $error("Assertion failed\n    at AraVectorUnit.scala:193 assert(ara.io.axi_req_o_aw_bits_atop === 0.U)\n");	// @[generators/ara/src/main/scala/AraVectorUnit.scala:193:11]
        if (`STOP_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:193:11]
          $fatal;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:193:11]
      end
      if (~reset & _ara_axi_req_o_aw_bits_user) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19, :192:11, :194:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:194:11]
          $error("Assertion failed\n    at AraVectorUnit.scala:194 assert(ara.io.axi_req_o_aw_bits_user === 0.U)\n");	// @[generators/ara/src/main/scala/AraVectorUnit.scala:194:11]
        if (`STOP_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:194:11]
          $fatal;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:194:11]
      end
      if (~reset & _ara_axi_req_o_w_bits_user) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19, :192:11, :203:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:203:11]
          $error("Assertion failed\n    at AraVectorUnit.scala:203 assert(ara.io.axi_req_o_w_bits_user === 0.U)\n");	// @[generators/ara/src/main/scala/AraVectorUnit.scala:203:11]
        if (`STOP_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:203:11]
          $fatal;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:203:11]
      end
      if (~reset & (|_ara_axi_req_o_ar_bits_region)) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19, :192:11, :224:{11,44}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:224:11]
          $error("Assertion failed\n    at AraVectorUnit.scala:224 assert(ara.io.axi_req_o_ar_bits_region === 0.U)\n");	// @[generators/ara/src/main/scala/AraVectorUnit.scala:224:11]
        if (`STOP_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:224:11]
          $fatal;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:224:11]
      end
      if (~reset & _ara_axi_req_o_ar_bits_user) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19, :192:11, :225:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:225:11]
          $error("Assertion failed\n    at AraVectorUnit.scala:225 assert(ara.io.axi_req_o_ar_bits_user === 0.U)\n");	// @[generators/ara/src/main/scala/AraVectorUnit.scala:225:11]
        if (`STOP_COND_)	// @[generators/ara/src/main/scala/AraVectorUnit.scala:225:11]
          $fatal;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:225:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign _io_wb_block_all_output = wb_valid & ~_io_set_vstart_valid_T;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:82:25, :293:{33,36}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire            _GEN_10 = _resp_q_io_deq_ready_T & _resp_q_io_deq_valid;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :163:37, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire            _mem_rs1_T_43 = mem_vconfig_vtype_vsew == 3'h1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:67:13, :75:30, :130:31]
  wire            _mem_rs1_T_45 = mem_vconfig_vtype_vsew == 3'h2;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:67:13, :75:30, :130:31]
  wire            _mem_rs1_T_47 = mem_vconfig_vtype_vsew == 3'h3;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:67:13, :75:30, :130:31]
  wire [1:0]      _GEN_11 = {1'h0, mem_vconfig_vtype_vsew == 3'h0};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:67:13, :68:13, :75:30, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74]
  wire [7:0]      _mem_rs1_T_21 = {4'h0, {2'h0, _GEN_11 | {2{_mem_rs1_T_43}}} | {4{_mem_rs1_T_45}}} | {8{_mem_rs1_T_47}};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:67:{8,13}, :68:13, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74]
  wire [7:0]      _mem_rs1_T_52 = {4'h0, {2'h0, _GEN_11 | {2{_mem_rs1_T_43}}} | {4{_mem_rs1_T_45}}} | {8{_mem_rs1_T_47}};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:67:{8,13}, :68:13, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74]
  wire            mem_valid = mem_valid_REG & ~(io_mem_kill | _io_wb_block_all_output);	// @[generators/ara/src/main/scala/AraVectorUnit.scala:73:{26,46,49}, :279:29, :293:33]
  wire            _GEN_12 = wb_valid & _io_set_vstart_valid_T & wb_ready;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:82:25, :125:38, :129:31, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire            _GEN_13 = _GEN_12 & next_xact_id == 3'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:{31,44}, :130:31, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire            _GEN_14 = _GEN_12 & next_xact_id == 3'h1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:{31,44}, :130:31, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire            _GEN_15 = _GEN_12 & next_xact_id == 3'h2;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:{31,44}, :130:31, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire            _GEN_16 = _GEN_12 & next_xact_id == 3'h3;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:{31,44}, :130:31, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire            _GEN_17 = _GEN_12 & next_xact_id == 3'h4;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:{31,44}, :130:31, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire            _GEN_18 = _GEN_12 & next_xact_id == 3'h5;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:{31,44}, :130:31, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire            _GEN_19 = _GEN_12 & next_xact_id == 3'h6;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:{31,44}, :130:31, generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:75:63, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire            _GEN_20 = _GEN_12 & (&next_xact_id);	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:{31,44}, :130:31, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire            _xacts_wxd_T = _wb_dec_io_write_rd | wb_set;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:88:22, :131:51, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire            _xacts_wfd_T_1 = _wb_dec_io_write_frd & ~wb_set;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:88:22, :132:{52,55}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire            _xacts_vset_T_7 = _GEN == 11'h3D7 | _GEN_0 == 12'hFD7 | _GEN_1 == 17'h103D7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:92:92, :137:109, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire            ex_valid = io_ex_valid & io_ex_fire;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:272:29]
  always @(posedge clock) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
    if (reset) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
      mem_valid_REG <= 1'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:73:26, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
      wb_valid <= 1'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:82:25, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
      xact_valids_0 <= 1'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
      xact_valids_1 <= 1'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
      xact_valids_2 <= 1'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
      xact_valids_3 <= 1'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
      xact_valids_4 <= 1'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
      xact_valids_5 <= 1'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
      xact_valids_6 <= 1'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
      xact_valids_7 <= 1'h0;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
    end
    else begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
      mem_valid_REG <= ex_valid;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:73:26, :272:29]
      wb_valid <= mem_valid;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:73:46, :82:25]
      xact_valids_0 <= ~(_GEN_10 & _resp_q_io_deq_bits_trans_id == 3'h0) & (_GEN_13 | xact_valids_0);	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :118:28, :129:44, :130:31, :140:29, :141:46, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      xact_valids_1 <= ~(_GEN_10 & _resp_q_io_deq_bits_trans_id == 3'h1) & (_GEN_14 | xact_valids_1);	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :118:28, :129:44, :130:31, :140:29, :141:46, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      xact_valids_2 <= ~(_GEN_10 & _resp_q_io_deq_bits_trans_id == 3'h2) & (_GEN_15 | xact_valids_2);	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :118:28, :129:44, :130:31, :140:29, :141:46, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      xact_valids_3 <= ~(_GEN_10 & _resp_q_io_deq_bits_trans_id == 3'h3) & (_GEN_16 | xact_valids_3);	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :118:28, :129:44, :130:31, :140:29, :141:46, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      xact_valids_4 <= ~(_GEN_10 & _resp_q_io_deq_bits_trans_id == 3'h4) & (_GEN_17 | xact_valids_4);	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :118:28, :129:44, :130:31, :140:29, :141:46, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
      xact_valids_5 <= ~(_GEN_10 & _resp_q_io_deq_bits_trans_id == 3'h5) & (_GEN_18 | xact_valids_5);	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :118:28, :129:44, :130:31, :140:29, :141:46, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      xact_valids_6 <= ~(_GEN_10 & _resp_q_io_deq_bits_trans_id == 3'h6) & (_GEN_19 | xact_valids_6);	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :118:28, :129:44, :130:31, :140:29, :141:46, generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:75:63, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      xact_valids_7 <= ~(_GEN_10 & (&_resp_q_io_deq_bits_trans_id)) & (_GEN_20 | xact_valids_7);	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :118:28, :129:44, :130:31, :140:29, :141:46, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
    if (ex_valid) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:272:29]
      mem_inst <= io_ex_uop_inst;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:74:27]
      mem_vconfig_vtype_vsew <= io_ex_vconfig_vtype_vsew;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:75:30]
      mem_rs1_r <= io_ex_uop_rs1_data;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:78:14]
      mem_rs2 <= io_ex_uop_rs2_data;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:79:26]
    end
    if (mem_valid) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:73:46]
      wb_inst <= mem_inst;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:74:27, :83:26]
      wb_vconfig_vtype_vsew <= mem_vconfig_vtype_vsew;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:75:30, :84:29]
      wb_rs1 <= (mem_inst[14:12] == 3'h1 | mem_inst[14:12] == 3'h5) & ~(mem_inst[6:0] == 7'h7 | mem_inst[6:0] == 7'h27) ? io_mem_frs1 & {{8{_mem_rs1_T_21[7]}}, {8{_mem_rs1_T_21[6]}}, {8{_mem_rs1_T_21[5]}}, {8{_mem_rs1_T_21[4]}}, {8{_mem_rs1_T_21[3]}}, {8{_mem_rs1_T_21[2]}}, {8{_mem_rs1_T_21[1]}}, {8{_mem_rs1_T_21[0]}}} | ~{{8{_mem_rs1_T_52[7]}}, {8{_mem_rs1_T_52[6]}}, {8{_mem_rs1_T_52[5]}}, {8{_mem_rs1_T_52[4]}}, {8{_mem_rs1_T_52[3]}}, {8{_mem_rs1_T_52[2]}}, {8{_mem_rs1_T_52[1]}}, {8{_mem_rs1_T_52[0]}}} : mem_rs1_r;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:68:13, :69:46, :74:27, :76:{20,29,55,58,67}, :77:{14,51,69}, :78:14, :85:25, :130:31, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
      wb_rs2 <= mem_rs2;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:79:26, :86:25]
    end
    if (_GEN_13) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:44, :130:31]
      xacts_0_wfd <= _xacts_wfd_T_1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :132:52]
      xacts_0_wxd <= _xacts_wxd_T;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :131:51]
      xacts_0_size <= wb_vconfig_vtype_vsew[1:0];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:84:29, :119:18, :133:30]
      xacts_0_rd <= wb_inst[11:7];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :119:18, :134:38]
      xacts_0_store <= wb_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :123:31]
      xacts_0_load <= wb_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :124:30]
      xacts_0_vset <= _xacts_vset_T_7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    end
    if (_GEN_14) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:44, :130:31]
      xacts_1_wfd <= _xacts_wfd_T_1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :132:52]
      xacts_1_wxd <= _xacts_wxd_T;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :131:51]
      xacts_1_size <= wb_vconfig_vtype_vsew[1:0];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:84:29, :119:18, :133:30]
      xacts_1_rd <= wb_inst[11:7];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :119:18, :134:38]
      xacts_1_store <= wb_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :123:31]
      xacts_1_load <= wb_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :124:30]
      xacts_1_vset <= _xacts_vset_T_7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    end
    if (_GEN_15) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:44, :130:31]
      xacts_2_wfd <= _xacts_wfd_T_1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :132:52]
      xacts_2_wxd <= _xacts_wxd_T;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :131:51]
      xacts_2_size <= wb_vconfig_vtype_vsew[1:0];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:84:29, :119:18, :133:30]
      xacts_2_rd <= wb_inst[11:7];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :119:18, :134:38]
      xacts_2_store <= wb_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :123:31]
      xacts_2_load <= wb_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :124:30]
      xacts_2_vset <= _xacts_vset_T_7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    end
    if (_GEN_16) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:44, :130:31]
      xacts_3_wfd <= _xacts_wfd_T_1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :132:52]
      xacts_3_wxd <= _xacts_wxd_T;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :131:51]
      xacts_3_size <= wb_vconfig_vtype_vsew[1:0];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:84:29, :119:18, :133:30]
      xacts_3_rd <= wb_inst[11:7];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :119:18, :134:38]
      xacts_3_store <= wb_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :123:31]
      xacts_3_load <= wb_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :124:30]
      xacts_3_vset <= _xacts_vset_T_7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    end
    if (_GEN_17) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:44, :130:31]
      xacts_4_wfd <= _xacts_wfd_T_1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :132:52]
      xacts_4_wxd <= _xacts_wxd_T;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :131:51]
      xacts_4_size <= wb_vconfig_vtype_vsew[1:0];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:84:29, :119:18, :133:30]
      xacts_4_rd <= wb_inst[11:7];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :119:18, :134:38]
      xacts_4_store <= wb_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :123:31]
      xacts_4_load <= wb_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :124:30]
      xacts_4_vset <= _xacts_vset_T_7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    end
    if (_GEN_18) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:44, :130:31]
      xacts_5_wfd <= _xacts_wfd_T_1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :132:52]
      xacts_5_wxd <= _xacts_wxd_T;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :131:51]
      xacts_5_size <= wb_vconfig_vtype_vsew[1:0];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:84:29, :119:18, :133:30]
      xacts_5_rd <= wb_inst[11:7];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :119:18, :134:38]
      xacts_5_store <= wb_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :123:31]
      xacts_5_load <= wb_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :124:30]
      xacts_5_vset <= _xacts_vset_T_7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    end
    if (_GEN_19) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:44, :130:31]
      xacts_6_wfd <= _xacts_wfd_T_1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :132:52]
      xacts_6_wxd <= _xacts_wxd_T;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :131:51]
      xacts_6_size <= wb_vconfig_vtype_vsew[1:0];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:84:29, :119:18, :133:30]
      xacts_6_rd <= wb_inst[11:7];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :119:18, :134:38]
      xacts_6_store <= wb_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :123:31]
      xacts_6_load <= wb_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :124:30]
      xacts_6_vset <= _xacts_vset_T_7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    end
    if (_GEN_20) begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :129:44, :130:31]
      xacts_7_wfd <= _xacts_wfd_T_1;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :132:52]
      xacts_7_wxd <= _xacts_wxd_T;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :131:51]
      xacts_7_size <= wb_vconfig_vtype_vsew[1:0];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:84:29, :119:18, :133:30]
      xacts_7_rd <= wb_inst[11:7];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26, :119:18, :134:38]
      xacts_7_store <= wb_store;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :123:31]
      xacts_7_load <= wb_load;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :124:30]
      xacts_7_vset <= _xacts_vset_T_7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
      `FIRRTL_BEFORE_INITIAL	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:24];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
    initial begin	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
        `INIT_RANDOM_PROLOG_	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
        for (logic [4:0] i = 5'h0; i < 5'h19; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
        end	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
        mem_valid_REG = _RANDOM[5'h4][16];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:73:26, :266:9]
        mem_inst = {_RANDOM[5'h4][31:17], _RANDOM[5'h5][16:0]};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:73:26, :74:27, :266:9]
        mem_vconfig_vtype_vsew = _RANDOM[5'h7][24:22];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:75:30, :266:9]
        mem_rs1_r = {_RANDOM[5'h7][31:28], _RANDOM[5'h8], _RANDOM[5'h9][27:0]};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:75:30, :78:14, :266:9]
        mem_rs2 = {_RANDOM[5'h9][31:28], _RANDOM[5'hA], _RANDOM[5'hB][27:0]};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:78:14, :79:26, :266:9]
        wb_valid = _RANDOM[5'hD][4];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:82:25, :266:9]
        wb_inst = {_RANDOM[5'hD][31:5], _RANDOM[5'hE][4:0]};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:82:25, :83:26, :266:9]
        wb_vconfig_vtype_vsew = _RANDOM[5'h10][12:10];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:84:29, :266:9]
        wb_rs1 = {_RANDOM[5'h10][31:16], _RANDOM[5'h11], _RANDOM[5'h12][15:0]};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:84:29, :85:25, :266:9]
        wb_rs2 = {_RANDOM[5'h12][31:16], _RANDOM[5'h13], _RANDOM[5'h14][15:0]};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:85:25, :86:25, :266:9]
        xact_valids_0 = _RANDOM[5'h15][24];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :266:9]
        xact_valids_1 = _RANDOM[5'h15][25];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :266:9]
        xact_valids_2 = _RANDOM[5'h15][26];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :266:9]
        xact_valids_3 = _RANDOM[5'h15][27];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :266:9]
        xact_valids_4 = _RANDOM[5'h15][28];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :266:9]
        xact_valids_5 = _RANDOM[5'h15][29];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :266:9]
        xact_valids_6 = _RANDOM[5'h15][30];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :266:9]
        xact_valids_7 = _RANDOM[5'h15][31];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :266:9]
        xacts_0_wfd = _RANDOM[5'h16][0];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_0_wxd = _RANDOM[5'h16][1];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_0_size = _RANDOM[5'h16][3:2];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_0_rd = _RANDOM[5'h16][8:4];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_0_store = _RANDOM[5'h16][9];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_0_load = _RANDOM[5'h16][10];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_0_vset = _RANDOM[5'h16][11];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_1_wfd = _RANDOM[5'h16][12];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_1_wxd = _RANDOM[5'h16][13];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_1_size = _RANDOM[5'h16][15:14];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_1_rd = _RANDOM[5'h16][20:16];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_1_store = _RANDOM[5'h16][21];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_1_load = _RANDOM[5'h16][22];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_1_vset = _RANDOM[5'h16][23];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_2_wfd = _RANDOM[5'h16][24];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_2_wxd = _RANDOM[5'h16][25];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_2_size = _RANDOM[5'h16][27:26];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_2_rd = {_RANDOM[5'h16][31:28], _RANDOM[5'h17][0]};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_2_store = _RANDOM[5'h17][1];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_2_load = _RANDOM[5'h17][2];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_2_vset = _RANDOM[5'h17][3];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_3_wfd = _RANDOM[5'h17][4];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_3_wxd = _RANDOM[5'h17][5];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_3_size = _RANDOM[5'h17][7:6];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_3_rd = _RANDOM[5'h17][12:8];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_3_store = _RANDOM[5'h17][13];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_3_load = _RANDOM[5'h17][14];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_3_vset = _RANDOM[5'h17][15];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_4_wfd = _RANDOM[5'h17][16];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_4_wxd = _RANDOM[5'h17][17];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_4_size = _RANDOM[5'h17][19:18];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_4_rd = _RANDOM[5'h17][24:20];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_4_store = _RANDOM[5'h17][25];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_4_load = _RANDOM[5'h17][26];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_4_vset = _RANDOM[5'h17][27];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_5_wfd = _RANDOM[5'h17][28];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_5_wxd = _RANDOM[5'h17][29];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_5_size = _RANDOM[5'h17][31:30];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_5_rd = _RANDOM[5'h18][4:0];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_5_store = _RANDOM[5'h18][5];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_5_load = _RANDOM[5'h18][6];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_5_vset = _RANDOM[5'h18][7];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_6_wfd = _RANDOM[5'h18][8];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_6_wxd = _RANDOM[5'h18][9];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_6_size = _RANDOM[5'h18][11:10];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_6_rd = _RANDOM[5'h18][16:12];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_6_store = _RANDOM[5'h18][17];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_6_load = _RANDOM[5'h18][18];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_6_vset = _RANDOM[5'h18][19];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_7_wfd = _RANDOM[5'h18][20];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_7_wxd = _RANDOM[5'h18][21];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_7_size = _RANDOM[5'h18][23:22];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_7_rd = _RANDOM[5'h18][28:24];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_7_store = _RANDOM[5'h18][29];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_7_load = _RANDOM[5'h18][30];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
        xacts_7_vset = _RANDOM[5'h18][31];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:119:18, :266:9]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
      `FIRRTL_AFTER_INITIAL	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLWidthWidget32 widget (	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .clock                        (clock),
    .reset                        (reset),
    .auto_anon_in_a_ready         (_widget_auto_anon_in_a_ready),
    .auto_anon_in_a_valid         (_axi42tl_auto_out_a_valid),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_anon_in_a_bits_opcode   (_axi42tl_auto_out_a_bits_opcode),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_anon_in_a_bits_size     (_axi42tl_auto_out_a_bits_size),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_anon_in_a_bits_source   (_axi42tl_auto_out_a_bits_source),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_anon_in_a_bits_address  (_axi42tl_auto_out_a_bits_address),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_anon_in_a_bits_mask     (_axi42tl_auto_out_a_bits_mask),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_anon_in_a_bits_data     (_axi42tl_auto_out_a_bits_data),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_anon_in_d_ready         (_axi42tl_auto_out_d_ready),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_anon_in_d_valid         (_widget_auto_anon_in_d_valid),
    .auto_anon_in_d_bits_opcode   (_widget_auto_anon_in_d_bits_opcode),
    .auto_anon_in_d_bits_size     (_widget_auto_anon_in_d_bits_size),
    .auto_anon_in_d_bits_source   (_widget_auto_anon_in_d_bits_source),
    .auto_anon_in_d_bits_denied   (_widget_auto_anon_in_d_bits_denied),
    .auto_anon_in_d_bits_data     (_widget_auto_anon_in_d_bits_data),
    .auto_anon_in_d_bits_corrupt  (_widget_auto_anon_in_d_bits_corrupt),
    .auto_anon_out_a_ready        (auto_atl_out_a_ready),
    .auto_anon_out_a_valid        (auto_atl_out_a_valid),
    .auto_anon_out_a_bits_opcode  (auto_atl_out_a_bits_opcode),
    .auto_anon_out_a_bits_size    (auto_atl_out_a_bits_size),
    .auto_anon_out_a_bits_source  (auto_atl_out_a_bits_source),
    .auto_anon_out_a_bits_address (auto_atl_out_a_bits_address),
    .auto_anon_out_a_bits_mask    (auto_atl_out_a_bits_mask),
    .auto_anon_out_a_bits_data    (auto_atl_out_a_bits_data),
    .auto_anon_out_d_ready        (auto_atl_out_d_ready),
    .auto_anon_out_d_valid        (auto_atl_out_d_valid),
    .auto_anon_out_d_bits_opcode  (auto_atl_out_d_bits_opcode),
    .auto_anon_out_d_bits_param   (auto_atl_out_d_bits_param),
    .auto_anon_out_d_bits_size    (auto_atl_out_d_bits_size),
    .auto_anon_out_d_bits_source  (auto_atl_out_d_bits_source),
    .auto_anon_out_d_bits_sink    (auto_atl_out_d_bits_sink),
    .auto_anon_out_d_bits_denied  (auto_atl_out_d_bits_denied),
    .auto_anon_out_d_bits_data    (auto_atl_out_d_bits_data),
    .auto_anon_out_d_bits_corrupt (auto_atl_out_d_bits_corrupt)
  );
  UnsafeAXI4ToTL axi42tl (	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_aw_ready        (_axi42tl_auto_in_aw_ready),
    .auto_in_aw_valid        (_axi4buf_auto_out_aw_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_aw_bits_id      (_axi4buf_auto_out_aw_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_aw_bits_addr    (_axi4buf_auto_out_aw_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_aw_bits_len     (_axi4buf_auto_out_aw_bits_len),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_aw_bits_size    (_axi4buf_auto_out_aw_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_aw_bits_burst   (_axi4buf_auto_out_aw_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_w_ready         (_axi42tl_auto_in_w_ready),
    .auto_in_w_valid         (_axi4buf_auto_out_w_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_w_bits_data     (_axi4buf_auto_out_w_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_w_bits_strb     (_axi4buf_auto_out_w_bits_strb),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_w_bits_last     (_axi4buf_auto_out_w_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_b_ready         (_axi4buf_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_b_valid         (_axi42tl_auto_in_b_valid),
    .auto_in_b_bits_id       (_axi42tl_auto_in_b_bits_id),
    .auto_in_b_bits_resp     (_axi42tl_auto_in_b_bits_resp),
    .auto_in_ar_ready        (_axi42tl_auto_in_ar_ready),
    .auto_in_ar_valid        (_axi4buf_auto_out_ar_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_ar_bits_id      (_axi4buf_auto_out_ar_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_ar_bits_addr    (_axi4buf_auto_out_ar_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_ar_bits_len     (_axi4buf_auto_out_ar_bits_len),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_ar_bits_size    (_axi4buf_auto_out_ar_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_ar_bits_burst   (_axi4buf_auto_out_ar_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_r_ready         (_axi4buf_auto_out_r_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_in_r_valid         (_axi42tl_auto_in_r_valid),
    .auto_in_r_bits_id       (_axi42tl_auto_in_r_bits_id),
    .auto_in_r_bits_data     (_axi42tl_auto_in_r_bits_data),
    .auto_in_r_bits_resp     (_axi42tl_auto_in_r_bits_resp),
    .auto_in_r_bits_last     (_axi42tl_auto_in_r_bits_last),
    .auto_out_a_ready        (_widget_auto_anon_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_a_valid        (_axi42tl_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_axi42tl_auto_out_a_bits_opcode),
    .auto_out_a_bits_size    (_axi42tl_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_axi42tl_auto_out_a_bits_source),
    .auto_out_a_bits_address (_axi42tl_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_axi42tl_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_axi42tl_auto_out_a_bits_data),
    .auto_out_d_ready        (_axi42tl_auto_out_d_ready),
    .auto_out_d_valid        (_widget_auto_anon_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_opcode  (_widget_auto_anon_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_size    (_widget_auto_anon_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_source  (_widget_auto_anon_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_denied  (_widget_auto_anon_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_data    (_widget_auto_anon_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
    .auto_out_d_bits_corrupt (_widget_auto_anon_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:230:28]
  );
  AXI4Buffer axi4buf (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .clock                  (clock),
    .reset                  (reset),
    .auto_in_aw_ready       (_axi4buf_auto_in_aw_ready),
    .auto_in_aw_valid       (_axi4yank_auto_out_aw_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_id     (_axi4yank_auto_out_aw_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_addr   (_axi4yank_auto_out_aw_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_len    (_axi4yank_auto_out_aw_bits_len),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_size   (_axi4yank_auto_out_aw_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_burst  (_axi4yank_auto_out_aw_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_lock   (_axi4yank_auto_out_aw_bits_lock),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_cache  (_axi4yank_auto_out_aw_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_prot   (_axi4yank_auto_out_aw_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_qos    (_axi4yank_auto_out_aw_bits_qos),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_ready        (_axi4buf_auto_in_w_ready),
    .auto_in_w_valid        (_axi4yank_auto_out_w_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_bits_data    (_axi4yank_auto_out_w_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_bits_strb    (_axi4yank_auto_out_w_bits_strb),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_bits_last    (_axi4yank_auto_out_w_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_b_ready        (_axi4yank_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_b_valid        (_axi4buf_auto_in_b_valid),
    .auto_in_b_bits_id      (_axi4buf_auto_in_b_bits_id),
    .auto_in_b_bits_resp    (_axi4buf_auto_in_b_bits_resp),
    .auto_in_ar_ready       (_axi4buf_auto_in_ar_ready),
    .auto_in_ar_valid       (_axi4yank_auto_out_ar_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_id     (_axi4yank_auto_out_ar_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_addr   (_axi4yank_auto_out_ar_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_len    (_axi4yank_auto_out_ar_bits_len),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_size   (_axi4yank_auto_out_ar_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_burst  (_axi4yank_auto_out_ar_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_lock   (_axi4yank_auto_out_ar_bits_lock),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_cache  (_axi4yank_auto_out_ar_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_prot   (_axi4yank_auto_out_ar_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_qos    (_axi4yank_auto_out_ar_bits_qos),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_r_ready        (_axi4yank_auto_out_r_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_r_valid        (_axi4buf_auto_in_r_valid),
    .auto_in_r_bits_id      (_axi4buf_auto_in_r_bits_id),
    .auto_in_r_bits_data    (_axi4buf_auto_in_r_bits_data),
    .auto_in_r_bits_resp    (_axi4buf_auto_in_r_bits_resp),
    .auto_in_r_bits_last    (_axi4buf_auto_in_r_bits_last),
    .auto_out_aw_ready      (_axi42tl_auto_in_aw_ready),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_out_aw_valid      (_axi4buf_auto_out_aw_valid),
    .auto_out_aw_bits_id    (_axi4buf_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr  (_axi4buf_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len   (_axi4buf_auto_out_aw_bits_len),
    .auto_out_aw_bits_size  (_axi4buf_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst (_axi4buf_auto_out_aw_bits_burst),
    .auto_out_w_ready       (_axi42tl_auto_in_w_ready),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_out_w_valid       (_axi4buf_auto_out_w_valid),
    .auto_out_w_bits_data   (_axi4buf_auto_out_w_bits_data),
    .auto_out_w_bits_strb   (_axi4buf_auto_out_w_bits_strb),
    .auto_out_w_bits_last   (_axi4buf_auto_out_w_bits_last),
    .auto_out_b_ready       (_axi4buf_auto_out_b_ready),
    .auto_out_b_valid       (_axi42tl_auto_in_b_valid),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_out_b_bits_id     (_axi42tl_auto_in_b_bits_id),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_out_b_bits_resp   (_axi42tl_auto_in_b_bits_resp),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_out_ar_ready      (_axi42tl_auto_in_ar_ready),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_out_ar_valid      (_axi4buf_auto_out_ar_valid),
    .auto_out_ar_bits_id    (_axi4buf_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr  (_axi4buf_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len   (_axi4buf_auto_out_ar_bits_len),
    .auto_out_ar_bits_size  (_axi4buf_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst (_axi4buf_auto_out_ar_bits_burst),
    .auto_out_r_ready       (_axi4buf_auto_out_r_ready),
    .auto_out_r_valid       (_axi42tl_auto_in_r_valid),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_out_r_bits_id     (_axi42tl_auto_in_r_bits_id),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_out_r_bits_data   (_axi42tl_auto_in_r_bits_data),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_out_r_bits_resp   (_axi42tl_auto_in_r_bits_resp),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
    .auto_out_r_bits_last   (_axi42tl_auto_in_r_bits_last)	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:313:29]
  );
  AXI4UserYanker_1 axi4yank (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .clock                          (clock),
    .reset                          (reset),
    .auto_in_aw_ready               (_axi4yank_auto_in_aw_ready),
    .auto_in_aw_valid               (_axi4frag_auto_out_aw_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_id             (_axi4frag_auto_out_aw_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_addr           (_axi4frag_auto_out_aw_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_len            (_axi4frag_auto_out_aw_bits_len),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_size           (_axi4frag_auto_out_aw_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_burst          (_axi4frag_auto_out_aw_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_lock           (_axi4frag_auto_out_aw_bits_lock),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_cache          (_axi4frag_auto_out_aw_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_prot           (_axi4frag_auto_out_aw_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_qos            (_axi4frag_auto_out_aw_bits_qos),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_echo_real_last (_axi4frag_auto_out_aw_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_ready                (_axi4yank_auto_in_w_ready),
    .auto_in_w_valid                (_axi4frag_auto_out_w_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_bits_data            (_axi4frag_auto_out_w_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_bits_strb            (_axi4frag_auto_out_w_bits_strb),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_bits_last            (_axi4frag_auto_out_w_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_b_ready                (_axi4frag_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_b_valid                (_axi4yank_auto_in_b_valid),
    .auto_in_b_bits_id              (_axi4yank_auto_in_b_bits_id),
    .auto_in_b_bits_resp            (_axi4yank_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_real_last  (_axi4yank_auto_in_b_bits_echo_real_last),
    .auto_in_ar_ready               (_axi4yank_auto_in_ar_ready),
    .auto_in_ar_valid               (_axi4frag_auto_out_ar_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_id             (_axi4frag_auto_out_ar_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_addr           (_axi4frag_auto_out_ar_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_len            (_axi4frag_auto_out_ar_bits_len),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_size           (_axi4frag_auto_out_ar_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_burst          (_axi4frag_auto_out_ar_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_lock           (_axi4frag_auto_out_ar_bits_lock),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_cache          (_axi4frag_auto_out_ar_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_prot           (_axi4frag_auto_out_ar_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_qos            (_axi4frag_auto_out_ar_bits_qos),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_echo_real_last (_axi4frag_auto_out_ar_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_r_ready                (_axi4frag_auto_out_r_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_r_valid                (_axi4yank_auto_in_r_valid),
    .auto_in_r_bits_id              (_axi4yank_auto_in_r_bits_id),
    .auto_in_r_bits_data            (_axi4yank_auto_in_r_bits_data),
    .auto_in_r_bits_resp            (_axi4yank_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_real_last  (_axi4yank_auto_in_r_bits_echo_real_last),
    .auto_in_r_bits_last            (_axi4yank_auto_in_r_bits_last),
    .auto_out_aw_ready              (_axi4buf_auto_in_aw_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_aw_valid              (_axi4yank_auto_out_aw_valid),
    .auto_out_aw_bits_id            (_axi4yank_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr          (_axi4yank_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len           (_axi4yank_auto_out_aw_bits_len),
    .auto_out_aw_bits_size          (_axi4yank_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst         (_axi4yank_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock          (_axi4yank_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache         (_axi4yank_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot          (_axi4yank_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos           (_axi4yank_auto_out_aw_bits_qos),
    .auto_out_w_ready               (_axi4buf_auto_in_w_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_w_valid               (_axi4yank_auto_out_w_valid),
    .auto_out_w_bits_data           (_axi4yank_auto_out_w_bits_data),
    .auto_out_w_bits_strb           (_axi4yank_auto_out_w_bits_strb),
    .auto_out_w_bits_last           (_axi4yank_auto_out_w_bits_last),
    .auto_out_b_ready               (_axi4yank_auto_out_b_ready),
    .auto_out_b_valid               (_axi4buf_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_b_bits_id             (_axi4buf_auto_in_b_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_b_bits_resp           (_axi4buf_auto_in_b_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_ar_ready              (_axi4buf_auto_in_ar_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_ar_valid              (_axi4yank_auto_out_ar_valid),
    .auto_out_ar_bits_id            (_axi4yank_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr          (_axi4yank_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len           (_axi4yank_auto_out_ar_bits_len),
    .auto_out_ar_bits_size          (_axi4yank_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst         (_axi4yank_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock          (_axi4yank_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache         (_axi4yank_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot          (_axi4yank_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos           (_axi4yank_auto_out_ar_bits_qos),
    .auto_out_r_ready               (_axi4yank_auto_out_r_ready),
    .auto_out_r_valid               (_axi4buf_auto_in_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_r_bits_id             (_axi4buf_auto_in_r_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_r_bits_data           (_axi4buf_auto_in_r_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_r_bits_resp           (_axi4buf_auto_in_r_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_r_bits_last           (_axi4buf_auto_in_r_bits_last)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  );
  AXI4Fragmenter axi4frag (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_aw_ready                (_axi4frag_auto_in_aw_ready),
    .auto_in_aw_valid                (_ara_axi_req_o_aw_valid),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_aw_bits_id              (_ara_axi_req_o_aw_bits_id),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_aw_bits_addr            (_ara_axi_req_o_aw_bits_addr[31:0]),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19, :183:32]
    .auto_in_aw_bits_len             (_ara_axi_req_o_aw_bits_len),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_aw_bits_size            (_ara_axi_req_o_aw_bits_size),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_aw_bits_burst           (_ara_axi_req_o_aw_bits_burst),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_aw_bits_lock            (_ara_axi_req_o_aw_bits_lock),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_aw_bits_cache           (_ara_axi_req_o_aw_bits_cache),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_aw_bits_prot            (_ara_axi_req_o_aw_bits_prot),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_aw_bits_qos             (_ara_axi_req_o_aw_bits_qos),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_w_ready                 (_axi4frag_auto_in_w_ready),
    .auto_in_w_valid                 (_ara_axi_req_o_w_valid),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_w_bits_data             (_ara_axi_req_o_w_bits_data),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_w_bits_strb             (_ara_axi_req_o_w_bits_strb),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_w_bits_last             (_ara_axi_req_o_w_bits_last),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_b_ready                 (_ara_axi_req_o_b_ready),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_b_valid                 (_axi4frag_auto_in_b_valid),
    .auto_in_b_bits_id               (_axi4frag_auto_in_b_bits_id),
    .auto_in_b_bits_resp             (_axi4frag_auto_in_b_bits_resp),
    .auto_in_ar_ready                (_axi4frag_auto_in_ar_ready),
    .auto_in_ar_valid                (_ara_axi_req_o_ar_valid),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_ar_bits_id              (_ara_axi_req_o_ar_bits_id),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_ar_bits_addr            (_ara_axi_req_o_ar_bits_addr[31:0]),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19, :215:32]
    .auto_in_ar_bits_len             (_ara_axi_req_o_ar_bits_len),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_ar_bits_size            (_ara_axi_req_o_ar_bits_size),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_ar_bits_burst           (_ara_axi_req_o_ar_bits_burst),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_ar_bits_lock            (_ara_axi_req_o_ar_bits_lock),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_ar_bits_cache           (_ara_axi_req_o_ar_bits_cache),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_ar_bits_prot            (_ara_axi_req_o_ar_bits_prot),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_ar_bits_qos             (_ara_axi_req_o_ar_bits_qos),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_r_ready                 (_ara_axi_req_o_r_ready),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .auto_in_r_valid                 (_axi4frag_auto_in_r_valid),
    .auto_in_r_bits_id               (_axi4frag_auto_in_r_bits_id),
    .auto_in_r_bits_data             (_axi4frag_auto_in_r_bits_data),
    .auto_in_r_bits_resp             (_axi4frag_auto_in_r_bits_resp),
    .auto_in_r_bits_last             (_axi4frag_auto_in_r_bits_last),
    .auto_out_aw_ready               (_axi4yank_auto_in_aw_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_aw_valid               (_axi4frag_auto_out_aw_valid),
    .auto_out_aw_bits_id             (_axi4frag_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr           (_axi4frag_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len            (_axi4frag_auto_out_aw_bits_len),
    .auto_out_aw_bits_size           (_axi4frag_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst          (_axi4frag_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock           (_axi4frag_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache          (_axi4frag_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot           (_axi4frag_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos            (_axi4frag_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_real_last (_axi4frag_auto_out_aw_bits_echo_real_last),
    .auto_out_w_ready                (_axi4yank_auto_in_w_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_w_valid                (_axi4frag_auto_out_w_valid),
    .auto_out_w_bits_data            (_axi4frag_auto_out_w_bits_data),
    .auto_out_w_bits_strb            (_axi4frag_auto_out_w_bits_strb),
    .auto_out_w_bits_last            (_axi4frag_auto_out_w_bits_last),
    .auto_out_b_ready                (_axi4frag_auto_out_b_ready),
    .auto_out_b_valid                (_axi4yank_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_b_bits_id              (_axi4yank_auto_in_b_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_b_bits_resp            (_axi4yank_auto_in_b_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_b_bits_echo_real_last  (_axi4yank_auto_in_b_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_ar_ready               (_axi4yank_auto_in_ar_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_ar_valid               (_axi4frag_auto_out_ar_valid),
    .auto_out_ar_bits_id             (_axi4frag_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr           (_axi4frag_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len            (_axi4frag_auto_out_ar_bits_len),
    .auto_out_ar_bits_size           (_axi4frag_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst          (_axi4frag_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock           (_axi4frag_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache          (_axi4frag_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot           (_axi4frag_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos            (_axi4frag_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_real_last (_axi4frag_auto_out_ar_bits_echo_real_last),
    .auto_out_r_ready                (_axi4frag_auto_out_r_ready),
    .auto_out_r_valid                (_axi4yank_auto_in_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_id              (_axi4yank_auto_in_r_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_data            (_axi4yank_auto_in_r_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_resp            (_axi4yank_auto_in_r_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_echo_real_last  (_axi4yank_auto_in_r_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_last            (_axi4yank_auto_in_r_bits_last)	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  );
  AraBlackbox #(
    .AXI_ADDR_WIDTH(64),
    .AXI_DATA_WIDTH(256),
    .AXI_ID_WIDTH(4),
    .AXI_USER_WIDTH(1),
    .NLANES(8),
    .TRANS_ID_WIDTH(3),
    .VLEN(1024)
  ) ara (	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .clk_i                    (clock),
    .rst_ni                   (~reset),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:166:20]
    .axi_resp_i_aw_ready      (_axi4frag_auto_in_aw_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .axi_req_o_aw_valid       (_ara_axi_req_o_aw_valid),
    .axi_req_o_aw_bits_id     (_ara_axi_req_o_aw_bits_id),
    .axi_req_o_aw_bits_addr   (_ara_axi_req_o_aw_bits_addr),
    .axi_req_o_aw_bits_len    (_ara_axi_req_o_aw_bits_len),
    .axi_req_o_aw_bits_size   (_ara_axi_req_o_aw_bits_size),
    .axi_req_o_aw_bits_burst  (_ara_axi_req_o_aw_bits_burst),
    .axi_req_o_aw_bits_lock   (_ara_axi_req_o_aw_bits_lock),
    .axi_req_o_aw_bits_cache  (_ara_axi_req_o_aw_bits_cache),
    .axi_req_o_aw_bits_prot   (_ara_axi_req_o_aw_bits_prot),
    .axi_req_o_aw_bits_qos    (_ara_axi_req_o_aw_bits_qos),
    .axi_req_o_aw_bits_region (_ara_axi_req_o_aw_bits_region),
    .axi_req_o_aw_bits_atop   (_ara_axi_req_o_aw_bits_atop),
    .axi_req_o_aw_bits_user   (_ara_axi_req_o_aw_bits_user),
    .axi_resp_i_w_ready       (_axi4frag_auto_in_w_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .axi_req_o_w_valid        (_ara_axi_req_o_w_valid),
    .axi_req_o_w_bits_data    (_ara_axi_req_o_w_bits_data),
    .axi_req_o_w_bits_strb    (_ara_axi_req_o_w_bits_strb),
    .axi_req_o_w_bits_last    (_ara_axi_req_o_w_bits_last),
    .axi_req_o_w_bits_user    (_ara_axi_req_o_w_bits_user),
    .axi_resp_i_ar_ready      (_axi4frag_auto_in_ar_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .axi_req_o_ar_valid       (_ara_axi_req_o_ar_valid),
    .axi_req_o_ar_bits_id     (_ara_axi_req_o_ar_bits_id),
    .axi_req_o_ar_bits_addr   (_ara_axi_req_o_ar_bits_addr),
    .axi_req_o_ar_bits_len    (_ara_axi_req_o_ar_bits_len),
    .axi_req_o_ar_bits_size   (_ara_axi_req_o_ar_bits_size),
    .axi_req_o_ar_bits_burst  (_ara_axi_req_o_ar_bits_burst),
    .axi_req_o_ar_bits_lock   (_ara_axi_req_o_ar_bits_lock),
    .axi_req_o_ar_bits_cache  (_ara_axi_req_o_ar_bits_cache),
    .axi_req_o_ar_bits_prot   (_ara_axi_req_o_ar_bits_prot),
    .axi_req_o_ar_bits_qos    (_ara_axi_req_o_ar_bits_qos),
    .axi_req_o_ar_bits_region (_ara_axi_req_o_ar_bits_region),
    .axi_req_o_ar_bits_user   (_ara_axi_req_o_ar_bits_user),
    .axi_req_o_b_ready        (_ara_axi_req_o_b_ready),
    .axi_resp_i_b_valid       (_axi4frag_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .axi_resp_i_b_bits_id     (_axi4frag_auto_in_b_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .axi_resp_i_b_bits_resp   (_axi4frag_auto_in_b_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .axi_resp_i_b_bits_user   (1'h0),	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
    .axi_req_o_r_ready        (_ara_axi_req_o_r_ready),
    .axi_resp_i_r_valid       (_axi4frag_auto_in_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .axi_resp_i_r_bits_id     (_axi4frag_auto_in_r_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .axi_resp_i_r_bits_data   (_axi4frag_auto_in_r_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .axi_resp_i_r_bits_resp   (_axi4frag_auto_in_r_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .axi_resp_i_r_bits_last   (_axi4frag_auto_in_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .axi_resp_i_r_bits_user   (1'h0),	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
    .req_req_valid            (_iss_q_io_deq_valid),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
    .req_resp_ready           (_resp_q_io_enq_ready),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22]
    .req_insn                 (_iss_q_io_deq_bits_insn),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
    .req_rs1                  (_iss_q_io_deq_bits_rs1),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
    .req_rs2                  (_iss_q_io_deq_bits_rs2),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
    .req_frm                  (_iss_q_io_deq_bits_frm),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
    .req_trans_id             (_iss_q_io_deq_bits_trans_id),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
    .req_store_pending        (1'h0),	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
    .req_acc_cons_en          (1'h0),	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
    .req_inval_ready          (1'h0),	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
    .resp_req_ready           (_ara_resp_req_ready),
    .resp_resp_valid          (_ara_resp_resp_valid),
    .resp_result              (_ara_resp_result),
    .resp_trans_id            (_ara_resp_trans_id),
    .resp_store_pending       (_ara_resp_store_pending),
    .resp_store_complete      (/* unused */),
    .resp_load_complete       (/* unused */),
    .resp_fflags              (io_set_fflags_bits),
    .resp_fflags_valid        (io_set_fflags_valid),
    .resp_inval_valid         (/* unused */),
    .resp_inval_addr          (/* unused */)
  );
  AraEarlyVectorDecode wb_dec (	// @[generators/ara/src/main/scala/AraVectorUnit.scala:88:22]
    .io_inst      (wb_inst),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26]
    .io_legal     (_wb_dec_io_legal),
    .io_fp        (/* unused */),
    .io_read_rs1  (/* unused */),
    .io_read_rs2  (/* unused */),
    .io_read_frs1 (/* unused */),
    .io_write_rd  (_wb_dec_io_write_rd),
    .io_write_frd (_wb_dec_io_write_frd)
  );
  Queue2_HasLazyAraImpl_Anon iss_q (	// @[generators/ara/src/main/scala/AraVectorUnit.scala:94:21]
    .clock                (clock),
    .reset                (reset),
    .io_enq_ready         (_iss_q_io_enq_ready),
    .io_enq_valid         (_iss_q_io_enq_valid_T_2),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:144:65]
    .io_enq_bits_insn     (wb_inst),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:83:26]
    .io_enq_bits_rs1      (wb_rs1),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:85:25]
    .io_enq_bits_rs2      (wb_rs2),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:86:25]
    .io_enq_bits_frm      (io_wb_frm[1:0]),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:148:25]
    .io_enq_bits_trans_id (next_xact_id),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_deq_ready         (_ara_resp_req_ready),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .io_deq_valid         (_iss_q_io_deq_valid),
    .io_deq_bits_insn     (_iss_q_io_deq_bits_insn),
    .io_deq_bits_rs1      (_iss_q_io_deq_bits_rs1),
    .io_deq_bits_rs2      (_iss_q_io_deq_bits_rs2),
    .io_deq_bits_frm      (_iss_q_io_deq_bits_frm),
    .io_deq_bits_trans_id (_iss_q_io_deq_bits_trans_id)
  );
  Queue2_HasLazyAraImpl_Anon_1 resp_q (	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22]
    .clock                (clock),
    .reset                (reset),
    .io_enq_ready         (_resp_q_io_enq_ready),
    .io_enq_valid         (_ara_resp_resp_valid),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .io_enq_bits_result   (_ara_resp_result[31:0]),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19, :153:29]
    .io_enq_bits_trans_id (_ara_resp_trans_id),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19]
    .io_deq_ready         (_resp_q_io_deq_ready_T),	// @[generators/ara/src/main/scala/AraVectorUnit.scala:163:37]
    .io_deq_valid         (_resp_q_io_deq_valid),
    .io_deq_bits_result   (_resp_q_io_deq_bits_result),
    .io_deq_bits_trans_id (_resp_q_io_deq_bits_trans_id)
  );
  assign io_wb_scalar_check_ready = ~(xact_valids_0 & xacts_0_store | xact_valids_1 & xacts_1_store | xact_valids_2 & xacts_2_store | xact_valids_3 & xacts_3_store | xact_valids_4 & xacts_4_store | xact_valids_5 & xacts_5_store | xact_valids_6 & xacts_6_store | xact_valids_7 & xacts_7_store | _ara_resp_store_pending | io_wb_scalar_check_bits_store & (xact_valids_0 & xacts_0_load | xact_valids_1 & xacts_1_load | xact_valids_2 & xacts_2_load | xact_valids_3 & xacts_3_load | xact_valids_4 & xacts_4_load | xact_valids_5 & xacts_5_load | xact_valids_6 & xacts_6_load | xact_valids_7 & xacts_7_load));	// @[generators/ara/src/main/scala/AraVectorUnit.scala:71:19, :118:28, :119:18, :120:60, :121:59, :266:9, :303:{33,49,83}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign io_wb_block_all = _io_wb_block_all_output;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:266:9, :293:33]
  assign io_resp_valid = _resp_q_io_deq_valid & _GEN_2[_resp_q_io_deq_bits_trans_id] & (_GEN_4 | _GEN_5[_resp_q_io_deq_bits_trans_id]) & ~_GEN_9;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :115:22, :158:{40,89,92}, :266:9]
  assign io_resp_bits_fp = _GEN_4;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:115:22, :266:9]
  assign io_resp_bits_size = _GEN_6[_resp_q_io_deq_bits_trans_id];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :115:22, :266:9]
  assign io_resp_bits_rd = _GEN_7[_resp_q_io_deq_bits_trans_id];	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :115:22, :266:9]
  assign io_resp_bits_data = {32'h0, _resp_q_io_deq_bits_result};	// @[generators/ara/src/main/scala/AraVectorUnit.scala:102:22, :266:9, :289:23]
  assign io_set_vstart_valid = wb_valid & _io_set_vstart_valid_T;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:82:25, :266:9, :305:37, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_backend_busy = xact_valids_0 | xact_valids_1 | xact_valids_2 | xact_valids_3 | xact_valids_4 | xact_valids_5 | xact_valids_6 | xact_valids_7;	// @[generators/ara/src/main/scala/AraVectorUnit.scala:118:28, :266:9, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
endmodule

