# Netlist Viewer TCL File
set_family -name SmartFusion2
top_module -name SFSRAM
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb/CCC_0/SFSRAM_sb_CCC_0_FCCC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/Actel/SgCore/OSC/2.0.101/osc_comps.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb/FABOSC_0/SFSRAM_sb_FABOSC_0_OSC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb_MSS/SFSRAM_sb_MSS_syn.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb_MSS/SFSRAM_sb_MSS.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb/SFSRAM_sb.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM/SFSRAM.v}