// Seed: 402608789
module module_0 ();
  wire id_1;
  assign id_1 = 1'b0;
  module_2 modCall_1 ();
endmodule
module module_0 ();
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  assign id_1 = id_1;
  wire module_1;
endmodule
module module_2;
  if (1'd0) begin : LABEL_0
    wire id_2 = id_2;
    if (id_1) assign id_1 = id_1 | 1;
  end else begin : LABEL_0
    id_4(
        .id_0(1), .id_1(id_3)
    );
  end
  initial id_5 <= id_5;
  assign module_0.id_1 = 0;
  always #1 begin : LABEL_0
    id_5 <= 1;
  end
endmodule
