

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_s'
================================================================
* Date:           Wed Jun 15 23:30:53 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      792|    42768| 3.960 us | 0.214 ms |  792|  42768|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                       |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                Instance                               |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_fu_530  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |      791|    42767| 11 ~ 594 |          -|          -|    72|    no    |
        | + ReuseLoop  |      575|      575|         1|          1|          1|   576|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    422|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1025|    657|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    517|    -|
|Register         |        -|      -|    3495|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    4520|   1596|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       4|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+-----+-----+
    |                                Instance                               |                         Module                        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+-----+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_fu_530  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s  |        0|      0|  1025|  512|    0|
    |myproject_axi_mux_83_32_1_1_U129                                       |myproject_axi_mux_83_32_1_1                            |        0|      0|     0|  145|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                                  |                                                       |        0|      0|  1025|  657|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln245_fu_779_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln247_fu_790_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln250_fu_739_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln252_fu_750_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln411_fu_676_p2      |     +    |      0|  0|  27|          20|          11|
    |i_fu_670_p2              |     +    |      0|  0|  15|           7|           1|
    |ir_fu_722_p2             |     +    |      0|  0|  14|          10|           1|
    |and_ln215_11_fu_658_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln215_12_fu_664_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln215_fu_652_p2      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_224         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_233         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln206_fu_819_p2     |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln215_16_fu_606_p2  |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln215_17_fu_626_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln215_18_fu_646_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln215_fu_596_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln237_fu_734_p2     |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln241_fu_774_p2     |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln404_fu_728_p2     |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |select_ln247_fu_795_p3   |  select  |      0|  0|  32|           1|           2|
    |select_ln252_fu_755_p3   |  select  |      0|  0|  32|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 422|         381|          58|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  101|         21|    1|         21|
    |ap_done                                |    9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_523_p4  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_V_193_phi_fu_493_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_194_phi_fu_462_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_195_phi_fu_431_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_196_phi_fu_400_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_197_phi_fu_369_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_198_phi_fu_338_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_199_phi_fu_307_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_200_phi_fu_276_p16    |   15|          3|   32|         96|
    |data_V_V_blk_n                         |    9|          2|    1|          2|
    |i_0_i18_reg_149                        |    9|          2|    7|         14|
    |ir1_0_i_i_i17_reg_161                  |    9|          2|   10|         20|
    |pX_13                                  |    9|          2|   32|         64|
    |pY_13                                  |    9|          2|   32|         64|
    |phi_mul_reg_260                        |    9|          2|   20|         40|
    |real_start                             |    9|          2|    1|          2|
    |res_V_V_blk_n                          |    9|          2|    1|          2|
    |res_V_V_din                            |   44|          9|   32|        288|
    |sX_13                                  |    9|          2|   32|         64|
    |storemerge_i_reg_519                   |    9|          2|   32|         64|
    |tmp_V_16516_reg_172                    |    9|          2|   32|         64|
    |tmp_V_16614_reg_183                    |    9|          2|   32|         64|
    |tmp_V_16712_reg_194                    |    9|          2|   32|         64|
    |tmp_V_16810_reg_205                    |    9|          2|   32|         64|
    |tmp_V_1698_reg_216                     |    9|          2|   32|         64|
    |tmp_V_1706_reg_227                     |    9|          2|   32|         64|
    |tmp_V_1714_reg_238                     |    9|          2|   32|         64|
    |tmp_V_1722_reg_249                     |    9|          2|   32|         64|
    |tmp_V_193_reg_488                      |    9|          2|   32|         64|
    |tmp_V_194_reg_457                      |    9|          2|   32|         64|
    |tmp_V_195_reg_426                      |    9|          2|   32|         64|
    |tmp_V_196_reg_395                      |    9|          2|   32|         64|
    |tmp_V_197_reg_364                      |    9|          2|   32|         64|
    |tmp_V_198_reg_333                      |    9|          2|   32|         64|
    |tmp_V_199_reg_302                      |    9|          2|   32|         64|
    |tmp_V_200_reg_271                      |    9|          2|   32|         64|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  517|        110| 1002|       2503|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+------+----+------+-----------+
    |          Name         |  FF  | LUT| Bits | Const Bits|
    +-----------------------+------+----+------+-----------+
    |and_ln215_12_reg_897   |     1|   0|     1|          0|
    |ap_CS_fsm              |    20|   0|    20|          0|
    |ap_done_reg            |     1|   0|     1|          0|
    |i_0_i18_reg_149        |     7|   0|     7|          0|
    |i_reg_901              |     7|   0|     7|          0|
    |icmp_ln215_16_reg_880  |     1|   0|     1|          0|
    |icmp_ln215_reg_870     |     1|   0|     1|          0|
    |icmp_ln237_reg_922     |     1|   0|     1|          0|
    |icmp_ln241_reg_931     |     1|   0|     1|          0|
    |ir1_0_i_i_i17_reg_161  |    10|   0|    10|          0|
    |layer_in_V_9           |  2304|   0|  2304|          0|
    |pX_13                  |    32|   0|    32|          0|
    |pX_13_load_reg_891     |    32|   0|    32|          0|
    |pY_13                  |    32|   0|    32|          0|
    |pY_13_load_reg_885     |    32|   0|    32|          0|
    |phi_mul_reg_260        |    20|   0|    20|          0|
    |sX_13                  |    32|   0|    32|          0|
    |sX_13_load_reg_865     |    32|   0|    32|          0|
    |sY_13                  |    32|   0|    32|          0|
    |sY_13_load_reg_875     |    32|   0|    32|          0|
    |select_ln247_reg_935   |    32|   0|    32|          0|
    |select_ln252_reg_926   |    32|   0|    32|          0|
    |start_once_reg         |     1|   0|     1|          0|
    |storemerge_i_reg_519   |    32|   0|    32|          0|
    |tmp_V_16516_reg_172    |    32|   0|    32|          0|
    |tmp_V_16614_reg_183    |    32|   0|    32|          0|
    |tmp_V_16712_reg_194    |    32|   0|    32|          0|
    |tmp_V_16810_reg_205    |    32|   0|    32|          0|
    |tmp_V_1698_reg_216     |    32|   0|    32|          0|
    |tmp_V_1706_reg_227     |    32|   0|    32|          0|
    |tmp_V_1714_reg_238     |    32|   0|    32|          0|
    |tmp_V_1722_reg_249     |    32|   0|    32|          0|
    |tmp_V_186_reg_830      |    32|   0|    32|          0|
    |tmp_V_187_reg_835      |    32|   0|    32|          0|
    |tmp_V_188_reg_840      |    32|   0|    32|          0|
    |tmp_V_189_reg_845      |    32|   0|    32|          0|
    |tmp_V_190_reg_850      |    32|   0|    32|          0|
    |tmp_V_191_reg_855      |    32|   0|    32|          0|
    |tmp_V_192_reg_860      |    32|   0|    32|          0|
    |tmp_V_193_reg_488      |    32|   0|    32|          0|
    |tmp_V_194_reg_457      |    32|   0|    32|          0|
    |tmp_V_195_reg_426      |    32|   0|    32|          0|
    |tmp_V_196_reg_395      |    32|   0|    32|          0|
    |tmp_V_197_reg_364      |    32|   0|    32|          0|
    |tmp_V_198_reg_333      |    32|   0|    32|          0|
    |tmp_V_199_reg_302      |    32|   0|    32|          0|
    |tmp_V_200_reg_271      |    32|   0|    32|          0|
    |tmp_V_reg_825          |    32|   0|    32|          0|
    +-----------------------+------+----+------+-----------+
    |Total                  |  3495|   0|  3495|          0|
    +-----------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+

