// Seed: 3592782938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd8,
    parameter id_22 = 32'd16
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22
);
  inout wire _id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_21,
      id_15,
      id_6,
      id_6,
      id_15
  );
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout reg id_4;
  output wire id_3;
  output wire id_2;
  input wire _id_1;
  parameter id_23 = 1;
  wor id_24 = -1'b0;
  integer id_25;
  ;
  logic [id_22 : ~  id_1] id_26;
  always_comb @(id_17 or -1 or id_5) id_4 = 1;
endmodule
