Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fntt_behav xil_defaultlib.tb_fntt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/File/zkp/Lab/NTT-study/HW/naiveFNTT/vivado/naiveFNTT/naiveFNTT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/File/zkp/Lab/NTT-study/HW/naiveFNTT/vivado/naiveFNTT/naiveFNTT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reverse_bits
Compiling module xil_defaultlib.naiveFNTT
Compiling module xil_defaultlib.tb_fntt
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fntt_behav
