

================================================================
== Vitis HLS Report for 'Read_Loop_proc_Pipeline_Read_Loop'
================================================================
* Date:           Fri Nov 28 18:38:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Read_Loop  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       33|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       46|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       46|       87|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_362_p2                |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_356_p2               |      icmp|   0|  0|  11|           9|          10|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          21|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    9|         18|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |j_fu_102                 |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |gmem0_addr_read_reg_436           |  8|   0|    8|          0|
    |gmem1_addr_read_reg_448           |  8|   0|    8|          0|
    |j_fu_102                          |  9|   0|    9|          0|
    |lshr_ln_i_reg_427                 |  5|   0|    5|          0|
    |lshr_ln_i_reg_427_pp0_iter1_reg   |  5|   0|    5|          0|
    |trunc_ln50_reg_432                |  3|   0|    3|          0|
    |trunc_ln50_reg_432_pp0_iter1_reg  |  3|   0|    3|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 46|   0|   46|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|m_axi_gmem0_AWVALID                   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY                   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR                    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID                      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN                     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE                    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST                   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK                    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE                   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT                    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS                     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION                  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER                    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID                    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY                    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA                     |  out|    8|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB                     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST                     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID                       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER                     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID                   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY                   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR                    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID                      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN                     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE                    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST                   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK                    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE                   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT                    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS                     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION                  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER                    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID                    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY                    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA                     |   in|    8|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST                     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID                       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM                  |   in|   11|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER                     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP                     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID                    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY                    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP                     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID                       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER                     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem1_AWVALID                   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREADY                   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWADDR                    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWID                      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLEN                     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWSIZE                    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWBURST                   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLOCK                    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWCACHE                   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWPROT                    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWQOS                     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREGION                  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWUSER                    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WVALID                    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WREADY                    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WDATA                     |  out|    8|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WSTRB                     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WLAST                     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WID                       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WUSER                     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARVALID                   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREADY                   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARADDR                    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARID                      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLEN                     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARSIZE                    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARBURST                   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLOCK                    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARCACHE                   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARPROT                    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARQOS                     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREGION                  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARUSER                    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RVALID                    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RREADY                    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RDATA                     |   in|    8|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RLAST                     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RID                       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM                  |   in|   11|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RUSER                     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RRESP                     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BVALID                    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BREADY                    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BRESP                     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BID                       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BUSER                     |   in|    1|       m_axi|                              gmem1|       pointer|
|add_ln41_1_i                          |   in|   64|     ap_none|                       add_ln41_1_i|        scalar|
|add_ln41_i                            |   in|   64|     ap_none|                         add_ln41_i|        scalar|
|image_diff_posterize_rowA_0_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_0_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_0_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_0_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowB_0_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_0_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_0_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_0_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowA_1_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_1_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_1_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_1_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowB_1_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_1_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_1_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_1_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowA_2_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_2_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_2_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_2_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowB_2_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_2_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_2_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_2_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowA_3_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_3_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_3_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_3_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowB_3_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_3_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_3_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_3_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowA_4_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_4_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_4_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_4_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowB_4_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_4_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_4_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_4_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowA_5_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_5_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_5_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_5_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowB_5_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_5_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_5_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_5_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowA_6_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_6_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_6_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_6_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowB_6_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_6_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_6_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_6_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowA_7_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowA_7_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowA_7_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowA_7_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowB_7_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowB_7_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowB_7_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowB_7_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_7|         array|
+--------------------------------------+-----+-----+------------+-----------------------------------+--------------+

