Time resolution is 1 ps
Warning: 
Horizontal sync pulse width is 135 CC, expected 136
Horizontal sync pulse width is 1800090 ps, expected (approx) 1813424 ps

Time: 1847759 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_hsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
Warning: 
Horizontal line width is 135 CC, expected 1328
Horizontal line width is 1800090 ps, expected (approx) 17707552 ps

Time: 1847759 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_hsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
Warning: 
Vertical sync pulse width is 6775 CC, expected 7968
Vertical sync pulse width is 90337850 ps, expected (approx) 106245312 ps

Time: 90385519 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_vsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
Warning: 
Vertical frame width is 6775 CC, expected 1070368
Vertical frame width is 90337850 ps, expected (approx) 14272286912 ps

Time: 90385519 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_vsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
Note: 
********************************************************************
HORIZONTAL SYNC CHECK COMPLETE
    Got 1 errors for horizontal pulse width (1 is okay initially)
    Got 1 errors for horizontal line width (1 is okay initially)
    Got 2823 correct for horizontal pulse width
    Got 2823 correct for horizontal line width
********************************************************************

Time: 50000000875 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_hsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
Note: 
********************************************************************
VERTICAL SYNC CHECK COMPLETE
    Got 1 errors for vertical pulse width (1 is okay initially)
    Got 1 errors for vertical frame width (1 is okay initially)
    Got 3 correct for vertical pulse width
    Got 3 correct for vertical frame width
********************************************************************

Time: 50000000875 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_vsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
$stop called at time : 51000000875 ps : File "/home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl" Line 264
Warning: 
Horizontal sync pulse width is 135 CC, expected 136
Horizontal sync pulse width is 1800090 ps, expected (approx) 1813424 ps

Time: 1847759 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_hsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
Warning: 
Horizontal line width is 135 CC, expected 1328
Horizontal line width is 1800090 ps, expected (approx) 17707552 ps

Time: 1847759 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_hsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
Warning: 
Vertical sync pulse width is 6775 CC, expected 7968
Vertical sync pulse width is 90337850 ps, expected (approx) 106245312 ps

Time: 90385519 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_vsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
Warning: 
Vertical frame width is 6775 CC, expected 1070368
Vertical frame width is 90337850 ps, expected (approx) 14272286912 ps

Time: 90385519 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_vsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
Note: 
********************************************************************
HORIZONTAL SYNC CHECK COMPLETE
    Got 1 errors for horizontal pulse width (1 is okay initially)
    Got 1 errors for horizontal line width (1 is okay initially)
    Got 2823 correct for horizontal pulse width
    Got 2823 correct for horizontal line width
********************************************************************

Time: 50000000875 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_hsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
Note: 
********************************************************************
VERTICAL SYNC CHECK COMPLETE
    Got 1 errors for vertical pulse width (1 is okay initially)
    Got 1 errors for vertical frame width (1 is okay initially)
    Got 3 correct for vertical pulse width
    Got 3 correct for vertical frame width
********************************************************************

Time: 50000000875 ps  Iteration: 0  Process: /vga_controller_tb/p_verify_vsync  File: /home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl
$stop called at time : 51000000875 ps : File "/home/filip/src/dsd-project-ba5/lab05_vga/src/vga_controller_tb.vhdl" Line 264
