int F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 ;\r\nstruct V_3 * V_5 = V_2 -> V_6 -> V_7 -> V_8 ;\r\nstruct V_9 * V_10 = V_5 -> V_11 ;\r\nint V_12 , V_13 = 0 ;\r\nstruct V_14 * V_6 = V_2 -> V_6 ;\r\nF_2 () ;\r\nV_4 = F_3 ( V_10 , F_4 ( 0 , 0 ) ) ;\r\nif ( V_4 ) {\r\nF_5 ( V_6 , L_1 ,\r\nF_6 ( V_4 ) , F_7 ( V_10 ) , V_10 -> V_15 ) ;\r\nF_8 ( V_4 ) ;\r\nV_13 = - V_16 ;\r\ngoto V_17;\r\n}\r\nV_12 = F_9 ( V_10 , F_4 ( 0 , 0 ) ) ;\r\nif ( V_12 == 0 ) {\r\nF_5 ( V_6 , L_2 ) ;\r\nV_13 = - V_18 ;\r\ngoto V_17;\r\n}\r\nF_10 (dev, &parent->devices, bus_list)\r\nif ( F_11 ( V_4 ) )\r\nF_12 ( V_4 ) ;\r\nF_13 ( V_5 ) ;\r\nF_14 ( V_10 ) ;\r\nF_15 ( V_10 ) ;\r\nV_17:\r\nF_16 () ;\r\nreturn V_13 ;\r\n}\r\nint F_17 ( struct V_1 * V_2 )\r\n{\r\nint V_19 = 0 ;\r\nT_1 V_20 = 0 ;\r\nT_1 V_21 = 0 ;\r\nstruct V_3 * V_4 , * V_22 ;\r\nstruct V_9 * V_10 = V_2 -> V_6 -> V_7 -> V_8 -> V_11 ;\r\nT_2 V_23 ;\r\nstruct V_14 * V_6 = V_2 -> V_6 ;\r\nF_18 ( V_6 , L_3 ,\r\nV_24 , F_7 ( V_10 ) , V_10 -> V_15 ) ;\r\nF_19 ( V_2 , & V_21 ) ;\r\nF_2 () ;\r\nF_20 (dev, temp, &parent->devices,\r\nbus_list) {\r\nF_21 ( V_4 ) ;\r\nif ( V_4 -> V_25 == V_26 && V_21 ) {\r\nF_22 ( V_4 , V_27 , & V_20 ) ;\r\nif ( V_20 & V_28 ) {\r\nF_5 ( V_6 ,\r\nL_4 ,\r\nF_6 ( V_4 ) ) ;\r\nF_8 ( V_4 ) ;\r\nV_19 = - V_29 ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_21 ) {\r\nF_23 ( V_4 , NULL ) ;\r\nif ( F_24 ( V_4 ) )\r\nF_25 ( V_4 -> V_11 ,\r\nF_23 , NULL ) ;\r\n}\r\nF_26 ( V_4 ) ;\r\nif ( V_21 ) {\r\nF_27 ( V_4 , V_30 , & V_23 ) ;\r\nV_23 &= ~ ( V_31 | V_32 ) ;\r\nV_23 |= V_33 ;\r\nF_28 ( V_4 , V_30 , V_23 ) ;\r\n}\r\nF_8 ( V_4 ) ;\r\n}\r\nF_16 () ;\r\nreturn V_19 ;\r\n}
