







connect_debug_port u_ila_0/clk [get_nets [list clock_generator/inst/cpu_clk]]
connect_debug_port u_ila_1/clk [get_nets [list clock_generator/inst/soc_clk]]
connect_debug_port u_ila_1/probe0 [get_nets [list {soc/usb_ctrl/_hpi_data_o_DBG[0]} {soc/usb_ctrl/_hpi_data_o_DBG[1]} {soc/usb_ctrl/_hpi_data_o_DBG[2]} {soc/usb_ctrl/_hpi_data_o_DBG[3]} {soc/usb_ctrl/_hpi_data_o_DBG[4]} {soc/usb_ctrl/_hpi_data_o_DBG[5]} {soc/usb_ctrl/_hpi_data_o_DBG[6]} {soc/usb_ctrl/_hpi_data_o_DBG[7]} {soc/usb_ctrl/_hpi_data_o_DBG[8]} {soc/usb_ctrl/_hpi_data_o_DBG[9]} {soc/usb_ctrl/_hpi_data_o_DBG[10]} {soc/usb_ctrl/_hpi_data_o_DBG[11]} {soc/usb_ctrl/_hpi_data_o_DBG[12]} {soc/usb_ctrl/_hpi_data_o_DBG[13]} {soc/usb_ctrl/_hpi_data_o_DBG[14]} {soc/usb_ctrl/_hpi_data_o_DBG[15]}]]
connect_debug_port u_ila_1/probe1 [get_nets [list {soc/usb_ctrl/_hpi_data_t_DBG[0]} {soc/usb_ctrl/_hpi_data_t_DBG[1]} {soc/usb_ctrl/_hpi_data_t_DBG[2]} {soc/usb_ctrl/_hpi_data_t_DBG[3]} {soc/usb_ctrl/_hpi_data_t_DBG[4]} {soc/usb_ctrl/_hpi_data_t_DBG[5]} {soc/usb_ctrl/_hpi_data_t_DBG[6]} {soc/usb_ctrl/_hpi_data_t_DBG[7]} {soc/usb_ctrl/_hpi_data_t_DBG[8]} {soc/usb_ctrl/_hpi_data_t_DBG[9]} {soc/usb_ctrl/_hpi_data_t_DBG[10]} {soc/usb_ctrl/_hpi_data_t_DBG[11]} {soc/usb_ctrl/_hpi_data_t_DBG[12]} {soc/usb_ctrl/_hpi_data_t_DBG[13]} {soc/usb_ctrl/_hpi_data_t_DBG[14]} {soc/usb_ctrl/_hpi_data_t_DBG[15]}]]
connect_debug_port u_ila_1/probe2 [get_nets [list {soc/usb_ctrl/_hpi_addr_DBG[0]} {soc/usb_ctrl/_hpi_addr_DBG[1]}]]
connect_debug_port u_ila_1/probe3 [get_nets [list {soc/usb_ctrl/_hpi_data_i_DBG[0]} {soc/usb_ctrl/_hpi_data_i_DBG[1]} {soc/usb_ctrl/_hpi_data_i_DBG[2]} {soc/usb_ctrl/_hpi_data_i_DBG[3]} {soc/usb_ctrl/_hpi_data_i_DBG[4]} {soc/usb_ctrl/_hpi_data_i_DBG[5]} {soc/usb_ctrl/_hpi_data_i_DBG[6]} {soc/usb_ctrl/_hpi_data_i_DBG[7]} {soc/usb_ctrl/_hpi_data_i_DBG[8]} {soc/usb_ctrl/_hpi_data_i_DBG[9]} {soc/usb_ctrl/_hpi_data_i_DBG[10]} {soc/usb_ctrl/_hpi_data_i_DBG[11]} {soc/usb_ctrl/_hpi_data_i_DBG[12]} {soc/usb_ctrl/_hpi_data_i_DBG[13]} {soc/usb_ctrl/_hpi_data_i_DBG[14]} {soc/usb_ctrl/_hpi_data_i_DBG[15]}]]
connect_debug_port u_ila_1/probe4 [get_nets [list {_sdram_DQ_t_DBG[0]} {_sdram_DQ_t_DBG[1]} {_sdram_DQ_t_DBG[2]} {_sdram_DQ_t_DBG[3]} {_sdram_DQ_t_DBG[4]} {_sdram_DQ_t_DBG[5]} {_sdram_DQ_t_DBG[6]} {_sdram_DQ_t_DBG[7]} {_sdram_DQ_t_DBG[8]} {_sdram_DQ_t_DBG[9]} {_sdram_DQ_t_DBG[10]} {_sdram_DQ_t_DBG[11]} {_sdram_DQ_t_DBG[12]} {_sdram_DQ_t_DBG[13]} {_sdram_DQ_t_DBG[14]} {_sdram_DQ_t_DBG[15]} {_sdram_DQ_t_DBG[16]} {_sdram_DQ_t_DBG[17]} {_sdram_DQ_t_DBG[18]} {_sdram_DQ_t_DBG[19]} {_sdram_DQ_t_DBG[20]} {_sdram_DQ_t_DBG[21]} {_sdram_DQ_t_DBG[22]} {_sdram_DQ_t_DBG[23]} {_sdram_DQ_t_DBG[24]} {_sdram_DQ_t_DBG[25]} {_sdram_DQ_t_DBG[26]} {_sdram_DQ_t_DBG[27]} {_sdram_DQ_t_DBG[28]} {_sdram_DQ_t_DBG[29]} {_sdram_DQ_t_DBG[30]} {_sdram_DQ_t_DBG[31]}]]
connect_debug_port u_ila_1/probe5 [get_nets [list {_sdram_DQ_o_DBG[0]} {_sdram_DQ_o_DBG[1]} {_sdram_DQ_o_DBG[2]} {_sdram_DQ_o_DBG[3]} {_sdram_DQ_o_DBG[4]} {_sdram_DQ_o_DBG[5]} {_sdram_DQ_o_DBG[6]} {_sdram_DQ_o_DBG[7]} {_sdram_DQ_o_DBG[8]} {_sdram_DQ_o_DBG[9]} {_sdram_DQ_o_DBG[10]} {_sdram_DQ_o_DBG[11]} {_sdram_DQ_o_DBG[12]} {_sdram_DQ_o_DBG[13]} {_sdram_DQ_o_DBG[14]} {_sdram_DQ_o_DBG[15]} {_sdram_DQ_o_DBG[16]} {_sdram_DQ_o_DBG[17]} {_sdram_DQ_o_DBG[18]} {_sdram_DQ_o_DBG[19]} {_sdram_DQ_o_DBG[20]} {_sdram_DQ_o_DBG[21]} {_sdram_DQ_o_DBG[22]} {_sdram_DQ_o_DBG[23]} {_sdram_DQ_o_DBG[24]} {_sdram_DQ_o_DBG[25]} {_sdram_DQ_o_DBG[26]} {_sdram_DQ_o_DBG[27]} {_sdram_DQ_o_DBG[28]} {_sdram_DQ_o_DBG[29]} {_sdram_DQ_o_DBG[30]} {_sdram_DQ_o_DBG[31]}]]
connect_debug_port u_ila_1/probe6 [get_nets [list {_sdram_DQ_i_DBG[0]} {_sdram_DQ_i_DBG[1]} {_sdram_DQ_i_DBG[2]} {_sdram_DQ_i_DBG[3]} {_sdram_DQ_i_DBG[4]} {_sdram_DQ_i_DBG[5]} {_sdram_DQ_i_DBG[6]} {_sdram_DQ_i_DBG[7]} {_sdram_DQ_i_DBG[8]} {_sdram_DQ_i_DBG[9]} {_sdram_DQ_i_DBG[10]} {_sdram_DQ_i_DBG[11]} {_sdram_DQ_i_DBG[12]} {_sdram_DQ_i_DBG[13]} {_sdram_DQ_i_DBG[14]} {_sdram_DQ_i_DBG[15]} {_sdram_DQ_i_DBG[16]} {_sdram_DQ_i_DBG[17]} {_sdram_DQ_i_DBG[18]} {_sdram_DQ_i_DBG[19]} {_sdram_DQ_i_DBG[20]} {_sdram_DQ_i_DBG[21]} {_sdram_DQ_i_DBG[22]} {_sdram_DQ_i_DBG[23]} {_sdram_DQ_i_DBG[24]} {_sdram_DQ_i_DBG[25]} {_sdram_DQ_i_DBG[26]} {_sdram_DQ_i_DBG[27]} {_sdram_DQ_i_DBG[28]} {_sdram_DQ_i_DBG[29]} {_sdram_DQ_i_DBG[30]} {_sdram_DQ_i_DBG[31]}]]
connect_debug_port u_ila_1/probe7 [get_nets [list {_sdram_DQM_c_DBG[0]} {_sdram_DQM_c_DBG[1]} {_sdram_DQM_c_DBG[2]} {_sdram_DQM_c_DBG[3]}]]
connect_debug_port u_ila_1/probe8 [get_nets [list {_sdram_BA_c_DBG[0]} {_sdram_BA_c_DBG[1]}]]
connect_debug_port u_ila_1/probe9 [get_nets [list {_sdram_ADDR_c_DBG[0]} {_sdram_ADDR_c_DBG[1]} {_sdram_ADDR_c_DBG[2]} {_sdram_ADDR_c_DBG[3]} {_sdram_ADDR_c_DBG[4]} {_sdram_ADDR_c_DBG[5]} {_sdram_ADDR_c_DBG[6]} {_sdram_ADDR_c_DBG[7]} {_sdram_ADDR_c_DBG[8]} {_sdram_ADDR_c_DBG[9]} {_sdram_ADDR_c_DBG[10]} {_sdram_ADDR_c_DBG[11]} {_sdram_ADDR_c_DBG[12]}]]
connect_debug_port u_ila_1/probe10 [get_nets [list {_mem_axi_wdata_DBG[0]} {_mem_axi_wdata_DBG[1]} {_mem_axi_wdata_DBG[2]} {_mem_axi_wdata_DBG[3]} {_mem_axi_wdata_DBG[4]} {_mem_axi_wdata_DBG[5]} {_mem_axi_wdata_DBG[6]} {_mem_axi_wdata_DBG[7]} {_mem_axi_wdata_DBG[8]} {_mem_axi_wdata_DBG[9]} {_mem_axi_wdata_DBG[10]} {_mem_axi_wdata_DBG[11]} {_mem_axi_wdata_DBG[12]} {_mem_axi_wdata_DBG[13]} {_mem_axi_wdata_DBG[14]} {_mem_axi_wdata_DBG[15]} {_mem_axi_wdata_DBG[16]} {_mem_axi_wdata_DBG[17]} {_mem_axi_wdata_DBG[18]} {_mem_axi_wdata_DBG[19]} {_mem_axi_wdata_DBG[20]} {_mem_axi_wdata_DBG[21]} {_mem_axi_wdata_DBG[22]} {_mem_axi_wdata_DBG[23]} {_mem_axi_wdata_DBG[24]} {_mem_axi_wdata_DBG[25]} {_mem_axi_wdata_DBG[26]} {_mem_axi_wdata_DBG[27]} {_mem_axi_wdata_DBG[28]} {_mem_axi_wdata_DBG[29]} {_mem_axi_wdata_DBG[30]} {_mem_axi_wdata_DBG[31]}]]
connect_debug_port u_ila_1/probe11 [get_nets [list {_mem_axi_awaddr_DBG[0]} {_mem_axi_awaddr_DBG[1]} {_mem_axi_awaddr_DBG[2]} {_mem_axi_awaddr_DBG[3]} {_mem_axi_awaddr_DBG[4]} {_mem_axi_awaddr_DBG[5]} {_mem_axi_awaddr_DBG[6]} {_mem_axi_awaddr_DBG[7]} {_mem_axi_awaddr_DBG[8]} {_mem_axi_awaddr_DBG[9]} {_mem_axi_awaddr_DBG[10]} {_mem_axi_awaddr_DBG[11]} {_mem_axi_awaddr_DBG[12]} {_mem_axi_awaddr_DBG[13]} {_mem_axi_awaddr_DBG[14]} {_mem_axi_awaddr_DBG[15]} {_mem_axi_awaddr_DBG[16]} {_mem_axi_awaddr_DBG[17]} {_mem_axi_awaddr_DBG[18]} {_mem_axi_awaddr_DBG[19]} {_mem_axi_awaddr_DBG[20]} {_mem_axi_awaddr_DBG[21]} {_mem_axi_awaddr_DBG[22]} {_mem_axi_awaddr_DBG[23]} {_mem_axi_awaddr_DBG[24]} {_mem_axi_awaddr_DBG[25]} {_mem_axi_awaddr_DBG[26]} {_mem_axi_awaddr_DBG[27]} {_mem_axi_awaddr_DBG[28]} {_mem_axi_awaddr_DBG[29]} {_mem_axi_awaddr_DBG[30]} {_mem_axi_awaddr_DBG[31]}]]
connect_debug_port u_ila_1/probe12 [get_nets [list {_mem_axi_araddr_DBG[0]} {_mem_axi_araddr_DBG[1]} {_mem_axi_araddr_DBG[2]} {_mem_axi_araddr_DBG[3]} {_mem_axi_araddr_DBG[4]} {_mem_axi_araddr_DBG[5]} {_mem_axi_araddr_DBG[6]} {_mem_axi_araddr_DBG[7]} {_mem_axi_araddr_DBG[8]} {_mem_axi_araddr_DBG[9]} {_mem_axi_araddr_DBG[10]} {_mem_axi_araddr_DBG[11]} {_mem_axi_araddr_DBG[12]} {_mem_axi_araddr_DBG[13]} {_mem_axi_araddr_DBG[14]} {_mem_axi_araddr_DBG[15]} {_mem_axi_araddr_DBG[16]} {_mem_axi_araddr_DBG[17]} {_mem_axi_araddr_DBG[18]} {_mem_axi_araddr_DBG[19]} {_mem_axi_araddr_DBG[20]} {_mem_axi_araddr_DBG[21]} {_mem_axi_araddr_DBG[22]} {_mem_axi_araddr_DBG[23]} {_mem_axi_araddr_DBG[24]} {_mem_axi_araddr_DBG[25]} {_mem_axi_araddr_DBG[26]} {_mem_axi_araddr_DBG[27]} {_mem_axi_araddr_DBG[28]} {_mem_axi_araddr_DBG[29]} {_mem_axi_araddr_DBG[30]} {_mem_axi_araddr_DBG[31]}]]
connect_debug_port u_ila_1/probe13 [get_nets [list {_mem_axi_rdata_DBG[0]} {_mem_axi_rdata_DBG[1]} {_mem_axi_rdata_DBG[2]} {_mem_axi_rdata_DBG[3]} {_mem_axi_rdata_DBG[4]} {_mem_axi_rdata_DBG[5]} {_mem_axi_rdata_DBG[6]} {_mem_axi_rdata_DBG[7]} {_mem_axi_rdata_DBG[8]} {_mem_axi_rdata_DBG[9]} {_mem_axi_rdata_DBG[10]} {_mem_axi_rdata_DBG[11]} {_mem_axi_rdata_DBG[12]} {_mem_axi_rdata_DBG[13]} {_mem_axi_rdata_DBG[14]} {_mem_axi_rdata_DBG[15]} {_mem_axi_rdata_DBG[16]} {_mem_axi_rdata_DBG[17]} {_mem_axi_rdata_DBG[18]} {_mem_axi_rdata_DBG[19]} {_mem_axi_rdata_DBG[20]} {_mem_axi_rdata_DBG[21]} {_mem_axi_rdata_DBG[22]} {_mem_axi_rdata_DBG[23]} {_mem_axi_rdata_DBG[24]} {_mem_axi_rdata_DBG[25]} {_mem_axi_rdata_DBG[26]} {_mem_axi_rdata_DBG[27]} {_mem_axi_rdata_DBG[28]} {_mem_axi_rdata_DBG[29]} {_mem_axi_rdata_DBG[30]} {_mem_axi_rdata_DBG[31]}]]
connect_debug_port u_ila_1/probe16 [get_nets [list soc/usb_ctrl/_hpi_INT_DBG]]
connect_debug_port u_ila_1/probe17 [get_nets [list soc/usb_ctrl/_hpi_nCS_DBG]]
connect_debug_port u_ila_1/probe18 [get_nets [list soc/usb_ctrl/_hpi_nRD_DBG]]
connect_debug_port u_ila_1/probe19 [get_nets [list soc/usb_ctrl/_hpi_nRESET_DBG]]
connect_debug_port u_ila_1/probe20 [get_nets [list soc/usb_ctrl/_hpi_nWR_DBG]]
connect_debug_port u_ila_1/probe25 [get_nets [list _mem_axi_arready_DBG]]
connect_debug_port u_ila_1/probe26 [get_nets [list _mem_axi_arvalid_DBG]]
connect_debug_port u_ila_1/probe27 [get_nets [list _mem_axi_awready_DBG]]
connect_debug_port u_ila_1/probe28 [get_nets [list _mem_axi_awvalid_DBG]]
connect_debug_port u_ila_1/probe29 [get_nets [list _mem_axi_bready_DBG]]
connect_debug_port u_ila_1/probe30 [get_nets [list _mem_axi_bvalid_DBG]]
connect_debug_port u_ila_1/probe31 [get_nets [list _mem_axi_rready_DBG]]
connect_debug_port u_ila_1/probe32 [get_nets [list _mem_axi_rvalid_DBG]]
connect_debug_port u_ila_1/probe33 [get_nets [list _mem_axi_wready_DBG]]
connect_debug_port u_ila_1/probe34 [get_nets [list _mem_axi_wvalid_DBG]]
connect_debug_port u_ila_1/probe39 [get_nets [list _sdram_CASn_c_DBG]]
connect_debug_port u_ila_1/probe40 [get_nets [list _sdram_CKE_c_DBG]]
connect_debug_port u_ila_1/probe41 [get_nets [list _sdram_RASn_c_DBG]]
connect_debug_port u_ila_1/probe42 [get_nets [list _sdram_WEn_c_DBG]]
connect_debug_port dbg_hub/clk [get_nets sdram_CLK_c]



connect_debug_port u_ila_1/probe4 [get_nets [list {soc/vga/dma_master_w_strb[0]} {soc/vga/dma_master_w_strb[1]} {soc/vga/dma_master_w_strb[2]} {soc/vga/dma_master_w_strb[3]}]]
connect_debug_port u_ila_1/probe5 [get_nets [list {soc/vga/dma_master_w_data[0]} {soc/vga/dma_master_w_data[1]} {soc/vga/dma_master_w_data[2]} {soc/vga/dma_master_w_data[3]} {soc/vga/dma_master_w_data[4]} {soc/vga/dma_master_w_data[5]} {soc/vga/dma_master_w_data[6]} {soc/vga/dma_master_w_data[7]} {soc/vga/dma_master_w_data[8]} {soc/vga/dma_master_w_data[9]} {soc/vga/dma_master_w_data[10]} {soc/vga/dma_master_w_data[11]} {soc/vga/dma_master_w_data[12]} {soc/vga/dma_master_w_data[13]} {soc/vga/dma_master_w_data[14]} {soc/vga/dma_master_w_data[15]} {soc/vga/dma_master_w_data[16]} {soc/vga/dma_master_w_data[17]} {soc/vga/dma_master_w_data[18]} {soc/vga/dma_master_w_data[19]} {soc/vga/dma_master_w_data[20]} {soc/vga/dma_master_w_data[21]} {soc/vga/dma_master_w_data[22]} {soc/vga/dma_master_w_data[23]} {soc/vga/dma_master_w_data[24]} {soc/vga/dma_master_w_data[25]} {soc/vga/dma_master_w_data[26]} {soc/vga/dma_master_w_data[27]} {soc/vga/dma_master_w_data[28]} {soc/vga/dma_master_w_data[29]} {soc/vga/dma_master_w_data[30]} {soc/vga/dma_master_w_data[31]}]]
connect_debug_port u_ila_1/probe6 [get_nets [list {soc/vga/dma_master_r_resp[0]} {soc/vga/dma_master_r_resp[1]}]]
connect_debug_port u_ila_1/probe7 [get_nets [list {soc/vga/dma_master_r_data[0]} {soc/vga/dma_master_r_data[1]} {soc/vga/dma_master_r_data[2]} {soc/vga/dma_master_r_data[3]} {soc/vga/dma_master_r_data[4]} {soc/vga/dma_master_r_data[5]} {soc/vga/dma_master_r_data[6]} {soc/vga/dma_master_r_data[7]} {soc/vga/dma_master_r_data[8]} {soc/vga/dma_master_r_data[9]} {soc/vga/dma_master_r_data[10]} {soc/vga/dma_master_r_data[11]} {soc/vga/dma_master_r_data[12]} {soc/vga/dma_master_r_data[13]} {soc/vga/dma_master_r_data[14]} {soc/vga/dma_master_r_data[15]} {soc/vga/dma_master_r_data[16]} {soc/vga/dma_master_r_data[17]} {soc/vga/dma_master_r_data[18]} {soc/vga/dma_master_r_data[19]} {soc/vga/dma_master_r_data[20]} {soc/vga/dma_master_r_data[21]} {soc/vga/dma_master_r_data[22]} {soc/vga/dma_master_r_data[23]} {soc/vga/dma_master_r_data[24]} {soc/vga/dma_master_r_data[25]} {soc/vga/dma_master_r_data[26]} {soc/vga/dma_master_r_data[27]} {soc/vga/dma_master_r_data[28]} {soc/vga/dma_master_r_data[29]} {soc/vga/dma_master_r_data[30]} {soc/vga/dma_master_r_data[31]}]]
connect_debug_port u_ila_1/probe8 [get_nets [list {soc/vga/dma_master_b_resp[0]} {soc/vga/dma_master_b_resp[1]}]]
connect_debug_port u_ila_1/probe9 [get_nets [list {soc/vga/dma_master_aw_size[0]} {soc/vga/dma_master_aw_size[1]} {soc/vga/dma_master_aw_size[2]}]]
connect_debug_port u_ila_1/probe10 [get_nets [list {soc/vga/dma_master_aw_prot[0]} {soc/vga/dma_master_aw_prot[1]} {soc/vga/dma_master_aw_prot[2]}]]
connect_debug_port u_ila_1/probe11 [get_nets [list {soc/vga/dma_master_aw_len[0]} {soc/vga/dma_master_aw_len[1]} {soc/vga/dma_master_aw_len[2]} {soc/vga/dma_master_aw_len[3]} {soc/vga/dma_master_aw_len[4]} {soc/vga/dma_master_aw_len[5]} {soc/vga/dma_master_aw_len[6]} {soc/vga/dma_master_aw_len[7]}]]
connect_debug_port u_ila_1/probe12 [get_nets [list {soc/vga/dma_master_aw_cache[0]} {soc/vga/dma_master_aw_cache[1]} {soc/vga/dma_master_aw_cache[2]} {soc/vga/dma_master_aw_cache[3]}]]
connect_debug_port u_ila_1/probe13 [get_nets [list {soc/vga/dma_master_aw_addr[0]} {soc/vga/dma_master_aw_addr[1]} {soc/vga/dma_master_aw_addr[2]} {soc/vga/dma_master_aw_addr[3]} {soc/vga/dma_master_aw_addr[4]} {soc/vga/dma_master_aw_addr[5]} {soc/vga/dma_master_aw_addr[6]} {soc/vga/dma_master_aw_addr[7]} {soc/vga/dma_master_aw_addr[8]} {soc/vga/dma_master_aw_addr[9]} {soc/vga/dma_master_aw_addr[10]} {soc/vga/dma_master_aw_addr[11]} {soc/vga/dma_master_aw_addr[12]} {soc/vga/dma_master_aw_addr[13]} {soc/vga/dma_master_aw_addr[14]} {soc/vga/dma_master_aw_addr[15]} {soc/vga/dma_master_aw_addr[16]} {soc/vga/dma_master_aw_addr[17]} {soc/vga/dma_master_aw_addr[18]} {soc/vga/dma_master_aw_addr[19]} {soc/vga/dma_master_aw_addr[20]} {soc/vga/dma_master_aw_addr[21]} {soc/vga/dma_master_aw_addr[22]} {soc/vga/dma_master_aw_addr[23]} {soc/vga/dma_master_aw_addr[24]} {soc/vga/dma_master_aw_addr[25]} {soc/vga/dma_master_aw_addr[26]} {soc/vga/dma_master_aw_addr[27]} {soc/vga/dma_master_aw_addr[28]} {soc/vga/dma_master_aw_addr[29]} {soc/vga/dma_master_aw_addr[30]} {soc/vga/dma_master_aw_addr[31]}]]
connect_debug_port u_ila_1/probe14 [get_nets [list {soc/vga/dma_master_ar_size[0]} {soc/vga/dma_master_ar_size[1]} {soc/vga/dma_master_ar_size[2]}]]
connect_debug_port u_ila_1/probe15 [get_nets [list {soc/vga/dma_master_aw_burst[0]} {soc/vga/dma_master_aw_burst[1]}]]
connect_debug_port u_ila_1/probe16 [get_nets [list {soc/vga/dma_master_ar_prot[0]} {soc/vga/dma_master_ar_prot[1]} {soc/vga/dma_master_ar_prot[2]}]]
connect_debug_port u_ila_1/probe17 [get_nets [list {soc/vga/dma_master_ar_len[0]} {soc/vga/dma_master_ar_len[1]} {soc/vga/dma_master_ar_len[2]} {soc/vga/dma_master_ar_len[3]} {soc/vga/dma_master_ar_len[4]} {soc/vga/dma_master_ar_len[5]} {soc/vga/dma_master_ar_len[6]} {soc/vga/dma_master_ar_len[7]}]]
connect_debug_port u_ila_1/probe18 [get_nets [list {soc/vga/dma_master_ar_cache[0]} {soc/vga/dma_master_ar_cache[1]} {soc/vga/dma_master_ar_cache[2]} {soc/vga/dma_master_ar_cache[3]}]]
connect_debug_port u_ila_1/probe19 [get_nets [list {soc/vga/dma_master_ar_burst[0]} {soc/vga/dma_master_ar_burst[1]}]]
connect_debug_port u_ila_1/probe20 [get_nets [list {soc/vga/dma_master_ar_addr[0]} {soc/vga/dma_master_ar_addr[1]} {soc/vga/dma_master_ar_addr[2]} {soc/vga/dma_master_ar_addr[3]} {soc/vga/dma_master_ar_addr[4]} {soc/vga/dma_master_ar_addr[5]} {soc/vga/dma_master_ar_addr[6]} {soc/vga/dma_master_ar_addr[7]} {soc/vga/dma_master_ar_addr[8]} {soc/vga/dma_master_ar_addr[9]} {soc/vga/dma_master_ar_addr[10]} {soc/vga/dma_master_ar_addr[11]} {soc/vga/dma_master_ar_addr[12]} {soc/vga/dma_master_ar_addr[13]} {soc/vga/dma_master_ar_addr[14]} {soc/vga/dma_master_ar_addr[15]} {soc/vga/dma_master_ar_addr[16]} {soc/vga/dma_master_ar_addr[17]} {soc/vga/dma_master_ar_addr[18]} {soc/vga/dma_master_ar_addr[19]} {soc/vga/dma_master_ar_addr[20]} {soc/vga/dma_master_ar_addr[21]} {soc/vga/dma_master_ar_addr[22]} {soc/vga/dma_master_ar_addr[23]} {soc/vga/dma_master_ar_addr[24]} {soc/vga/dma_master_ar_addr[25]} {soc/vga/dma_master_ar_addr[26]} {soc/vga/dma_master_ar_addr[27]} {soc/vga/dma_master_ar_addr[28]} {soc/vga/dma_master_ar_addr[29]} {soc/vga/dma_master_ar_addr[30]} {soc/vga/dma_master_ar_addr[31]}]]
connect_debug_port u_ila_1/probe37 [get_nets [list soc/vga/dma_master_ar_ready]]
connect_debug_port u_ila_1/probe38 [get_nets [list soc/vga/dma_master_ar_valid]]
connect_debug_port u_ila_1/probe39 [get_nets [list soc/vga/dma_master_aw_ready]]
connect_debug_port u_ila_1/probe40 [get_nets [list soc/vga/dma_master_aw_valid]]
connect_debug_port u_ila_1/probe41 [get_nets [list soc/vga/dma_master_b_ready]]
connect_debug_port u_ila_1/probe42 [get_nets [list soc/vga/dma_master_b_valid]]
connect_debug_port u_ila_1/probe43 [get_nets [list soc/vga/dma_master_r_last]]
connect_debug_port u_ila_1/probe44 [get_nets [list soc/vga/dma_master_r_ready]]
connect_debug_port u_ila_1/probe45 [get_nets [list soc/vga/dma_master_r_valid]]
connect_debug_port u_ila_1/probe46 [get_nets [list soc/vga/dma_master_w_last]]
connect_debug_port u_ila_1/probe47 [get_nets [list soc/vga/dma_master_w_ready]]
connect_debug_port u_ila_1/probe48 [get_nets [list soc/vga/dma_master_w_valid]]







connect_debug_port u_ila_0/probe0 [get_nets [list {soc/cpu/cpu_mid/_debug_wb_rf_wnum[0]} {soc/cpu/cpu_mid/_debug_wb_rf_wnum[1]} {soc/cpu/cpu_mid/_debug_wb_rf_wnum[2]} {soc/cpu/cpu_mid/_debug_wb_rf_wnum[3]} {soc/cpu/cpu_mid/_debug_wb_rf_wnum[4]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {soc/cpu/cpu_mid/_debug_wb_rf_wen[0]} {soc/cpu/cpu_mid/_debug_wb_rf_wen[1]} {soc/cpu/cpu_mid/_debug_wb_rf_wen[2]} {soc/cpu/cpu_mid/_debug_wb_rf_wen[3]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {soc/cpu/cpu_mid/_debug_wb_rf_wdata[0]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[1]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[2]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[3]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[4]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[5]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[6]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[7]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[8]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[9]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[10]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[11]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[12]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[13]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[14]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[15]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[16]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[17]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[18]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[19]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[20]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[21]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[22]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[23]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[24]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[25]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[26]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[27]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[28]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[29]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[30]} {soc/cpu/cpu_mid/_debug_wb_rf_wdata[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {soc/cpu/cpu_mid/_debug_wb_instr[0]} {soc/cpu/cpu_mid/_debug_wb_instr[1]} {soc/cpu/cpu_mid/_debug_wb_instr[2]} {soc/cpu/cpu_mid/_debug_wb_instr[3]} {soc/cpu/cpu_mid/_debug_wb_instr[4]} {soc/cpu/cpu_mid/_debug_wb_instr[5]} {soc/cpu/cpu_mid/_debug_wb_instr[6]} {soc/cpu/cpu_mid/_debug_wb_instr[7]} {soc/cpu/cpu_mid/_debug_wb_instr[8]} {soc/cpu/cpu_mid/_debug_wb_instr[9]} {soc/cpu/cpu_mid/_debug_wb_instr[10]} {soc/cpu/cpu_mid/_debug_wb_instr[11]} {soc/cpu/cpu_mid/_debug_wb_instr[12]} {soc/cpu/cpu_mid/_debug_wb_instr[13]} {soc/cpu/cpu_mid/_debug_wb_instr[14]} {soc/cpu/cpu_mid/_debug_wb_instr[15]} {soc/cpu/cpu_mid/_debug_wb_instr[16]} {soc/cpu/cpu_mid/_debug_wb_instr[17]} {soc/cpu/cpu_mid/_debug_wb_instr[18]} {soc/cpu/cpu_mid/_debug_wb_instr[19]} {soc/cpu/cpu_mid/_debug_wb_instr[20]} {soc/cpu/cpu_mid/_debug_wb_instr[21]} {soc/cpu/cpu_mid/_debug_wb_instr[22]} {soc/cpu/cpu_mid/_debug_wb_instr[23]} {soc/cpu/cpu_mid/_debug_wb_instr[24]} {soc/cpu/cpu_mid/_debug_wb_instr[25]} {soc/cpu/cpu_mid/_debug_wb_instr[26]} {soc/cpu/cpu_mid/_debug_wb_instr[27]} {soc/cpu/cpu_mid/_debug_wb_instr[28]} {soc/cpu/cpu_mid/_debug_wb_instr[29]} {soc/cpu/cpu_mid/_debug_wb_instr[30]} {soc/cpu/cpu_mid/_debug_wb_instr[31]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {soc/cpu/cpu_mid/_debug_i_pc[0]} {soc/cpu/cpu_mid/_debug_i_pc[1]} {soc/cpu/cpu_mid/_debug_i_pc[2]} {soc/cpu/cpu_mid/_debug_i_pc[3]} {soc/cpu/cpu_mid/_debug_i_pc[4]} {soc/cpu/cpu_mid/_debug_i_pc[5]} {soc/cpu/cpu_mid/_debug_i_pc[6]} {soc/cpu/cpu_mid/_debug_i_pc[7]} {soc/cpu/cpu_mid/_debug_i_pc[8]} {soc/cpu/cpu_mid/_debug_i_pc[9]} {soc/cpu/cpu_mid/_debug_i_pc[10]} {soc/cpu/cpu_mid/_debug_i_pc[11]} {soc/cpu/cpu_mid/_debug_i_pc[12]} {soc/cpu/cpu_mid/_debug_i_pc[13]} {soc/cpu/cpu_mid/_debug_i_pc[14]} {soc/cpu/cpu_mid/_debug_i_pc[15]} {soc/cpu/cpu_mid/_debug_i_pc[16]} {soc/cpu/cpu_mid/_debug_i_pc[17]} {soc/cpu/cpu_mid/_debug_i_pc[18]} {soc/cpu/cpu_mid/_debug_i_pc[19]} {soc/cpu/cpu_mid/_debug_i_pc[20]} {soc/cpu/cpu_mid/_debug_i_pc[21]} {soc/cpu/cpu_mid/_debug_i_pc[22]} {soc/cpu/cpu_mid/_debug_i_pc[23]} {soc/cpu/cpu_mid/_debug_i_pc[24]} {soc/cpu/cpu_mid/_debug_i_pc[25]} {soc/cpu/cpu_mid/_debug_i_pc[26]} {soc/cpu/cpu_mid/_debug_i_pc[27]} {soc/cpu/cpu_mid/_debug_i_pc[28]} {soc/cpu/cpu_mid/_debug_i_pc[29]} {soc/cpu/cpu_mid/_debug_i_pc[30]} {soc/cpu/cpu_mid/_debug_i_pc[31]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {soc/cpu/cpu_mid/_debug_wb_pc[0]} {soc/cpu/cpu_mid/_debug_wb_pc[1]} {soc/cpu/cpu_mid/_debug_wb_pc[2]} {soc/cpu/cpu_mid/_debug_wb_pc[3]} {soc/cpu/cpu_mid/_debug_wb_pc[4]} {soc/cpu/cpu_mid/_debug_wb_pc[5]} {soc/cpu/cpu_mid/_debug_wb_pc[6]} {soc/cpu/cpu_mid/_debug_wb_pc[7]} {soc/cpu/cpu_mid/_debug_wb_pc[8]} {soc/cpu/cpu_mid/_debug_wb_pc[9]} {soc/cpu/cpu_mid/_debug_wb_pc[10]} {soc/cpu/cpu_mid/_debug_wb_pc[11]} {soc/cpu/cpu_mid/_debug_wb_pc[12]} {soc/cpu/cpu_mid/_debug_wb_pc[13]} {soc/cpu/cpu_mid/_debug_wb_pc[14]} {soc/cpu/cpu_mid/_debug_wb_pc[15]} {soc/cpu/cpu_mid/_debug_wb_pc[16]} {soc/cpu/cpu_mid/_debug_wb_pc[17]} {soc/cpu/cpu_mid/_debug_wb_pc[18]} {soc/cpu/cpu_mid/_debug_wb_pc[19]} {soc/cpu/cpu_mid/_debug_wb_pc[20]} {soc/cpu/cpu_mid/_debug_wb_pc[21]} {soc/cpu/cpu_mid/_debug_wb_pc[22]} {soc/cpu/cpu_mid/_debug_wb_pc[23]} {soc/cpu/cpu_mid/_debug_wb_pc[24]} {soc/cpu/cpu_mid/_debug_wb_pc[25]} {soc/cpu/cpu_mid/_debug_wb_pc[26]} {soc/cpu/cpu_mid/_debug_wb_pc[27]} {soc/cpu/cpu_mid/_debug_wb_pc[28]} {soc/cpu/cpu_mid/_debug_wb_pc[29]} {soc/cpu/cpu_mid/_debug_wb_pc[30]} {soc/cpu/cpu_mid/_debug_wb_pc[31]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {soc/cpu/cpu_mid/_debug_i_instr[0]} {soc/cpu/cpu_mid/_debug_i_instr[1]} {soc/cpu/cpu_mid/_debug_i_instr[2]} {soc/cpu/cpu_mid/_debug_i_instr[3]} {soc/cpu/cpu_mid/_debug_i_instr[4]} {soc/cpu/cpu_mid/_debug_i_instr[5]} {soc/cpu/cpu_mid/_debug_i_instr[6]} {soc/cpu/cpu_mid/_debug_i_instr[7]} {soc/cpu/cpu_mid/_debug_i_instr[8]} {soc/cpu/cpu_mid/_debug_i_instr[9]} {soc/cpu/cpu_mid/_debug_i_instr[10]} {soc/cpu/cpu_mid/_debug_i_instr[11]} {soc/cpu/cpu_mid/_debug_i_instr[12]} {soc/cpu/cpu_mid/_debug_i_instr[13]} {soc/cpu/cpu_mid/_debug_i_instr[14]} {soc/cpu/cpu_mid/_debug_i_instr[15]} {soc/cpu/cpu_mid/_debug_i_instr[16]} {soc/cpu/cpu_mid/_debug_i_instr[17]} {soc/cpu/cpu_mid/_debug_i_instr[18]} {soc/cpu/cpu_mid/_debug_i_instr[19]} {soc/cpu/cpu_mid/_debug_i_instr[20]} {soc/cpu/cpu_mid/_debug_i_instr[21]} {soc/cpu/cpu_mid/_debug_i_instr[22]} {soc/cpu/cpu_mid/_debug_i_instr[23]} {soc/cpu/cpu_mid/_debug_i_instr[24]} {soc/cpu/cpu_mid/_debug_i_instr[25]} {soc/cpu/cpu_mid/_debug_i_instr[26]} {soc/cpu/cpu_mid/_debug_i_instr[27]} {soc/cpu/cpu_mid/_debug_i_instr[28]} {soc/cpu/cpu_mid/_debug_i_instr[29]} {soc/cpu/cpu_mid/_debug_i_instr[30]} {soc/cpu/cpu_mid/_debug_i_instr[31]}]]



connect_debug_port u_ila_0/probe0 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[1]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[2]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[3]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[4]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[5]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[6]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[7]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[8]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[9]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[10]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[11]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[12]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[13]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[14]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[15]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[16]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[17]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[18]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[19]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[20]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[21]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[22]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[23]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[24]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[25]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[26]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[27]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[28]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[29]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[30]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_BadVAddr[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[1]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[2]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[3]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[4]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[5]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[6]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[7]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[8]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[9]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[10]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[11]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[12]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[13]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[14]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[15]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[16]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[17]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[18]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[19]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[20]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[21]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[22]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[23]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[24]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[25]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[26]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[27]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[28]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[29]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[30]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Cause[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[1]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[2]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[3]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[4]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[5]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[6]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[7]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[8]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[9]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[10]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[11]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[12]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[13]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[14]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[15]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[16]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[17]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[18]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[19]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[20]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[21]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[22]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[23]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[24]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[25]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[26]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[27]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[28]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[29]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[30]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Compare[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[1]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[2]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[3]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[4]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[5]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[6]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[7]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[8]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[9]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[10]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[11]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[12]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[13]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[14]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[15]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[16]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[17]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[18]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[19]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[20]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[21]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[22]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[23]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[24]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[25]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[26]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[27]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[28]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[29]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[30]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Count[31]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][3]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][4]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][5]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][6]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][7]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][8]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][9]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][10]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][11]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][12]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][13]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][14]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][15]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][16]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][17]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][18]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][19]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][20]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][21]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][22]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][23]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][24]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][25]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][26]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][27]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][28]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][29]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][30]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_addr][31]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_burstType][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_burstType][1]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_cacheType][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_cacheType][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_cacheType][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_cacheType][3]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_id][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_id][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_id][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_id][3]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_len][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_len][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_len][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_len][3]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_size][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_size][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_size][2]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_lockType][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_lockType][1]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_protection][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_protection][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_protection][2]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][3]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][4]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][5]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][6]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][7]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][8]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][9]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][10]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][11]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][12]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][13]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][14]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][15]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][16]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][17]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][18]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][19]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][20]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][21]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][22]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][23]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][24]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][25]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][26]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][27]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][28]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][29]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][30]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_addr][31]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_burstType][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_burstType][1]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_cacheType][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_cacheType][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_cacheType][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_cacheType][3]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_id][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_id][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_id][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_id][3]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_len][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_len][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_len][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_len][3]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_lockType][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_lockType][1]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_protection][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_protection][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_protection][2]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_size][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_size][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_size][2]}]]
connect_debug_port u_ila_0/probe20 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][3]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][4]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][5]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][6]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][7]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][8]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][9]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][10]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][11]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][12]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][13]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][14]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][15]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][16]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][17]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][18]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][19]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][20]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][21]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][22]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][23]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][24]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][25]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][26]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][27]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][28]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][29]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][30]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_data][31]}]]
connect_debug_port u_ila_0/probe21 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_id][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_id][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_id][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_id][3]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_strobe][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_strobe][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_strobe][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_strobe][3]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[BW_id][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[BW_id][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[BW_id][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[BW_id][3]}]]
connect_debug_port u_ila_0/probe24 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[BW_response][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[BW_response][1]}]]
connect_debug_port u_ila_0/probe25 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][3]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][4]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][5]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][6]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][7]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][8]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][9]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][10]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][11]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][12]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][13]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][14]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][15]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][16]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][17]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][18]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][19]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][20]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][21]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][22]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][23]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][24]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][25]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][26]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][27]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][28]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][29]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][30]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_data][31]}]]
connect_debug_port u_ila_0/probe26 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_id][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_id][1]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_id][2]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_id][3]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_response][0]} {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_response][1]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[1]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[2]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[3]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[4]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[5]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[6]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[7]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[8]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[9]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[10]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[11]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[12]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[13]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[14]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[15]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[16]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[17]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[18]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[19]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[20]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[21]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[22]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[23]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[24]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[25]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[26]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[27]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[28]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[29]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[30]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Random[31]}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[1]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[2]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[3]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[4]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[5]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[6]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[7]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[8]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[9]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[10]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[11]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[12]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[13]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[14]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[15]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[16]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[17]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[18]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[19]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[20]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[21]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[22]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[23]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[24]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[25]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[26]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[27]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[28]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[29]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[30]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Status[31]}]]
connect_debug_port u_ila_0/probe30 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[1]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[2]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[3]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[4]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[5]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[6]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[7]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[8]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[9]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[10]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[11]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[12]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[13]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[14]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[15]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[16]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[17]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[18]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[19]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[20]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[21]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[22]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[23]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[24]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[25]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[26]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[27]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[28]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[29]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[30]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/reg_Wired[31]}]]
connect_debug_port u_ila_0/probe31 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/sel_Interupt[0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/sel_Interupt[1]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/sel_Interupt[2]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/sel_Interupt[3]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/sel_Interupt[4]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/sel_Interupt[5]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/sel_Interupt[6]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/Instance_Co_Processor0/sel_Interupt[7]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[ctrl][0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[ctrl][1]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[ctrl][2]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[ctrl][3]}]]
connect_debug_port u_ila_0/probe33 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[size][0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[size][1]}]]
connect_debug_port u_ila_0/probe34 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][1]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][2]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][3]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][4]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][5]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][6]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][7]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][8]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][9]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][10]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][11]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][12]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][13]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][14]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][15]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][16]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][17]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][18]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][19]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][20]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][21]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][22]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][23]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][24]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][25]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][26]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][27]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][28]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][29]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][30]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[vaddr][31]}]]
connect_debug_port u_ila_0/probe35 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/inst_data_ready[0]} {soc/cpu/cpu_mid/cpu_core/instance_back_end/inst_data_ready[1]}]]
connect_debug_port u_ila_0/probe36 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[ctrl][0]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[ctrl][1]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[ctrl][2]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[ctrl][3]}]]
connect_debug_port u_ila_0/probe37 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[size][0]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[size][1]}]]
connect_debug_port u_ila_0/probe38 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][0]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][1]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][2]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][3]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][4]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][5]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][6]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][7]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][8]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][9]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][10]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][11]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][12]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][13]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][14]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][15]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][16]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][17]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][18]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][19]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][20]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][21]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][22]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][23]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][24]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][25]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][26]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][27]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][28]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][29]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][30]} {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[vaddr][31]}]]
connect_debug_port u_ila_0/probe39 [get_nets [list {soc/cpu/cpu_mid/debug_info[0][w_addr][0]} {soc/cpu/cpu_mid/debug_info[0][w_addr][1]} {soc/cpu/cpu_mid/debug_info[0][w_addr][2]} {soc/cpu/cpu_mid/debug_info[0][w_addr][3]} {soc/cpu/cpu_mid/debug_info[0][w_addr][4]}]]
connect_debug_port u_ila_0/probe40 [get_nets [list {soc/cpu/cpu_mid/debug_info[0][w_enable][0]} {soc/cpu/cpu_mid/debug_info[0][w_enable][1]} {soc/cpu/cpu_mid/debug_info[0][w_enable][2]} {soc/cpu/cpu_mid/debug_info[0][w_enable][3]}]]
connect_debug_port u_ila_0/probe41 [get_nets [list {soc/cpu/cpu_mid/debug_info[1][pc][2]} {soc/cpu/cpu_mid/debug_info[1][pc][3]} {soc/cpu/cpu_mid/debug_info[1][pc][4]} {soc/cpu/cpu_mid/debug_info[1][pc][5]} {soc/cpu/cpu_mid/debug_info[1][pc][6]} {soc/cpu/cpu_mid/debug_info[1][pc][7]} {soc/cpu/cpu_mid/debug_info[1][pc][8]} {soc/cpu/cpu_mid/debug_info[1][pc][9]} {soc/cpu/cpu_mid/debug_info[1][pc][10]} {soc/cpu/cpu_mid/debug_info[1][pc][11]} {soc/cpu/cpu_mid/debug_info[1][pc][12]} {soc/cpu/cpu_mid/debug_info[1][pc][13]} {soc/cpu/cpu_mid/debug_info[1][pc][14]} {soc/cpu/cpu_mid/debug_info[1][pc][15]} {soc/cpu/cpu_mid/debug_info[1][pc][16]} {soc/cpu/cpu_mid/debug_info[1][pc][17]} {soc/cpu/cpu_mid/debug_info[1][pc][18]} {soc/cpu/cpu_mid/debug_info[1][pc][19]} {soc/cpu/cpu_mid/debug_info[1][pc][20]} {soc/cpu/cpu_mid/debug_info[1][pc][21]} {soc/cpu/cpu_mid/debug_info[1][pc][22]} {soc/cpu/cpu_mid/debug_info[1][pc][23]} {soc/cpu/cpu_mid/debug_info[1][pc][24]} {soc/cpu/cpu_mid/debug_info[1][pc][25]} {soc/cpu/cpu_mid/debug_info[1][pc][26]} {soc/cpu/cpu_mid/debug_info[1][pc][27]} {soc/cpu/cpu_mid/debug_info[1][pc][28]} {soc/cpu/cpu_mid/debug_info[1][pc][29]} {soc/cpu/cpu_mid/debug_info[1][pc][30]} {soc/cpu/cpu_mid/debug_info[1][pc][31]}]]
connect_debug_port u_ila_0/probe42 [get_nets [list {soc/cpu/cpu_mid/debug_info[1][w_addr][0]} {soc/cpu/cpu_mid/debug_info[1][w_addr][1]} {soc/cpu/cpu_mid/debug_info[1][w_addr][2]} {soc/cpu/cpu_mid/debug_info[1][w_addr][3]} {soc/cpu/cpu_mid/debug_info[1][w_addr][4]}]]
connect_debug_port u_ila_0/probe43 [get_nets [list {soc/cpu/cpu_mid/debug_info[1][w_data][0]} {soc/cpu/cpu_mid/debug_info[1][w_data][1]} {soc/cpu/cpu_mid/debug_info[1][w_data][2]} {soc/cpu/cpu_mid/debug_info[1][w_data][3]} {soc/cpu/cpu_mid/debug_info[1][w_data][4]} {soc/cpu/cpu_mid/debug_info[1][w_data][5]} {soc/cpu/cpu_mid/debug_info[1][w_data][6]} {soc/cpu/cpu_mid/debug_info[1][w_data][7]} {soc/cpu/cpu_mid/debug_info[1][w_data][8]} {soc/cpu/cpu_mid/debug_info[1][w_data][9]} {soc/cpu/cpu_mid/debug_info[1][w_data][10]} {soc/cpu/cpu_mid/debug_info[1][w_data][11]} {soc/cpu/cpu_mid/debug_info[1][w_data][12]} {soc/cpu/cpu_mid/debug_info[1][w_data][13]} {soc/cpu/cpu_mid/debug_info[1][w_data][14]} {soc/cpu/cpu_mid/debug_info[1][w_data][15]} {soc/cpu/cpu_mid/debug_info[1][w_data][16]} {soc/cpu/cpu_mid/debug_info[1][w_data][17]} {soc/cpu/cpu_mid/debug_info[1][w_data][18]} {soc/cpu/cpu_mid/debug_info[1][w_data][19]} {soc/cpu/cpu_mid/debug_info[1][w_data][20]} {soc/cpu/cpu_mid/debug_info[1][w_data][21]} {soc/cpu/cpu_mid/debug_info[1][w_data][22]} {soc/cpu/cpu_mid/debug_info[1][w_data][23]} {soc/cpu/cpu_mid/debug_info[1][w_data][24]} {soc/cpu/cpu_mid/debug_info[1][w_data][25]} {soc/cpu/cpu_mid/debug_info[1][w_data][26]} {soc/cpu/cpu_mid/debug_info[1][w_data][27]} {soc/cpu/cpu_mid/debug_info[1][w_data][28]} {soc/cpu/cpu_mid/debug_info[1][w_data][29]} {soc/cpu/cpu_mid/debug_info[1][w_data][30]} {soc/cpu/cpu_mid/debug_info[1][w_data][31]}]]
connect_debug_port u_ila_0/probe44 [get_nets [list {soc/cpu/cpu_mid/debug_info[1][w_enable][0]} {soc/cpu/cpu_mid/debug_info[1][w_enable][1]} {soc/cpu/cpu_mid/debug_info[1][w_enable][2]} {soc/cpu/cpu_mid/debug_info[1][w_enable][3]}]]
connect_debug_port u_ila_0/probe46 [get_nets [list {soc/cpu/cpu_mid/debug_wb_rf_wdata[0]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[1]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[2]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[3]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[4]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[5]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[6]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[7]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[8]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[9]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[10]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[11]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[12]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[13]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[14]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[15]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[16]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[17]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[18]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[19]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[20]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[21]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[22]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[23]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[24]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[25]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[26]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[27]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[28]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[29]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[30]} {soc/cpu/cpu_mid/debug_wb_rf_wdata[31]}]]
connect_debug_port u_ila_0/probe47 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_front_end/bus_busy_r]]
connect_debug_port u_ila_0/probe48 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AR_valid]}]]
connect_debug_port u_ila_0/probe49 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[AW_valid]}]]
connect_debug_port u_ila_0/probe50 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[BW_ready]}]]
connect_debug_port u_ila_0/probe51 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DR_ready]}]]
connect_debug_port u_ila_0/probe52 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_last]}]]
connect_debug_port u_ila_0/probe53 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_req[DW_valid]}]]
connect_debug_port u_ila_0/probe54 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[AR_ready]}]]
connect_debug_port u_ila_0/probe55 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[AW_ready]}]]
connect_debug_port u_ila_0/probe56 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[BW_valid]}]]
connect_debug_port u_ila_0/probe57 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_last]}]]
connect_debug_port u_ila_0/probe58 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DR_valid]}]]
connect_debug_port u_ila_0/probe59 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_axi_crossbar/comp_resp[DW_ready]}]]
connect_debug_port u_ila_0/probe60 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_back_end/dcache_stall]]
connect_debug_port u_ila_0/probe61 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[passthrough]}]]
connect_debug_port u_ila_0/probe62 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[passthrough]}]]
connect_debug_port u_ila_0/probe63 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_back_end/InstanceDCache/delay_2_req[valid]}]]
connect_debug_port u_ila_0/probe64 [get_nets [list {soc/cpu/cpu_mid/cpu_core/instance_front_end/inst_cache/delay_2_req[valid]}]]
connect_debug_port u_ila_0/probe65 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_front_end/fifo_full]]
connect_debug_port u_ila_0/probe66 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_front_end/fifo_jump]]
connect_debug_port u_ila_0/probe67 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_back_end/general_stall]]
connect_debug_port u_ila_0/probe68 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_front_end/i_cache_ctrl_recive]]
connect_debug_port u_ila_0/probe69 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_front_end/i_cache_ctrl_valid]]
connect_debug_port u_ila_0/probe70 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_back_end/mdu_stall]]
connect_debug_port u_ila_0/probe71 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_front_end/npc_jump]]
connect_debug_port u_ila_0/probe72 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_front_end/npc_stall]]
connect_debug_port u_ila_0/probe73 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_back_end/slot_1_cant_issue]]
connect_debug_port u_ila_0/probe74 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_back_end/slot_2_cant_issue]]
connect_debug_port u_ila_0/probe75 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_front_end/stall_frontend]]
connect_debug_port u_ila_0/probe76 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_front_end/tlb_stall]]
connect_debug_port u_ila_0/probe77 [get_nets [list soc/cpu/cpu_mid/cpu_core/instance_back_end/tlb_stall]]






connect_debug_port u_ila_0/probe0 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[0]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[1]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[2]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[3]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[4]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[5]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[6]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[7]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[8]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[9]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[10]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[11]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[12]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[13]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[14]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[15]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[16]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[17]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[18]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[19]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[20]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[21]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[22]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[23]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[24]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[25]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[26]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[27]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[28]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[29]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[30]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[0]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[1]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[2]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[3]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[4]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[5]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[6]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[7]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[8]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[9]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[10]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[11]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[12]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[13]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[14]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[15]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[16]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[17]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[18]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[19]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[20]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[21]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[22]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[23]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[24]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[25]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[26]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[27]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[28]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[29]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[30]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[data_strobe][0]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[data_strobe][1]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[data_strobe][2]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[data_strobe][3]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[data_size][0]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[data_size][1]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][0]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][1]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][2]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][3]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][4]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][5]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][6]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][7]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][8]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][9]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][10]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][11]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][12]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][13]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][14]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][15]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][16]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][17]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][18]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][19]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][20]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][21]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][22]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][23]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][24]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][25]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][26]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][27]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][28]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][29]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][30]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[addr][31]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[burst_size][0]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[burst_size][1]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[burst_size][2]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[burst_size][3]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][0]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][1]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][2]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][3]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][4]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][5]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][6]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][7]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][8]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][9]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][10]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][11]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][12]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][13]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][14]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][15]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][16]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][17]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][18]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][19]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][20]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][21]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][22]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][23]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][24]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][25]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][26]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][27]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][28]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][29]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][30]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[r_data][31]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][0]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][1]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][2]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][3]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][4]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][5]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][6]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][7]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][8]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][9]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][10]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][11]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][12]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][13]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][14]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][15]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][16]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][17]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][18]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][19]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][20]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][21]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][22]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][23]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][24]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][25]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][26]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][27]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][28]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][29]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][30]} {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[w_data][31]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/ecode_o[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/ecode_o[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/ecode_o[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/ecode_o[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/ecode_o[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/ecode_o[5]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[31]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[31]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[31]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[31]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[31]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[31]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[31]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[cached]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[data_last]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[data_ok]}]]
connect_debug_port u_ila_0/probe20 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[valid]}]]
connect_debug_port u_ila_0/probe21 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_req_o[write]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[data_last]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[data_ok]}]]
connect_debug_port u_ila_0/probe24 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/bus_resp_i[ready]}]]
connect_debug_port u_ila_0/probe25 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/commit_valid_0]]
connect_debug_port u_ila_0/probe26 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/commit_valid_1]]
connect_debug_port u_ila_0/probe27 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/da_mode]]
connect_debug_port u_ila_0/probe28 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/dmw0_en]]
connect_debug_port u_ila_0/probe29 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/dmw1_en]]
connect_debug_port u_ila_0/probe30 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/excp_trigger_o]]
connect_debug_port u_ila_0/probe31 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/fetch_excp_o[adef]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/fetch_excp_o[pif]}]]
connect_debug_port u_ila_0/probe33 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/fetch_excp_o[ppi]}]]
connect_debug_port u_ila_0/probe34 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/icache_module/fetch_excp_o[tlbr]}]]
connect_debug_port u_ila_0/probe35 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/flush]]
connect_debug_port u_ila_0/probe36 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/i_trans_en]]
connect_debug_port u_ila_0/probe37 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/inst_issue_0]]
connect_debug_port u_ila_0/probe38 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/inst_issue_1]]
connect_debug_port u_ila_0/probe39 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/inst_valid_0]]
connect_debug_port u_ila_0/probe40 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/inst_valid_1]]
connect_debug_port u_ila_0/probe41 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/ipe_o]]
connect_debug_port u_ila_0/probe42 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/ipe_o]]
connect_debug_port u_ila_0/probe43 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/pg_mode]]
connect_debug_port u_ila_0/probe44 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/tlbehi_update_o]]
connect_debug_port u_ila_0/probe45 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/tlbehi_update_o]]
connect_debug_port u_ila_0/probe46 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/tlbrefill_o]]
connect_debug_port u_ila_0/probe47 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/tlbrefill_o]]
connect_debug_port u_ila_0/probe48 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/va_error_o]]
connect_debug_port u_ila_0/probe49 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/va_error_o]]
connect_debug_port u_ila_0/probe50 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/write_en]]



create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_gen_1/inst/cpu_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[31]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[32]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[33]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[34]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[35]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[36]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[37]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[38]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[39]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[40]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[41]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[42]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[43]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[44]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[45]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[46]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[47]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[48]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[49]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[50]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[51]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[52]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[53]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[54]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[55]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[56]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[57]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[58]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[59]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[60]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[61]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[62]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[0]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[1]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[2]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[3]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[4]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[5]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[6]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[7]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[8]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[9]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[10]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[11]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[12]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[13]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[14]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[15]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[16]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[17]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[18]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[19]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[20]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[21]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[22]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[23]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[24]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[25]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[26]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[27]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[28]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[29]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[30]} {soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[0]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[1]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[2]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[3]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[4]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[5]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[6]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[7]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[8]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[9]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[10]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[11]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[12]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[13]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[14]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[15]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[16]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[17]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[18]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[19]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[20]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[21]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[22]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[23]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[24]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[25]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[26]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[27]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[28]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[29]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[30]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[0]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[1]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[2]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[3]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[4]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[5]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[6]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[7]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[8]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[9]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[10]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[11]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[12]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[13]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[14]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[15]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[16]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[17]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[18]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[19]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[20]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[21]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[22]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[23]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[24]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[25]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[26]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[27]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[28]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[29]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[30]} {soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/commit_valid_0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/commit_valid_1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/da_mode]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/dmw0_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/dmw1_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/excp_trigger_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/flush]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/i_trans_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/inst_issue_0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/inst_issue_1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/inst_valid_0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/backend/inst_valid_1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list soc/cpu/cpu_mid/core_wrap/core/pg_mode]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets cpu_clk]
