//[File]            : bn0_wf_dma_top.h
//[Revision time]   : Tue Nov 23 13:49:59 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __BN0_WF_DMA_TOP_REGS_H__
#define __BN0_WF_DMA_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif



#define BN0_WF_DMA_TOP_BASE                                    0x820e7000

#define BN0_WF_DMA_TOP_DCR0_ADDR                               (BN0_WF_DMA_TOP_BASE + 0x00) // 7000
#define BN0_WF_DMA_TOP_DCR1_ADDR                               (BN0_WF_DMA_TOP_BASE + 0x04) // 7004
#define BN0_WF_DMA_TOP_SPCR0_ADDR                              (BN0_WF_DMA_TOP_BASE + 0x08) // 7008
#define BN0_WF_DMA_TOP_BN0RXCFR0_ADDR                          (BN0_WF_DMA_TOP_BASE + 0x0C) // 700C
#define BN0_WF_DMA_TOP_BN0RECFR0_ADDR                          (BN0_WF_DMA_TOP_BASE + 0x10) // 7010
#define BN0_WF_DMA_TOP_BN0RECFR1_ADDR                          (BN0_WF_DMA_TOP_BASE + 0x14) // 7014
#define BN0_WF_DMA_TOP_BN0VCFR0_ADDR                           (BN0_WF_DMA_TOP_BASE + 0x18) // 7018
#define BN0_WF_DMA_TOP_BN0TMCFR0_ADDR                          (BN0_WF_DMA_TOP_BASE + 0x1C) // 701C
#define BN0_WF_DMA_TOP_BN0TCFR0_ADDR                           (BN0_WF_DMA_TOP_BASE + 0x50) // 7050
#define BN0_WF_DMA_TOP_BN0TCFR1_ADDR                           (BN0_WF_DMA_TOP_BASE + 0x54) // 7054
#define BN0_WF_DMA_TOP_BN0TCFR2_ADDR                           (BN0_WF_DMA_TOP_BASE + 0x58) // 7058
#define BN0_WF_DMA_TOP_BN0ICSCFR0_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x5C) // 705C
#define BN0_WF_DMA_TOP_BN0ICSCFR1_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x60) // 7060
#define BN0_WF_DMA_TOP_DBG_BN0REC0_ADDR                        (BN0_WF_DMA_TOP_BASE + 0x10C) // 710C
#define BN0_WF_DMA_TOP_DBG_BN0REC1_ADDR                        (BN0_WF_DMA_TOP_BASE + 0x110) // 7110
#define BN0_WF_DMA_TOP_DBG_BN0REC2_ADDR                        (BN0_WF_DMA_TOP_BASE + 0x114) // 7114
#define BN0_WF_DMA_TOP_DBG_BN0REC3_ADDR                        (BN0_WF_DMA_TOP_BASE + 0x118) // 7118
#define BN0_WF_DMA_TOP_DBG_BN0REC4_ADDR                        (BN0_WF_DMA_TOP_BASE + 0x11C) // 711C
#define BN0_WF_DMA_TOP_WTMR0_ADDR                              (BN0_WF_DMA_TOP_BASE + 0x120) // 7120
#define BN0_WF_DMA_TOP_WTMR1_ADDR                              (BN0_WF_DMA_TOP_BASE + 0x124) // 7124
#define BN0_WF_DMA_TOP_DBG_03_ADDR                             (BN0_WF_DMA_TOP_BASE + 0x12C) // 712C
#define BN0_WF_DMA_TOP_DBG_00_ADDR                             (BN0_WF_DMA_TOP_BASE + 0x130) // 7130
#define BN0_WF_DMA_TOP_DBG_01_ADDR                             (BN0_WF_DMA_TOP_BASE + 0x134) // 7134
#define BN0_WF_DMA_TOP_DBG_CTRL_ADDR                           (BN0_WF_DMA_TOP_BASE + 0x138) // 7138
#define BN0_WF_DMA_TOP_DBG_02_ADDR                             (BN0_WF_DMA_TOP_BASE + 0x13C) // 713C
#define BN0_WF_DMA_TOP_DBG_RXS_01_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x140) // 7140
#define BN0_WF_DMA_TOP_DBG_RXS_02_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x144) // 7144
#define BN0_WF_DMA_TOP_DBG_RXS_03_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x148) // 7148
#define BN0_WF_DMA_TOP_DBG_RXS_04_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x14C) // 714C
#define BN0_WF_DMA_TOP_DBG_RXS_05_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x150) // 7150
#define BN0_WF_DMA_TOP_DBG_RXS_06_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x154) // 7154
#define BN0_WF_DMA_TOP_DBG_CRXS_01_ADDR                        (BN0_WF_DMA_TOP_BASE + 0x158) // 7158
#define BN0_WF_DMA_TOP_DBG_CRXS_02_ADDR                        (BN0_WF_DMA_TOP_BASE + 0x15C) // 715C
#define BN0_WF_DMA_TOP_DBG_FID_01_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x160) // 7160
#define BN0_WF_DMA_TOP_DBG_FID_02_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x164) // 7164
#define BN0_WF_DMA_TOP_DBG_FID_03_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x168) // 7168
#define BN0_WF_DMA_TOP_DBG_FID_04_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x16C) // 716C
#define BN0_WF_DMA_TOP_DBG_FID_05_ADDR                         (BN0_WF_DMA_TOP_BASE + 0x170) // 7170




#define BN0_WF_DMA_TOP_DCR0_DCR0_RSV1_ADDR                     BN0_WF_DMA_TOP_DCR0_ADDR
#define BN0_WF_DMA_TOP_DCR0_DCR0_RSV1_MASK                     0xF8000000                // DCR0_RSV1[31..27]
#define BN0_WF_DMA_TOP_DCR0_DCR0_RSV1_SHFT                     27
#define BN0_WF_DMA_TOP_DCR0_RXD_G3_RCPI_DIS_ADDR               BN0_WF_DMA_TOP_DCR0_ADDR
#define BN0_WF_DMA_TOP_DCR0_RXD_G3_RCPI_DIS_MASK               0x04000000                // RXD_G3_RCPI_DIS[26]
#define BN0_WF_DMA_TOP_DCR0_RXD_G3_RCPI_DIS_SHFT               26
#define BN0_WF_DMA_TOP_DCR0_PSE_INV_FID_DIS_ADDR               BN0_WF_DMA_TOP_DCR0_ADDR
#define BN0_WF_DMA_TOP_DCR0_PSE_INV_FID_DIS_MASK               0x03000000                // PSE_INV_FID_DIS[25..24]
#define BN0_WF_DMA_TOP_DCR0_PSE_INV_FID_DIS_SHFT               24
#define BN0_WF_DMA_TOP_DCR0_RXD_GROUP_EN_ADDR                  BN0_WF_DMA_TOP_DCR0_ADDR
#define BN0_WF_DMA_TOP_DCR0_RXD_GROUP_EN_MASK                  0x00F00000                // RXD_GROUP_EN[23..20]
#define BN0_WF_DMA_TOP_DCR0_RXD_GROUP_EN_SHFT                  20
#define BN0_WF_DMA_TOP_DCR0_MD_DIRECT_EN_ADDR                  BN0_WF_DMA_TOP_DCR0_ADDR
#define BN0_WF_DMA_TOP_DCR0_MD_DIRECT_EN_MASK                  0x00080000                // MD_DIRECT_EN[19]
#define BN0_WF_DMA_TOP_DCR0_MD_DIRECT_EN_SHFT                  19
#define BN0_WF_DMA_TOP_DCR0_RXPKT_LOSS_W_VEC_EN_ADDR           BN0_WF_DMA_TOP_DCR0_ADDR
#define BN0_WF_DMA_TOP_DCR0_RXPKT_LOSS_W_VEC_EN_MASK           0x00040000                // RXPKT_LOSS_W_VEC_EN[18]
#define BN0_WF_DMA_TOP_DCR0_RXPKT_LOSS_W_VEC_EN_SHFT           18
#define BN0_WF_DMA_TOP_DCR0_TB_WB_DIS_ADDR                     BN0_WF_DMA_TOP_DCR0_ADDR
#define BN0_WF_DMA_TOP_DCR0_TB_WB_DIS_MASK                     0x00020000                // TB_WB_DIS[17]
#define BN0_WF_DMA_TOP_DCR0_TB_WB_DIS_SHFT                     17
#define BN0_WF_DMA_TOP_DCR0_VEC_DROP_EN_ADDR                   BN0_WF_DMA_TOP_DCR0_ADDR
#define BN0_WF_DMA_TOP_DCR0_VEC_DROP_EN_MASK                   0x00010000                // VEC_DROP_EN[16]
#define BN0_WF_DMA_TOP_DCR0_VEC_DROP_EN_SHFT                   16
#define BN0_WF_DMA_TOP_DCR0_MAX_RX_PKT_LENGTH_ADDR             BN0_WF_DMA_TOP_DCR0_ADDR
#define BN0_WF_DMA_TOP_DCR0_MAX_RX_PKT_LENGTH_MASK             0x0000FFF8                // MAX_RX_PKT_LENGTH[15..3]
#define BN0_WF_DMA_TOP_DCR0_MAX_RX_PKT_LENGTH_SHFT             3

#define BN0_WF_DMA_TOP_DCR1_PSE_DIF_WRDY_EN_ADDR               BN0_WF_DMA_TOP_DCR1_ADDR
#define BN0_WF_DMA_TOP_DCR1_PSE_DIF_WRDY_EN_MASK               0x80000000                // PSE_DIF_WRDY_EN[31]
#define BN0_WF_DMA_TOP_DCR1_PSE_DIF_WRDY_EN_SHFT               31
#define BN0_WF_DMA_TOP_DCR1_TXS2H_PRIORITY_ADDR                BN0_WF_DMA_TOP_DCR1_ADDR
#define BN0_WF_DMA_TOP_DCR1_TXS2H_PRIORITY_MASK                0x40000000                // TXS2H_PRIORITY[30]
#define BN0_WF_DMA_TOP_DCR1_TXS2H_PRIORITY_SHFT                30
#define BN0_WF_DMA_TOP_DCR1_BUF_RDY_BUSY_ADDR                  BN0_WF_DMA_TOP_DCR1_ADDR
#define BN0_WF_DMA_TOP_DCR1_BUF_RDY_BUSY_MASK                  0x20000000                // BUF_RDY_BUSY[29]
#define BN0_WF_DMA_TOP_DCR1_BUF_RDY_BUSY_SHFT                  29
#define BN0_WF_DMA_TOP_DCR1_CRX_WT_PRX_EMPTY_ADDR              BN0_WF_DMA_TOP_DCR1_ADDR
#define BN0_WF_DMA_TOP_DCR1_CRX_WT_PRX_EMPTY_MASK              0x10000000                // CRX_WT_PRX_EMPTY[28]
#define BN0_WF_DMA_TOP_DCR1_CRX_WT_PRX_EMPTY_SHFT              28
#define BN0_WF_DMA_TOP_DCR1_PRX_SEC_ADD_1QDW_ADDR              BN0_WF_DMA_TOP_DCR1_ADDR
#define BN0_WF_DMA_TOP_DCR1_PRX_SEC_ADD_1QDW_MASK              0x08000000                // PRX_SEC_ADD_1QDW[27]
#define BN0_WF_DMA_TOP_DCR1_PRX_SEC_ADD_1QDW_SHFT              27
#define BN0_WF_DMA_TOP_DCR1_DCR1_RSV1_ADDR                     BN0_WF_DMA_TOP_DCR1_ADDR
#define BN0_WF_DMA_TOP_DCR1_DCR1_RSV1_MASK                     0x07FF0000                // DCR1_RSV1[26..16]
#define BN0_WF_DMA_TOP_DCR1_DCR1_RSV1_SHFT                     16
#define BN0_WF_DMA_TOP_DCR1_PRX_AFIFO_MPDU_CLR_ADDR            BN0_WF_DMA_TOP_DCR1_ADDR
#define BN0_WF_DMA_TOP_DCR1_PRX_AFIFO_MPDU_CLR_MASK            0x00008000                // PRX_AFIFO_MPDU_CLR[15]
#define BN0_WF_DMA_TOP_DCR1_PRX_AFIFO_MPDU_CLR_SHFT            15
#define BN0_WF_DMA_TOP_DCR1_ABNOR_RX_STOP_EN_ADDR              BN0_WF_DMA_TOP_DCR1_ADDR
#define BN0_WF_DMA_TOP_DCR1_ABNOR_RX_STOP_EN_MASK              0x00007000                // ABNOR_RX_STOP_EN[14..12]
#define BN0_WF_DMA_TOP_DCR1_ABNOR_RX_STOP_EN_SHFT              12
#define BN0_WF_DMA_TOP_DCR1_UMAC_DCM_PRE_EN_ADDR               BN0_WF_DMA_TOP_DCR1_ADDR
#define BN0_WF_DMA_TOP_DCR1_UMAC_DCM_PRE_EN_MASK               0x00000800                // UMAC_DCM_PRE_EN[11]
#define BN0_WF_DMA_TOP_DCR1_UMAC_DCM_PRE_EN_SHFT               11
#define BN0_WF_DMA_TOP_DCR1_DCR1_RSV3_ADDR                     BN0_WF_DMA_TOP_DCR1_ADDR
#define BN0_WF_DMA_TOP_DCR1_DCR1_RSV3_MASK                     0x000007FF                // DCR1_RSV3[10..0]
#define BN0_WF_DMA_TOP_DCR1_DCR1_RSV3_SHFT                     0

#define BN0_WF_DMA_TOP_SPCR0_SPCR_DF0_ADDR                     BN0_WF_DMA_TOP_SPCR0_ADDR
#define BN0_WF_DMA_TOP_SPCR0_SPCR_DF0_MASK                     0xFFFF0000                // SPCR_DF0[31..16]
#define BN0_WF_DMA_TOP_SPCR0_SPCR_DF0_SHFT                     16
#define BN0_WF_DMA_TOP_SPCR0_SPCR_DF1_ADDR                     BN0_WF_DMA_TOP_SPCR0_ADDR
#define BN0_WF_DMA_TOP_SPCR0_SPCR_DF1_MASK                     0x0000FFFF                // SPCR_DF1[15..0]
#define BN0_WF_DMA_TOP_SPCR0_SPCR_DF1_SHFT                     0

#define BN0_WF_DMA_TOP_BN0RXCFR0_BN0_RX_PID_ADDR               BN0_WF_DMA_TOP_BN0RXCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0RXCFR0_BN0_RX_PID_MASK               0x00000300                // BN0_RX_PID[9..8]
#define BN0_WF_DMA_TOP_BN0RXCFR0_BN0_RX_PID_SHFT               8
#define BN0_WF_DMA_TOP_BN0RXCFR0_BN0_RX_QID_ADDR               BN0_WF_DMA_TOP_BN0RXCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0RXCFR0_BN0_RX_QID_MASK               0x0000007F                // BN0_RX_QID[6..0]
#define BN0_WF_DMA_TOP_BN0RXCFR0_BN0_RX_QID_SHFT               0

#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_AGGRPT_VEC_TOUT_ADDR      BN0_WF_DMA_TOP_BN0RECFR0_ADDR
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_AGGRPT_VEC_TOUT_MASK      0xFC000000                // BN0_AGGRPT_VEC_TOUT[31..26]
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_AGGRPT_VEC_TOUT_SHFT      26
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RMACRPT_VEC_TOUT_ADDR     BN0_WF_DMA_TOP_BN0RECFR0_ADDR
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RMACRPT_VEC_TOUT_MASK     0x03FF0000                // BN0_RMACRPT_VEC_TOUT[25..16]
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RMACRPT_VEC_TOUT_SHFT     16
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RXRPT_RXBUF_EN_ADDR       BN0_WF_DMA_TOP_BN0RECFR0_ADDR
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RXRPT_RXBUF_EN_MASK       0x00008000                // BN0_RXRPT_RXBUF_EN[15]
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RXRPT_RXBUF_EN_SHFT       15
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RPT_PID_ADDR              BN0_WF_DMA_TOP_BN0RECFR0_ADDR
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RPT_PID_MASK              0x00000300                // BN0_RPT_PID[9..8]
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RPT_PID_SHFT              8
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RPT_QID_ADDR              BN0_WF_DMA_TOP_BN0RECFR0_ADDR
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RPT_QID_MASK              0x0000007F                // BN0_RPT_QID[6..0]
#define BN0_WF_DMA_TOP_BN0RECFR0_BN0_RPT_QID_SHFT              0

#define BN0_WF_DMA_TOP_BN0RECFR1_BN0_VECBUF_REMAIN_NUM_ADDR    BN0_WF_DMA_TOP_BN0RECFR1_ADDR
#define BN0_WF_DMA_TOP_BN0RECFR1_BN0_VECBUF_REMAIN_NUM_MASK    0x00FF0000                // BN0_VECBUF_REMAIN_NUM[23..16]
#define BN0_WF_DMA_TOP_BN0RECFR1_BN0_VECBUF_REMAIN_NUM_SHFT    16
#define BN0_WF_DMA_TOP_BN0RECFR1_BN0_RPTBUF_REMAIN_NUM_ADDR    BN0_WF_DMA_TOP_BN0RECFR1_ADDR
#define BN0_WF_DMA_TOP_BN0RECFR1_BN0_RPTBUF_REMAIN_NUM_MASK    0x000000FF                // BN0_RPTBUF_REMAIN_NUM[7..0]
#define BN0_WF_DMA_TOP_BN0RECFR1_BN0_RPTBUF_REMAIN_NUM_SHFT    0

#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC_TOUT_ADDR              BN0_WF_DMA_TOP_BN0VCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC_TOUT_MASK              0x0FFF0000                // BN0_VEC_TOUT[27..16]
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC_TOUT_SHFT              16
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC2M_QID_ADDR             BN0_WF_DMA_TOP_BN0VCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC2M_QID_MASK             0x0000C000                // BN0_VEC2M_QID[15..14]
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC2M_QID_SHFT             14
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC2H_QID_ADDR             BN0_WF_DMA_TOP_BN0VCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC2H_QID_MASK             0x00003800                // BN0_VEC2H_QID[13..11]
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC2H_QID_SHFT             11
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC_AGG_CNT_ADDR           BN0_WF_DMA_TOP_BN0VCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC_AGG_CNT_MASK           0x00000700                // BN0_VEC_AGG_CNT[10..8]
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC_AGG_CNT_SHFT           8
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC2M_ADDR                 BN0_WF_DMA_TOP_BN0VCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC2M_MASK                 0x00000001                // BN0_VEC2M[0]
#define BN0_WF_DMA_TOP_BN0VCFR0_BN0_VEC2M_SHFT                 0

#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMR2M_QID_ADDR            BN0_WF_DMA_TOP_BN0TMCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMR2M_QID_MASK            0x0000C000                // BN0_TMR2M_QID[15..14]
#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMR2M_QID_SHFT            14
#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMR2H_QID_ADDR            BN0_WF_DMA_TOP_BN0TMCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMR2H_QID_MASK            0x00003800                // BN0_TMR2H_QID[13..11]
#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMR2H_QID_SHFT            11
#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMRR2M_ADDR               BN0_WF_DMA_TOP_BN0TMCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMRR2M_MASK               0x00000002                // BN0_TMRR2M[1]
#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMRR2M_SHFT               1
#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMRI2M_ADDR               BN0_WF_DMA_TOP_BN0TMCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMRI2M_MASK               0x00000001                // BN0_TMRI2M[0]
#define BN0_WF_DMA_TOP_BN0TMCFR0_BN0_TMRI2M_SHFT               0

#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_PID_ADDR             BN0_WF_DMA_TOP_BN0TCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_PID_MASK             0xC0000000                // BN0_TXS2M_PID[31..30]
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_PID_SHFT             30
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_TOUT_ADDR            BN0_WF_DMA_TOP_BN0TCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_TOUT_MASK            0x0FFF0000                // BN0_TXS2M_TOUT[27..16]
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_TOUT_SHFT            16
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_QID_ADDR             BN0_WF_DMA_TOP_BN0TCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_QID_MASK             0x0000E000                // BN0_TXS2M_QID[15..13]
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_QID_SHFT             13
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_AGG_CNT_ADDR         BN0_WF_DMA_TOP_BN0TCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_AGG_CNT_MASK         0x00001F00                // BN0_TXS2M_AGG_CNT[12..8]
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_AGG_CNT_SHFT         8
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_BITMAP_ADDR          BN0_WF_DMA_TOP_BN0TCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_BITMAP_MASK          0x0000007F                // BN0_TXS2M_BITMAP[6..0]
#define BN0_WF_DMA_TOP_BN0TCFR0_BN0_TXS2M_BITMAP_SHFT          0

#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_PID_ADDR             BN0_WF_DMA_TOP_BN0TCFR1_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_PID_MASK             0xC0000000                // BN0_TXS2H_PID[31..30]
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_PID_SHFT             30
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_TOUT_ADDR            BN0_WF_DMA_TOP_BN0TCFR1_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_TOUT_MASK            0x0FFF0000                // BN0_TXS2H_TOUT[27..16]
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_TOUT_SHFT            16
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_AP_QID_ADDR          BN0_WF_DMA_TOP_BN0TCFR1_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_AP_QID_MASK          0x0000E000                // BN0_TXS2H_AP_QID[15..13]
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_AP_QID_SHFT          13
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_AGG_CNT_ADDR         BN0_WF_DMA_TOP_BN0TCFR1_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_AGG_CNT_MASK         0x00001F00                // BN0_TXS2H_AGG_CNT[12..8]
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_AGG_CNT_SHFT         8
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_BITMAP_ADDR          BN0_WF_DMA_TOP_BN0TCFR1_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_BITMAP_MASK          0x0000007F                // BN0_TXS2H_BITMAP[6..0]
#define BN0_WF_DMA_TOP_BN0TCFR1_BN0_TXS2H_BITMAP_SHFT          0

#define BN0_WF_DMA_TOP_BN0TCFR2_BN0_TXS2H_MD_QID_ADDR          BN0_WF_DMA_TOP_BN0TCFR2_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR2_BN0_TXS2H_MD_QID_MASK          0x0000F000                // BN0_TXS2H_MD_QID[15..12]
#define BN0_WF_DMA_TOP_BN0TCFR2_BN0_TXS2H_MD_QID_SHFT          12
#define BN0_WF_DMA_TOP_BN0TCFR2_BN0_TXS2H_MD3_QID_ADDR         BN0_WF_DMA_TOP_BN0TCFR2_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR2_BN0_TXS2H_MD3_QID_MASK         0x000000F0                // BN0_TXS2H_MD3_QID[7..4]
#define BN0_WF_DMA_TOP_BN0TCFR2_BN0_TXS2H_MD3_QID_SHFT         4
#define BN0_WF_DMA_TOP_BN0TCFR2_BN0_TXS2H_MD2_QID_ADDR         BN0_WF_DMA_TOP_BN0TCFR2_ADDR
#define BN0_WF_DMA_TOP_BN0TCFR2_BN0_TXS2H_MD2_QID_MASK         0x0000000F                // BN0_TXS2H_MD2_QID[3..0]
#define BN0_WF_DMA_TOP_BN0TCFR2_BN0_TXS2H_MD2_QID_SHFT         0

#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_RXBF_EN_ADDR         BN0_WF_DMA_TOP_BN0ICSCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_RXBF_EN_MASK         0x02000000                // BN0_ICS_RXBF_EN[25]
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_RXBF_EN_SHFT         25
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_EN_ADDR              BN0_WF_DMA_TOP_BN0ICSCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_EN_MASK              0x01000000                // BN0_ICS_EN[24]
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_EN_SHFT              24
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_TOUT_ADDR            BN0_WF_DMA_TOP_BN0ICSCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_TOUT_MASK            0x00FF0000                // BN0_ICS_TOUT[23..16]
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_TOUT_SHFT            16
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_PID_ADDR             BN0_WF_DMA_TOP_BN0ICSCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_PID_MASK             0x00000300                // BN0_ICS_PID[9..8]
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_PID_SHFT             8
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_QID_ADDR             BN0_WF_DMA_TOP_BN0ICSCFR0_ADDR
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_QID_MASK             0x0000007F                // BN0_ICS_QID[6..0]
#define BN0_WF_DMA_TOP_BN0ICSCFR0_BN0_ICS_QID_SHFT             0

#define BN0_WF_DMA_TOP_BN0ICSCFR1_BN0_ICS_AGG_SIZE_ADDR        BN0_WF_DMA_TOP_BN0ICSCFR1_ADDR
#define BN0_WF_DMA_TOP_BN0ICSCFR1_BN0_ICS_AGG_SIZE_MASK        0x07FF0000                // BN0_ICS_AGG_SIZE[26..16]
#define BN0_WF_DMA_TOP_BN0ICSCFR1_BN0_ICS_AGG_SIZE_SHFT        16
#define BN0_WF_DMA_TOP_BN0ICSCFR1_BN0_ICS_MAX_FRAME_SIZE_ADDR  BN0_WF_DMA_TOP_BN0ICSCFR1_ADDR
#define BN0_WF_DMA_TOP_BN0ICSCFR1_BN0_ICS_MAX_FRAME_SIZE_MASK  0x000007FF                // BN0_ICS_MAX_FRAME_SIZE[10..0]
#define BN0_WF_DMA_TOP_BN0ICSCFR1_BN0_ICS_MAX_FRAME_SIZE_SHFT  0

#define BN0_WF_DMA_TOP_DBG_BN0REC0_BN0_RPT_AGG_REQ_CNT_ADDR    BN0_WF_DMA_TOP_DBG_BN0REC0_ADDR
#define BN0_WF_DMA_TOP_DBG_BN0REC0_BN0_RPT_AGG_REQ_CNT_MASK    0xFFFF0000                // BN0_RPT_AGG_REQ_CNT[31..16]
#define BN0_WF_DMA_TOP_DBG_BN0REC0_BN0_RPT_AGG_REQ_CNT_SHFT    16
#define BN0_WF_DMA_TOP_DBG_BN0REC0_BN0_RPT_RMAC_REQ_CNT_ADDR   BN0_WF_DMA_TOP_DBG_BN0REC0_ADDR
#define BN0_WF_DMA_TOP_DBG_BN0REC0_BN0_RPT_RMAC_REQ_CNT_MASK   0x0000FFFF                // BN0_RPT_RMAC_REQ_CNT[15..0]
#define BN0_WF_DMA_TOP_DBG_BN0REC0_BN0_RPT_RMAC_REQ_CNT_SHFT   0

#define BN0_WF_DMA_TOP_DBG_BN0REC1_BN0_RPT_ENQ_TXCMDRPT_CNT_ADDR BN0_WF_DMA_TOP_DBG_BN0REC1_ADDR
#define BN0_WF_DMA_TOP_DBG_BN0REC1_BN0_RPT_ENQ_TXCMDRPT_CNT_MASK 0xFFFF0000                // BN0_RPT_ENQ_TXCMDRPT_CNT[31..16]
#define BN0_WF_DMA_TOP_DBG_BN0REC1_BN0_RPT_ENQ_TXCMDRPT_CNT_SHFT 16
#define BN0_WF_DMA_TOP_DBG_BN0REC1_BN0_RPT_ENQ_TRIGCMDRPT_CNT_ADDR BN0_WF_DMA_TOP_DBG_BN0REC1_ADDR
#define BN0_WF_DMA_TOP_DBG_BN0REC1_BN0_RPT_ENQ_TRIGCMDRPT_CNT_MASK 0x0000FFFF                // BN0_RPT_ENQ_TRIGCMDRPT_CNT[15..0]
#define BN0_WF_DMA_TOP_DBG_BN0REC1_BN0_RPT_ENQ_TRIGCMDRPT_CNT_SHFT 0

#define BN0_WF_DMA_TOP_DBG_BN0REC2_BN0_RPT_ENQ_RXRPT_CNT_ADDR  BN0_WF_DMA_TOP_DBG_BN0REC2_ADDR
#define BN0_WF_DMA_TOP_DBG_BN0REC2_BN0_RPT_ENQ_RXRPT_CNT_MASK  0xFFFF0000                // BN0_RPT_ENQ_RXRPT_CNT[31..16]
#define BN0_WF_DMA_TOP_DBG_BN0REC2_BN0_RPT_ENQ_RXRPT_CNT_SHFT  16
#define BN0_WF_DMA_TOP_DBG_BN0REC2_BN0_RPT_ENQ_UNDEF_CNT_ADDR  BN0_WF_DMA_TOP_DBG_BN0REC2_ADDR
#define BN0_WF_DMA_TOP_DBG_BN0REC2_BN0_RPT_ENQ_UNDEF_CNT_MASK  0x0000FFFF                // BN0_RPT_ENQ_UNDEF_CNT[15..0]
#define BN0_WF_DMA_TOP_DBG_BN0REC2_BN0_RPT_ENQ_UNDEF_CNT_SHFT  0

#define BN0_WF_DMA_TOP_DBG_BN0REC3_BN0_RPT_RXRPT_DROP_CNT_ADDR BN0_WF_DMA_TOP_DBG_BN0REC3_ADDR
#define BN0_WF_DMA_TOP_DBG_BN0REC3_BN0_RPT_RXRPT_DROP_CNT_MASK 0xFFFF0000                // BN0_RPT_RXRPT_DROP_CNT[31..16]
#define BN0_WF_DMA_TOP_DBG_BN0REC3_BN0_RPT_RXRPT_DROP_CNT_SHFT 16
#define BN0_WF_DMA_TOP_DBG_BN0REC3_BN0_RPT_CMDRPT_VEC_DROP_CNT_ADDR BN0_WF_DMA_TOP_DBG_BN0REC3_ADDR
#define BN0_WF_DMA_TOP_DBG_BN0REC3_BN0_RPT_CMDRPT_VEC_DROP_CNT_MASK 0x0000FFFF                // BN0_RPT_CMDRPT_VEC_DROP_CNT[15..0]
#define BN0_WF_DMA_TOP_DBG_BN0REC3_BN0_RPT_CMDRPT_VEC_DROP_CNT_SHFT 0

#define BN0_WF_DMA_TOP_DBG_BN0REC4_BN0_AGG_VEC_TOUT_CNT_ADDR   BN0_WF_DMA_TOP_DBG_BN0REC4_ADDR
#define BN0_WF_DMA_TOP_DBG_BN0REC4_BN0_AGG_VEC_TOUT_CNT_MASK   0x0000FF00                // BN0_AGG_VEC_TOUT_CNT[15..8]
#define BN0_WF_DMA_TOP_DBG_BN0REC4_BN0_AGG_VEC_TOUT_CNT_SHFT   8
#define BN0_WF_DMA_TOP_DBG_BN0REC4_BN0_RMAC_VEC_DROP_CNT_ADDR  BN0_WF_DMA_TOP_DBG_BN0REC4_ADDR
#define BN0_WF_DMA_TOP_DBG_BN0REC4_BN0_RMAC_VEC_DROP_CNT_MASK  0x000000FF                // BN0_RMAC_VEC_DROP_CNT[7..0]
#define BN0_WF_DMA_TOP_DBG_BN0REC4_BN0_RMAC_VEC_DROP_CNT_SHFT  0

#define BN0_WF_DMA_TOP_WTMR0_BN0_PRX_WT_CNT_EN_ADDR            BN0_WF_DMA_TOP_WTMR0_ADDR
#define BN0_WF_DMA_TOP_WTMR0_BN0_PRX_WT_CNT_EN_MASK            0x40000000                // BN0_PRX_WT_CNT_EN[30]
#define BN0_WF_DMA_TOP_WTMR0_BN0_PRX_WT_CNT_EN_SHFT            30
#define BN0_WF_DMA_TOP_WTMR0_BN0_CRX_WT_CNT_EN_ADDR            BN0_WF_DMA_TOP_WTMR0_ADDR
#define BN0_WF_DMA_TOP_WTMR0_BN0_CRX_WT_CNT_EN_MASK            0x20000000                // BN0_CRX_WT_CNT_EN[29]
#define BN0_WF_DMA_TOP_WTMR0_BN0_CRX_WT_CNT_EN_SHFT            29
#define BN0_WF_DMA_TOP_WTMR0_BN0_TXS_WT_CNT_EN_ADDR            BN0_WF_DMA_TOP_WTMR0_ADDR
#define BN0_WF_DMA_TOP_WTMR0_BN0_TXS_WT_CNT_EN_MASK            0x10000000                // BN0_TXS_WT_CNT_EN[28]
#define BN0_WF_DMA_TOP_WTMR0_BN0_TXS_WT_CNT_EN_SHFT            28
#define BN0_WF_DMA_TOP_WTMR0_BN0_PRX_WT_CNT_CLR_ADDR           BN0_WF_DMA_TOP_WTMR0_ADDR
#define BN0_WF_DMA_TOP_WTMR0_BN0_PRX_WT_CNT_CLR_MASK           0x04000000                // BN0_PRX_WT_CNT_CLR[26]
#define BN0_WF_DMA_TOP_WTMR0_BN0_PRX_WT_CNT_CLR_SHFT           26
#define BN0_WF_DMA_TOP_WTMR0_BN0_CRX_WT_CNT_CLR_ADDR           BN0_WF_DMA_TOP_WTMR0_ADDR
#define BN0_WF_DMA_TOP_WTMR0_BN0_CRX_WT_CNT_CLR_MASK           0x02000000                // BN0_CRX_WT_CNT_CLR[25]
#define BN0_WF_DMA_TOP_WTMR0_BN0_CRX_WT_CNT_CLR_SHFT           25
#define BN0_WF_DMA_TOP_WTMR0_BN0_TXS_WT_CNT_CLR_ADDR           BN0_WF_DMA_TOP_WTMR0_ADDR
#define BN0_WF_DMA_TOP_WTMR0_BN0_TXS_WT_CNT_CLR_MASK           0x01000000                // BN0_TXS_WT_CNT_CLR[24]
#define BN0_WF_DMA_TOP_WTMR0_BN0_TXS_WT_CNT_CLR_SHFT           24

#define BN0_WF_DMA_TOP_WTMR1_BN0_PRX_WT_TIME_ADDR              BN0_WF_DMA_TOP_WTMR1_ADDR
#define BN0_WF_DMA_TOP_WTMR1_BN0_PRX_WT_TIME_MASK              0x00FF0000                // BN0_PRX_WT_TIME[23..16]
#define BN0_WF_DMA_TOP_WTMR1_BN0_PRX_WT_TIME_SHFT              16
#define BN0_WF_DMA_TOP_WTMR1_BN0_CRX_WT_TIME_ADDR              BN0_WF_DMA_TOP_WTMR1_ADDR
#define BN0_WF_DMA_TOP_WTMR1_BN0_CRX_WT_TIME_MASK              0x0000FF00                // BN0_CRX_WT_TIME[15..8]
#define BN0_WF_DMA_TOP_WTMR1_BN0_CRX_WT_TIME_SHFT              8
#define BN0_WF_DMA_TOP_WTMR1_BN0_TXS_WT_TIME_ADDR              BN0_WF_DMA_TOP_WTMR1_ADDR
#define BN0_WF_DMA_TOP_WTMR1_BN0_TXS_WT_TIME_MASK              0x000000FF                // BN0_TXS_WT_TIME[7..0]
#define BN0_WF_DMA_TOP_WTMR1_BN0_TXS_WT_TIME_SHFT              0

#define BN0_WF_DMA_TOP_DBG_03_DBGR_RXS_DROP_CNT_ADDR           BN0_WF_DMA_TOP_DBG_03_ADDR
#define BN0_WF_DMA_TOP_DBG_03_DBGR_RXS_DROP_CNT_MASK           0xFFFF0000                // DBGR_RXS_DROP_CNT[31..16]
#define BN0_WF_DMA_TOP_DBG_03_DBGR_RXS_DROP_CNT_SHFT           16
#define BN0_WF_DMA_TOP_DBG_03_DBGR_ABORT_DROP_CNT_ADDR         BN0_WF_DMA_TOP_DBG_03_ADDR
#define BN0_WF_DMA_TOP_DBG_03_DBGR_ABORT_DROP_CNT_MASK         0x0000FFFF                // DBGR_ABORT_DROP_CNT[15..0]
#define BN0_WF_DMA_TOP_DBG_03_DBGR_ABORT_DROP_CNT_SHFT         0

#define BN0_WF_DMA_TOP_DBG_00_DBGR_00_ADDR                     BN0_WF_DMA_TOP_DBG_00_ADDR
#define BN0_WF_DMA_TOP_DBG_00_DBGR_00_MASK                     0xFFFFFFFF                // DBGR_00[31..0]
#define BN0_WF_DMA_TOP_DBG_00_DBGR_00_SHFT                     0

#define BN0_WF_DMA_TOP_DBG_01_DBGR_01_ADDR                     BN0_WF_DMA_TOP_DBG_01_ADDR
#define BN0_WF_DMA_TOP_DBG_01_DBGR_01_MASK                     0xFFFFFFFF                // DBGR_01[31..0]
#define BN0_WF_DMA_TOP_DBG_01_DBGR_01_SHFT                     0

#define BN0_WF_DMA_TOP_DBG_CTRL_ERR_IND_CLR_ADDR               BN0_WF_DMA_TOP_DBG_CTRL_ADDR
#define BN0_WF_DMA_TOP_DBG_CTRL_ERR_IND_CLR_MASK               0x80000000                // ERR_IND_CLR[31]
#define BN0_WF_DMA_TOP_DBG_CTRL_ERR_IND_CLR_SHFT               31
#define BN0_WF_DMA_TOP_DBG_CTRL_RPT_DBG_CNT_CLR_ADDR           BN0_WF_DMA_TOP_DBG_CTRL_ADDR
#define BN0_WF_DMA_TOP_DBG_CTRL_RPT_DBG_CNT_CLR_MASK           0x10000000                // RPT_DBG_CNT_CLR[28]
#define BN0_WF_DMA_TOP_DBG_CTRL_RPT_DBG_CNT_CLR_SHFT           28
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_BYTE_SEL_ADDR              BN0_WF_DMA_TOP_DBG_CTRL_ADDR
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_BYTE_SEL_MASK              0x07000000                // DBG_BYTE_SEL[26..24]
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_BYTE_SEL_SHFT              24
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_UID_SEL_ADDR               BN0_WF_DMA_TOP_DBG_CTRL_ADDR
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_UID_SEL_MASK               0x007F0000                // DBG_UID_SEL[22..16]
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_UID_SEL_SHFT               16
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_A1_SER_SEL_ADDR         BN0_WF_DMA_TOP_DBG_CTRL_ADDR
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_A1_SER_SEL_MASK         0x00008000                // DBG_RX_A1_SER_SEL[15]
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_A1_SER_SEL_SHFT         15
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_EL_BIT_SEL_ADDR         BN0_WF_DMA_TOP_DBG_CTRL_ADDR
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_EL_BIT_SEL_MASK         0x00004000                // DBG_RX_EL_BIT_SEL[14]
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_EL_BIT_SEL_SHFT         14
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_WTBL_DROP_SEL_ADDR      BN0_WF_DMA_TOP_DBG_CTRL_ADDR
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_WTBL_DROP_SEL_MASK      0x00002000                // DBG_RX_WTBL_DROP_SEL[13]
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_WTBL_DROP_SEL_SHFT      13
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_UWAT_BIT_SEL_ADDR       BN0_WF_DMA_TOP_DBG_CTRL_ADDR
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_UWAT_BIT_SEL_MASK       0x00001000                // DBG_RX_UWAT_BIT_SEL[12]
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_UWAT_BIT_SEL_SHFT       12
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_ARB_ABORT_SEL_ADDR      BN0_WF_DMA_TOP_DBG_CTRL_ADDR
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_ARB_ABORT_SEL_MASK      0x00000200                // DBG_RX_ARB_ABORT_SEL[9]
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_ARB_ABORT_SEL_SHFT      9
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_TRB_ABORT_SEL_ADDR      BN0_WF_DMA_TOP_DBG_CTRL_ADDR
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_TRB_ABORT_SEL_MASK      0x00000100                // DBG_RX_TRB_ABORT_SEL[8]
#define BN0_WF_DMA_TOP_DBG_CTRL_DBG_RX_TRB_ABORT_SEL_SHFT      8

#define BN0_WF_DMA_TOP_DBG_02_DBGR_02_ADDR                     BN0_WF_DMA_TOP_DBG_02_ADDR
#define BN0_WF_DMA_TOP_DBG_02_DBGR_02_MASK                     0xFFFFFFFF                // DBGR_02[31..0]
#define BN0_WF_DMA_TOP_DBG_02_DBGR_02_SHFT                     0

#define BN0_WF_DMA_TOP_DBG_RXS_01_UX_DBGR_RXS_01_ADDR          BN0_WF_DMA_TOP_DBG_RXS_01_ADDR
#define BN0_WF_DMA_TOP_DBG_RXS_01_UX_DBGR_RXS_01_MASK          0xFFFFFFFF                // UX_DBGR_RXS_01[31..0]
#define BN0_WF_DMA_TOP_DBG_RXS_01_UX_DBGR_RXS_01_SHFT          0

#define BN0_WF_DMA_TOP_DBG_RXS_02_UX_DBGR_RXS_02_ADDR          BN0_WF_DMA_TOP_DBG_RXS_02_ADDR
#define BN0_WF_DMA_TOP_DBG_RXS_02_UX_DBGR_RXS_02_MASK          0xFFFFFFFF                // UX_DBGR_RXS_02[31..0]
#define BN0_WF_DMA_TOP_DBG_RXS_02_UX_DBGR_RXS_02_SHFT          0

#define BN0_WF_DMA_TOP_DBG_RXS_03_UX_DBGR_RXS_03_ADDR          BN0_WF_DMA_TOP_DBG_RXS_03_ADDR
#define BN0_WF_DMA_TOP_DBG_RXS_03_UX_DBGR_RXS_03_MASK          0xFFFFFFFF                // UX_DBGR_RXS_03[31..0]
#define BN0_WF_DMA_TOP_DBG_RXS_03_UX_DBGR_RXS_03_SHFT          0

#define BN0_WF_DMA_TOP_DBG_RXS_04_UX_DBGR_RXS_04_ADDR          BN0_WF_DMA_TOP_DBG_RXS_04_ADDR
#define BN0_WF_DMA_TOP_DBG_RXS_04_UX_DBGR_RXS_04_MASK          0xFFFFFFFF                // UX_DBGR_RXS_04[31..0]
#define BN0_WF_DMA_TOP_DBG_RXS_04_UX_DBGR_RXS_04_SHFT          0

#define BN0_WF_DMA_TOP_DBG_RXS_05_UX_DBGR_RXS_05_ADDR          BN0_WF_DMA_TOP_DBG_RXS_05_ADDR
#define BN0_WF_DMA_TOP_DBG_RXS_05_UX_DBGR_RXS_05_MASK          0xFFFFFFFF                // UX_DBGR_RXS_05[31..0]
#define BN0_WF_DMA_TOP_DBG_RXS_05_UX_DBGR_RXS_05_SHFT          0

#define BN0_WF_DMA_TOP_DBG_RXS_06_UX_DBGR_RXS_06_ADDR          BN0_WF_DMA_TOP_DBG_RXS_06_ADDR
#define BN0_WF_DMA_TOP_DBG_RXS_06_UX_DBGR_RXS_06_MASK          0xFFFFFFFF                // UX_DBGR_RXS_06[31..0]
#define BN0_WF_DMA_TOP_DBG_RXS_06_UX_DBGR_RXS_06_SHFT          0

#define BN0_WF_DMA_TOP_DBG_CRXS_01_DBGR_CXS_01_ADDR            BN0_WF_DMA_TOP_DBG_CRXS_01_ADDR
#define BN0_WF_DMA_TOP_DBG_CRXS_01_DBGR_CXS_01_MASK            0xFFFFFFFF                // DBGR_CXS_01[31..0]
#define BN0_WF_DMA_TOP_DBG_CRXS_01_DBGR_CXS_01_SHFT            0

#define BN0_WF_DMA_TOP_DBG_CRXS_02_DBGR_CXS_02_ADDR            BN0_WF_DMA_TOP_DBG_CRXS_02_ADDR
#define BN0_WF_DMA_TOP_DBG_CRXS_02_DBGR_CXS_02_MASK            0xFFFFFFFF                // DBGR_CXS_02[31..0]
#define BN0_WF_DMA_TOP_DBG_CRXS_02_DBGR_CXS_02_SHFT            0

#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_VEC_FID_RDY_ADDR     BN0_WF_DMA_TOP_DBG_FID_01_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_VEC_FID_RDY_MASK     0x80000000                // BNX_CRX_VEC_FID_RDY[31]
#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_VEC_FID_RDY_SHFT     31
#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_VEC_FID_ADDR         BN0_WF_DMA_TOP_DBG_FID_01_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_VEC_FID_MASK         0x0FFF0000                // BNX_CRX_VEC_FID[27..16]
#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_VEC_FID_SHFT         16
#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_RPT_FID_RDY_ADDR     BN0_WF_DMA_TOP_DBG_FID_01_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_RPT_FID_RDY_MASK     0x00008000                // BNX_CRX_RPT_FID_RDY[15]
#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_RPT_FID_RDY_SHFT     15
#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_RPT_FID_ADDR         BN0_WF_DMA_TOP_DBG_FID_01_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_RPT_FID_MASK         0x00000FFF                // BNX_CRX_RPT_FID[11..0]
#define BN0_WF_DMA_TOP_DBG_FID_01_BNX_CRX_RPT_FID_SHFT         0

#define BN0_WF_DMA_TOP_DBG_FID_02_BNX_RE_RPT_FID_RDY_ADDR      BN0_WF_DMA_TOP_DBG_FID_02_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_02_BNX_RE_RPT_FID_RDY_MASK      0x80000000                // BNX_RE_RPT_FID_RDY[31]
#define BN0_WF_DMA_TOP_DBG_FID_02_BNX_RE_RPT_FID_RDY_SHFT      31
#define BN0_WF_DMA_TOP_DBG_FID_02_BNX_RE_RPT_FID_ADDR          BN0_WF_DMA_TOP_DBG_FID_02_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_02_BNX_RE_RPT_FID_MASK          0x0FFF0000                // BNX_RE_RPT_FID[27..16]
#define BN0_WF_DMA_TOP_DBG_FID_02_BNX_RE_RPT_FID_SHFT          16
#define BN0_WF_DMA_TOP_DBG_FID_02_UX_PRX_FID_RDY_ADDR          BN0_WF_DMA_TOP_DBG_FID_02_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_02_UX_PRX_FID_RDY_MASK          0x00008000                // UX_PRX_FID_RDY[15]
#define BN0_WF_DMA_TOP_DBG_FID_02_UX_PRX_FID_RDY_SHFT          15
#define BN0_WF_DMA_TOP_DBG_FID_02_UX_PRX_FID_ADDR              BN0_WF_DMA_TOP_DBG_FID_02_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_02_UX_PRX_FID_MASK              0x00000FFF                // UX_PRX_FID[11..0]
#define BN0_WF_DMA_TOP_DBG_FID_02_UX_PRX_FID_SHFT              0

#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2M_FID_RDY_ADDR       BN0_WF_DMA_TOP_DBG_FID_03_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2M_FID_RDY_MASK       0x80000000                // BNX_TXS2M_FID_RDY[31]
#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2M_FID_RDY_SHFT       31
#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2M_FID_ADDR           BN0_WF_DMA_TOP_DBG_FID_03_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2M_FID_MASK           0x0FFF0000                // BNX_TXS2M_FID[27..16]
#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2M_FID_SHFT           16
#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2H_FID_RDY_ADDR       BN0_WF_DMA_TOP_DBG_FID_03_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2H_FID_RDY_MASK       0x00008000                // BNX_TXS2H_FID_RDY[15]
#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2H_FID_RDY_SHFT       15
#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2H_FID_ADDR           BN0_WF_DMA_TOP_DBG_FID_03_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2H_FID_MASK           0x00000FFF                // BNX_TXS2H_FID[11..0]
#define BN0_WF_DMA_TOP_DBG_FID_03_BNX_TXS2H_FID_SHFT           0

#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PLE_FID_RDY_ADDR       BN0_WF_DMA_TOP_DBG_FID_04_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PLE_FID_RDY_MASK       0x80000000                // UX_TX_PLE_FID_RDY[31]
#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PLE_FID_RDY_SHFT       31
#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PLE_FID_ADDR           BN0_WF_DMA_TOP_DBG_FID_04_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PLE_FID_MASK           0x0FFF0000                // UX_TX_PLE_FID[27..16]
#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PLE_FID_SHFT           16
#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PSE_FID_RDY_ADDR       BN0_WF_DMA_TOP_DBG_FID_04_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PSE_FID_RDY_MASK       0x00008000                // UX_TX_PSE_FID_RDY[15]
#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PSE_FID_RDY_SHFT       15
#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PSE_FID_ADDR           BN0_WF_DMA_TOP_DBG_FID_04_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PSE_FID_MASK           0x00000FFF                // UX_TX_PSE_FID[11..0]
#define BN0_WF_DMA_TOP_DBG_FID_04_UX_TX_PSE_FID_SHFT           0

#define BN0_WF_DMA_TOP_DBG_FID_05_BNX_ICS_FID_RDY_ADDR         BN0_WF_DMA_TOP_DBG_FID_05_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_05_BNX_ICS_FID_RDY_MASK         0x00008000                // BNX_ICS_FID_RDY[15]
#define BN0_WF_DMA_TOP_DBG_FID_05_BNX_ICS_FID_RDY_SHFT         15
#define BN0_WF_DMA_TOP_DBG_FID_05_BNX_ICS_FID_ADDR             BN0_WF_DMA_TOP_DBG_FID_05_ADDR
#define BN0_WF_DMA_TOP_DBG_FID_05_BNX_ICS_FID_MASK             0x00000FFF                // BNX_ICS_FID[11..0]
#define BN0_WF_DMA_TOP_DBG_FID_05_BNX_ICS_FID_SHFT             0

#ifdef __cplusplus
}
#endif

#endif // __BN0_WF_DMA_TOP_REGS_H__
